
---------- Begin Simulation Statistics ----------
final_tick                               158971534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 536084                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687804                       # Number of bytes of host memory used
host_op_rate                                   537136                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   186.54                       # Real time elapsed on the host
host_tick_rate                              852219898                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158972                       # Number of seconds simulated
sim_ticks                                158971534000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095620                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103699                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728147                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478273                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.589715                       # CPI: cycles per instruction
system.cpu.discardedOps                        190814                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610661                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403347                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        26607028                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.629043                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        158971534                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132364506                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          110                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       627884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1256698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            407                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37690                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73340                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33275                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85715                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37690                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25183360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25183360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123405                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123405    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123405                       # Request fanout histogram
system.membus.respLayer1.occupancy         1153836000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           816740000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            352719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       653464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           81440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           276096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          276095                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       352299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1884671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1885512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    154690304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              154744192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          107022                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9387520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           735837                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000704                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026523                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 735319     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    518      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             735837                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3577198000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3141974995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               505390                       # number of demand (read+write) hits
system.l2.demand_hits::total                   505405                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              505390                       # number of overall hits
system.l2.overall_hits::total                  505405                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123005                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123410                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            123005                       # number of overall misses
system.l2.overall_misses::total                123410                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13573648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13616736000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43088000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13573648000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13616736000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           628395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628815                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          628395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628815                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.195745                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.196258                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.195745                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.196258                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106390.123457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110350.376001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110337.379467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106390.123457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110350.376001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110337.379467                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73340                       # number of writebacks
system.l2.writebacks::total                     73340                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11113211000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11148199000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11113211000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11148199000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.195737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.196250                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.195737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.196250                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86390.123457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90351.308943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90338.308821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86390.123457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90351.308943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90338.308821                       # average overall mshr miss latency
system.l2.replacements                         107022                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       580124                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           580124                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       580124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       580124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            190381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                190381                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9582505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9582505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        276096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            276096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.310454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.310454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111794.960042                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111794.960042                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7868205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7868205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.310454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.310454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91794.960042                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91794.960042                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106390.123457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106390.123457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86390.123457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86390.123457                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        315009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            315009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3991143000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3991143000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       352299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        352299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.105848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.105848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107029.847144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107029.847144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3245006000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3245006000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.105833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87032.479549                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87032.479549                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16080.959365                       # Cycle average of tags in use
system.l2.tags.total_refs                     1256583                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123406                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.182511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.539876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        40.594032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16039.825457                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981504                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10372                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5149758                       # Number of tag accesses
system.l2.tags.data_accesses                  5149758                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15744000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15795840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9387520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9387520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          123000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73340                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            326096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          99036599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              99362695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       326096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           326096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       59051578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59051578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       59051578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           326096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         99036599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            158414273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009171262500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8762                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8762                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473318                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138154                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73340                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     71                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4362167500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1233695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8988523750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17679.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36429.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   200787                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116973                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146680                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        75622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.913914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.431636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.489127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3601      4.76%      4.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46625     61.66%     66.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5233      6.92%     73.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2958      3.91%     77.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          974      1.29%     78.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1110      1.47%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          757      1.00%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          738      0.98%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13626     18.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        75622                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.158754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.307689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.613306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8737     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           15      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8762                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.737617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.703339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.103366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5712     65.19%     65.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              180      2.05%     67.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2624     29.95%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               68      0.78%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              129      1.47%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.15%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.09%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.29%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8762                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15791296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9385920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15795840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9387520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        99.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  158971397000                       # Total gap between requests
system.mem_ctrls.avgGap                     808007.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15739456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9385920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 326096.117308649758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 99008014.856294959784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59041513.683827191591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       246000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26346000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8962177750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3701101044250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32525.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36431.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25232485.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            268014180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            142430145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           878876880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          379989900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12548490240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24957798270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40027976160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79203575775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.224895                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 103785371500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5308160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49878002500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272012580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144555345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           882839580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          385549200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12548490240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24959331570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      40026684960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79219463475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.324835                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 103780577750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5308160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49882796250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    158971534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050752                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050752                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050752                       # number of overall hits
system.cpu.icache.overall_hits::total         8050752                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45537000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45537000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45537000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45537000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051172                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 108421.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 108421.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 108421.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 108421.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44697000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44697000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44697000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106421.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106421.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106421.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106421.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050752                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050752                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45537000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45537000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 108421.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 108421.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44697000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44697000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106421.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106421.428571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.867704                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19169.457143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.867704                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.345574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.345574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.409180                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32205108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32205108                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51394639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51394639                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51395238                       # number of overall hits
system.cpu.dcache.overall_hits::total        51395238                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       656321                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         656321                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       664141                       # number of overall misses
system.cpu.dcache.overall_misses::total        664141                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29832322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29832322000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29832322000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29832322000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52050960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52050960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52059379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52059379                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012609                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012757                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012757                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45453.858706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45453.858706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44918.657333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44918.657333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       580124                       # number of writebacks
system.cpu.dcache.writebacks::total            580124                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31881                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31881                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       624440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       624440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       628395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       628395                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25688762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25688762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26134517000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26134517000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011997                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012071                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012071                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41138.879636                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41138.879636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41589.314046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41589.314046                       # average overall mshr miss latency
system.cpu.dcache.replacements                 627882                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40749935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40749935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       350933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12118138000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12118138000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41100868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41100868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34531.201112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34531.201112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       348344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       348344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11274415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11274415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32365.750522                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32365.750522                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10644704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10644704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17714184000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17714184000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58005.501198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58005.501198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29292                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29292                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       276096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       276096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14414347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14414347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52207.735715                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52207.735715                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    445755000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    445755000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 112706.700379                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 112706.700379                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.789578                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023708                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            628394                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.788359                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.789578                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208866214                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208866214                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158971534000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
