Analysis & Synthesis report for falling_blocks
Tue Dec 04 14:50:00 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |falling_blocks|graphic_generator:image_gen|yellow_state
 10. State Machine - |falling_blocks|graphic_generator:image_gen|green_state
 11. State Machine - |falling_blocks|graphic_generator:image_gen|blue_state
 12. State Machine - |falling_blocks|graphic_generator:image_gen|red_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for vga_pll:pll_clk|vga_pll_altpll_0:altpll_0
 20. Source assignments for vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|vga_pll_altpll_0_stdsync_sv6:stdsync2|vga_pll_altpll_0_dffpipe_l2c:dffpipe3
 21. Parameter Settings for User Entity Instance: vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|altpll:sd1
 22. Parameter Settings for User Entity Instance: vga_controller:vga_ctrl
 23. Parameter Settings for User Entity Instance: graphic_generator:image_gen|random_num_gen:rand_u1
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "bcd_7seg:BCD_U0"
 26. Port Connectivity Checks: "bcd_7seg:BCD_U1"
 27. Port Connectivity Checks: "bcd_7seg:BCD_U2"
 28. Port Connectivity Checks: "bcd_7seg:BCD_U3"
 29. Port Connectivity Checks: "graphic_generator:image_gen|random_num_gen:rand_u1"
 30. Port Connectivity Checks: "graphic_generator:image_gen"
 31. Port Connectivity Checks: "vga_pll:pll_clk|vga_pll_altpll_0:altpll_0"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 04 14:50:00 2018      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; falling_blocks                             ;
; Top-level Entity Name              ; falling_blocks                             ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 1,047                                      ;
;     Total combinational functions  ; 995                                        ;
;     Dedicated logic registers      ; 264                                        ;
; Total registers                    ; 264                                        ;
; Total pins                         ; 106                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; falling_blocks     ; falling_blocks     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+-------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                      ; Library ;
+-------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; vga_pll/synthesis/vga_pll.vhd                   ; yes             ; User VHDL File         ; C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/vga_pll.vhd                   ; vga_pll ;
; vga_pll/synthesis/submodules/vga_pll_altpll_0.v ; yes             ; User Verilog HDL File  ; C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_pll/synthesis/submodules/vga_pll_altpll_0.v ; vga_pll ;
; falling_blocks.vhd                              ; yes             ; Auto-Found VHDL File   ; C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/falling_blocks.vhd                              ;         ;
; altpll.tdf                                      ; yes             ; Megafunction           ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                                                         ;         ;
; aglobal130.inc                                  ; yes             ; Megafunction           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                                     ;         ;
; stratix_pll.inc                                 ; yes             ; Megafunction           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;         ;
; stratixii_pll.inc                               ; yes             ; Megafunction           ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;         ;
; cycloneii_pll.inc                               ; yes             ; Megafunction           ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;         ;
; vga_controller.vhd                              ; yes             ; Auto-Found VHDL File   ; C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/vga_controller.vhd                              ;         ;
; graphic_generator.vhd                           ; yes             ; Auto-Found VHDL File   ; C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/graphic_generator.vhd                           ;         ;
; random_num_gen.vhd                              ; yes             ; Auto-Found VHDL File   ; C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/random_num_gen.vhd                              ;         ;
; bcd_7seg.vhd                                    ; yes             ; Auto-Found VHDL File   ; C:/Users/Reiner/Documents/___GitHub/_CpE 302 Final/Falling Blocks/bcd_7seg.vhd                                    ;         ;
+-------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 1,047  ;
;                                             ;        ;
; Total combinational functions               ; 995    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 346    ;
;     -- 3 input functions                    ; 198    ;
;     -- <=2 input functions                  ; 451    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 574    ;
;     -- arithmetic mode                      ; 421    ;
;                                             ;        ;
; Total registers                             ; 264    ;
;     -- Dedicated logic registers            ; 264    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 106    ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; SW[17] ;
; Maximum fan-out                             ; 170    ;
; Total fan-out                               ; 3689   ;
; Average fan-out                             ; 2.70   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+--------------+
; |falling_blocks                   ; 995 (59)          ; 264 (26)     ; 0           ; 0            ; 0       ; 0         ; 106  ; 0            ; |falling_blocks                                                      ;              ;
;    |bcd_7seg:BCD_U0|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|bcd_7seg:BCD_U0                                      ;              ;
;    |bcd_7seg:BCD_U1|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|bcd_7seg:BCD_U1                                      ;              ;
;    |bcd_7seg:BCD_U2|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|bcd_7seg:BCD_U2                                      ;              ;
;    |bcd_7seg:BCD_U3|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|bcd_7seg:BCD_U3                                      ;              ;
;    |graphic_generator:image_gen|  ; 845 (844)         ; 192 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|graphic_generator:image_gen                          ;              ;
;       |random_num_gen:rand_u1|    ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|graphic_generator:image_gen|random_num_gen:rand_u1   ;              ;
;    |vga_controller:vga_ctrl|      ; 63 (63)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|vga_controller:vga_ctrl                              ;              ;
;    |vga_pll:pll_clk|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|vga_pll:pll_clk                                      ;              ;
;       |vga_pll_altpll_0:altpll_0| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|vga_pll:pll_clk|vga_pll_altpll_0:altpll_0            ;              ;
;          |altpll:sd1|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |falling_blocks|vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|altpll:sd1 ;              ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+--------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+--------------------------------------+
; Altera ; Qsys         ; 13.0    ; N/A          ; N/A          ; |falling_blocks|vga_pll:pll_clk                           ; vga_pll/synthesis/../../vga_pll.qsys ;
; Altera ; altpll       ; 13.0    ; N/A          ; N/A          ; |falling_blocks|vga_pll:pll_clk|vga_pll_altpll_0:altpll_0 ; vga_pll/synthesis/../../vga_pll.qsys ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |falling_blocks|graphic_generator:image_gen|yellow_state                                            ;
+--------------------------+------------------------+------------------+--------------------------+-------------------+
; Name                     ; yellow_state.END_TIMER ; yellow_state.RUN ; yellow_state.START_TIMER ; yellow_state.INIT ;
+--------------------------+------------------------+------------------+--------------------------+-------------------+
; yellow_state.INIT        ; 0                      ; 0                ; 0                        ; 0                 ;
; yellow_state.START_TIMER ; 0                      ; 0                ; 1                        ; 1                 ;
; yellow_state.RUN         ; 0                      ; 1                ; 0                        ; 1                 ;
; yellow_state.END_TIMER   ; 1                      ; 0                ; 0                        ; 1                 ;
+--------------------------+------------------------+------------------+--------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |falling_blocks|graphic_generator:image_gen|green_state                                        ;
+-------------------------+-----------------------+-----------------+-------------------------+------------------+
; Name                    ; green_state.END_TIMER ; green_state.RUN ; green_state.START_TIMER ; green_state.INIT ;
+-------------------------+-----------------------+-----------------+-------------------------+------------------+
; green_state.INIT        ; 0                     ; 0               ; 0                       ; 0                ;
; green_state.START_TIMER ; 0                     ; 0               ; 1                       ; 1                ;
; green_state.RUN         ; 0                     ; 1               ; 0                       ; 1                ;
; green_state.END_TIMER   ; 1                     ; 0               ; 0                       ; 1                ;
+-------------------------+-----------------------+-----------------+-------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |falling_blocks|graphic_generator:image_gen|blue_state                                    ;
+------------------------+----------------------+----------------+------------------------+-----------------+
; Name                   ; blue_state.END_TIMER ; blue_state.RUN ; blue_state.START_TIMER ; blue_state.INIT ;
+------------------------+----------------------+----------------+------------------------+-----------------+
; blue_state.INIT        ; 0                    ; 0              ; 0                      ; 0               ;
; blue_state.START_TIMER ; 0                    ; 0              ; 1                      ; 1               ;
; blue_state.RUN         ; 0                    ; 1              ; 0                      ; 1               ;
; blue_state.END_TIMER   ; 1                    ; 0              ; 0                      ; 1               ;
+------------------------+----------------------+----------------+------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |falling_blocks|graphic_generator:image_gen|red_state                                ;
+-----------------------+---------------------+---------------+-----------------------+----------------+
; Name                  ; red_state.END_TIMER ; red_state.RUN ; red_state.START_TIMER ; red_state.INIT ;
+-----------------------+---------------------+---------------+-----------------------+----------------+
; red_state.INIT        ; 0                   ; 0             ; 0                     ; 0              ;
; red_state.START_TIMER ; 0                   ; 0             ; 1                     ; 1              ;
; red_state.RUN         ; 0                   ; 1             ; 0                     ; 1              ;
; red_state.END_TIMER   ; 1                   ; 0             ; 0                     ; 1              ;
+-----------------------+---------------------+---------------+-----------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; graphic_generator:image_gen|score_temp[14]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[13]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[12]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[15]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[10]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[9]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[8]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[11]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[6]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[5]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[4]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[7]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[3]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[1]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[0]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[2]           ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|moving_r[0]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_r[0]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_r[1]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_r[1]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_r[2]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_r[2]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_r[3]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_r[3]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_r[4]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_r[4]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_r[5]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_r[5]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_r[6]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_r[6]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_r[7]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_r[7]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_g[0]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_g[0]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_g[1]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_g[1]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_g[2]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_g[2]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_g[3]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_g[3]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_g[4]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_g[4]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_g[5]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_g[5]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_g[6]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_g[6]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_g[7]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_g[7]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_b[0]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_b[0]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_b[1]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_b[1]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_b[2]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_b[2]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_b[3]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_b[3]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_b[4]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_b[4]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_b[5]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_b[5]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_b[6]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_b[6]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|moving_b[7]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|static_b[7]             ; SW[17]                                     ; yes                    ;
; graphic_generator:image_gen|red_click               ; graphic_generator:image_gen|red_click      ; yes                    ;
; graphic_generator:image_gen|green_click             ; graphic_generator:image_gen|green_click    ; yes                    ;
; graphic_generator:image_gen|blue_click              ; graphic_generator:image_gen|blue_click     ; yes                    ;
; graphic_generator:image_gen|yellow_click            ; graphic_generator:image_gen|yellow_click   ; yes                    ;
; graphic_generator:image_gen|score_temp[16]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[17]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[18]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[19]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[20]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[21]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[22]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[23]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[24]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[25]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[26]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[27]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[28]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[29]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; graphic_generator:image_gen|score_temp[30]          ; graphic_generator:image_gen|score_temp[30] ; yes                    ;
; Number of user-specified and inferred latches = 83  ;                                            ;                        ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+------------------------------------------------------+----------------------------------------+
; Register name                                        ; Reason for Removal                     ;
+------------------------------------------------------+----------------------------------------+
; vga_controller:vga_ctrl|column[11..30]               ; Stuck at GND due to stuck port data_in ;
; vga_controller:vga_ctrl|row[11..30]                  ; Stuck at GND due to stuck port data_in ;
; vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|prev_reset ; Stuck at GND due to stuck port data_in ;
; rand_cnt[0]                                          ; Merged with clk_counter[0]             ;
; rand_cnt[1]                                          ; Merged with clk_counter[1]             ;
; vga_controller:vga_ctrl|row[10]                      ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|red_y[28..30]            ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|yellow_y[28..30]         ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|blue_y[28..30]           ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|green_y[28..30]          ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|yellow_state.START_TIMER ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|green_state.START_TIMER  ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|blue_state.START_TIMER   ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|red_state.START_TIMER    ; Stuck at GND due to stuck port data_in ;
; rand_cnt[2]                                          ; Merged with clk_counter[2]             ;
; rand_cnt[3]                                          ; Merged with clk_counter[3]             ;
; rand_cnt[4]                                          ; Merged with clk_counter[4]             ;
; rand_cnt[5]                                          ; Merged with clk_counter[5]             ;
; rand_cnt[6]                                          ; Merged with clk_counter[6]             ;
; rand_cnt[7]                                          ; Merged with clk_counter[7]             ;
; rand_cnt[8]                                          ; Merged with clk_counter[8]             ;
; rand_cnt[9]                                          ; Merged with clk_counter[9]             ;
; rand_cnt[10]                                         ; Merged with clk_counter[10]            ;
; rand_cnt[11]                                         ; Merged with clk_counter[11]            ;
; rand_cnt[12]                                         ; Merged with clk_counter[12]            ;
; rand_cnt[13]                                         ; Merged with clk_counter[13]            ;
; rand_cnt[14]                                         ; Merged with clk_counter[14]            ;
; rand_cnt[15]                                         ; Merged with clk_counter[15]            ;
; rand_cnt[16]                                         ; Merged with clk_counter[16]            ;
; rand_cnt[17]                                         ; Merged with clk_counter[17]            ;
; graphic_generator:image_gen|red_y[10..27]            ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|yellow_y[10..27]         ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|green_y[10..27]          ; Stuck at GND due to stuck port data_in ;
; graphic_generator:image_gen|blue_y[10..27]           ; Stuck at GND due to stuck port data_in ;
; vga_controller:vga_ctrl|row[31]                      ; Stuck at GND due to stuck port data_in ;
; vga_controller:vga_ctrl|column[31]                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 150              ;                                        ;
+------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                            ;
+------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                        ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; graphic_generator:image_gen|red_y[30]                ; Stuck at GND              ; graphic_generator:image_gen|red_y[27], graphic_generator:image_gen|red_y[26],       ;
;                                                      ; due to stuck port data_in ; graphic_generator:image_gen|red_y[25], graphic_generator:image_gen|red_y[24],       ;
;                                                      ;                           ; graphic_generator:image_gen|red_y[23], graphic_generator:image_gen|red_y[22],       ;
;                                                      ;                           ; graphic_generator:image_gen|red_y[21], graphic_generator:image_gen|red_y[20],       ;
;                                                      ;                           ; graphic_generator:image_gen|red_y[19], graphic_generator:image_gen|red_y[18],       ;
;                                                      ;                           ; graphic_generator:image_gen|red_y[17], graphic_generator:image_gen|red_y[16],       ;
;                                                      ;                           ; graphic_generator:image_gen|red_y[15], graphic_generator:image_gen|red_y[14],       ;
;                                                      ;                           ; graphic_generator:image_gen|red_y[13], graphic_generator:image_gen|red_y[12],       ;
;                                                      ;                           ; graphic_generator:image_gen|red_y[11], graphic_generator:image_gen|red_y[10]        ;
; graphic_generator:image_gen|yellow_y[30]             ; Stuck at GND              ; graphic_generator:image_gen|yellow_y[27], graphic_generator:image_gen|yellow_y[26], ;
;                                                      ; due to stuck port data_in ; graphic_generator:image_gen|yellow_y[25], graphic_generator:image_gen|yellow_y[24], ;
;                                                      ;                           ; graphic_generator:image_gen|yellow_y[23], graphic_generator:image_gen|yellow_y[22], ;
;                                                      ;                           ; graphic_generator:image_gen|yellow_y[21], graphic_generator:image_gen|yellow_y[20], ;
;                                                      ;                           ; graphic_generator:image_gen|yellow_y[19], graphic_generator:image_gen|yellow_y[18], ;
;                                                      ;                           ; graphic_generator:image_gen|yellow_y[17], graphic_generator:image_gen|yellow_y[16], ;
;                                                      ;                           ; graphic_generator:image_gen|yellow_y[15], graphic_generator:image_gen|yellow_y[14], ;
;                                                      ;                           ; graphic_generator:image_gen|yellow_y[13], graphic_generator:image_gen|yellow_y[12], ;
;                                                      ;                           ; graphic_generator:image_gen|yellow_y[11], graphic_generator:image_gen|yellow_y[10]  ;
; graphic_generator:image_gen|blue_y[30]               ; Stuck at GND              ; graphic_generator:image_gen|blue_y[27], graphic_generator:image_gen|blue_y[26],     ;
;                                                      ; due to stuck port data_in ; graphic_generator:image_gen|blue_y[25], graphic_generator:image_gen|blue_y[24],     ;
;                                                      ;                           ; graphic_generator:image_gen|blue_y[23], graphic_generator:image_gen|blue_y[22],     ;
;                                                      ;                           ; graphic_generator:image_gen|blue_y[21], graphic_generator:image_gen|blue_y[20],     ;
;                                                      ;                           ; graphic_generator:image_gen|blue_y[19], graphic_generator:image_gen|blue_y[18],     ;
;                                                      ;                           ; graphic_generator:image_gen|blue_y[17], graphic_generator:image_gen|blue_y[16],     ;
;                                                      ;                           ; graphic_generator:image_gen|blue_y[15], graphic_generator:image_gen|blue_y[14],     ;
;                                                      ;                           ; graphic_generator:image_gen|blue_y[13], graphic_generator:image_gen|blue_y[12],     ;
;                                                      ;                           ; graphic_generator:image_gen|blue_y[11], graphic_generator:image_gen|blue_y[10]      ;
; graphic_generator:image_gen|green_y[30]              ; Stuck at GND              ; graphic_generator:image_gen|green_y[27], graphic_generator:image_gen|green_y[26],   ;
;                                                      ; due to stuck port data_in ; graphic_generator:image_gen|green_y[25], graphic_generator:image_gen|green_y[24],   ;
;                                                      ;                           ; graphic_generator:image_gen|green_y[23], graphic_generator:image_gen|green_y[22],   ;
;                                                      ;                           ; graphic_generator:image_gen|green_y[21], graphic_generator:image_gen|green_y[20],   ;
;                                                      ;                           ; graphic_generator:image_gen|green_y[19], graphic_generator:image_gen|green_y[18],   ;
;                                                      ;                           ; graphic_generator:image_gen|green_y[17], graphic_generator:image_gen|green_y[16],   ;
;                                                      ;                           ; graphic_generator:image_gen|green_y[15], graphic_generator:image_gen|green_y[14],   ;
;                                                      ;                           ; graphic_generator:image_gen|green_y[13], graphic_generator:image_gen|green_y[12],   ;
;                                                      ;                           ; graphic_generator:image_gen|green_y[11], graphic_generator:image_gen|green_y[10]    ;
; vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; vga_controller:vga_ctrl|row[10], vga_controller:vga_ctrl|row[31],                   ;
;                                                      ; due to stuck port data_in ; vga_controller:vga_ctrl|column[31]                                                  ;
+------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 264   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 133   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 105   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; graphic_generator:image_gen|red_lock                                 ; 2       ;
; graphic_generator:image_gen|green_lock                               ; 1       ;
; graphic_generator:image_gen|blue_lock                                ; 2       ;
; graphic_generator:image_gen|yellow_lock                              ; 1       ;
; graphic_generator:image_gen|stat_mov_spd[3]                          ; 1       ;
; graphic_generator:image_gen|stat_mov_spd[1]                          ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[30]~reg0 ; 5       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[31]~reg0 ; 6       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[21]~reg0 ; 2       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[1]~reg0  ; 2       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[0]~reg0  ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[22]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[2]~reg0  ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[23]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[3]~reg0  ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[24]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[4]~reg0  ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[25]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[5]~reg0  ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[26]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[6]~reg0  ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[27]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[7]~reg0  ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[28]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[8]~reg0  ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[29]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[9]~reg0  ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[10]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[11]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[12]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[13]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[14]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[15]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[16]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[17]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[18]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[19]~reg0 ; 1       ;
; graphic_generator:image_gen|random_num_gen:rand_u1|rand_num[20]~reg0 ; 1       ;
; Total number of inverted registers = 38                              ;         ;
+----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|static_b   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|static_r   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|static_b   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|moving_b   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |falling_blocks|vga_controller:vga_ctrl|v_count        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|static_r   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|static_b   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|static_g   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|moving_r   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|Selector67 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|Selector44 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|Selector25 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |falling_blocks|graphic_generator:image_gen|Selector2  ;
; 13:1               ; 28 bits   ; 224 LEs       ; 28 LEs               ; 196 LEs                ; No         ; |falling_blocks|graphic_generator:image_gen|score_temp ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for vga_pll:pll_clk|vga_pll_altpll_0:altpll_0 ;
+----------------+-------+------+----------------------------------+
; Assignment     ; Value ; From ; To                               ;
+----------------+-------+------+----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                       ;
+----------------+-------+------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|vga_pll_altpll_0_stdsync_sv6:stdsync2|vga_pll_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|altpll:sd1 ;
+-------------------------------+-------------------+-----------------------------------------------+
; Parameter Name                ; Value             ; Type                                          ;
+-------------------------------+-------------------+-----------------------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK0_MULTIPLY_BY              ; 27                ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK0_DIVIDE_BY                ; 10                ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                       ;
; M                             ; 0                 ; Untyped                                       ;
; N                             ; 1                 ; Untyped                                       ;
; M2                            ; 1                 ; Untyped                                       ;
; N2                            ; 1                 ; Untyped                                       ;
; SS                            ; 1                 ; Untyped                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                       ;
; C0_LOW                        ; 0                 ; Untyped                                       ;
; C1_LOW                        ; 0                 ; Untyped                                       ;
; C2_LOW                        ; 0                 ; Untyped                                       ;
; C3_LOW                        ; 0                 ; Untyped                                       ;
; C4_LOW                        ; 0                 ; Untyped                                       ;
; C5_LOW                        ; 0                 ; Untyped                                       ;
; C6_LOW                        ; 0                 ; Untyped                                       ;
; C7_LOW                        ; 0                 ; Untyped                                       ;
; C8_LOW                        ; 0                 ; Untyped                                       ;
; C9_LOW                        ; 0                 ; Untyped                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                       ;
; C0_PH                         ; 0                 ; Untyped                                       ;
; C1_PH                         ; 0                 ; Untyped                                       ;
; C2_PH                         ; 0                 ; Untyped                                       ;
; C3_PH                         ; 0                 ; Untyped                                       ;
; C4_PH                         ; 0                 ; Untyped                                       ;
; C5_PH                         ; 0                 ; Untyped                                       ;
; C6_PH                         ; 0                 ; Untyped                                       ;
; C7_PH                         ; 0                 ; Untyped                                       ;
; C8_PH                         ; 0                 ; Untyped                                       ;
; C9_PH                         ; 0                 ; Untyped                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                       ;
; L0_LOW                        ; 1                 ; Untyped                                       ;
; L1_LOW                        ; 1                 ; Untyped                                       ;
; G0_LOW                        ; 1                 ; Untyped                                       ;
; G1_LOW                        ; 1                 ; Untyped                                       ;
; G2_LOW                        ; 1                 ; Untyped                                       ;
; G3_LOW                        ; 1                 ; Untyped                                       ;
; E0_LOW                        ; 1                 ; Untyped                                       ;
; E1_LOW                        ; 1                 ; Untyped                                       ;
; E2_LOW                        ; 1                 ; Untyped                                       ;
; E3_LOW                        ; 1                 ; Untyped                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                       ;
; L0_PH                         ; 0                 ; Untyped                                       ;
; L1_PH                         ; 0                 ; Untyped                                       ;
; G0_PH                         ; 0                 ; Untyped                                       ;
; G1_PH                         ; 0                 ; Untyped                                       ;
; G2_PH                         ; 0                 ; Untyped                                       ;
; G3_PH                         ; 0                 ; Untyped                                       ;
; E0_PH                         ; 0                 ; Untyped                                       ;
; E1_PH                         ; 0                 ; Untyped                                       ;
; E2_PH                         ; 0                 ; Untyped                                       ;
; E3_PH                         ; 0                 ; Untyped                                       ;
; M_PH                          ; 0                 ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                       ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                ;
+-------------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ctrl ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; h_pulse        ; 144   ; Signed Integer                              ;
; h_bp           ; 248   ; Signed Integer                              ;
; h_pixels       ; 1280  ; Signed Integer                              ;
; h_fp           ; 16    ; Signed Integer                              ;
; h_pol          ; '1'   ; Enumerated                                  ;
; v_pulse        ; 3     ; Signed Integer                              ;
; v_bp           ; 38    ; Signed Integer                              ;
; v_pixels       ; 1024  ; Signed Integer                              ;
; v_fp           ; 1     ; Signed Integer                              ;
; v_pol          ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphic_generator:image_gen|random_num_gen:rand_u1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                         ;
+-------------------------------+------------------------------------------------------+
; Name                          ; Value                                                ;
+-------------------------------+------------------------------------------------------+
; Number of entity instances    ; 1                                                    ;
; Entity Instance               ; vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|altpll:sd1 ;
;     -- OPERATION_MODE         ; normal                                               ;
;     -- PLL_TYPE               ; AUTO                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                    ;
+-------------------------------+------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "bcd_7seg:BCD_U0" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; bi_bar ; Input ; Info     ; Stuck at VCC    ;
; lt_bar ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "bcd_7seg:BCD_U1" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; bi_bar ; Input ; Info     ; Stuck at VCC    ;
; lt_bar ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "bcd_7seg:BCD_U2" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; bi_bar ; Input ; Info     ; Stuck at VCC    ;
; lt_bar ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "bcd_7seg:BCD_U3" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; bi_bar ; Input ; Info     ; Stuck at VCC    ;
; lt_bar ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphic_generator:image_gen|random_num_gen:rand_u1"                                           ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------+
; seed            ; Input ; Info     ; Stuck at VCC                                                                        ;
; clrn            ; Input ; Info     ; Stuck at VCC                                                                        ;
; rand_num[29..0] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphic_generator:image_gen"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; score[30..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_pll:pll_clk|vga_pll_altpll_0:altpll_0"                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; readdata  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Dec 04 14:49:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off falling_blocks -c falling_blocks
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll/synthesis/vga_pll.vhd
    Info (12022): Found design unit 1: vga_pll-rtl
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 3 design units, including 3 entities, in source file vga_pll/synthesis/submodules/vga_pll_altpll_0.v
    Info (12023): Found entity 1: vga_pll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: vga_pll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: vga_pll_altpll_0
Warning (12125): Using design file falling_blocks.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: falling_blocks-behavior
    Info (12023): Found entity 1: falling_blocks
Info (12127): Elaborating entity "falling_blocks" for the top level hierarchy
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_pll:pll_clk"
Info (12128): Elaborating entity "vga_pll_altpll_0" for hierarchy "vga_pll:pll_clk|vga_pll_altpll_0:altpll_0"
Info (12128): Elaborating entity "vga_pll_altpll_0_stdsync_sv6" for hierarchy "vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|vga_pll_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "vga_pll_altpll_0_dffpipe_l2c" for hierarchy "vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|vga_pll_altpll_0_stdsync_sv6:stdsync2|vga_pll_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|altpll:sd1"
Info (12130): Elaborated megafunction instantiation "vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|altpll:sd1"
Info (12133): Instantiated megafunction "vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|altpll:sd1" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "27"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
Warning (12125): Using design file vga_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga_controller-behavior
    Info (12023): Found entity 1: vga_controller
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ctrl"
Warning (12125): Using design file graphic_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: graphic_generator-behavior
    Info (12023): Found entity 1: graphic_generator
Info (12128): Elaborating entity "graphic_generator" for hierarchy "graphic_generator:image_gen"
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(156): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(164): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(164): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(169): signal "red_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(169): signal "red_click" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(169): signal "red_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(177): signal "red_lock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(177): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(177): signal "red_click" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(184): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(184): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(189): signal "green_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(189): signal "green_click" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(189): signal "green_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(196): signal "green_lock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(196): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(196): signal "green_click" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(203): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(203): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(208): signal "blue_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(208): signal "blue_click" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(208): signal "blue_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(215): signal "blue_lock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(215): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(215): signal "blue_click" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(222): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(222): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(227): signal "yellow_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(227): signal "yellow_click" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(227): signal "yellow_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(234): signal "yellow_lock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(234): signal "KEY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(234): signal "yellow_click" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(248): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(307): signal "red_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(307): signal "red_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(312): signal "green_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(312): signal "green_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(317): signal "blue_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(317): signal "blue_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(322): signal "yellow_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graphic_generator.vhd(322): signal "yellow_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "score_temp", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "static_r", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "static_g", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "static_b", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "red_click", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "green_click", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "blue_click", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "yellow_click", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "moving_r", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "moving_g", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at graphic_generator.vhd(137): inferring latch(es) for signal or variable "moving_b", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "yellow_click" at graphic_generator.vhd(137)
Info (10041): Inferred latch for "blue_click" at graphic_generator.vhd(137)
Info (10041): Inferred latch for "green_click" at graphic_generator.vhd(137)
Info (10041): Inferred latch for "red_click" at graphic_generator.vhd(137)
Info (10041): Inferred latch for "moving_b[0]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_b[1]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_b[2]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_b[3]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_b[4]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_b[5]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_b[6]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_b[7]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_g[0]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_g[1]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_g[2]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_g[3]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_g[4]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_g[5]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_g[6]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_g[7]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_r[0]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_r[1]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_r[2]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_r[3]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_r[4]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_r[5]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_r[6]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "moving_r[7]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_b[0]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_b[1]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_b[2]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_b[3]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_b[4]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_b[5]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_b[6]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_b[7]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_g[0]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_g[1]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_g[2]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_g[3]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_g[4]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_g[5]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_g[6]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_g[7]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_r[0]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_r[1]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_r[2]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_r[3]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_r[4]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_r[5]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_r[6]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "static_r[7]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[0]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[1]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[2]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[3]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[4]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[5]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[6]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[7]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[8]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[9]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[10]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[11]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[12]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[13]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[14]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[15]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[16]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[17]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[18]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[19]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[20]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[21]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[22]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[23]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[24]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[25]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[26]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[27]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[28]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[29]" at graphic_generator.vhd(156)
Info (10041): Inferred latch for "score_temp[30]" at graphic_generator.vhd(156)
Warning (12125): Using design file random_num_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: random_num_gen-structural
    Info (12023): Found entity 1: random_num_gen
Info (12128): Elaborating entity "random_num_gen" for hierarchy "graphic_generator:image_gen|random_num_gen:rand_u1"
Warning (10492): VHDL Process Statement warning at random_num_gen.vhd(19): signal "seed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at random_num_gen.vhd(20): signal "clrn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file bcd_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: bcd_7seg-conditional
    Info (12023): Found entity 1: bcd_7seg
Info (12128): Elaborating entity "bcd_7seg" for hierarchy "bcd_7seg:BCD_U3"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_b[2]" merged with LATCH primitive "graphic_generator:image_gen|moving_r[0]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_b[5]" merged with LATCH primitive "graphic_generator:image_gen|moving_r[0]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_r[1]" merged with LATCH primitive "graphic_generator:image_gen|moving_r[0]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|static_r[1]" merged with LATCH primitive "graphic_generator:image_gen|static_r[0]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_b[4]" merged with LATCH primitive "graphic_generator:image_gen|moving_r[2]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_r[6]" merged with LATCH primitive "graphic_generator:image_gen|moving_r[2]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|static_r[6]" merged with LATCH primitive "graphic_generator:image_gen|static_r[2]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_b[0]" merged with LATCH primitive "graphic_generator:image_gen|moving_r[3]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_b[3]" merged with LATCH primitive "graphic_generator:image_gen|moving_r[4]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_g[1]" merged with LATCH primitive "graphic_generator:image_gen|moving_r[5]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_g[4]" merged with LATCH primitive "graphic_generator:image_gen|moving_r[5]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_b[1]" merged with LATCH primitive "graphic_generator:image_gen|moving_g[0]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_g[2]" merged with LATCH primitive "graphic_generator:image_gen|moving_g[0]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_g[5]" merged with LATCH primitive "graphic_generator:image_gen|moving_g[0]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|static_g[2]" merged with LATCH primitive "graphic_generator:image_gen|static_g[0]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|static_g[5]" merged with LATCH primitive "graphic_generator:image_gen|static_g[0]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|static_g[4]" merged with LATCH primitive "graphic_generator:image_gen|static_g[1]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_b[6]" merged with LATCH primitive "graphic_generator:image_gen|moving_g[3]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|moving_g[6]" merged with LATCH primitive "graphic_generator:image_gen|moving_g[3]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|static_g[6]" merged with LATCH primitive "graphic_generator:image_gen|static_g[3]"
    Info (13026): Duplicate LATCH primitive "graphic_generator:image_gen|static_b[5]" merged with LATCH primitive "graphic_generator:image_gen|static_b[2]"
Warning (13012): Latch graphic_generator:image_gen|red_click has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch graphic_generator:image_gen|green_click has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch graphic_generator:image_gen|blue_click has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch graphic_generator:image_gen|yellow_click has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register vga_controller:vga_ctrl|row[31] will power up to Low
    Critical Warning (18010): Register vga_controller:vga_ctrl|column[31] will power up to Low
    Critical Warning (18010): Register vga_controller:vga_ctrl|column[0] will power up to Low
    Critical Warning (18010): Register vga_controller:vga_ctrl|row[0] will power up to Low
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1236 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 1129 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4684 megabytes
    Info: Processing ended: Tue Dec 04 14:50:00 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


