[N
15
13
9 n_bit_reg
11
17 addersubtractor_n
8
10 ADDR_WIDTH
10
11 fulladder_n
2
8 mux2t1_n
4
1 N
12
5 mixed
6
3 rtl
14
21 tb_my_second_datapath
1
53 /home/shivansh/cpre381/Lab2/MySecondMipsDatapath/work
7
10 DATA_WIDTH
3
10 structural
5
3 mem
15
9 gCLK_HPER
9
10 onescomp_n
]
[G
1
5
6
1
8
1
0
10
0
0 0
0
0
]
[G
1
14
12
1
15
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
9
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
7
1
0
32
0
0 0
0
0
]
[G
1
10
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
11
12
1
4
1
0
32
0
0 0
0
0
]
