Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:18:57 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_59_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 1.074ns (33.934%)  route 2.091ns (66.066%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 6.635 - 4.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 1.366ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.239ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=8089, routed)        2.247     3.198    Delay1No11_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X134Y199       FDCE                                         r  Delay1No11_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y199       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.279 r  Delay1No11_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.477     3.756    Delay1No10_instance/Y_reg[33]_0[10]
    SLICE_X134Y214       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.853 r  Delay1No10_instance/geqOp_carry_i_11__1/O
                         net (fo=1, routed)           0.011     3.864    Sum10_2_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X134Y214       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.019 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.045    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X134Y215       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.060 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.086    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X134Y216       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.138 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.458     4.596    Delay1No11_instance/CO[0]
    SLICE_X133Y215       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     4.706 f  Delay1No11_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.223     4.929    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X133Y215       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.019 f  Delay1No10_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.067     5.086    Delay1No10_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X133Y215       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     5.235 r  Delay1No10_instance/shiftedFracY_d1[49]_i_7__1/O
                         net (fo=32, routed)          0.256     5.491    Delay1No11_instance/Y_reg[23]_0
    SLICE_X131Y214       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     5.639 r  Delay1No11_instance/shiftedFracY_d1[26]_i_2__1/O
                         net (fo=5, routed)           0.227     5.866    Delay1No11_instance/Sum10_2_impl_instance/level2[19]
    SLICE_X128Y214       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     5.954 r  Delay1No11_instance/shiftedFracY_d1[38]_i_1__1/O
                         net (fo=2, routed)           0.272     6.226    Delay1No11_instance/level4__0[16]
    SLICE_X131Y214       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.315 r  Delay1No11_instance/shiftedFracY_d1[22]_i_1__1/O
                         net (fo=1, routed)           0.048     6.363    Sum10_2_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X131Y214       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=8089, routed)        1.975     6.635    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X131Y214       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.454     7.089    
                         clock uncertainty           -0.035     7.053    
    SLICE_X131Y214       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.078    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  0.716    




