v 20060113 1
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=1
T 300 2450 5 8 0 1 0 8 1
pinseq=1
T 450 2500 9 8 1 1 0 0 1
pinlabel=OE
T 450 2500 5 8 0 1 0 2 1
pintype=io
}
P 100 2200 400 2200 1 0 0
{
T 300 2250 5 8 1 1 0 6 1
pinnumber=2
T 300 2150 5 8 0 1 0 8 1
pinseq=2
T 450 2200 9 8 1 1 0 0 1
pinlabel=VDD
T 450 2200 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1900 400 1900 1 0 0
{
T 300 1950 5 8 1 1 0 6 1
pinnumber=3
T 300 1850 5 8 0 1 0 8 1
pinseq=3
T 450 1900 9 8 1 1 0 0 1
pinlabel=Q0
T 450 1900 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=4
T 300 1550 5 8 0 1 0 8 1
pinseq=4
T 450 1600 9 8 1 1 0 0 1
pinlabel=Q1
T 450 1600 5 8 0 1 0 2 1
pintype=io
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=5
T 300 1250 5 8 0 1 0 8 1
pinseq=5
T 450 1300 9 8 1 1 0 0 1
pinlabel=Q2
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 1000 400 1000 1 0 0
{
T 300 1050 5 8 1 1 0 6 1
pinnumber=6
T 300 950 5 8 0 1 0 8 1
pinseq=6
T 450 1000 9 8 1 1 0 0 1
pinlabel=Q3
T 450 1000 5 8 0 1 0 2 1
pintype=io
}
P 100 700 400 700 1 0 0
{
T 300 750 5 8 1 1 0 6 1
pinnumber=7
T 300 650 5 8 0 1 0 8 1
pinseq=7
T 450 700 9 8 1 1 0 0 1
pinlabel=GND
T 450 700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 400 400 400 1 0 0
{
T 300 450 5 8 1 1 0 6 1
pinnumber=8
T 300 350 5 8 0 1 0 8 1
pinseq=8
T 450 400 9 8 1 1 0 0 1
pinlabel=CLK0
T 450 400 5 8 0 1 0 2 1
pintype=io
}
P 2700 2500 2400 2500 1 0 0
{
T 2500 2550 5 8 1 1 0 0 1
pinnumber=16
T 2500 2450 5 8 0 1 0 2 1
pinseq=9
T 2350 2500 9 8 1 1 0 6 1
pinlabel=CLK_SEL
T 2350 2500 5 8 0 1 0 8 1
pintype=io
}
P 2700 2200 2400 2200 1 0 0
{
T 2500 2250 5 8 1 1 0 0 1
pinnumber=15
T 2500 2150 5 8 0 1 0 2 1
pinseq=10
T 2350 2200 9 8 1 1 0 6 1
pinlabel=VDD
T 2350 2200 5 8 0 1 0 8 1
pintype=pwr
}
P 2700 1900 2400 1900 1 0 0
{
T 2500 1950 5 8 1 1 0 0 1
pinnumber=14
T 2500 1850 5 8 0 1 0 2 1
pinseq=11
T 2350 1900 9 8 1 1 0 6 1
pinlabel=Q7
T 2350 1900 5 8 0 1 0 8 1
pintype=io
}
P 2700 1600 2400 1600 1 0 0
{
T 2500 1650 5 8 1 1 0 0 1
pinnumber=13
T 2500 1550 5 8 0 1 0 2 1
pinseq=12
T 2350 1600 9 8 1 1 0 6 1
pinlabel=Q6
T 2350 1600 5 8 0 1 0 8 1
pintype=io
}
P 2700 1300 2400 1300 1 0 0
{
T 2500 1350 5 8 1 1 0 0 1
pinnumber=12
T 2500 1250 5 8 0 1 0 2 1
pinseq=13
T 2350 1300 9 8 1 1 0 6 1
pinlabel=Q5
T 2350 1300 5 8 0 1 0 8 1
pintype=io
}
P 2700 1000 2400 1000 1 0 0
{
T 2500 1050 5 8 1 1 0 0 1
pinnumber=11
T 2500 950 5 8 0 1 0 2 1
pinseq=14
T 2350 1000 9 8 1 1 0 6 1
pinlabel=Q4
T 2350 1000 5 8 0 1 0 8 1
pintype=io
}
P 2700 700 2400 700 1 0 0
{
T 2500 750 5 8 1 1 0 0 1
pinnumber=10
T 2500 650 5 8 0 1 0 2 1
pinseq=15
T 2350 700 9 8 1 1 0 6 1
pinlabel=GND
T 2350 700 5 8 0 1 0 8 1
pintype=pwr
}
P 2700 400 2400 400 1 0 0
{
T 2500 450 5 8 1 1 0 0 1
pinnumber=9
T 2500 350 5 8 0 1 0 2 1
pinseq=16
T 2350 400 9 8 1 1 0 6 1
pinlabel=CLK1
T 2350 400 5 8 0 1 0 8 1
pintype=io
}
B 400 100 2000 2700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2400 2900 8 10 1 1 0 6 1
refdes=U?
T 400 2900 9 10 1 0 0 0 1
si53365
T 400 3100 5 10 0 0 0 0 1
device=si53365
T 400 3300 5 10 0 0 0 0 1
description=clock buffer
T 400 3500 5 10 0 0 0 0 1
numslots=0
