The design exists in appendix~\ref{ap:VerilogCode}.