Running: E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/sajjad/course/term6/fpga/hws/hw5/serial/serial/basic_uart_isim_beh.exe -prj D:/sajjad/course/term6/fpga/hws/hw5/serial/serial/basic_uart_beh.prj work.basic_uart 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/sajjad/course/term6/fpga/hws/hw5/serial/serial/basic_uart.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package math_real
Compiling architecture behavioral of entity basic_uart
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable D:/sajjad/course/term6/fpga/hws/hw5/serial/serial/basic_uart_isim_beh.exe
Fuse Memory Usage: 33672 KB
Fuse CPU Usage: 623 ms
