// Seed: 476322711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  assign id_6 = id_4;
  wire id_9;
  assign module_1.id_0 = 0;
  assign id_6 = {1};
  assign id_8 = id_3;
  wor id_10;
  assign id_10 = {id_5, 1};
  wire id_11, id_12;
  wire id_13;
endmodule
module module_1 (
    output logic   id_0,
    input  supply0 id_1
);
  wire id_3, id_4, id_5;
  wire id_6;
  always @(1) id_0 <= 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
