
*** Running vivado
    with args -log stream_adapt.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source stream_adapt.tcl -notrace


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source stream_adapt.tcl -notrace
Command: link_design -top stream_adapt -part xc7z020clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.566 ; gain = 0.000 ; free physical = 15165 ; free virtual = 23184
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.566 ; gain = 0.000 ; free physical = 15078 ; free virtual = 23097
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2149.566 ; gain = 0.094 ; free physical = 15077 ; free virtual = 23096
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2213.504 ; gain = 63.938 ; free physical = 15066 ; free virtual = 23085

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 114741348

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2520.480 ; gain = 306.977 ; free physical = 14682 ; free virtual = 22713

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114741348

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 114741348

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d9a64f10

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d9a64f10

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d9a64f10

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d9a64f10

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548
Ending Logic Optimization Task | Checksum: eac720f1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: eac720f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eac720f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548
Ending Netlist Obfuscation Task | Checksum: eac720f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.418 ; gain = 0.000 ; free physical = 14516 ; free virtual = 22548
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.418 ; gain = 535.852 ; free physical = 14516 ; free virtual = 22548
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/vivado_prj/stream_adapt_vivado.runs/impl_1/stream_adapt_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file stream_adapt_drc_opted.rpt -pb stream_adapt_drc_opted.pb -rpx stream_adapt_drc_opted.rpx
Command: report_drc -file stream_adapt_drc_opted.rpt -pb stream_adapt_drc_opted.pb -rpx stream_adapt_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wardo/Documents/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/vivado_prj/stream_adapt_vivado.runs/impl_1/stream_adapt_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.672 ; gain = 0.000 ; free physical = 14484 ; free virtual = 22524
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8ef27514

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2844.672 ; gain = 0.000 ; free physical = 14484 ; free virtual = 22524
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2844.672 ; gain = 0.000 ; free physical = 14484 ; free virtual = 22524

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cd3b361

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2860.680 ; gain = 16.008 ; free physical = 14469 ; free virtual = 22509

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 31c0e8d9

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2860.680 ; gain = 16.008 ; free physical = 14468 ; free virtual = 22508

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 31c0e8d9

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2860.680 ; gain = 16.008 ; free physical = 14468 ; free virtual = 22508
Phase 1 Placer Initialization | Checksum: 31c0e8d9

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2860.680 ; gain = 16.008 ; free physical = 14467 ; free virtual = 22508

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 31c0e8d9

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2860.680 ; gain = 16.008 ; free physical = 14466 ; free virtual = 22506

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: d5319aa4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14448 ; free virtual = 22489
Phase 2 Global Placement | Checksum: d5319aa4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14448 ; free virtual = 22489

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d5319aa4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14448 ; free virtual = 22489

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 153aea2e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14448 ; free virtual = 22489

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17fb4e83a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14448 ; free virtual = 22490

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17fb4e83a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14448 ; free virtual = 22490

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 158f17316

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14445 ; free virtual = 22487

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 158f17316

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14445 ; free virtual = 22487

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 158f17316

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14445 ; free virtual = 22487
Phase 3 Detail Placement | Checksum: 158f17316

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14445 ; free virtual = 22487

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 158f17316

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14445 ; free virtual = 22487

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 158f17316

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14446 ; free virtual = 22488

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 158f17316

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14446 ; free virtual = 22488

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2892.695 ; gain = 0.000 ; free physical = 14446 ; free virtual = 22488
Phase 4.4 Final Placement Cleanup | Checksum: 1f1aba549

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14446 ; free virtual = 22488
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f1aba549

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14446 ; free virtual = 22488
Ending Placer Task | Checksum: 12ae29dd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2892.695 ; gain = 48.023 ; free physical = 14446 ; free virtual = 22488
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2892.695 ; gain = 0.000 ; free physical = 14460 ; free virtual = 22503
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/vivado_prj/stream_adapt_vivado.runs/impl_1/stream_adapt_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file stream_adapt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2892.695 ; gain = 0.000 ; free physical = 14451 ; free virtual = 22493
INFO: [runtcl-4] Executing : report_utilization -file stream_adapt_utilization_placed.rpt -pb stream_adapt_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file stream_adapt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2892.695 ; gain = 0.000 ; free physical = 14460 ; free virtual = 22502
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2892.695 ; gain = 0.000 ; free physical = 14434 ; free virtual = 22478
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/vivado_prj/stream_adapt_vivado.runs/impl_1/stream_adapt_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7554b840 ConstDB: 0 ShapeSum: b58de594 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "clk_enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset_x" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_x". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_bit[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_bit[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_rsvd" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_rsvd". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 6f716bf2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2958.270 ; gain = 16.008 ; free physical = 14309 ; free virtual = 22340
Post Restoration Checksum: NetGraph: aeaa0c6 NumContArr: 6486cb2c Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6f716bf2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2958.270 ; gain = 16.008 ; free physical = 14275 ; free virtual = 22306

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6f716bf2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2958.270 ; gain = 16.008 ; free physical = 14275 ; free virtual = 22306
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 102af9c74

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2958.301 ; gain = 16.039 ; free physical = 14273 ; free virtual = 22305

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 62
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 62
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a419182e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.328 ; gain = 23.066 ; free physical = 14270 ; free virtual = 22302

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 7dab9c01

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.328 ; gain = 23.066 ; free physical = 14270 ; free virtual = 22302
Phase 4 Rip-up And Reroute | Checksum: 7dab9c01

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.328 ; gain = 23.066 ; free physical = 14270 ; free virtual = 22302

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 7dab9c01

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.328 ; gain = 23.066 ; free physical = 14270 ; free virtual = 22302

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 7dab9c01

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.328 ; gain = 23.066 ; free physical = 14270 ; free virtual = 22302
Phase 6 Post Hold Fix | Checksum: 7dab9c01

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2965.328 ; gain = 23.066 ; free physical = 14271 ; free virtual = 22303

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00176038 %
  Global Horizontal Routing Utilization  = 0.00160581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 7dab9c01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2966.328 ; gain = 24.066 ; free physical = 14271 ; free virtual = 22303

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7dab9c01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2968.328 ; gain = 26.066 ; free physical = 14270 ; free virtual = 22301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b8db395f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2968.328 ; gain = 26.066 ; free physical = 14270 ; free virtual = 22301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2968.328 ; gain = 26.066 ; free physical = 14303 ; free virtual = 22335

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2968.328 ; gain = 75.633 ; free physical = 14305 ; free virtual = 22337
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2976.332 ; gain = 0.000 ; free physical = 14304 ; free virtual = 22337
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/vivado_prj/stream_adapt_vivado.runs/impl_1/stream_adapt_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file stream_adapt_drc_routed.rpt -pb stream_adapt_drc_routed.pb -rpx stream_adapt_drc_routed.rpx
Command: report_drc -file stream_adapt_drc_routed.rpt -pb stream_adapt_drc_routed.pb -rpx stream_adapt_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/vivado_prj/stream_adapt_vivado.runs/impl_1/stream_adapt_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file stream_adapt_methodology_drc_routed.rpt -pb stream_adapt_methodology_drc_routed.pb -rpx stream_adapt_methodology_drc_routed.rpx
Command: report_methodology -file stream_adapt_methodology_drc_routed.rpt -pb stream_adapt_methodology_drc_routed.pb -rpx stream_adapt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/2-StreamAdaptation/xilinx_files/vivado_prj/stream_adapt_vivado.runs/impl_1/stream_adapt_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file stream_adapt_power_routed.rpt -pb stream_adapt_power_summary_routed.pb -rpx stream_adapt_power_routed.rpx
Command: report_power -file stream_adapt_power_routed.rpt -pb stream_adapt_power_summary_routed.pb -rpx stream_adapt_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file stream_adapt_route_status.rpt -pb stream_adapt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file stream_adapt_timing_summary_routed.rpt -pb stream_adapt_timing_summary_routed.pb -rpx stream_adapt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file stream_adapt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file stream_adapt_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file stream_adapt_bus_skew_routed.rpt -pb stream_adapt_bus_skew_routed.pb -rpx stream_adapt_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 00:57:26 2021...
