// Generated by CIRCT unknown git version
module adder_sat(	// file.cleaned.mlir:2:3
  input  [4:0] a,	// file.cleaned.mlir:2:27
  input  [3:0] b,	// file.cleaned.mlir:2:39
  output [3:0] c	// file.cleaned.mlir:2:52
);

  wire [4:0] _GEN = a + {b[3], b};	// file.cleaned.mlir:5:10, :6:10, :7:10
  assign c = _GEN[4] ? (b[3] ? 4'h0 : 4'hF) : _GEN[3:0];	// file.cleaned.mlir:3:15, :4:14, :5:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:5
endmodule

