{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413852376800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413852376810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 19:46:15 2014 " "Processing started: Mon Oct 20 19:46:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413852376810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413852376810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stack -c stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off stack -c stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413852376810 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413852381777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413852382317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413852382317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SP test.v(11) " "Verilog HDL Implicit Net warning at test.v(11): created implicit net for \"SP\"" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413852382317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Stack test.v(12) " "Verilog HDL Implicit Net warning at test.v(12): created implicit net for \"Stack\"" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413852382317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413852382577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Stack test.v(12) " "Verilog HDL or VHDL warning at test.v(12): object \"Stack\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413852382577 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 test.v(11) " "Verilog HDL assignment warning at test.v(11): truncated value with size 3 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413852382577 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 test.v(12) " "Verilog HDL assignment warning at test.v(12): truncated value with size 4 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413852382577 "|test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rSP test.v(18) " "Verilog HDL Always Construct warning at test.v(18): variable \"rSP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i test.v(20) " "Verilog HDL Always Construct warning at test.v(20): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 test.v(20) " "Verilog HDL assignment warning at test.v(20): truncated value with size 2 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rSP test.v(20) " "Verilog HDL Always Construct warning at test.v(20): variable \"rSP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SP test.v(21) " "Verilog HDL Always Construct warning at test.v(21): variable \"SP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 test.v(21) " "Verilog HDL assignment warning at test.v(21): truncated value with size 32 to match size of target (3)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i test.v(26) " "Verilog HDL Always Construct warning at test.v(26): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 test.v(26) " "Verilog HDL assignment warning at test.v(26): truncated value with size 2 to match size of target (1)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rSP test.v(26) " "Verilog HDL Always Construct warning at test.v(26): variable \"rSP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rStack test.v(14) " "Verilog HDL Always Construct warning at test.v(14): inferring latch(es) for variable \"rStack\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rStack test.v(34) " "Verilog HDL Always Construct warning at test.v(34): variable \"rStack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rSP test.v(34) " "Verilog HDL Always Construct warning at test.v(34): variable \"rSP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SP test.v(35) " "Verilog HDL Always Construct warning at test.v(35): variable \"SP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 test.v(35) " "Verilog HDL assignment warning at test.v(35): truncated value with size 32 to match size of target (3)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rStack\[0\] test.v(26) " "Inferred latch for \"rStack\[0\]\" at test.v(26)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413852382587 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rStack\[1\] test.v(26) " "Inferred latch for \"rStack\[1\]\" at test.v(26)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413852382597 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rStack\[2\] test.v(26) " "Inferred latch for \"rStack\[2\]\" at test.v(26)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413852382597 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rStack\[3\] test.v(26) " "Inferred latch for \"rStack\[3\]\" at test.v(26)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413852382597 "|test"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rSP\[2\] test.v(35) " "Can't resolve multiple constant drivers for net \"rSP\[2\]\" at test.v(35)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413852382597 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "test.v(26) " "Constant driver at test.v(26)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 26 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1413852382597 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rSP\[1\] test.v(35) " "Can't resolve multiple constant drivers for net \"rSP\[1\]\" at test.v(35)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413852382597 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rSP\[0\] test.v(35) " "Can't resolve multiple constant drivers for net \"rSP\[0\]\" at test.v(35)" {  } { { "test.v" "" { Text "C:/Users/Xwx47/Documents/Altera/pila/test.v" 35 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1413852382597 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1413852382597 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413852383077 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 20 19:46:23 2014 " "Processing ended: Mon Oct 20 19:46:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413852383077 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413852383077 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413852383077 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413852383077 ""}
