

================================================================
== Synthesis Summary Report of 'multiply'
================================================================
+ General Information: 
    * Date:           Tue Mar 21 16:51:41 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project_14
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |   Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |          |     |
    |   & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ multiply  |     -|  0.39|        2|  20.000|         -|        1|     -|       yes|     -|  3 (1%)|  168 (~0%)|  85 (~0%)|    -|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| A         | both          | 32    | 1      | 1      |
| B         | both          | 32    | 1      | 1      |
| C         | both          | 64    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------+
| Argument | Direction | Datatype              |
+----------+-----------+-----------------------+
| A        | in        | stream<int, 0>&       |
| B        | in        | stream<int, 0>&       |
| C        | out       | stream<long long, 0>& |
+----------+-----------+-----------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| A        | A            | interface |
| B        | B            | interface |
| C        | C            | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl | Latency |
+-------------------------+-----+--------+----------+-----+------+---------+
| + multiply              | 3   |        |          |     |      |         |
|   mul_32s_32s_32_2_1_U1 | 3   |        | result   | mul | auto | 1       |
+-------------------------+-----+--------+----------+-----+------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+------------------------------------------------------------------------+
| Type      | Options                  | Location                                                               |
+-----------+--------------------------+------------------------------------------------------------------------+
| interface | axis port=A              | ../../../../OneDrive/Desktop/vitis/hls_pipe1.cpp:4 in multiply, A      |
| interface | axis port=B              | ../../../../OneDrive/Desktop/vitis/hls_pipe1.cpp:5 in multiply, B      |
| interface | axis port=C              | ../../../../OneDrive/Desktop/vitis/hls_pipe1.cpp:6 in multiply, C      |
| interface | ap_ctrl_none port=return | ../../../../OneDrive/Desktop/vitis/hls_pipe1.cpp:7 in multiply, return |
| pipeline  | II=1                     | ../../../../OneDrive/Desktop/vitis/hls_pipe1.cpp:8 in multiply         |
+-----------+--------------------------+------------------------------------------------------------------------+


