\select@language {spanish}
\contentsline {chapter}{Resumen}{\es@scroman {v}}{chapter*.1}
\contentsline {chapter}{Abstract}{\es@scroman {vii}}{chapter*.2}
\contentsline {chapter}{\numberline {1}Introducci\'on}{1}{chapter.1}
\contentsline {section}{\numberline {1.1}Introducci\'on}{1}{section.1.1}
\contentsline {section}{\numberline {1.2}Motivaci\'on}{1}{section.1.2}
\contentsline {section}{\numberline {1.3}Planteamiento del problema}{3}{section.1.3}
\contentsline {section}{\numberline {1.4}Objetivos}{4}{section.1.4}
\contentsline {section}{\numberline {1.5}Estructura del documento***}{4}{section.1.5}
\contentsline {chapter}{\numberline {2}Introducci\'on al procesador}{7}{chapter.2}
\contentsline {section}{\numberline {2.1}Procesador}{7}{section.2.1}
\contentsline {subsection}{\numberline {2.1.1}Arquitectura}{8}{subsection.2.1.1}
\contentsline {subsection}{\numberline {2.1.2}Repertorio de instrucciones}{8}{subsection.2.1.2}
\contentsline {subsection}{\numberline {2.1.3}Memoria}{9}{subsection.2.1.3}
\contentsline {subsection}{\numberline {2.1.4}Segmentaci\'on}{9}{subsection.2.1.4}
\contentsline {subsubsection}{\numberline {2.1.4.1}Reducci\'on de ciclos por segmentaci\'on}{10}{subsubsection.2.1.4.1}
\contentsline {subsubsection}{\numberline {2.1.4.2}Inconvenientes de la segmentaci\'on}{11}{subsubsection.2.1.4.2}
\contentsline {section}{\numberline {2.2}ARM}{11}{section.2.2}
\contentsline {subsection}{\numberline {2.2.1}Arquitectura ARM}{12}{subsection.2.2.1}
\contentsline {subsection}{\numberline {2.2.2}Repertorio de instrucciones ARM}{13}{subsection.2.2.2}
\contentsline {subsection}{\numberline {2.2.3}Segmentaci\'on ARM}{15}{subsection.2.2.3}
\contentsline {subsection}{\numberline {2.2.4}Memoria ARM}{15}{subsection.2.2.4}
\contentsline {section}{\numberline {2.3}Field-Programmable Gate Arrays (FPGA)}{15}{section.2.3}
\contentsline {subsection}{\numberline {2.3.1}Nexys 4}{17}{subsection.2.3.1}
\contentsline {chapter}{\numberline {3}Instroducci\'on a los fallos y su tolerancia}{19}{chapter.3}
\contentsline {section}{\numberline {3.1}Introducci\'on a los fallos}{19}{section.3.1}
\contentsline {subsection}{\numberline {3.1.1}Causas}{20}{subsection.3.1.1}
\contentsline {subsection}{\numberline {3.1.2}Tipos de fallos}{21}{subsection.3.1.2}
\contentsline {subsubsection}{\numberline {3.1.2.1}Fallos Transitorios}{21}{subsubsection.3.1.2.1}
\contentsline {subsubsection}{\numberline {3.1.2.2}Fallos Permanentes}{22}{subsubsection.3.1.2.2}
\contentsline {section}{\numberline {3.2}Tolerancia a Fallos}{23}{section.3.2}
\contentsline {subsection}{\numberline {3.2.1}Redundancia en la informaci\'on}{24}{subsection.3.2.1}
\contentsline {subsection}{\numberline {3.2.2}Redundancia en el tiempo}{25}{subsection.3.2.2}
\contentsline {subsection}{\numberline {3.2.3}Redundancia en el hardware}{25}{subsection.3.2.3}
\contentsline {subsubsection}{\numberline {3.2.3.1}Redundancia modular}{26}{subsubsection.3.2.3.1}
\contentsline {subsubsection}{\numberline {3.2.3.2}Re-configuraci\'on}{26}{subsubsection.3.2.3.2}
\contentsline {section}{\numberline {3.3}Tolerancia en microprocesadores}{27}{section.3.3}
\contentsline {chapter}{\numberline {4}Procesador}{31}{chapter.4}
\contentsline {section}{\numberline {4.1}Introducci\'on}{31}{section.4.1}
\contentsline {section}{\numberline {4.2}Arquitectura del procesador}{32}{section.4.2}
\contentsline {subsection}{\numberline {4.2.1}Estructura}{32}{subsection.4.2.1}
\contentsline {subsection}{\numberline {4.2.2}Repertorio de instrucciones}{33}{subsection.4.2.2}
\contentsline {subsubsection}{\numberline {4.2.2.1}Accesos a memoria}{33}{subsubsection.4.2.2.1}
\contentsline {subsubsection}{\numberline {4.2.2.2}Procesamiento de datos}{34}{subsubsection.4.2.2.2}
\contentsline {subsubsection}{\numberline {4.2.2.3}Operaciones de control}{34}{subsubsection.4.2.2.3}
\contentsline {subsection}{\numberline {4.2.3}Segmentaci\'on}{34}{subsection.4.2.3}
\contentsline {subsection}{\numberline {4.2.4}Memoria}{35}{subsection.4.2.4}
\contentsline {section}{\numberline {4.3}Implementaci\'on}{35}{section.4.3}
\contentsline {subsection}{\numberline {4.3.1}Banco de registros}{36}{subsection.4.3.1}
\contentsline {subsection}{\numberline {4.3.2}Contador de programa}{37}{subsection.4.3.2}
\contentsline {subsection}{\numberline {4.3.3}Unidad Aritm\'etico-L\'ogica (ALU)}{37}{subsection.4.3.3}
\contentsline {subsection}{\numberline {4.3.4}Control principal}{38}{subsection.4.3.4}
\contentsline {subsection}{\numberline {4.3.5}Registros de control}{39}{subsection.4.3.5}
\contentsline {subsection}{\numberline {4.3.6}Memoria de instrucciones}{40}{subsection.4.3.6}
\contentsline {subsection}{\numberline {4.3.7}Memoria de datos}{40}{subsection.4.3.7}
\contentsline {section}{\numberline {4.4}Formato de instrucciones}{42}{section.4.4}
\contentsline {subsection}{\numberline {4.4.1}Accesos a Memoria}{42}{subsection.4.4.1}
\contentsline {subsection}{\numberline {4.4.2}Procesamiento de datos}{43}{subsection.4.4.2}
\contentsline {subsubsection}{\numberline {4.4.2.1}Operaciones con dos registros}{43}{subsubsection.4.4.2.1}
\contentsline {subsubsection}{\numberline {4.4.2.2}Operaciones con un registro y un inmediato}{44}{subsubsection.4.4.2.2}
\contentsline {subsection}{\numberline {4.4.3}Operaciones de control}{46}{subsection.4.4.3}
\contentsline {chapter}{Bibliograf\IeC {\'\i }a}{49}{appendix*.44}
