0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_DATA/lab_practise/Comparator/Comparator.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_DATA/lab_practise/Comparator/Comparator.srcs/sim_1/new/Comparator_tb.v,1690188958,verilog,,,,Comparator_tb,,,,,,,,
D:/FPGA_DATA/lab_practise/Comparator/Comparator.srcs/sources_1/new/Comparator.v,1690188821,verilog,,D:/FPGA_DATA/lab_practise/Comparator/Comparator.srcs/sim_1/new/Comparator_tb.v,,Comparator,,,,,,,,
