Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/zamirlm/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L hnicx -L cpm5n --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'UMullState' [/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/decode.v:94]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/CLKdivider.v" Line 2. Module CLKdivider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/CLKdivider.v" Line 2. Module CLKdivider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mainfsm
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.floprdual(WIDTH=32)
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.fpu
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CLKdivider
Compiling module xil_defaultlib.hFSM
Compiling module xil_defaultlib.HexTo7Segment
Compiling module xil_defaultlib.hex_display
Compiling module xil_defaultlib.basys_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
