

================================================================
== Vitis HLS Report for 'mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L'
================================================================
* Date:           Wed Dec 15 12:28:03 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        mul_mec_matrix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XCL_WG_DIM_X_L  |        ?|        ?|        46|          1|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     668|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     7|    4566|    3536|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     747|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     7|    5313|    4390|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_1_1_U3      |mul_32s_32s_32_1_1      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U4      |mul_32s_32s_32_1_1      |        0|   3|     0|    20|    0|
    |mul_5s_32s_32_1_1_U5       |mul_5s_32s_32_1_1       |        0|   1|     0|    20|    0|
    |udiv_32ns_32ns_32_36_1_U1  |udiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |urem_32ns_32ns_32_36_1_U2  |urem_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   7|  4566|  3536|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                          Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mul_mec_matrix_K_U  |mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_mul_mec_matrix_K  |        1|  0|   0|    0|    36|   32|     1|         1152|
    +--------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                         |        1|  0|   0|    0|    36|   32|     1|         1152|
    +--------------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln65_1_fu_362_p2                |         +|   0|  0|   32|          32|          32|
    |add_ln65_2_fu_379_p2                |         +|   0|  0|   71|          64|          64|
    |add_ln65_fu_357_p2                  |         +|   0|  0|   32|          32|          32|
    |add_ln66_fu_286_p2                  |         +|   0|  0|   13|           6|           6|
    |add_ln70_1_fu_310_p2                |         +|   0|  0|   10|           3|           1|
    |add_ln70_fu_250_p2                  |         +|   0|  0|   42|          35|           1|
    |j_1_fu_291_p2                       |         +|   0|  0|   39|          32|           1|
    |tmp2_fu_342_p2                      |         +|   0|  0|   32|          32|          32|
    |tmp4_fu_332_p0                      |         +|   0|  0|   39|          32|          32|
    |tmp9_fu_337_p2                      |         +|   0|  0|   32|          32|          32|
    |value_1_fu_452_p2                   |         +|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|    2|           1|           1|
    |ap_block_state39_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state46_pp0_stage0_iter45  |       and|   0|  0|    2|           1|           1|
    |icmp_ln63_fu_259_p2                 |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln70_fu_245_p2                 |      icmp|   0|  0|   20|          35|          35|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |select_ln70_1_fu_425_p3             |    select|   0|  0|   32|           1|           1|
    |select_ln70_2_fu_316_p3             |    select|   0|  0|    3|           1|           3|
    |select_ln70_3_fu_440_p3             |    select|   0|  0|  170|           1|         192|
    |select_ln70_fu_264_p3               |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  668|         408|         535|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter46_reg  |   9|          2|    1|          2|
    |gmem_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |indvar_flatten_fu_114              |   9|          2|   35|         70|
    |j_fu_102                           |   9|          2|   32|         64|
    |phi_ln31_fu_110                    |   9|          2|    3|          6|
    |shiftreg_fu_106                    |   9|          2|  192|        384|
    |value_fu_98                        |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  90|         20|  299|        598|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln66_reg_576                   |    6|   0|    6|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |gmem_addr_reg_591                  |   64|   0|   64|          0|
    |i_reg_597                          |   32|   0|   32|          0|
    |icmp_ln63_reg_563                  |    1|   0|    1|          0|
    |icmp_ln70_reg_559                  |    1|   0|    1|          0|
    |indvar_flatten_fu_114              |   35|   0|   35|          0|
    |j_fu_102                           |   32|   0|   32|          0|
    |phi_ln31_fu_110                    |    3|   0|    3|          0|
    |shiftreg_fu_106                    |  192|   0|  192|          0|
    |tmp2_reg_586                       |   32|   0|   32|          0|
    |urem_ln65_reg_581                  |   32|   0|   32|          0|
    |value_fu_98                        |   32|   0|   32|          0|
    |add_ln66_reg_576                   |   64|  32|    6|          0|
    |icmp_ln63_reg_563                  |   64|  32|    1|          0|
    |icmp_ln70_reg_559                  |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  747|  96|  563|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                    gmem|       pointer|
|bound                |   in|   35|     ap_none|                                   bound|        scalar|
|mul_ln31_4           |   in|   32|     ap_none|                              mul_ln31_4|        scalar|
|mul                  |   in|   32|     ap_none|                                     mul|        scalar|
|mul8_mid2            |   in|   32|     ap_none|                               mul8_mid2|        scalar|
|hi                   |   in|   32|     ap_none|                                      hi|        scalar|
|global_id_base_x     |   in|   32|     ap_none|                        global_id_base_x|        scalar|
|wi                   |   in|   32|     ap_none|                                      wi|        scalar|
|mul16                |   in|   32|     ap_none|                                   mul16|        scalar|
|I                    |   in|   64|     ap_none|                                       I|        scalar|
|mul_ln31_6_mid2      |   in|    6|     ap_none|                         mul_ln31_6_mid2|        scalar|
|shiftreg_out         |  out|  192|      ap_vld|                            shiftreg_out|       pointer|
|shiftreg_out_ap_vld  |  out|    1|      ap_vld|                            shiftreg_out|       pointer|
|value_out            |  out|   32|      ap_vld|                               value_out|       pointer|
|value_out_ap_vld     |  out|    1|      ap_vld|                               value_out|       pointer|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

