
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar  8 22:12:22 2025
Host:		ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/sram_160b_w16.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell sram_160b_w16
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar  8 22:13:07 2025
viaInitial ends at Sat Mar  8 22:13:07 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.26min, fe_real=0.78min, fe_mem=471.9M) ***
*** Begin netlist parsing (mem=471.9M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/sram_160b_w16.v'

*** Memory Usage v#1 (Current mem = 471.879M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=471.9M) ***
Set top cell to sram_160b_w16.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sram_160b_w16 ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 4464 stdCell insts.

*** Memory Usage v#1 (Current mem = 524.641M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/sram_160b_w16.sdc' ...
Current (total cpu=0:00:16.2, real=0:00:48.0, peak res=272.1M, current mem=642.7M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/sram_160b_w16.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/sram_160b_w16.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=287.4M, current mem=660.0M)
Current (total cpu=0:00:16.3, real=0:00:48.0, peak res=287.4M, current mem=660.0M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
couldn't read file "floorplan.tcl": no such file or directory
<CMD> floorPlan -site core -r 1 0.40 1.0 1.0 1.0 1.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
4464 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
4464 new gnd-pin connections were made to global net 'VSS'.
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 2 -spacing 1 -layer M4 -width 1 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 804.0M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sat Mar  8 22:14:31 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/nbalasubramanian/project1/sram/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-16.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1497.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 32 used
Read in 32 components
  32 core components: 32 unplaced, 0 placed, 0 fixed
Read in 327 logical pins
Read in 327 nets
Read in 2 special nets, 2 routed
Read in 64 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0  open: 8
  Number of Core ports routed: 0  open: 300
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 150
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1518.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 101 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Mar  8 22:14:31 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Mar  8 22:14:31 2025

sroute post-processing starts at Sat Mar  8 22:14:31 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Mar  8 22:14:31 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 22.30 megs
sroute: Total Peak Memory used = 826.30 megs
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{D[*]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 826.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.8 -pin {{Q[*]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 826.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {{CLK} {A[*]} {CEN} {WEN}}
Successfully spread [7] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 826.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin

Start pin legalization for the partition [sram_160b_w16]:
**WARN: (IMPPTN-562):	Pin [D[159]] is [FIXED] at location (  71.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[158]] is [FIXED] at location (  72.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[157]] is [FIXED] at location (  73.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[156]] is [FIXED] at location (  74.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[155]] is [FIXED] at location (  74.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[154]] is [FIXED] at location (  75.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[153]] is [FIXED] at location (  76.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[152]] is [FIXED] at location (  77.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[151]] is [FIXED] at location (  78.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[150]] is [FIXED] at location (  78.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[149]] is [FIXED] at location (  79.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[148]] is [FIXED] at location (  80.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[147]] is [FIXED] at location (  81.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[146]] is [FIXED] at location (  82.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[145]] is [FIXED] at location (  82.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[144]] is [FIXED] at location (  83.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[143]] is [FIXED] at location (  84.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[142]] is [FIXED] at location (  85.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[141]] is [FIXED] at location (  86.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[140]] is [FIXED] at location (  86.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[139]] is [FIXED] at location (  87.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[138]] is [FIXED] at location (  88.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[137]] is [FIXED] at location (  89.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[136]] is [FIXED] at location (  90.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[135]] is [FIXED] at location (  90.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[134]] is [FIXED] at location (  91.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[133]] is [FIXED] at location (  92.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[132]] is [FIXED] at location (  93.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[131]] is [FIXED] at location (  94.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[130]] is [FIXED] at location (  94.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[129]] is [FIXED] at location (  95.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[128]] is [FIXED] at location (  96.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[127]] is [FIXED] at location (  97.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[126]] is [FIXED] at location (  98.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[125]] is [FIXED] at location (  98.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[124]] is [FIXED] at location (  99.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[123]] is [FIXED] at location ( 100.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[122]] is [FIXED] at location ( 101.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[121]] is [FIXED] at location ( 102.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[120]] is [FIXED] at location ( 102.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[119]] is [FIXED] at location ( 103.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[118]] is [FIXED] at location ( 104.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[117]] is [FIXED] at location ( 105.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[116]] is [FIXED] at location ( 106.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[115]] is [FIXED] at location ( 106.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[114]] is [FIXED] at location ( 107.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[113]] is [FIXED] at location ( 108.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[112]] is [FIXED] at location ( 109.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[111]] is [FIXED] at location ( 110.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[110]] is [FIXED] at location ( 110.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[109]] is [FIXED] at location ( 111.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[108]] is [FIXED] at location ( 112.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[107]] is [FIXED] at location ( 113.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[106]] is [FIXED] at location ( 114.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[105]] is [FIXED] at location ( 114.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[104]] is [FIXED] at location ( 115.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[103]] is [FIXED] at location ( 116.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[102]] is [FIXED] at location ( 117.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[101]] is [FIXED] at location ( 118.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[100]] is [FIXED] at location ( 118.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[99]] is [FIXED] at location ( 119.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[98]] is [FIXED] at location ( 120.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[97]] is [FIXED] at location ( 121.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[96]] is [FIXED] at location ( 122.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[95]] is [FIXED] at location ( 122.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[94]] is [FIXED] at location ( 123.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[93]] is [FIXED] at location ( 124.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[92]] is [FIXED] at location ( 125.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[91]] is [FIXED] at location ( 126.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[90]] is [FIXED] at location ( 126.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[89]] is [FIXED] at location ( 127.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[88]] is [FIXED] at location ( 128.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[87]] is [FIXED] at location ( 129.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[86]] is [FIXED] at location ( 130.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[85]] is [FIXED] at location ( 130.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[84]] is [FIXED] at location ( 131.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[83]] is [FIXED] at location ( 132.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[82]] is [FIXED] at location ( 133.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[81]] is [FIXED] at location ( 134.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[80]] is [FIXED] at location ( 134.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[79]] is [FIXED] at location ( 135.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[78]] is [FIXED] at location ( 136.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[77]] is [FIXED] at location ( 137.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[76]] is [FIXED] at location ( 138.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[75]] is [FIXED] at location ( 138.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[74]] is [FIXED] at location ( 139.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[73]] is [FIXED] at location ( 140.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[72]] is [FIXED] at location ( 141.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[71]] is [FIXED] at location ( 142.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[70]] is [FIXED] at location ( 142.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[69]] is [FIXED] at location ( 143.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[68]] is [FIXED] at location ( 144.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[67]] is [FIXED] at location ( 145.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[66]] is [FIXED] at location ( 146.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[65]] is [FIXED] at location ( 146.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[64]] is [FIXED] at location ( 147.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[63]] is [FIXED] at location ( 148.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[62]] is [FIXED] at location ( 149.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[61]] is [FIXED] at location ( 150.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[60]] is [FIXED] at location ( 150.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[59]] is [FIXED] at location ( 151.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[58]] is [FIXED] at location ( 152.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[57]] is [FIXED] at location ( 153.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[56]] is [FIXED] at location ( 154.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[55]] is [FIXED] at location ( 154.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[54]] is [FIXED] at location ( 155.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[53]] is [FIXED] at location ( 156.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[52]] is [FIXED] at location ( 157.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[51]] is [FIXED] at location ( 158.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[50]] is [FIXED] at location ( 158.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[49]] is [FIXED] at location ( 159.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[48]] is [FIXED] at location ( 160.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[47]] is [FIXED] at location ( 161.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[46]] is [FIXED] at location ( 162.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[45]] is [FIXED] at location ( 162.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[44]] is [FIXED] at location ( 163.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[43]] is [FIXED] at location ( 164.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[42]] is [FIXED] at location ( 165.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[41]] is [FIXED] at location ( 166.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[40]] is [FIXED] at location ( 166.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[39]] is [FIXED] at location ( 167.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[38]] is [FIXED] at location ( 168.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[37]] is [FIXED] at location ( 169.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[36]] is [FIXED] at location ( 170.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[35]] is [FIXED] at location ( 170.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[34]] is [FIXED] at location ( 171.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[33]] is [FIXED] at location ( 172.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[32]] is [FIXED] at location ( 173.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[31]] is [FIXED] at location ( 174.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[30]] is [FIXED] at location ( 174.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[29]] is [FIXED] at location ( 175.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[28]] is [FIXED] at location ( 176.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[27]] is [FIXED] at location ( 177.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[26]] is [FIXED] at location ( 178.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[25]] is [FIXED] at location ( 178.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[24]] is [FIXED] at location ( 179.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[23]] is [FIXED] at location ( 180.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[22]] is [FIXED] at location ( 181.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[21]] is [FIXED] at location ( 182.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[20]] is [FIXED] at location ( 182.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[19]] is [FIXED] at location ( 183.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[18]] is [FIXED] at location ( 184.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[17]] is [FIXED] at location ( 185.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[16]] is [FIXED] at location ( 186.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[15]] is [FIXED] at location ( 186.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[14]] is [FIXED] at location ( 187.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[13]] is [FIXED] at location ( 188.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[12]] is [FIXED] at location ( 189.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[11]] is [FIXED] at location ( 190.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[10]] is [FIXED] at location ( 190.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[9]] is [FIXED] at location ( 191.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[8]] is [FIXED] at location ( 192.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[7]] is [FIXED] at location ( 193.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[6]] is [FIXED] at location ( 194.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[5]] is [FIXED] at location ( 194.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[4]] is [FIXED] at location ( 195.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[3]] is [FIXED] at location ( 196.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[2]] is [FIXED] at location ( 197.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[1]] is [FIXED] at location ( 198.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[0]] is [FIXED] at location ( 198.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[159]] is [FIXED] at location (  71.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[158]] is [FIXED] at location (  72.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[157]] is [FIXED] at location (  73.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[156]] is [FIXED] at location (  74.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[155]] is [FIXED] at location (  74.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[154]] is [FIXED] at location (  75.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[153]] is [FIXED] at location (  76.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[152]] is [FIXED] at location (  77.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[151]] is [FIXED] at location (  78.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[150]] is [FIXED] at location (  78.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[149]] is [FIXED] at location (  79.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[148]] is [FIXED] at location (  80.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[147]] is [FIXED] at location (  81.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[146]] is [FIXED] at location (  82.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[145]] is [FIXED] at location (  82.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[144]] is [FIXED] at location (  83.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[143]] is [FIXED] at location (  84.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[142]] is [FIXED] at location (  85.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[141]] is [FIXED] at location (  86.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[140]] is [FIXED] at location (  86.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[139]] is [FIXED] at location (  87.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[138]] is [FIXED] at location (  88.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[137]] is [FIXED] at location (  89.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[136]] is [FIXED] at location (  90.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[135]] is [FIXED] at location (  90.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[134]] is [FIXED] at location (  91.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[133]] is [FIXED] at location (  92.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[132]] is [FIXED] at location (  93.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[131]] is [FIXED] at location (  94.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[130]] is [FIXED] at location (  94.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[129]] is [FIXED] at location (  95.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[128]] is [FIXED] at location (  96.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[127]] is [FIXED] at location (  97.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[126]] is [FIXED] at location (  98.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[125]] is [FIXED] at location (  98.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[124]] is [FIXED] at location (  99.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[123]] is [FIXED] at location ( 100.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[122]] is [FIXED] at location ( 101.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[121]] is [FIXED] at location ( 102.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[120]] is [FIXED] at location ( 102.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[119]] is [FIXED] at location ( 103.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[118]] is [FIXED] at location ( 104.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[117]] is [FIXED] at location ( 105.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[116]] is [FIXED] at location ( 106.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[115]] is [FIXED] at location ( 106.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[114]] is [FIXED] at location ( 107.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[113]] is [FIXED] at location ( 108.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[112]] is [FIXED] at location ( 109.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[111]] is [FIXED] at location ( 110.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[110]] is [FIXED] at location ( 110.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[109]] is [FIXED] at location ( 111.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[108]] is [FIXED] at location ( 112.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[107]] is [FIXED] at location ( 113.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[106]] is [FIXED] at location ( 114.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[105]] is [FIXED] at location ( 114.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[104]] is [FIXED] at location ( 115.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[103]] is [FIXED] at location ( 116.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[102]] is [FIXED] at location ( 117.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[101]] is [FIXED] at location ( 118.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[100]] is [FIXED] at location ( 118.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[99]] is [FIXED] at location ( 119.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[98]] is [FIXED] at location ( 120.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[97]] is [FIXED] at location ( 121.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[96]] is [FIXED] at location ( 122.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[95]] is [FIXED] at location ( 122.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[94]] is [FIXED] at location ( 123.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[93]] is [FIXED] at location ( 124.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[92]] is [FIXED] at location ( 125.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[91]] is [FIXED] at location ( 126.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[90]] is [FIXED] at location ( 126.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[89]] is [FIXED] at location ( 127.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[88]] is [FIXED] at location ( 128.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[87]] is [FIXED] at location ( 129.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[86]] is [FIXED] at location ( 130.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[85]] is [FIXED] at location ( 130.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[84]] is [FIXED] at location ( 131.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[83]] is [FIXED] at location ( 132.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[82]] is [FIXED] at location ( 133.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[81]] is [FIXED] at location ( 134.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[80]] is [FIXED] at location ( 134.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[79]] is [FIXED] at location ( 135.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[78]] is [FIXED] at location ( 136.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[77]] is [FIXED] at location ( 137.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[76]] is [FIXED] at location ( 138.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[75]] is [FIXED] at location ( 138.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[74]] is [FIXED] at location ( 139.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[73]] is [FIXED] at location ( 140.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[72]] is [FIXED] at location ( 141.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[71]] is [FIXED] at location ( 142.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[70]] is [FIXED] at location ( 142.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[69]] is [FIXED] at location ( 143.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[68]] is [FIXED] at location ( 144.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[67]] is [FIXED] at location ( 145.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[66]] is [FIXED] at location ( 146.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[65]] is [FIXED] at location ( 146.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[64]] is [FIXED] at location ( 147.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[63]] is [FIXED] at location ( 148.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[62]] is [FIXED] at location ( 149.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[61]] is [FIXED] at location ( 150.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[60]] is [FIXED] at location ( 150.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[59]] is [FIXED] at location ( 151.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[58]] is [FIXED] at location ( 152.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[57]] is [FIXED] at location ( 153.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[56]] is [FIXED] at location ( 154.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[55]] is [FIXED] at location ( 154.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[54]] is [FIXED] at location ( 155.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[53]] is [FIXED] at location ( 156.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[52]] is [FIXED] at location ( 157.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[51]] is [FIXED] at location ( 158.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[50]] is [FIXED] at location ( 158.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[49]] is [FIXED] at location ( 159.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[48]] is [FIXED] at location ( 160.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[47]] is [FIXED] at location ( 161.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[46]] is [FIXED] at location ( 162.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[45]] is [FIXED] at location ( 162.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[44]] is [FIXED] at location ( 163.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[43]] is [FIXED] at location ( 164.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[42]] is [FIXED] at location ( 165.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[41]] is [FIXED] at location ( 166.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[40]] is [FIXED] at location ( 166.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[39]] is [FIXED] at location ( 167.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[38]] is [FIXED] at location ( 168.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[37]] is [FIXED] at location ( 169.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[36]] is [FIXED] at location ( 170.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[35]] is [FIXED] at location ( 170.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[34]] is [FIXED] at location ( 171.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[33]] is [FIXED] at location ( 172.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[32]] is [FIXED] at location ( 173.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[31]] is [FIXED] at location ( 174.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[30]] is [FIXED] at location ( 174.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[29]] is [FIXED] at location ( 175.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[28]] is [FIXED] at location ( 176.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[27]] is [FIXED] at location ( 177.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[26]] is [FIXED] at location ( 178.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[25]] is [FIXED] at location ( 178.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[24]] is [FIXED] at location ( 179.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[23]] is [FIXED] at location ( 180.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[22]] is [FIXED] at location ( 181.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[21]] is [FIXED] at location ( 182.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[20]] is [FIXED] at location ( 182.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[19]] is [FIXED] at location ( 183.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[18]] is [FIXED] at location ( 184.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[17]] is [FIXED] at location ( 185.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[16]] is [FIXED] at location ( 186.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[15]] is [FIXED] at location ( 186.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[14]] is [FIXED] at location ( 187.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[13]] is [FIXED] at location ( 188.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[12]] is [FIXED] at location ( 189.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[11]] is [FIXED] at location ( 190.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[10]] is [FIXED] at location ( 190.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[9]] is [FIXED] at location ( 191.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[8]] is [FIXED] at location ( 192.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[7]] is [FIXED] at location ( 193.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[6]] is [FIXED] at location ( 194.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[5]] is [FIXED] at location ( 194.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[4]] is [FIXED] at location ( 195.700,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[3]] is [FIXED] at location ( 196.500,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[2]] is [FIXED] at location ( 197.300,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[1]] is [FIXED] at location ( 198.100,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[0]] is [FIXED] at location ( 198.900,  270.200 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [sram_160b_w16] 
	Total Pads                         : 0
	Total Pins                         : 327
	Legally Assigned Pins              : 7
	Illegally Assigned Pins            : 320
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
320 pin(s) of the Partition sram_160b_w16 could not be legalized.
End pin legalization for the partition [sram_160b_w16].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 826.4M).
<CMD> saveDesign pinPlaced.enc
Writing Netlist "pinPlaced.enc.dat.tmp/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file pinPlaced.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 308 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=826.4M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design pinPlaced.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setMaxRouteLayer 4
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 308 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=837.1M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8073 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=989.133 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 989.1M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:01.5) (Real : 0:00:01.0) (mem : 992.1M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 81 instances (buffers/inverters) removed
*       :      2 instances of type 'CKBD6' removed
*       :      6 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :     18 instances of type 'CKBD2' removed
*       :      8 instances of type 'CKBD1' removed
*       :      3 instances of type 'BUFFD6' removed
*       :      4 instances of type 'BUFFD4' removed
*       :      3 instances of type 'BUFFD3' removed
*       :     31 instances of type 'BUFFD2' removed
*       :      5 instances of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4383 (0 fixed + 4383 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4550 #term=19234 #term/net=4.23, #fixedIo=0, #floatIo=0, #fixedPin=327, #floatPin=0
stdCell: 4383 single + 0 double + 0 multi
Total standard cell length = 15.9190 (mm), area = 0.0287 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.411.
Density for the design = 0.411.
       = stdcell_area 79595 sites (28654 um^2) / alloc_area 193489 sites (69656 um^2).
Pin Density = 0.09598.
            = total # of pins 19234 / total area 200405.
*Internal placement parameters: * | 12 | 0x000055
End delay calculation. (MEM=1054.38 CPU=0:00:00.4 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.942e+04 (1.62e+04 4.32e+04)
              Est.  stn bbox = 8.555e+04 (2.83e+04 5.72e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1054.4M
Iteration  2: Total net bbox = 6.421e+04 (1.62e+04 4.80e+04)
              Est.  stn bbox = 9.969e+04 (2.83e+04 7.13e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1054.4M
Iteration  3: Total net bbox = 6.447e+04 (1.64e+04 4.80e+04)
              Est.  stn bbox = 1.034e+05 (3.21e+04 7.13e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1054.4M
Iteration  4: Total net bbox = 6.714e+04 (1.64e+04 5.07e+04)
              Est.  stn bbox = 1.106e+05 (3.21e+04 7.85e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1054.4M
End delay calculation. (MEM=1073.46 CPU=0:00:00.4 REAL=0:00:01.0)
Iteration  5: Total net bbox = 1.023e+05 (4.26e+04 5.97e+04)
              Est.  stn bbox = 1.525e+05 (6.19e+04 9.06e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 1073.5M
Iteration  6: Total net bbox = 7.064e+04 (1.72e+04 5.34e+04)
              Est.  stn bbox = 1.173e+05 (3.48e+04 8.26e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1073.5M
End delay calculation. (MEM=1073.46 CPU=0:00:00.3 REAL=0:00:01.0)
Iteration  7: Total net bbox = 7.187e+04 (1.85e+04 5.34e+04)
              Est.  stn bbox = 1.190e+05 (3.64e+04 8.26e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1073.5M
Iteration  8: Total net bbox = 7.605e+04 (1.85e+04 5.76e+04)
              Est.  stn bbox = 1.242e+05 (3.64e+04 8.78e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1073.5M
End delay calculation. (MEM=1073.46 CPU=0:00:00.3 REAL=0:00:01.0)
Iteration  9: Total net bbox = 7.658e+04 (1.85e+04 5.81e+04)
              Est.  stn bbox = 1.248e+05 (3.64e+04 8.84e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1073.5M
Iteration 10: Total net bbox = 9.909e+04 (3.66e+04 6.25e+04)
              Est.  stn bbox = 1.507e+05 (5.72e+04 9.34e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1073.5M
End delay calculation. (MEM=1073.46 CPU=0:00:00.4 REAL=0:00:00.0)
Iteration 11: Total net bbox = 1.118e+05 (5.05e+04 6.13e+04)
              Est.  stn bbox = 1.648e+05 (7.25e+04 9.23e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1073.5M
Iteration 12: Total net bbox = 1.115e+05 (5.15e+04 6.00e+04)
              Est.  stn bbox = 1.647e+05 (7.38e+04 9.09e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1073.5M
Iteration 13: Total net bbox = 1.201e+05 (5.94e+04 6.07e+04)
              Est.  stn bbox = 1.734e+05 (8.17e+04 9.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1073.5M
*** cost = 1.201e+05 (5.94e+04 6.07e+04) (cpu for global=0:00:06.3) real=0:00:06.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:00:43.6 mem=970.3M) ***
Total net bbox length = 1.201e+05 (5.939e+04 6.068e+04) (ext = 4.806e+04)
Move report: Detail placement moves 4094 insts, mean move: 5.37 um, max move: 39.00 um
	Max move on inst (U3250): (110.00, 208.00) --> (147.20, 209.80)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 971.6MB
Summary Report:
Instances move: 4094 (out of 4383 movable)
Mean displacement: 5.37 um
Max displacement: 39.00 um (Instance: U3250) (110, 208) -> (147.2, 209.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 1.073e+05 (4.554e+04 6.178e+04) (ext = 4.796e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 971.6MB
*** Finished refinePlace (0:00:44.4 mem=971.6M) ***
*** Finished Initial Placement (cpu=0:00:08.2, real=0:00:09.0, mem=971.6M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=904 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4550  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4550 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4550 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.822878e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 18907
[NR-eagl] Layer2(M2)(V) length: 6.114366e+04um, number of vias: 27175
[NR-eagl] Layer3(M3)(H) length: 8.065570e+04um, number of vias: 2834
[NR-eagl] Layer4(M4)(V) length: 4.360340e+04um, number of vias: 0
[NR-eagl] Total length: 1.854028e+05um, number of vias: 48916
[NR-eagl] End Peak syMemory usage = 977.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.22 seconds
**placeDesign ... cpu = 0: 0:10, real = 0: 0:10, mem = 977.1M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 996.1M, totSessionCpu=0:00:46 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=998.1M)
Extraction called for design 'sram_160b_w16' of instances=4383 and nets=4552 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 996.074M)
** Profile ** Start :  cpu=0:00:00.0, mem=996.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=996.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1109.42 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1109.4M) ***
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:47.1 mem=1109.4M)
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=1109.4M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1109.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -16.554 |
|           TNS (ns):|-24461.7 |
|    Violating Paths:|  2720   |
|          All Paths:|  5288   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.705   |     32 (32)      |
|   max_tran     |    32 (5152)     |  -23.975   |    32 (5152)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.717%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1109.4M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1036.4M, totSessionCpu=0:00:47 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1038.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1038.4M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 4383

Instance distribution across the VT partitions:

 LVT : inst = 480 (11.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 480 (11.0%)

 HVT : inst = 3903 (89.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 3903 (89.0%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  4550
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=787.40MB/787.40MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=787.64MB/787.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=787.67MB/787.67MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT)
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 10%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 20%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 30%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 40%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 50%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 60%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 70%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 80%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 90%

Finished Levelizing
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT)

Starting Activity Propagation
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=788.10MB/788.10MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT)
 ... Calculating leakage power
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 10%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 20%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 30%
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT): 40%

Finished Calculating power
2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=788.26MB/788.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=788.26MB/788.26MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=788.29MB/788.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:14:59 (2025-Mar-09 06:14:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.17710702
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1476       83.33
Macro                                  0           0
IO                                     0           0
Combinational                    0.02953       16.67
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.1771         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1771         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                     U1967 (INVD6): 	 7.617e-05
* 		Highest Leakage Power:                     U1967 (INVD6): 	 7.617e-05
* 		Total Cap: 	3.4045e-11 F
* 		Total instances in design:  4383
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.177107 mW
Cell usage statistics:  
Library tcbn65gpluswc , 4383 cells ( 100.000000%) , 0.177107 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=788.31MB/788.31MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -16.654 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.165 mW
Resizable instances =   4383 (100.0%), leakage = 0.165 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =    480 (11.0%), lkg = 0.010 mW ( 6.2%)
   -ve slk =    480 (11.0%), lkg = 0.010 mW ( 6.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   3903 (89.0%), lkg = 0.155 mW (93.8%)
   -ve slk =   3902 (89.0%), lkg = 0.155 mW (93.8%)

OptMgr: Begin forced downsizing
OptMgr: 517 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -16.812 ns
OptMgr: 96 (19%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -16.654 ns

Design leakage power (state independent) = 0.162 mW
Resizable instances =   4383 (100.0%), leakage = 0.162 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =    252 ( 5.7%), lkg = 0.005 mW ( 3.0%)
   -ve slk =    252 ( 5.7%), lkg = 0.005 mW ( 3.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   4131 (94.3%), lkg = 0.157 mW (97.0%)
   -ve slk =   4130 (94.2%), lkg = 0.157 mW (97.0%)


Summary: cell sizing

 421 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0        421        421

   27 instances changed cell type from        AN4D1   to      AN4D0
  185 instances changed cell type from       AN4XD1   to      AN4D0
   40 instances changed cell type from      AOI22D1   to    AOI22D0
    1 instances changed cell type from      INR2XD0   to     INR2D0
    4 instances changed cell type from        INVD1   to      CKND0
    3 instances changed cell type from        ND2D1   to    CKND2D0
  161 instances changed cell type from        ND2D2   to    CKND2D2
  checkSum: 421



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=798.64MB/798.64MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=798.64MB/798.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=798.64MB/798.64MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT)
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 10%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 20%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 30%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 40%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 50%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 60%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 70%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 80%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 90%

Finished Levelizing
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT)

Starting Activity Propagation
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT)
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=798.64MB/798.64MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT)
 ... Calculating leakage power
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 10%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 20%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 30%
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT): 40%

Finished Calculating power
2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=798.64MB/798.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=798.64MB/798.64MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=798.64MB/798.64MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:15:01 (2025-Mar-09 06:15:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.16920171
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1476       87.22
Macro                                  0           0
IO                                     0           0
Combinational                    0.02163       12.78
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.1692         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1692         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                     U1967 (INVD6): 	 7.617e-05
* 		Highest Leakage Power:                     U1967 (INVD6): 	 7.617e-05
* 		Total Cap: 	3.35668e-11 F
* 		Total instances in design:  4383
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.169202 mW
Cell usage statistics:  
Library tcbn65gpluswc , 4383 cells ( 100.000000%) , 0.169202 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=798.64MB/798.64MB)

OptMgr: Leakage power optimization took: 2 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1162.3M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1162.3M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1162.3M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1162.3M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1162.3M)
CPU of: netlist preparation :0:00:00.0 (mem :1162.3M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1162.3M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 17 out of 4383 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 4120
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -16.723  TNS Slack -24770.955 Density 39.71
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    39.71%|        -| -16.723|-24770.955|   0:00:00.0| 1248.4M|
|    39.71%|        0| -16.723|-24770.955|   0:00:00.0| 1248.4M|
|    39.71%|        0| -16.723|-24770.955|   0:00:00.0| 1248.4M|
|    39.70%|        5| -16.723|-24770.947|   0:00:01.0| 1248.4M|
|    39.70%|        0| -16.723|-24770.947|   0:00:00.0| 1248.4M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -16.723  TNS Slack -24770.948 Density 39.70
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1081.62M, totSessionCpu=0:00:54).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    39.70%|        -| -16.723|-24770.948|   0:00:00.0| 1223.2M|
|    39.70%|        -| -16.723|-24770.948|   0:00:00.0| 1223.2M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1223.2M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    32   |  5152   |    32   |     32  |     0   |     0   |     0   |     0   | -16.72 |          0|          0|          0|  39.70  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.31 |         93|          0|         26|  40.10  |   0:00:07.0|    1234.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.31 |          0|          0|          0|  40.10  |   0:00:00.0|    1234.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:06.9 real=0:00:07.0 mem=1234.4M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1100.9M, totSessionCpu=0:01:05 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.310  TNS Slack -1318.486 
+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -1.310|-1318.486|    40.10%|   0:00:00.0| 1238.2M|   WC_VIEW|  default| Q[32]                |
|  -0.906| -766.306|    40.01%|   0:00:06.0| 1276.0M|   WC_VIEW|  default| Q[32]                |
|  -0.735| -449.364|    40.18%|   0:00:05.0| 1295.1M|   WC_VIEW|  default| Q[32]                |
|  -0.735| -449.364|    40.18%|   0:00:00.0| 1295.1M|   WC_VIEW|  default| Q[32]                |
|  -0.514| -158.308|    40.29%|   0:00:13.0| 1295.1M|   WC_VIEW|  default| Q[32]                |
|  -0.402| -117.778|    40.56%|   0:00:05.0| 1295.1M|   WC_VIEW|  default| Q[34]                |
|  -0.392|  -44.743|    40.84%|   0:00:04.0| 1295.1M|   WC_VIEW|  default| Q[53]                |
|  -0.392|  -44.743|    40.84%|   0:00:00.0| 1295.1M|   WC_VIEW|  default| Q[53]                |
|  -0.362|  -38.443|    40.94%|   0:00:08.0| 1295.1M|   WC_VIEW|  default| Q[34]                |
|  -0.362|  -37.442|    40.96%|   0:00:02.0| 1295.1M|   WC_VIEW|  default| Q[34]                |
|  -0.318|  -32.737|    41.09%|   0:00:02.0| 1295.1M|   WC_VIEW|  default| Q[34]                |
|  -0.318|  -32.737|    41.09%|   0:00:00.0| 1295.1M|   WC_VIEW|  default| Q[34]                |
|  -0.293|  -30.577|    41.13%|   0:00:02.0| 1295.1M|   WC_VIEW|  default| Q[13]                |
|  -0.261|  -29.538|    41.16%|   0:00:01.0| 1295.1M|   WC_VIEW|  default| Q[42]                |
|  -0.260|  -27.252|    41.25%|   0:00:02.0| 1295.1M|   WC_VIEW|  default| Q[52]                |
|  -0.260|  -27.252|    41.25%|   0:00:00.0| 1295.1M|   WC_VIEW|  default| Q[52]                |
|  -0.248|  -25.853|    41.26%|   0:00:01.0| 1295.1M|   WC_VIEW|  default| Q[4]                 |
+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:50.8 real=0:00:51.0 mem=1295.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:50.8 real=0:00:51.0 mem=1295.1M) ***
** GigaOpt Global Opt End WNS Slack -0.248  TNS Slack -25.853 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.248
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.248  TNS Slack -25.853 Density 41.26
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    41.26%|        -|  -0.248| -25.853|   0:00:00.0| 1272.3M|
|    41.26%|        0|  -0.248| -25.853|   0:00:00.0| 1274.0M|
|    41.26%|        0|  -0.248| -25.853|   0:00:00.0| 1274.0M|
|    41.24%|        6|  -0.248| -25.804|   0:00:00.0| 1274.0M|
|    41.05%|      123|  -0.236| -24.169|   0:00:01.0| 1274.0M|
|    41.03%|       14|  -0.236| -24.169|   0:00:00.0| 1274.0M|
|    41.03%|        3|  -0.236| -24.169|   0:00:00.0| 1274.0M|
|    41.03%|        0|  -0.236| -24.169|   0:00:00.0| 1274.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.236  TNS Slack -24.169 Density 41.03
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1117.22M, totSessionCpu=0:02:03).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1125.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=904 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4811  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4811 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4811 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.824786e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1128.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.10 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:03 mem=1128.7M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1128.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1144.8M) ***
Move report: Timing Driven Placement moves 4644 insts, mean move: 23.84 um, max move: 81.00 um
	Max move on inst (memory5_reg_71_): (261.40, 254.80) --> (196.60, 238.60)
	Runtime: CPU: 0:00:13.0 REAL: 0:00:13.0 MEM: 1188.6MB
Move report: Detail placement moves 582 insts, mean move: 2.88 um, max move: 18.20 um
	Max move on inst (FE_OFC181_n3360): (165.00, 145.00) --> (183.20, 145.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1188.6MB
Summary Report:
Instances move: 4643 (out of 4644 movable)
Mean displacement: 23.86 um
Max displacement: 81.00 um (Instance: memory5_reg_71_) (261.4, 254.8) -> (196.6, 238.6)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Runtime: CPU: 0:00:13.6 REAL: 0:00:14.0 MEM: 1188.6MB
*** Finished refinePlace (0:02:17 mem=1188.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=904 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4811  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4811 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4811 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.667124e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19429
[NR-eagl] Layer2(M2)(V) length: 6.653456e+04um, number of vias: 29616
[NR-eagl] Layer3(M3)(H) length: 6.660610e+04um, number of vias: 1095
[NR-eagl] Layer4(M4)(V) length: 3.606680e+04um, number of vias: 0
[NR-eagl] Total length: 1.692075e+05um, number of vias: 50140
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1149.1M)
Extraction called for design 'sram_160b_w16' of instances=4644 and nets=4813 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1149.121M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:32, real = 0:01:33, mem = 1149.1M, totSessionCpu=0:02:18 **
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1230.33 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1230.3M) ***
*** Timing NOT met, worst failing slack is -0.285
*** Check timing (0:00:00.9)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.285 TNS Slack -32.424 Density 41.03
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1325.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1325.7M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1179.0 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=904 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4811  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4811 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4811 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.667124e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1183.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.10 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:23 mem=1183.8M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 4615 insts, mean move: 5.48 um, max move: 28.60 um
	Max move on inst (FE_OFC269_n3361): (61.00, 101.80) --> (50.40, 119.80)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 1197.8MB
Move report: Detail placement moves 448 insts, mean move: 2.69 um, max move: 12.20 um
	Max move on inst (FE_OFC341_n2083): (134.20, 119.80) --> (122.00, 119.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1197.8MB
Summary Report:
Instances move: 4615 (out of 4644 movable)
Mean displacement: 5.54 um
Max displacement: 28.60 um (Instance: FE_OFC269_n3361) (61, 101.8) -> (50.4, 119.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:00:09.3 REAL: 0:00:09.0 MEM: 1197.8MB
*** Finished refinePlace (0:02:32 mem=1197.8M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=904 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4811  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4811 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4811 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.653588e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19429
[NR-eagl] Layer2(M2)(V) length: 6.595182e+04um, number of vias: 29201
[NR-eagl] Layer3(M3)(H) length: 6.587970e+04um, number of vias: 1082
[NR-eagl] Layer4(M4)(V) length: 3.592054e+04um, number of vias: 0
[NR-eagl] Total length: 1.677521e+05um, number of vias: 49712
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1162.8M)
Extraction called for design 'sram_160b_w16' of instances=4644 and nets=4813 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1162.801M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:47, real = 0:01:48, mem = 1162.8M, totSessionCpu=0:02:33 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1234.22 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1234.2M) ***
*** Timing NOT met, worst failing slack is -0.293
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.293 TNS Slack -36.628 Density 41.03
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.293|   -0.293| -36.628|  -36.628|    41.03%|   0:00:00.0| 1312.5M|   WC_VIEW|  default| Q[10]                |
|  -0.254|   -0.254| -30.745|  -30.745|    41.03%|   0:00:00.0| 1313.5M|   WC_VIEW|  default| Q[43]                |
|  -0.244|   -0.244| -30.476|  -30.476|    41.03%|   0:00:00.0| 1313.5M|   WC_VIEW|  default| Q[43]                |
|  -0.225|   -0.225| -29.580|  -29.580|    41.03%|   0:00:00.0| 1318.3M|   WC_VIEW|  default| Q[34]                |
|  -0.219|   -0.219| -29.690|  -29.690|    41.03%|   0:00:00.0| 1318.3M|   WC_VIEW|  default| Q[60]                |
|  -0.205|   -0.205| -28.294|  -28.294|    41.03%|   0:00:00.0| 1318.3M|   WC_VIEW|  default| Q[10]                |
|  -0.205|   -0.205| -25.959|  -25.959|    41.03%|   0:00:00.0| 1318.3M|   WC_VIEW|  default| Q[60]                |
|  -0.188|   -0.188| -24.859|  -24.859|    41.03%|   0:00:00.0| 1318.3M|   WC_VIEW|  default| Q[34]                |
|  -0.180|   -0.180| -22.412|  -22.412|    41.04%|   0:00:00.0| 1319.3M|   WC_VIEW|  default| Q[60]                |
|  -0.167|   -0.167| -22.527|  -22.527|    41.04%|   0:00:00.0| 1319.3M|   WC_VIEW|  default| Q[60]                |
|  -0.136|   -0.136| -19.753|  -19.753|    41.04%|   0:00:00.0| 1320.4M|   WC_VIEW|  default| Q[55]                |
|  -0.124|   -0.124| -18.933|  -18.933|    41.06%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[32]                |
|  -0.107|   -0.107| -17.605|  -17.605|    41.07%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[54]                |
|  -0.107|   -0.107| -17.581|  -17.581|    41.07%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[35]                |
|  -0.096|   -0.096| -17.402|  -17.402|    41.07%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[32]                |
|  -0.091|   -0.091| -17.252|  -17.252|    41.07%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[7]                 |
|  -0.080|   -0.080| -16.997|  -16.997|    41.07%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[35]                |
|  -0.076|   -0.076| -11.083|  -11.083|    41.08%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[35]                |
|  -0.067|   -0.067| -11.041|  -11.041|    41.08%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[49]                |
|  -0.067|   -0.067| -10.707|  -10.707|    41.10%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[54]                |
|  -0.060|   -0.060| -10.597|  -10.597|    41.11%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[8]                 |
|  -0.062|   -0.062|  -8.941|   -8.941|    41.12%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[8]                 |
|  -0.060|   -0.060|  -8.937|   -8.937|    41.12%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[47]                |
|  -0.060|   -0.060|  -8.899|   -8.899|    41.13%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[47]                |
|  -0.053|   -0.053|  -8.829|   -8.829|    41.14%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[51]                |
|  -0.053|   -0.053|  -8.751|   -8.751|    41.15%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[4]                 |
|  -0.053|   -0.053|  -8.732|   -8.732|    41.15%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[0]                 |
|  -0.048|   -0.048|  -7.787|   -7.787|    41.17%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[59]                |
|  -0.047|   -0.047|  -3.675|   -3.675|    41.18%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[11]                |
|  -0.047|   -0.047|  -3.645|   -3.645|    41.18%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[11]                |
|  -0.043|   -0.043|  -3.580|   -3.580|    41.20%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[58]                |
|  -0.044|   -0.044|  -3.345|   -3.345|    41.20%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[58]                |
|  -0.044|   -0.044|  -3.338|   -3.338|    41.21%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[58]                |
|  -0.036|   -0.036|  -2.367|   -2.367|    41.23%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[21]                |
|  -0.029|   -0.029|  -1.861|   -1.861|    41.24%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[155]               |
|  -0.026|   -0.026|  -1.367|   -1.367|    41.25%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[114]               |
|  -0.026|   -0.026|  -1.225|   -1.225|    41.25%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[114]               |
|  -0.018|   -0.018|  -1.040|   -1.040|    41.28%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[145]               |
|  -0.018|   -0.018|  -0.880|   -0.880|    41.29%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[144]               |
|  -0.020|   -0.020|  -0.801|   -0.801|    41.30%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[125]               |
|  -0.019|   -0.019|  -0.764|   -0.764|    41.30%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[41]                |
|  -0.020|   -0.020|  -0.732|   -0.732|    41.30%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[41]                |
|  -0.014|   -0.014|  -0.675|   -0.675|    41.31%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[62]                |
|  -0.017|   -0.017|  -0.293|   -0.293|    41.33%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[41]                |
|  -0.011|   -0.011|  -0.282|   -0.282|    41.33%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[81]                |
|  -0.011|   -0.011|  -0.199|   -0.199|    41.37%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[81]                |
|  -0.010|   -0.010|  -0.190|   -0.190|    41.40%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[8]                 |
|  -0.006|   -0.006|  -0.023|   -0.023|    41.47%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[90]                |
|  -0.007|   -0.007|  -0.020|   -0.020|    41.48%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[90]                |
|  -0.007|   -0.007|  -0.018|   -0.018|    41.48%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[90]                |
|  -0.000|   -0.000|  -0.000|   -0.000|    41.49%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[90]                |
|   0.007|    0.007|   0.000|    0.000|    41.52%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[101]               |
|   0.008|    0.008|   0.000|    0.000|    41.54%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[35]                |
|   0.012|    0.012|   0.000|    0.000|    41.62%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[52]                |
|   0.013|    0.013|   0.000|    0.000|    41.62%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[35]                |
|   0.015|    0.015|   0.000|    0.000|    41.64%|   0:00:01.0| 1358.6M|   WC_VIEW|  default| Q[47]                |
|   0.015|    0.015|   0.000|    0.000|    41.64%|   0:00:00.0| 1358.6M|   WC_VIEW|  default| Q[47]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:15.0 real=0:00:15.0 mem=1358.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.0 real=0:00:15.0 mem=1358.6M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 41.64
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 41.64
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    41.64%|        -|   0.000|   0.000|   0:00:00.0| 1358.6M|
|    41.62%|        5|   0.000|   0.000|   0:00:00.0| 1358.6M|
|    41.62%|        0|   0.000|   0.000|   0:00:00.0| 1358.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 41.62
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1322.08M, totSessionCpu=0:02:53).
*** Starting refinePlace (0:02:53 mem=1354.1M) ***
Total net bbox length = 1.137e+05 (3.842e+04 7.531e+04) (ext = 4.576e+04)
Move report: Detail placement moves 65 insts, mean move: 0.96 um, max move: 4.00 um
	Max move on inst (FE_OCPC400_FE_OFN134_n2250): (139.20, 134.20) --> (137.00, 136.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1357.1MB
Summary Report:
Instances move: 65 (out of 4658 movable)
Mean displacement: 0.96 um
Max displacement: 4.00 um (Instance: FE_OCPC400_FE_OFN134_n2250) (139.2, 134.2) -> (137, 136)
	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND8
Total net bbox length = 1.137e+05 (3.844e+04 7.531e+04) (ext = 4.576e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1357.1MB
*** Finished refinePlace (0:02:53 mem=1357.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1357.1M)


Density : 0.4162
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1357.1M) ***
** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 41.62
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|   0.010|    0.010|   0.000|    0.000|    41.62%|   0:00:00.0| 1357.1M|   WC_VIEW|  default| Q[47]                |
|   0.020|    0.020|   0.000|    0.000|    41.62%|   0:00:00.0| 1357.1M|   WC_VIEW|  default| Q[52]                |
|   0.020|    0.020|   0.000|    0.000|    41.62%|   0:00:00.0| 1357.1M|   WC_VIEW|  default| Q[52]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1357.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1357.1M) ***
** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 41.62
*** Starting refinePlace (0:02:54 mem=1349.1M) ***
Total net bbox length = 1.137e+05 (3.844e+04 7.531e+04) (ext = 4.576e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1350.1MB
Summary Report:
Instances move: 0 (out of 4658 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.137e+05 (3.844e+04 7.531e+04) (ext = 4.576e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1350.1MB
*** Finished refinePlace (0:02:54 mem=1350.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1358.1M)


Density : 0.4162
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1358.1M) ***
** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 41.62

*** Finish pre-CTS Setup Fixing (cpu=0:00:16.1 real=0:00:16.0 mem=1358.1M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.020
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 41.62
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    41.62%|        -|   0.000|   0.000|   0:00:00.0| 1338.4M|
|    41.62%|        0|   0.000|   0.000|   0:00:00.0| 1338.4M|
|    41.20%|      310|   0.000|   0.000|   0:00:02.0| 1339.4M|
|    41.18%|       21|   0.000|   0.000|   0:00:00.0| 1339.4M|
|    41.18%|        0|   0.000|   0.000|   0:00:00.0| 1339.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 41.18
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** Starting refinePlace (0:02:57 mem=1331.4M) ***
Total net bbox length = 1.138e+05 (3.845e+04 7.530e+04) (ext = 4.577e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1331.4MB
Summary Report:
Instances move: 0 (out of 4658 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.138e+05 (3.845e+04 7.530e+04) (ext = 4.577e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1331.4MB
*** Finished refinePlace (0:02:57 mem=1331.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1339.4M)


Density : 0.4118
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1339.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1197.85M, totSessionCpu=0:02:57).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=904 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4825  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4825 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4825 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.665504e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19457
[NR-eagl] Layer2(M2)(V) length: 6.597941e+04um, number of vias: 29291
[NR-eagl] Layer3(M3)(H) length: 6.646690e+04um, number of vias: 1070
[NR-eagl] Layer4(M4)(V) length: 3.654200e+04um, number of vias: 0
[NR-eagl] Total length: 1.689883e+05um, number of vias: 49818
[NR-eagl] End Peak syMemory usage = 1184.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.25 seconds
Extraction called for design 'sram_160b_w16' of instances=4658 and nets=4827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1182.641M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1265.88 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1265.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |   134   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  41.18  |            |           |
|     1   |   134   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  41.18  |   0:00:00.0|    1342.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1342.2M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.001 -> -0.017 (bump = 0.018)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.087 Density 41.18
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.017|   -0.017|  -0.087|   -0.087|    41.18%|   0:00:00.0| 1357.5M|   WC_VIEW|  default| Q[28]                |
|   0.000|    0.001|   0.000|    0.000|    41.20%|   0:00:00.0| 1395.6M|   WC_VIEW|       NA| NA                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1395.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1395.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 41.20
*** Starting refinePlace (0:03:03 mem=1387.6M) ***
Total net bbox length = 1.138e+05 (3.845e+04 7.532e+04) (ext = 4.580e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1387.6MB
Summary Report:
Instances move: 0 (out of 4658 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.138e+05 (3.845e+04 7.532e+04) (ext = 4.580e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1387.6MB
*** Finished refinePlace (0:03:03 mem=1387.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1395.6M)


Density : 0.4120
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1395.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 41.20

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1395.6M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.415%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1368.5M)
**optDesign ... cpu = 0:02:18, real = 0:02:18, mem = 1198.8M, totSessionCpu=0:03:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=1198.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1198.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1206.9M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1206.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |   N/A   |  0.001  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.196%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1206.9M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=926.70MB/926.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=926.70MB/926.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=926.70MB/926.70MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT)
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 10%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 20%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 30%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 40%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 50%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 60%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 70%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 80%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 90%

Finished Levelizing
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT)

Starting Activity Propagation
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT)
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=926.74MB/926.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT)
 ... Calculating switching power
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 10%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 20%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 30%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 40%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 60%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 70%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 80%
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT): 90%

Finished Calculating power
2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=926.84MB/926.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=926.84MB/926.84MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total)=926.84MB/926.84MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:17:16 (2025-Mar-09 06:17:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       19.99590890 	   92.1661%
Total Switching Power:       1.49577565 	    6.8944%
Total Leakage Power:         0.20384141 	    0.9396%
Total Power:                21.69552546
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.56      0.3818      0.1478       20.09       92.59
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4386       1.114     0.05607       1.609       7.414
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                 20       1.496      0.2038        21.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9         20       1.496      0.2038        21.7         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:           FE_OFC135_n3075 (BUFFD16): 	   0.02481
* 		Highest Leakage Power:            FE_OFC104_N125 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.38206e-11 F
* 		Total instances in design:  4658
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=926.84MB/926.84MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 41.20
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    41.20%|        -|   0.000|   0.000|   0:00:00.0| 1340.4M|
|    41.20%|        0|   0.000|   0.000|   0:00:03.0| 1340.4M|
|    41.20%|        2|   0.000|   0.000|   0:00:01.0| 1340.4M|
|    41.20%|        0|   0.000|   0.000|   0:00:00.0| 1340.4M|
|    41.14%|      369|   0.000|   0.000|   0:00:02.0| 1340.4M|
|    41.14%|        3|   0.000|   0.000|   0:00:00.0| 1340.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 41.14
** Finished Core Power Optimization (cpu = 0:00:06.8) (real = 0:00:06.0) **
Executing incremental physical updates
*** Starting refinePlace (0:03:12 mem=1321.3M) ***
Total net bbox length = 1.138e+05 (3.849e+04 7.532e+04) (ext = 4.580e+04)
Move report: Detail placement moves 3 insts, mean move: 1.00 um, max move: 1.80 um
	Max move on inst (U3410): (109.00, 87.40) --> (107.20, 87.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1321.3MB
Summary Report:
Instances move: 3 (out of 4658 movable)
Mean displacement: 1.00 um
Max displacement: 1.80 um (Instance: U3410) (109, 87.4) -> (107.2, 87.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 1.138e+05 (3.850e+04 7.532e+04) (ext = 4.580e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1321.3MB
*** Finished refinePlace (0:03:12 mem=1321.3M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|   0.001|    0.001|   0.000|    0.000|    41.14%|   0:00:00.0| 1340.4M|   WC_VIEW|  default| Q[66]                |
|   0.001|    0.001|   0.000|    0.000|    41.14%|   0:00:01.0| 1340.4M|   WC_VIEW|  default| Q[66]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1340.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1340.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.13MB/954.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.13MB/954.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.13MB/954.13MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT)
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 10%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 20%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 30%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 40%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 50%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 60%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 70%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 80%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 90%

Finished Levelizing
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT)

Starting Activity Propagation
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT)
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.14MB/954.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT)
 ... Calculating switching power
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 10%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 20%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 30%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 40%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 60%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 70%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 80%
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT): 90%

Finished Calculating power
2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.14MB/954.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.14MB/954.14MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.14MB/954.14MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:17:27 (2025-Mar-09 06:17:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       19.97929534 	   92.2656%
Total Switching Power:       1.47436659 	    6.8087%
Total Leakage Power:         0.20045517 	    0.9257%
Total Power:                21.65411662
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.56      0.3709      0.1478       20.08       92.71
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4229       1.103     0.05268       1.579       7.292
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              19.98       1.474      0.2005       21.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      19.98       1.474      0.2005       21.65         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:           FE_OFC135_n3075 (BUFFD16): 	   0.02481
* 		Highest Leakage Power:            FE_OFC104_N125 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.34458e-11 F
* 		Total instances in design:  4658
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=954.14MB/954.14MB)

*** Finished Leakage Power Optimization (cpu=0:00:11, real=0:00:10, mem=1201.14M, totSessionCpu=0:03:16).
Extraction called for design 'sram_160b_w16' of instances=4658 and nets=4827 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1184.930M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1251.1 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1251.1M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=932.95MB/932.95MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.06MB/933.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.06MB/933.06MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT)
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.09MB/933.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT)
 ... Calculating switching power
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 10%
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 20%
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 30%
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 40%
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 60%
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 70%
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 80%
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT): 90%

Finished Calculating power
2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.09MB/933.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.09MB/933.09MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.09MB/933.09MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:17:29 (2025-Mar-09 06:17:29 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_160b_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_160b_w16_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       19.97929657 	   92.2656%
Total Switching Power:       1.47436659 	    6.8087%
Total Leakage Power:         0.20045517 	    0.9257%
Total Power:                21.65411785
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.56      0.3709      0.1478       20.08       92.71
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4229       1.103     0.05268       1.579       7.292
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              19.98       1.474      0.2005       21.65         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      19.98       1.474      0.2005       21.65         100
Total leakage power = 0.200455 mW
Cell usage statistics:  
Library tcbn65gpluswc , 4658 cells ( 100.000000%) , 0.200455 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=933.09MB/933.09MB)


Output file is ./timingReports/sram_160b_w16_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:32, real = 0:02:32, mem = 1193.9M, totSessionCpu=0:03:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=1193.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1193.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1203.9M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1195.9M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1195.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |   N/A   |  0.001  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.136%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1195.9M
**optDesign ... cpu = 0:02:32, real = 0:02:33, mem = 1193.9M, totSessionCpu=0:03:18 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:02:44, real = 0:02:44, mem = 1161.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 1678 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1442 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 1799 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 1965 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 6111 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 12995 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 12995 new insts, 12995 new pwr-pin connections were made to global net 'VDD'.
12995 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 17653 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 308 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1162.8M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/sram_160b_w16.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file constraints/sram_160b_w16.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: constraints/sram_160b_w16.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 2564 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1160.1M, init mem=1160.1M)
*info: Placed = 17653         
*info: Unplaced = 0           
Placement Density:99.69%(71925/72146)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1160.1M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 73224.200um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin CLK
    Total number of sinks:       2564
    Delay constrained sinks:     2564
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=904 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4825  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4825 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4825 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.665972e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19457
[NR-eagl] Layer2(M2)(V) length: 6.696402e+04um, number of vias: 29373
[NR-eagl] Layer3(M3)(H) length: 6.654910e+04um, number of vias: 1068
[NR-eagl] Layer4(M4)(V) length: 3.554780e+04um, number of vias: 0
[NR-eagl] Total length: 1.690609e+05um, number of vias: 49898
[NR-eagl] End Peak syMemory usage = 1156.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.29 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 73224.200um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin CLK
    Total number of sinks:       2564
    Delay constrained sinks:     2564
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:03:31 mem=1219.8M) ***
Total net bbox length = 1.173e+05 (4.032e+04 7.694e+04) (ext = 4.583e+04)
**ERROR: (IMPSP-2002):	Density too high (100.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.173e+05 (4.032e+04 7.694e+04) (ext = 4.583e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1219.8MB
*** Finished refinePlace (0:03:31 mem=1219.8M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2.75,3.235)            1
      [3.235,3.72)            0
      [3.72,4.205)            1
      [4.205,4.69)            0
      [4.69,5.175)            0
      [5.175,5.66)            0
      [5.66,6.145)            0
      [6.145,6.63)            1
      [6.63,7.115)            1
      [7.115,7.6)             3
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
          7.6          (46.108,133.118)     (38.508,133.118)     ccl clock buffer, uid:Ae998 (a lib_cell CKBD16) at (36.000,132.400), in power domain auto-default
          7.35         (46.108,133.118)     (47.693,138.882)     ccl clock buffer, uid:Ae988 (a lib_cell CKBD16) at (44.600,137.800), in power domain auto-default
          7.2          (126.093,88.483)     (126.093,81.282)     ccl clock buffer, uid:Ae987 (a lib_cell CKBD16) at (123.000,80.200), in power domain auto-default
          6.95         (159.907,140.317)    (161.093,146.083)    ccl clock buffer, uid:Ae9a9 (a lib_cell CKBD16) at (158.000,145.000), in power domain auto-default
          6.35         (68.907,86.317)      (69.493,92.082)      ccl clock buffer, uid:Ae9a8 (a lib_cell CKBD16) at (66.400,91.000), in power domain auto-default
          4.2          (46.708,133.118)     (46.108,129.518)     ccl clock buffer, uid:Ae9a2 (a lib_cell CKBD16) at (43.600,128.800), in power domain auto-default
          2.75         (67.707,43.117)      (68.293,45.282)      ccl clock buffer, uid:Ae9a0 (a lib_cell CKBD16) at (65.200,44.200), in power domain auto-default
          0            (82.707,86.317)      (82.707,86.317)      ccl clock buffer, uid:Ae98d (a lib_cell CKBD16) at (80.200,85.600), in power domain auto-default
          0            (115.692,41.682)     (115.692,41.682)     ccl clock buffer, uid:Ae98a (a lib_cell CKBD16) at (112.600,40.600), in power domain auto-default
          0            (167.708,71.918)     (167.708,71.918)     ccl clock buffer, uid:Ae98f (a lib_cell CKBD16) at (165.200,71.200), in power domain auto-default
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.165pF, leaf=2.032pF, total=2.197pF
      wire lengths   : top=0.000um, trunk=1066.973um, leaf=11191.085um, total=12258.057um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.082),trunk(0.086),top(nil), margined worst slew is leaf(0.082),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.139, max=0.175, avg=0.158, sd=0.008], skew [0.036 vs 0.057, 100% {0.139, 0.157, 0.175}] (wid=0.019 ws=0.016) (gid=0.159 gs=0.023)
    Clock network insertion delays are now [0.139ns, 0.175ns] average 0.158ns std.dev 0.008ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=17695 and nets=4869 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1154.598M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
  Rebuilding timing graph   cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.048pF, total=2.215pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1066.973um, leaf=11191.085um, total=12258.057um
  Rebuilding timing graph   sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.082),trunk(0.086),top(nil), margined worst slew is leaf(0.082),trunk(0.086),top(nil)
    skew_group clk/CON: insertion delay [min=0.139, max=0.175, avg=0.158, sd=0.008], skew [0.036 vs 0.057, 100% {0.139, 0.157, 0.175}] (wid=0.019 ws=0.016) (gid=0.159 gs=0.023)
  Clock network insertion delays are now [0.139ns, 0.175ns] average 0.158ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.048pF, total=2.215pF
      wire lengths   : top=0.000um, trunk=1066.973um, leaf=11191.085um, total=12258.057um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.082),trunk(0.086),top(nil), margined worst slew is leaf(0.082),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.139, max=0.175, avg=0.158, sd=0.008], skew [0.036 vs 0.057, 100% {0.139, 0.157, 0.175}] (wid=0.019 ws=0.016) (gid=0.159 gs=0.023)
    Clock network insertion delays are now [0.139ns, 0.175ns] average 0.158ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.048pF, total=2.215pF
      wire lengths   : top=0.000um, trunk=1066.973um, leaf=11191.085um, total=12258.057um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.082),trunk(0.086),top(nil), margined worst slew is leaf(0.082),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.139, max=0.175, avg=0.158, sd=0.008], skew [0.036 vs 0.057, 100% {0.139, 0.157, 0.175}] (wid=0.019 ws=0.016) (gid=0.159 gs=0.023)
    Clock network insertion delays are now [0.139ns, 0.175ns] average 0.158ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.048pF, total=2.215pF
      wire lengths   : top=0.000um, trunk=1066.973um, leaf=11191.085um, total=12258.057um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.082),trunk(0.086),top(nil), margined worst slew is leaf(0.082),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.139, max=0.175, avg=0.158, sd=0.008], skew [0.036 vs 0.057, 100% {0.139, 0.157, 0.175}] (wid=0.019 ws=0.016) (gid=0.159 gs=0.023)
    Clock network insertion delays are now [0.139ns, 0.175ns] average 0.158ns std.dev 0.008ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.048pF, total=2.215pF
      wire lengths   : top=0.000um, trunk=1066.973um, leaf=11191.085um, total=12258.057um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.082),trunk(0.086),top(nil), margined worst slew is leaf(0.082),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.139, max=0.175, avg=0.158, sd=0.008], skew [0.036 vs 0.057, 100% {0.139, 0.157, 0.175}] (wid=0.019 ws=0.016) (gid=0.159 gs=0.023)
    Clock network insertion delays are now [0.139ns, 0.175ns] average 0.158ns std.dev 0.008ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.048pF, total=2.215pF
      wire lengths   : top=0.000um, trunk=1066.973um, leaf=11191.085um, total=12258.057um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.082),trunk(0.086),top(nil), margined worst slew is leaf(0.082),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.139, max=0.175, avg=0.158, sd=0.008], skew [0.036 vs 0.057, 100% {0.139, 0.157, 0.175}] (wid=0.019 ws=0.016) (gid=0.159 gs=0.023)
    Clock network insertion delays are now [0.139ns, 0.175ns] average 0.158ns std.dev 0.008ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.048pF, total=2.215pF
      wire lengths   : top=0.000um, trunk=1066.973um, leaf=11191.085um, total=12258.057um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.082),trunk(0.086),top(nil), margined worst slew is leaf(0.082),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.139, max=0.175, avg=0.158, sd=0.008], skew [0.036 vs 0.057, 100% {0.139, 0.157, 0.175}] (wid=0.019 ws=0.016) (gid=0.159 gs=0.023)
    Clock network insertion delays are now [0.139ns, 0.175ns] average 0.158ns std.dev 0.008ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.048pF, total=2.215pF
      wire lengths   : top=0.000um, trunk=1066.973um, leaf=11191.085um, total=12258.057um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.082),trunk(0.086),top(nil), margined worst slew is leaf(0.082),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.139, max=0.175, avg=0.158, sd=0.008], skew [0.036 vs 0.057, 100% {0.139, 0.157, 0.175}] (wid=0.019 ws=0.016) (gid=0.159 gs=0.023)
    Clock network insertion delays are now [0.139ns, 0.175ns] average 0.158ns std.dev 0.008ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 186 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.048pF, total=2.216pF
      wire lengths   : top=0.000um, trunk=1074.630um, leaf=11192.720um, total=12267.350um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.082),trunk(0.085),top(nil), margined worst slew is leaf(0.082),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.139, max=0.173, avg=0.159, sd=0.008], skew [0.034 vs 0.057, 100% {0.139, 0.158, 0.173}] (wid=0.016 ws=0.013) (gid=0.162 gs=0.025)
    Clock network insertion delays are now [0.139ns, 0.173ns] average 0.159ns std.dev 0.008ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
      gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
      wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.181, avg=0.171, sd=0.004], skew [0.019 vs 0.057, 100% {0.161, 0.171, 0.181}] (wid=0.015 ws=0.013) (gid=0.171 gs=0.018)
    Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
      gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
      wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.181, avg=0.171, sd=0.004], skew [0.019 vs 0.057, 100% {0.161, 0.171, 0.181}] (wid=0.015 ws=0.013) (gid=0.171 gs=0.018)
    Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=42, i=0, cg=0, l=0, total=42
          cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
          gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
          wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
          wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
          sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
      gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
      wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
    Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=42, i=0, cg=0, l=0, total=42
    cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
    gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
    wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
    wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
    sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
    skew_group clk/CON: insertion delay [min=0.161, max=0.181, avg=0.171, sd=0.004], skew [0.019 vs 0.057, 100% {0.161, 0.171, 0.181}] (wid=0.015 ws=0.013) (gid=0.171 gs=0.018)
  Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
      gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
      wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.181, avg=0.171, sd=0.004], skew [0.019 vs 0.057, 100% {0.161, 0.171, 0.181}] (wid=0.015 ws=0.013) (gid=0.171 gs=0.018)
    Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=42, i=0, cg=0, l=0, total=42
          cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
          gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
          wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
          wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
          sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
      gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
      wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.181, avg=0.171, sd=0.004], skew [0.019 vs 0.057, 100% {0.161, 0.171, 0.181}] (wid=0.015 ws=0.013) (gid=0.171 gs=0.018)
    Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
      gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
      wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.181, avg=0.171, sd=0.004], skew [0.019 vs 0.057, 100% {0.161, 0.171, 0.181}] (wid=0.015 ws=0.013) (gid=0.171 gs=0.018)
    Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
      gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
      wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.181, avg=0.171, sd=0.004], skew [0.019 vs 0.057, 100% {0.161, 0.171, 0.181}] (wid=0.015 ws=0.013) (gid=0.171 gs=0.018)
    Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=17695 and nets=4869 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1154.602M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
  Rebuilding timing graph   cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
  Rebuilding timing graph   sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
    skew_group clk/CON: insertion delay [min=0.161, max=0.181, avg=0.171, sd=0.004], skew [0.019 vs 0.057, 100% {0.161, 0.171, 0.181}] (wid=0.015 ws=0.013) (gid=0.171 gs=0.018)
  Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=349.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=349.920um^2
      gate capacitance : top=0.000pF, trunk=0.193pF, leaf=2.309pF, total=2.502pF
      wire capacitance : top=0.000pF, trunk=0.168pF, leaf=2.051pF, total=2.219pF
      wire lengths   : top=0.000um, trunk=1077.335um, leaf=11207.940um, total=12285.275um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.083),top(nil), margined worst slew is leaf(0.104),trunk(0.083),top(nil)
      skew_group clk/CON: insertion delay [min=0.161, max=0.181, avg=0.171, sd=0.004], skew [0.019 vs 0.057, 100% {0.161, 0.171, 0.181}] (wid=0.015 ws=0.013) (gid=0.171 gs=0.018)
    Clock network insertion delays are now [0.161ns, 0.181ns] average 0.171ns std.dev 0.004ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=2.502pF fall=2.494pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.494pF fall=2.486pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=334.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=334.800um^2
      gate capacitance : top=0.000pF, trunk=0.186pF, leaf=2.309pF, total=2.494pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.053pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=1076.158um, leaf=11218.368um, total=12294.525um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.081),top(nil), margined worst slew is leaf(0.105),trunk(0.081),top(nil)
      skew_group clk/CON: insertion delay [min=0.163, max=0.181, avg=0.172, sd=0.004], skew [0.018 vs 0.057, 100% {0.163, 0.173, 0.181}] (wid=0.015 ws=0.012) (gid=0.171 gs=0.017)
    Clock network insertion delays are now [0.163ns, 0.181ns] average 0.172ns std.dev 0.004ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=334.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=334.800um^2
      gate capacitance : top=0.000pF, trunk=0.186pF, leaf=2.309pF, total=2.494pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.053pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=1076.158um, leaf=11218.368um, total=12294.525um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.081),top(nil), margined worst slew is leaf(0.105),trunk(0.081),top(nil)
      skew_group clk/CON: insertion delay [min=0.163, max=0.181, avg=0.172, sd=0.004], skew [0.018 vs 0.057, 100% {0.163, 0.173, 0.181}] (wid=0.015 ws=0.012) (gid=0.171 gs=0.017)
    Clock network insertion delays are now [0.163ns, 0.181ns] average 0.172ns std.dev 0.004ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=334.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=334.800um^2
      gate capacitance : top=0.000pF, trunk=0.186pF, leaf=2.309pF, total=2.494pF
      wire capacitance : top=0.000pF, trunk=0.167pF, leaf=2.053pF, total=2.220pF
      wire lengths   : top=0.000um, trunk=1076.158um, leaf=11218.368um, total=12294.525um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.081),top(nil), margined worst slew is leaf(0.105),trunk(0.081),top(nil)
      skew_group clk/CON: insertion delay [min=0.163, max=0.181, avg=0.172, sd=0.004], skew [0.018 vs 0.057, 100% {0.163, 0.173, 0.181}] (wid=0.015 ws=0.012) (gid=0.171 gs=0.017)
    Clock network insertion delays are now [0.163ns, 0.181ns] average 0.172ns std.dev 0.004ns
  Improving insertion delay done.
  Total capacitance is (rise=4.715pF fall=4.706pF), of which (rise=2.220pF fall=2.220pF) is wire, and (rise=2.494pF fall=2.486pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:03:40 mem=1219.8M) ***
Total net bbox length = 1.173e+05 (4.034e+04 7.696e+04) (ext = 4.583e+04)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.173e+05 (4.034e+04 7.696e+04) (ext = 4.583e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1219.8MB
*** Finished refinePlace (0:03:40 mem=1219.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:03:40 mem=1219.8M) ***
Total net bbox length = 1.173e+05 (4.034e+04 7.696e+04) (ext = 4.583e+04)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.173e+05 (4.034e+04 7.696e+04) (ext = 4.583e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1219.8MB
*** Finished refinePlace (0:03:40 mem=1219.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        43 (unrouted=43, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock:  4824 (unrouted=0, trialRouted=4824, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=17695 and nets=4869 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1221.375M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 43 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 43 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 22:18:24 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4867 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae983 FILLER_2316. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae983 U3665. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae983 FILLER_2317. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae984 FILLER_11494. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae984 FILLER_11493. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae984 FILLER_11495. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae985 FILLER_3836. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae985 U3583. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae986 U2692. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae986 FILLER_9046. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae987 U3118. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae987 FILLER_3759. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae987 FILLER_3760. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae988 FILLER_6710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae989 U2003. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae989 FILLER_10224. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae989 FILLER_10223. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae98a FILLER_1815. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae98a FILLER_1816. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae98b U2879. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 134 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 924.96 (MB), peak = 980.79 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 22:18:29 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 22:18:29 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1350           0        8100    97.78%
#  Metal 2        V        1355           0        8100     0.00%
#  Metal 3        H        1350           0        8100     0.00%
#  Metal 4        V        1327          28        8100     0.00%
#  --------------------------------------------------------------
#  Total                   5382       0.52%  32400    24.44%
#
#  43 nets (0.88%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 926.29 (MB), peak = 980.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 934.64 (MB), peak = 980.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.05 (MB), peak = 980.79 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.14 (MB), peak = 980.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 43.
#Total number of unselected nets (but routable) for routing = 4824 (skipped).
#Total number of nets in the design = 4869.
#
#4824 skipped nets do not have any wires.
#43 routable nets have only global wires.
#43 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 43               0  
#------------------------------------------------
#        Total                 43               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 43            4824  
#------------------------------------------------
#        Total                 43            4824  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 12433 um.
#Total half perimeter of net bounding box = 4066 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 27 um.
#Total wire length on LAYER M3 = 7686 um.
#Total wire length on LAYER M4 = 4720 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6803
#Up-Via Summary (total 6803):
#           
#-----------------------
#  Metal 1         2648
#  Metal 2         2425
#  Metal 3         1730
#-----------------------
#                  6803 
#
#Total number of involved priority nets 43
#Maximum src to sink distance for priority net 184.2
#Average of max src_to_sink distance for priority net 86.8
#Average of ave src_to_sink distance for priority net 50.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 935.29 (MB), peak = 980.79 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 929.93 (MB), peak = 980.79 (MB)
#Start Track Assignment.
#Done with 1844 horizontal wires in 1 hboxes and 1261 vertical wires in 1 hboxes.
#Done with 10 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 14038 um.
#Total half perimeter of net bounding box = 4066 um.
#Total wire length on LAYER M1 = 1540 um.
#Total wire length on LAYER M2 = 31 um.
#Total wire length on LAYER M3 = 7576 um.
#Total wire length on LAYER M4 = 4891 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6803
#Up-Via Summary (total 6803):
#           
#-----------------------
#  Metal 1         2648
#  Metal 2         2425
#  Metal 3         1730
#-----------------------
#                  6803 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 934.87 (MB), peak = 980.79 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 20.94 (MB)
#Total memory = 934.91 (MB)
#Peak memory = 980.79 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.6% of the total area was rechecked for DRC, and 90.2% required routing.
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 957.84 (MB), peak = 980.79 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.82 (MB), peak = 980.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 12726 um.
#Total half perimeter of net bounding box = 4066 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 801 um.
#Total wire length on LAYER M3 = 6977 um.
#Total wire length on LAYER M4 = 4948 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7424
#Total number of multi-cut vias = 42 (  0.6%)
#Total number of single cut vias = 7382 ( 99.4%)
#Up-Via Summary (total 7424):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2606 ( 98.4%)        42 (  1.6%)       2648
#  Metal 2        2538 (100.0%)         0 (  0.0%)       2538
#  Metal 3        2238 (100.0%)         0 (  0.0%)       2238
#-----------------------------------------------------------
#                 7382 ( 99.4%)        42 (  0.6%)       7424 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 0.04 (MB)
#Total memory = 934.95 (MB)
#Peak memory = 980.79 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 0.04 (MB)
#Total memory = 934.95 (MB)
#Peak memory = 980.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 34.39 (MB)
#Total memory = 927.46 (MB)
#Peak memory = 980.79 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 22:18:45 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 43 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        20.000      40.000           1
        40.000      60.000           4
        60.000      80.000          26
        80.000     100.000           8
       100.000     120.000           0
       120.000     140.000           3
       140.000     160.000           0
       160.000     180.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           2
        0.000      20.000          23
       20.000      40.000          11
       40.000      60.000           4
       60.000      80.000           1
       80.000     100.000           0
      100.000     120.000           1
      120.000     140.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_140 (74 terminals)
    Guided length:  max path =    57.663um, total =   291.553um
    Routed length:  max path =   121.600um, total =   320.300um
    Deviation:      max path =   110.882%,  total =     9.860%

    Net CTS_164 (75 terminals)
    Guided length:  max path =    75.970um, total =   298.660um
    Routed length:  max path =   126.200um, total =   349.640um
    Deviation:      max path =    66.118%,  total =    17.070%

    Net CTS_146 (79 terminals)
    Guided length:  max path =    75.903um, total =   327.132um
    Routed length:  max path =   117.400um, total =   386.640um
    Deviation:      max path =    54.672%,  total =    18.191%

    Net CTS_159 (72 terminals)
    Guided length:  max path =    75.995um, total =   318.377um
    Routed length:  max path =   115.400um, total =   361.500um
    Deviation:      max path =    51.852%,  total =    13.544%

    Net CTS_139 (59 terminals)
    Guided length:  max path =    54.285um, total =   246.615um
    Routed length:  max path =    79.400um, total =   282.360um
    Deviation:      max path =    46.265%,  total =    14.494%

    Net CTS_135 (65 terminals)
    Guided length:  max path =    84.150um, total =   299.795um
    Routed length:  max path =   121.200um, total =   330.220um
    Deviation:      max path =    44.029%,  total =    10.149%

    Net CTS_131 (75 terminals)
    Guided length:  max path =    59.375um, total =   321.688um
    Routed length:  max path =    80.000um, total =   349.460um
    Deviation:      max path =    34.737%,  total =     8.633%

    Net CTS_153 (70 terminals)
    Guided length:  max path =    78.153um, total =   281.635um
    Routed length:  max path =   102.400um, total =   319.320um
    Deviation:      max path =    31.026%,  total =    13.381%

    Net CTS_134 (71 terminals)
    Guided length:  max path =    76.067um, total =   303.457um
    Routed length:  max path =    99.600um, total =   352.860um
    Deviation:      max path =    30.936%,  total =    16.280%

    Net CTS_144 (63 terminals)
    Guided length:  max path =    80.570um, total =   298.595um
    Routed length:  max path =   103.400um, total =   335.800um
    Deviation:      max path =    28.336%,  total =    12.460%

Set FIXED routing status on 43 net(s)
Set FIXED placed status on 42 instance(s)
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43)
  Non-clock:  4824 (unrouted=4824, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=904 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 43  numPreroutedWires = 7822
[NR-eagl] Read numTotalNets=4867  numIgnoredNets=43
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 4824 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4824 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.00% V. EstWL: 1.564902e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.11% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 3.78, normalized total congestion hotspot area = 3.78 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 4.000000e-01um, number of vias: 19541
[NR-eagl] Layer2(M2)(V) length: 6.355082e+04um, number of vias: 27465
[NR-eagl] Layer3(M3)(H) length: 6.828100e+04um, number of vias: 3254
[NR-eagl] Layer4(M4)(V) length: 3.930960e+04um, number of vias: 0
[NR-eagl] Total length: 1.711418e+05um, number of vias: 50260
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=17695 and nets=4869 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1183.301M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um         95.596       99.900      1.045      86.728       89.214      1.000      1.029         0.972
    S->S Wire Res.       Ohm       110.063      117.007      1.063      98.322      102.205      1.000      1.039         0.962
    S->S Wire Res./um    Ohm         0.877        0.896      1.022       0.586        0.600      1.000      1.024         0.976
    Total Wire Len.      um        104.144      107.300      1.030     147.282      151.745      1.000      1.030         0.971
    Trans. Time          ns          0.005        0.006      1.059       0.004        0.004      1.000      1.061         0.943
    Wire Cap.            fF         16.372       16.760      1.024      23.153       23.702      1.000      1.024         0.977
    Wire Cap./um         fF          0.079        0.078      0.994       0.111        0.110      1.000      0.994         1.006
    Wire Delay           ns          0.003        0.003      1.089       0.002        0.002      0.999      1.055         0.946
    Wire Skew            ns          0.001        0.001      1.000       0.002        0.002      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.068        0.068      1.007      0.002         0.003      0.977      1.440         0.663
    S->S Wire Len.       um         64.066       72.338      1.129     38.193        41.767      0.989      1.081         0.904
    S->S Wire Res.       Ohm        82.433       91.305      1.108     43.992        48.795      0.986      1.094         0.889
    S->S Wire Res./um    Ohm         1.446        1.379      0.954      0.363         0.296      0.946      0.771         1.160
    Total Wire Len.      um        289.290      309.467      1.070     60.968        55.108      0.994      0.899         1.100
    Trans. Time          ns          0.077        0.079      1.027      0.003         0.004      0.981      1.285         0.749
    Wire Cap.            fF         44.902       47.732      1.063      9.348         8.434      0.992      0.895         1.100
    Wire Cap./um         fF          0.155        0.154      0.994      0.001         0.001      0.990      1.285         0.763
    Wire Delay           ns          0.003        0.004      1.267      0.002         0.002      0.976      1.278         0.746
    Wire Skew            ns          0.004        0.005      1.288      0.001         0.001      0.414      0.350         0.489
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.095        0.094      0.992      0.005         0.004      0.976      0.961         0.990
    S->S Wire Len.       um         39.348       49.216      1.251     16.935        22.433      0.769      1.019         0.580
    S->S Wire Res.       Ohm        63.312       71.922      1.136     24.399        30.629      0.748      0.938         0.595
    S->S Wire Res./um    Ohm         1.691        1.513      0.895      0.342         0.200      0.787      0.460         1.345
    Total Wire Len.      um        287.650      297.010      1.033     31.460        34.090      0.968      1.049         0.893
    Trans. Time          ns          0.091        0.091      1.001      0.008         0.008      0.986      0.959         1.014
    Wire Cap.            fF         52.635       51.409      0.977      6.193         6.199      0.971      0.972         0.970
    Wire Cap./um         fF          0.183        0.173      0.946      0.005         0.004      0.952      0.757         1.196
    Wire Delay           ns          0.003        0.004      1.452      0.001         0.002      0.599      0.994         0.361
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae9c1/I       -20.000
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae9c2/I        -7.143
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae9c0/I        -6.818
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M1                             0.000um      0.200um        1.787         0.272         0.487
    M3                           157.230um    157.800um        1.599         0.282         0.451
    M4                            51.057um     56.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.907%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae987/I       -76.923
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae9a7/I       -64.286
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae98f/I       -57.576
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae98a/I       -55.556
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae996/I       -54.286
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M1                             0.000um      0.200um        1.787         0.272         0.487
    M2                             0.000um      7.800um        1.599         0.282         0.451
    M3                           418.000um    454.800um        1.599         0.282         0.451
    M4                           449.870um    465.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.138%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------
    Route Sink Pin         Difference (%)
    -------------------------------------
    memory5_reg_61_/CP        -650.000
    memory1_reg_29_/CP        -533.333
    memory14_reg_29_/CP       -458.824
    memory2_reg_31_/CP        -411.111
    memory12_reg_74_/CP       -400.000
    -------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um     793.200um       1.599         0.282         0.451
    M3                           5385.755um    6364.400um       1.599         0.282         0.451
    M4                           5832.612um    4425.800um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       93.152%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_146:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      79            14.000um         79
    M3                   166.320um      79           212.000um         76
    M4                   160.812um     107           122.200um         67
    -------------------------------------------------------------------------
    Totals               326.000um     265           348.000um        222
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.       63.812um      64.200um         -             -
    S->WS Wire Res.       99.465Ohm     93.137Ohm        -             -
    Wire Cap.             60.915fF      61.512fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: memory9_reg_84_/CP.
    Post-route worst sink: memory9_reg_99_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_Ae992.
    Driver fanout: 78.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    ----------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                    (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                        Count                          Count                            Count                 
    ----------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    2564         99%       ER       42          93%        ER         -          -         -
    M1-M2    VIA12_2cut_N    0.750    0.059    0.044      16          1%        -        2           4%          -        -          -         -
    M1-M2    VIA12_2cut_S    0.750    0.059    0.044      23          1%        -        1           2%          -        -          -         -
    M2-M3    VIA23_1cut      1.500    0.030    0.046    2491        100%       ER       45         100%        ER         -          -         -
    M2-M3    VIA23_1cut_V    1.500    0.030    0.046       2          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut      1.500    0.030    0.046    2163        100%       ER       75         100%        ER         -          -         -
    ----------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=334.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=334.800um^2
      gate capacitance : top=0.000pF, trunk=0.186pF, leaf=2.309pF, total=2.494pF
      wire capacitance : top=0.000pF, trunk=0.177pF, leaf=2.005pF, total=2.182pF
      wire lengths   : top=0.000um, trunk=1143.000um, leaf=11583.400um, total=12726.400um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.106),trunk(0.084),top(nil), margined worst slew is leaf(0.106),trunk(0.084),top(nil)
      skew_group clk/CON: insertion delay [min=0.164, max=0.185, avg=0.174, sd=0.005], skew [0.021 vs 0.057, 100% {0.164, 0.175, 0.185}] (wid=0.019 ws=0.017) (gid=0.170 gs=0.017)
    Clock network insertion delays are now [0.164ns, 0.185ns] average 0.174ns std.dev 0.005ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1323.5 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1323.5M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
      Rebuilding timing graph   cell areas     : b=334.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=334.800um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.186pF, leaf=2.309pF, total=2.494pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.177pF, leaf=2.005pF, total=2.182pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1143.000um, leaf=11583.400um, total=12726.400um
      Rebuilding timing graph   sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=42, i=0, cg=0, l=0, total=42
        cell areas     : b=334.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=334.800um^2
        gate capacitance : top=0.000pF, trunk=0.186pF, leaf=2.309pF, total=2.494pF
        wire capacitance : top=0.000pF, trunk=0.177pF, leaf=2.005pF, total=2.182pF
        wire lengths   : top=0.000um, trunk=1143.000um, leaf=11583.400um, total=12726.400um
        sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          1
        ------------------------------
        Total           1          1
        ------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=42, i=0, cg=0, l=0, total=42
          cell areas     : b=336.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=336.960um^2
          gate capacitance : top=0.000pF, trunk=0.187pF, leaf=2.309pF, total=2.495pF
          wire capacitance : top=0.000pF, trunk=0.177pF, leaf=2.005pF, total=2.182pF
          wire lengths   : top=0.000um, trunk=1143.000um, leaf=11583.400um, total=12726.400um
          sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.103),trunk(0.084),top(nil), margined worst slew is leaf(0.103),trunk(0.084),top(nil)
          skew_group clk/CON: insertion delay [min=0.163, max=0.185, avg=0.174, sd=0.005], skew [0.021 vs 0.057, 100% {0.163, 0.175, 0.185}] (wid=0.019 ws=0.017) (gid=0.170 gs=0.017)
        Clock network insertion delays are now [0.163ns, 0.185ns] average 0.174ns std.dev 0.005ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:04:06 mem=1200.7M) ***
Total net bbox length = 1.173e+05 (4.034e+04 7.696e+04) (ext = 4.583e+04)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.173e+05 (4.034e+04 7.696e+04) (ext = 4.583e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1200.7MB
*** Finished refinePlace (0:04:06 mem=1200.7M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:04:06 mem=1200.7M) ***
Total net bbox length = 1.173e+05 (4.034e+04 7.696e+04) (ext = 4.583e+04)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.173e+05 (4.034e+04 7.696e+04) (ext = 4.583e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1200.7MB
*** Finished refinePlace (0:04:06 mem=1200.7M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 2 insts, 4 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=17695 and nets=4869 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1200.664M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
      Rebuilding timing graph   cell areas     : b=336.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=336.960um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.187pF, leaf=2.309pF, total=2.495pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.177pF, leaf=2.005pF, total=2.182pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1143.000um, leaf=11583.400um, total=12726.400um
      Rebuilding timing graph   sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43)
  Non-clock:  4824 (unrouted=0, trialRouted=4824, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=336.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=336.960um^2
      gate capacitance : top=0.000pF, trunk=0.187pF, leaf=2.309pF, total=2.495pF
      wire capacitance : top=0.000pF, trunk=0.177pF, leaf=2.005pF, total=2.182pF
      wire lengths   : top=0.000um, trunk=1143.000um, leaf=11583.400um, total=12726.400um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.084),top(nil), margined worst slew is leaf(0.103),trunk(0.084),top(nil)
      skew_group clk/CON: insertion delay [min=0.163, max=0.185, avg=0.174, sd=0.005], skew [0.021 vs 0.057, 100% {0.163, 0.175, 0.185}] (wid=0.019 ws=0.017) (gid=0.170 gs=0.017)
    Clock network insertion delays are now [0.163ns, 0.185ns] average 0.174ns std.dev 0.005ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         42      336.960
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             42      336.960
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1143.000
  Leaf      11583.400
  Total     12726.400
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.187    0.177    0.363
  Leaf     2.309    2.005    4.314
  Total    2.495    2.182    4.677
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2564     2.309     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.084               0.103
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.163     0.185     0.021       0.057         0.017           0.009           0.174        0.005     100% {0.163, 0.175, 0.185}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.163ns, 0.185ns] average 0.174ns std.dev 0.005ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=42, i=0, cg=0, l=0, total=42
  cell areas     : b=336.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=336.960um^2
  gate capacitance : top=0.000pF, trunk=0.187pF, leaf=2.309pF, total=2.495pF
  wire capacitance : top=0.000pF, trunk=0.177pF, leaf=2.005pF, total=2.182pF
  wire lengths   : top=0.000um, trunk=1143.000um, leaf=11583.400um, total=12726.400um
  sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.103),trunk(0.084),top(nil), margined worst slew is leaf(0.103),trunk(0.084),top(nil)
  skew_group clk/CON: insertion delay [min=0.163, max=0.185, avg=0.174, sd=0.005], skew [0.021 vs 0.057, 100% {0.163, 0.175, 0.185}] (wid=0.019 ws=0.017) (gid=0.170 gs=0.017)
Clock network insertion delays are now [0.163ns, 0.185ns] average 0.174ns std.dev 0.005ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1192.5M, totSessionCpu=0:04:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1192.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1192.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1192.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1263.91 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1263.9M) ***
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:04:09 mem=1263.9M)
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=1263.9M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1263.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.200  |
|           TNS (ns):| -29.103 |
|    Violating Paths:|   160   |
|          All Paths:|  5288   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.603%
       (100.161% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1263.9M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1206.7M, totSessionCpu=0:04:09 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 4700

Instance distribution across the VT partitions:

 LVT : inst = 1253 (26.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1253 (26.7%)

 HVT : inst = 3447 (73.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 3447 (73.3%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1206.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1206.7M) ***
*** Starting optimizing excluded clock nets MEM= 1206.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1206.7M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.200
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.200 TNS Slack -29.103 Density 100.16
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1396.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1396.1M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.200 TNS Slack -29.103 Density 100.16
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.200|   -0.200| -29.103|  -29.103|   100.16%|   0:00:00.0| 1396.1M|   WC_VIEW|  default| Q[66]                |
|  -0.195|   -0.195| -28.937|  -28.937|   100.16%|   0:00:05.0| 1480.4M|   WC_VIEW|  default| Q[29]                |
|  -0.194|   -0.194| -28.710|  -28.710|   100.16%|   0:00:03.0| 1480.4M|   WC_VIEW|  default| Q[28]                |
|  -0.194|   -0.194| -28.672|  -28.672|   100.16%|   0:00:00.0| 1480.4M|   WC_VIEW|  default| Q[28]                |
|  -0.194|   -0.194| -28.668|  -28.668|   100.16%|   0:00:01.0| 1480.4M|   WC_VIEW|  default| Q[28]                |
|  -0.196|   -0.196| -28.503|  -28.503|   100.16%|   0:00:09.0| 1480.4M|   WC_VIEW|  default| Q[109]               |
|  -0.194|   -0.194| -28.161|  -28.161|   100.16%|   0:00:03.0| 1480.4M|   WC_VIEW|  default| Q[28]                |
|  -0.194|   -0.194| -28.116|  -28.116|   100.16%|   0:00:01.0| 1480.4M|   WC_VIEW|  default| Q[28]                |
|  -0.194|   -0.194| -28.060|  -28.060|   100.16%|   0:00:02.0| 1480.4M|   WC_VIEW|  default| Q[28]                |
|  -0.194|   -0.194| -28.031|  -28.031|   100.15%|   0:00:01.0| 1480.4M|   WC_VIEW|  default| Q[28]                |
|  -0.194|   -0.194| -28.031|  -28.031|   100.15%|   0:00:00.0| 1480.4M|   WC_VIEW|  default| Q[28]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:24.2 real=0:00:25.0 mem=1480.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.2 real=0:00:25.0 mem=1480.4M) ***
** GigaOpt Optimizer WNS Slack -0.194 TNS Slack -28.031 Density 100.15
*** Starting refinePlace (0:04:43 mem=1488.4M) ***
Total net bbox length = 1.173e+05 (4.047e+04 7.686e+04) (ext = 4.583e+04)
Density distribution unevenness ratio = 0.344%
Density distribution unevenness ratio = 1.263%
Move report: Timing Driven Placement moves 17290 insts, mean move: 5.06 um, max move: 68.40 um
	Max move on inst (FE_OCPC391_FE_OFN123_n2369): (33.20, 114.40) --> (40.40, 175.60)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1496.4MB
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.096e+05 (3.830e+04 7.135e+04) (ext = 4.584e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1496.4MB
*** Finished refinePlace (0:04:46 mem=1496.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1496.4M)


Density : 1.0015
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=1496.4M) ***
** GigaOpt Optimizer WNS Slack -0.218 TNS Slack -27.428 Density 100.15
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.218|   -0.218| -27.428|  -27.428|   100.15%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[56]                |
|  -0.184|   -0.184| -26.702|  -26.702|   100.14%|   0:00:09.0| 1496.4M|   WC_VIEW|  default| Q[28]                |
|  -0.184|   -0.184| -26.695|  -26.695|   100.15%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[28]                |
|  -0.184|   -0.184| -26.646|  -26.646|   100.15%|   0:00:02.0| 1496.4M|   WC_VIEW|  default| Q[28]                |
|  -0.184|   -0.184| -26.645|  -26.645|   100.15%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[28]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:11.0 mem=1496.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.7 real=0:00:11.0 mem=1496.4M) ***
** GigaOpt Optimizer WNS Slack -0.184 TNS Slack -26.645 Density 100.15
*** Starting refinePlace (0:04:57 mem=1488.4M) ***
Total net bbox length = 1.101e+05 (3.832e+04 7.174e+04) (ext = 4.585e+04)
Density distribution unevenness ratio = 1.258%
Density distribution unevenness ratio = 1.260%
Move report: Timing Driven Placement moves 14564 insts, mean move: 1.31 um, max move: 11.60 um
	Max move on inst (FE_OFC339_n2083): (136.00, 172.00) --> (129.80, 166.60)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1496.4MB
**ERROR: (IMPSP-2002):	Density too high (100.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.090e+05 (3.798e+04 7.105e+04) (ext = 4.580e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1496.4MB
*** Finished refinePlace (0:04:59 mem=1496.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1496.4M)


Density : 1.0015
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=1496.4M) ***
** GigaOpt Optimizer WNS Slack -0.190 TNS Slack -26.566 Density 100.15
Recovering Place ECO bump
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.190|   -0.190| -26.566|  -26.566|   100.15%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[2]                 |
|  -0.184|   -0.184| -25.109|  -25.109|   100.15%|   0:00:01.0| 1496.4M|   WC_VIEW|  default| Q[28]                |
|  -0.176|   -0.176| -25.014|  -25.014|   100.16%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[56]                |
|  -0.173|   -0.173| -24.253|  -24.253|   100.16%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[11]                |
|  -0.170|   -0.170| -23.842|  -23.842|   100.19%|   0:00:01.0| 1496.4M|   WC_VIEW|  default| Q[11]                |
|  -0.170|   -0.170| -23.531|  -23.531|   100.19%|   0:00:01.0| 1496.4M|   WC_VIEW|  default| Q[4]                 |
|  -0.166|   -0.166| -22.936|  -22.936|   100.20%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[24]                |
|  -0.167|   -0.167| -22.902|  -22.902|   100.21%|   0:00:01.0| 1496.4M|   WC_VIEW|  default| Q[24]                |
|  -0.166|   -0.166| -22.886|  -22.886|   100.21%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[4]                 |
|  -0.166|   -0.166| -22.879|  -22.879|   100.21%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[4]                 |
|  -0.166|   -0.166| -22.879|  -22.879|   100.21%|   0:00:00.0| 1496.4M|   WC_VIEW|  default| Q[4]                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=1496.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=1496.4M) ***
*** Starting refinePlace (0:05:04 mem=1488.4M) ***
Total net bbox length = 1.095e+05 (3.803e+04 7.146e+04) (ext = 4.590e+04)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.095e+05 (3.803e+04 7.146e+04) (ext = 4.590e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1488.4MB
*** Finished refinePlace (0:05:04 mem=1488.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1496.4M)


Density : 1.0021
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1496.4M) ***
** GigaOpt Optimizer WNS Slack -0.166 TNS Slack -22.850 Density 100.21

*** Finish post-CTS Setup Fixing (cpu=0:00:45.2 real=0:00:45.0 mem=1496.4M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.166 TNS Slack -22.850 Density 100.21
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1421.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1421.0M) ***

End: GigaOpt Optimization in TNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=904 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 43  numPreroutedWires = 7850
[NR-eagl] Read numTotalNets=4858  numIgnoredNets=43
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 4815 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4815 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.00% V. EstWL: 1.407024e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.14% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 4.000000e-01um, number of vias: 19523
[NR-eagl] Layer2(M2)(V) length: 4.966687e+04um, number of vias: 25819
[NR-eagl] Layer3(M3)(H) length: 6.157960e+04um, number of vias: 3909
[NR-eagl] Layer4(M4)(V) length: 4.466213e+04um, number of vias: 0
[NR-eagl] Total length: 1.559090e+05um, number of vias: 49251
[NR-eagl] End Peak syMemory usage = 1270.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.28 seconds
Extraction called for design 'sram_160b_w16' of instances=17686 and nets=4860 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1270.598M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 3.78, normalized total congestion hotspot area = 3.78 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (1.00 123.40 15.40 145.00)
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1361.1 CPU=0:00:00.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1361.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.21 |          0|          0|          0|  100.21 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.21 |          0|          0|          0|  100.21 |   0:00:00.0|    1437.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1437.4M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.166 -> -0.210 (bump = 0.044)
Begin: GigaOpt postEco optimization
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.210 TNS Slack -21.401 Density 100.21
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.210|   -0.210| -21.401|  -21.401|   100.21%|   0:00:00.0| 1452.7M|   WC_VIEW|  default| Q[74]                |
|  -0.183|   -0.183| -21.213|  -21.213|   100.21%|   0:00:01.0| 1452.7M|   WC_VIEW|  default| Q[32]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1452.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=1452.7M) ***
** GigaOpt Optimizer WNS Slack -0.183 TNS Slack -21.213 Density 100.21
*** Starting refinePlace (0:05:14 mem=1444.7M) ***
Total net bbox length = 1.095e+05 (3.805e+04 7.150e+04) (ext = 4.595e+04)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.095e+05 (3.805e+04 7.150e+04) (ext = 4.595e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1444.7MB
*** Finished refinePlace (0:05:14 mem=1444.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1452.7M)


Density : 1.0021
Max route overflow : 0.0014


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1452.7M) ***
** GigaOpt Optimizer WNS Slack -0.183 TNS Slack -21.213 Density 100.21

*** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1452.7M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.166 -> -0.183 (bump = 0.017)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -22.750 -> -21.113
Begin: GigaOpt TNS recovery
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.183 TNS Slack -21.213 Density 100.21
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.183|   -0.183| -21.213|  -21.213|   100.21%|   0:00:00.0| 1444.7M|   WC_VIEW|  default| Q[32]                |
|  -0.173|   -0.173| -20.811|  -20.811|   100.22%|   0:00:00.0| 1444.7M|   WC_VIEW|  default| Q[62]                |
|  -0.174|   -0.174| -20.677|  -20.677|   100.23%|   0:00:01.0| 1444.7M|   WC_VIEW|  default| Q[32]                |
|  -0.181|   -0.181| -20.416|  -20.416|   100.25%|   0:00:00.0| 1444.7M|   WC_VIEW|  default| Q[74]                |
|  -0.183|   -0.183| -20.199|  -20.199|   100.28%|   0:00:02.0| 1482.8M|   WC_VIEW|  default| Q[64]                |
|  -0.183|   -0.183| -20.194|  -20.194|   100.29%|   0:00:00.0| 1482.8M|   WC_VIEW|  default| Q[64]                |
|  -0.183|   -0.183| -19.976|  -19.976|   100.32%|   0:00:02.0| 1482.8M|   WC_VIEW|  default| Q[11]                |
|  -0.183|   -0.183| -19.905|  -19.905|   100.33%|   0:00:01.0| 1482.8M|   WC_VIEW|  default| Q[11]                |
|  -0.183|   -0.183| -19.894|  -19.894|   100.33%|   0:00:00.0| 1482.8M|   WC_VIEW|  default| Q[11]                |
|  -0.183|   -0.183| -19.452|  -19.452|   100.37%|   0:00:03.0| 1482.8M|   WC_VIEW|  default| Q[155]               |
|  -0.183|   -0.183| -19.425|  -19.425|   100.37%|   0:00:00.0| 1482.8M|   WC_VIEW|  default| Q[155]               |
|  -0.183|   -0.183| -19.188|  -19.188|   100.38%|   0:00:04.0| 1482.8M|   WC_VIEW|  default| Q[117]               |
|  -0.183|   -0.183| -19.160|  -19.160|   100.39%|   0:00:00.0| 1482.8M|   WC_VIEW|  default| Q[117]               |
|  -0.183|   -0.183| -18.992|  -18.992|   100.39%|   0:00:02.0| 1482.8M|   WC_VIEW|  default| Q[108]               |
|  -0.183|   -0.183| -18.934|  -18.934|   100.40%|   0:00:00.0| 1482.8M|   WC_VIEW|  default| Q[108]               |
|  -0.183|   -0.183| -18.818|  -18.818|   100.41%|   0:00:02.0| 1501.9M|   WC_VIEW|  default| Q[63]                |
|  -0.184|   -0.184| -18.808|  -18.808|   100.41%|   0:00:00.0| 1501.9M|   WC_VIEW|  default| Q[63]                |
|  -0.184|   -0.184| -18.800|  -18.800|   100.41%|   0:00:00.0| 1501.9M|   WC_VIEW|  default| Q[63]                |
|  -0.184|   -0.184| -18.740|  -18.740|   100.42%|   0:00:01.0| 1501.9M|   WC_VIEW|  default| Q[139]               |
|  -0.184|   -0.184| -18.690|  -18.690|   100.43%|   0:00:01.0| 1501.9M|   WC_VIEW|  default| Q[140]               |
|  -0.184|   -0.184| -18.669|  -18.669|   100.43%|   0:00:01.0| 1501.9M|   WC_VIEW|  default| Q[86]                |
|  -0.184|   -0.184| -18.662|  -18.662|   100.43%|   0:00:00.0| 1501.9M|   WC_VIEW|  default| Q[86]                |
|  -0.184|   -0.184| -18.656|  -18.656|   100.44%|   0:00:00.0| 1501.9M|   WC_VIEW|  default| Q[158]               |
|  -0.184|   -0.184| -18.650|  -18.650|   100.44%|   0:00:00.0| 1501.9M|   WC_VIEW|  default| Q[151]               |
|  -0.184|   -0.184| -18.644|  -18.644|   100.44%|   0:00:00.0| 1501.9M|   WC_VIEW|  default| Q[151]               |
|  -0.184|   -0.184| -18.645|  -18.645|   100.44%|   0:00:01.0| 1501.9M|   WC_VIEW|  default| Q[32]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:20.7 real=0:00:21.0 mem=1501.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.7 real=0:00:21.0 mem=1501.9M) ***
** GigaOpt Optimizer WNS Slack -0.184 TNS Slack -18.645 Density 100.44
*** Starting refinePlace (0:05:38 mem=1501.9M) ***
Total net bbox length = 1.097e+05 (3.809e+04 7.159e+04) (ext = 4.596e+04)
**ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.097e+05 (3.809e+04 7.159e+04) (ext = 4.596e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1501.9MB
*** Finished refinePlace (0:05:38 mem=1501.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1509.9M)


Density : 1.0044
Max route overflow : 0.0014


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1509.9M) ***
** GigaOpt Optimizer WNS Slack -0.184 TNS Slack -18.645 Density 100.44

*** Finish post-CTS Setup Fixing (cpu=0:00:21.1 real=0:00:21.0 mem=1509.9M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.206%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.184 TNS Slack -18.645 Density 100.44
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.184|   -0.184| -18.645|  -18.645|   100.44%|   0:00:00.0| 1501.9M|   WC_VIEW|  default| Q[32]                |
|  -0.184|   -0.184| -18.645|  -18.645|   100.44%|   0:00:01.0| 1501.9M|   WC_VIEW|  default| Q[151]               |
|  -0.184|   -0.184| -18.645|  -18.645|   100.44%|   0:00:00.0| 1501.9M|   WC_VIEW|  default| Q[32]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1501.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:01.0 mem=1501.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1501.9M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:01:33, real = 0:01:33, mem = 1294.1M, totSessionCpu=0:05:41 **
** Profile ** Start :  cpu=0:00:00.0, mem=1294.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1294.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1302.1M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1302.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.184  |   N/A   | -0.184  |
|           TNS (ns):| -18.645 |   N/A   | -18.645 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.884%
       (100.442% with Fillers)
Routing Overflow: 0.14% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1302.1M
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1011.48MB/1011.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1011.48MB/1011.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1011.48MB/1011.48MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT)
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 10%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 20%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 30%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 40%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 50%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 60%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 70%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 80%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 90%

Finished Levelizing
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT)

Starting Activity Propagation
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT)
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1011.48MB/1011.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT)
 ... Calculating switching power
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 10%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 20%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 30%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 40%
2025-Mar-08 22:20:24 (2025-Mar-09 06:20:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 22:20:25 (2025-Mar-09 06:20:25 GMT): 60%
2025-Mar-08 22:20:25 (2025-Mar-09 06:20:25 GMT): 70%
2025-Mar-08 22:20:25 (2025-Mar-09 06:20:25 GMT): 80%
2025-Mar-08 22:20:25 (2025-Mar-09 06:20:25 GMT): 90%

Finished Calculating power
2025-Mar-08 22:20:25 (2025-Mar-09 06:20:25 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1011.48MB/1011.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1011.48MB/1011.48MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1011.48MB/1011.48MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:20:25 (2025-Mar-09 06:20:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.87139685 	   78.6880%
Total Switching Power:       5.21252529 	   19.6519%
Total Leakage Power:         0.44033796 	    1.6601%
Total Power:                26.52426034
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.31      0.4081      0.1478       19.87       74.91
Macro                                  0           0      0.2256      0.2256      0.8506
IO                                     0           0           0           0           0
Combinational                     0.4689       1.059     0.05978       1.588       5.986
Clock (Combinational)              1.088       3.745    0.007145       4.841       18.25
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.87       5.213      0.4403       26.52         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.87       5.213      0.4403       26.52         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.088       3.745    0.007145       4.841       18.25
-----------------------------------------------------------------------------------------
Total                              1.088       3.745    0.007145       4.841       18.25
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L2_19 (CKBD16): 	    0.1405
* 		Highest Leakage Power:            FE_OFC104_N125 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.71477e-11 F
* 		Total instances in design: 17685
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 12995
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1012.25MB/1012.25MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.184  TNS Slack -18.645 Density 100.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|   100.44%|        -|  -0.184| -18.645|   0:00:00.0| 1435.6M|
|   100.44%|        0|  -0.184| -18.645|   0:00:04.0| 1435.6M|
|   100.44%|        0|  -0.184| -18.645|   0:00:00.0| 1435.6M|
|   100.44%|        0|  -0.184| -18.645|   0:00:01.0| 1435.6M|
|   100.34%|      126|  -0.183| -18.594|   0:00:01.0| 1435.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.183  TNS Slack -18.594 Density 100.34
** Finished Core Power Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
Executing incremental physical updates
*** Starting refinePlace (0:05:49 mem=1416.5M) ***
Total net bbox length = 1.097e+05 (3.809e+04 7.160e+04) (ext = 4.596e+04)
Density distribution unevenness ratio = 1.312%
Density distribution unevenness ratio = 1.329%
Move report: Timing Driven Placement moves 13204 insts, mean move: 1.04 um, max move: 23.00 um
	Max move on inst (U2879): (215.00, 134.20) --> (204.60, 146.80)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1416.5MB
**ERROR: (IMPSP-2002):	Density too high (100.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.089e+05 (3.787e+04 7.104e+04) (ext = 4.576e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1416.5MB
*** Finished refinePlace (0:05:50 mem=1416.5M) ***
Checking setup slack degradation ...
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.183|   -0.183| -18.594|  -18.594|   100.34%|   0:00:00.0| 1435.6M|   WC_VIEW|  default| Q[32]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1435.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1435.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1045.84MB/1045.84MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1045.84MB/1045.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1045.84MB/1045.84MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT)
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 10%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 20%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 30%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 40%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 50%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 60%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 70%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 80%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 90%

Finished Levelizing
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT)

Starting Activity Propagation
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT)
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1045.84MB/1045.84MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT)
 ... Calculating switching power
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 10%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 20%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 30%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 40%
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 22:20:36 (2025-Mar-09 06:20:36 GMT): 60%
2025-Mar-08 22:20:37 (2025-Mar-09 06:20:37 GMT): 70%
2025-Mar-08 22:20:37 (2025-Mar-09 06:20:37 GMT): 80%
2025-Mar-08 22:20:37 (2025-Mar-09 06:20:37 GMT): 90%

Finished Calculating power
2025-Mar-08 22:20:37 (2025-Mar-09 06:20:37 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1045.84MB/1045.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1045.84MB/1045.84MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1045.84MB/1045.84MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:20:37 (2025-Mar-09 06:20:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.87422787 	   78.7028%
Total Switching Power:       5.21042292 	   19.6450%
Total Leakage Power:         0.43821508 	    1.6522%
Total Power:                26.52286609
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.32       0.408      0.1478       19.88       74.95
Macro                                  0           0      0.2256      0.2256      0.8506
IO                                     0           0           0           0           0
Combinational                     0.4627       1.057     0.05766       1.577       5.947
Clock (Combinational)              1.088       3.745    0.007145       4.841       18.25
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.87        5.21      0.4382       26.52         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.87        5.21      0.4382       26.52         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.088       3.745    0.007145       4.841       18.25
-----------------------------------------------------------------------------------------
Total                              1.088       3.745    0.007145       4.841       18.25
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L2_19 (CKBD16): 	    0.1405
* 		Highest Leakage Power:            FE_OFC104_N125 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.70567e-11 F
* 		Total instances in design: 17685
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 12995
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1045.84MB/1045.84MB)

*** Finished Leakage Power Optimization (cpu=0:00:12, real=0:00:12, mem=1294.36M, totSessionCpu=0:05:54).
Extraction called for design 'sram_160b_w16' of instances=17685 and nets=4859 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1278.148M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1325.24 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1325.2M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1018.86MB/1018.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1018.90MB/1018.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1018.90MB/1018.90MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT)
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1018.92MB/1018.92MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT)
 ... Calculating switching power
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT): 10%
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT): 20%
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT): 30%
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT): 40%
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 22:20:38 (2025-Mar-09 06:20:38 GMT): 60%
2025-Mar-08 22:20:39 (2025-Mar-09 06:20:39 GMT): 70%
2025-Mar-08 22:20:39 (2025-Mar-09 06:20:39 GMT): 80%
2025-Mar-08 22:20:39 (2025-Mar-09 06:20:39 GMT): 90%

Finished Calculating power
2025-Mar-08 22:20:39 (2025-Mar-09 06:20:39 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1018.92MB/1018.92MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1018.92MB/1018.92MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1018.92MB/1018.92MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:20:39 (2025-Mar-09 06:20:39 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_160b_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_160b_w16_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.87423308 	   78.7028%
Total Switching Power:       5.21042292 	   19.6450%
Total Leakage Power:         0.43821508 	    1.6522%
Total Power:                26.52287129
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.32       0.408      0.1478       19.88       74.95
Macro                                  0           0      0.2256      0.2256      0.8506
IO                                     0           0           0           0           0
Combinational                     0.4627       1.057     0.05766       1.577       5.947
Clock (Combinational)              1.088       3.745    0.007145       4.841       18.25
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.87        5.21      0.4382       26.52         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.87        5.21      0.4382       26.52         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.088       3.745    0.007145       4.841       18.25
-----------------------------------------------------------------------------------------
Total                              1.088       3.745    0.007145       4.841       18.25
-----------------------------------------------------------------------------------------
Total leakage power = 0.438215 mW
Cell usage statistics:  
Library tcbn65gpluswc , 17685 cells ( 100.000000%) , 0.438215 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1019.05MB/1019.05MB)


Output file is ./timingReports/sram_160b_w16_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:48, real = 0:01:48, mem = 1287.1M, totSessionCpu=0:05:56 **
** Profile ** Start :  cpu=0:00:00.0, mem=1287.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1287.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1297.1M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1289.1M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1289.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.185  |   N/A   | -0.185  |
|           TNS (ns):| -18.782 |   N/A   | -18.782 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.777%
       (100.335% with Fillers)
Routing Overflow: 0.14% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1289.1M
**optDesign ... cpu = 0:01:49, real = 0:01:48, mem = 1287.1M, totSessionCpu=0:05:57 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          11  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 11 warning(s), 11 error(s)

**ccopt_design ... cpu = 0:02:31, real = 0:02:30, mem = 1251.6M, totSessionCpu=0:05:57 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1257.6M, totSessionCpu=0:05:58 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1257.6M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:58 mem=1257.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:06:00 mem=1257.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1257.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1265.7M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1265.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1265.7M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1265.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.185  |   N/A   | -0.185  |
|           TNS (ns):| -18.782 |   N/A   | -18.782 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.777%
       (100.335% with Fillers)
Routing Overflow: 0.14% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1257.7M, totSessionCpu=0:06:01 **
*info: Run optDesign holdfix with 1 thread.
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1279.3M, totSessionCpu=0:06:01 **
** Profile ** Start :  cpu=0:00:00.0, mem=1279.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1279.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:02.0 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-5:0-8.-8, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1289.3M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1281.3M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1281.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.185  |   N/A   | -0.185  |
|           TNS (ns):| -18.782 |   N/A   | -18.782 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.777%
       (100.335% with Fillers)
Routing Overflow: 0.14% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1281.3M
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1279.3M, totSessionCpu=0:06:01 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 308 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1279.3M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/sram_160b_w16.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.57 (MB), peak = 1117.66 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1252.8M, init mem=1252.8M)
Overlapping with other instance:	12314
Orientation Violation:	8751
*info: Placed = 17685          (Fixed = 42)
*info: Unplaced = 0           
Placement Density:100.34%(72388/72146)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1252.8M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (43) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1252.8M) ***
#Start route 43 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  8 22:21:35 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory8_reg_74_ connects to NET CTS_167 at location ( 155.900 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory10_reg_67_ connects to NET CTS_167 at location ( 159.900 164.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory7_reg_62_ connects to NET CTS_167 at location ( 158.300 165.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory1_reg_61_ connects to NET CTS_167 at location ( 164.300 161.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory3_reg_61_ connects to NET CTS_167 at location ( 159.300 160.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory12_reg_67_ connects to NET CTS_167 at location ( 155.500 160.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory8_reg_67_ connects to NET CTS_167 at location ( 150.500 164.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory12_reg_75_ connects to NET CTS_167 at location ( 147.500 158.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory14_reg_67_ connects to NET CTS_167 at location ( 147.500 160.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory9_reg_75_ connects to NET CTS_167 at location ( 143.900 162.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory14_reg_75_ connects to NET CTS_167 at location ( 144.700 160.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory9_reg_67_ connects to NET CTS_167 at location ( 143.700 157.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory12_reg_83_ connects to NET CTS_167 at location ( 140.700 154.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory13_reg_67_ connects to NET CTS_167 at location ( 144.500 151.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory6_reg_67_ connects to NET CTS_167 at location ( 157.500 153.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory13_reg_61_ connects to NET CTS_167 at location ( 177.500 154.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory15_reg_61_ connects to NET CTS_167 at location ( 177.500 153.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory14_reg_20_ connects to NET CTS_167 at location ( 175.900 149.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory10_reg_20_ connects to NET CTS_167 at location ( 181.500 147.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory11_reg_53_ connects to NET CTS_167 at location ( 181.300 146.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_167 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_164 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_163 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_161 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_160 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_158 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_157 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_156 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_154 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_152 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_151 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_150 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_149 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_147 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4857 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 memory13_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_3 FILLER_6664. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 memory15_reg_4_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 memory9_reg_42_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 FILLER_4039. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 FILLER_1994. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 memory8_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_19 FILLER_9421. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_3831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_23 U2499. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_24 U2552. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_26 FILLER_6272. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 FILLER_9043. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 memory11_reg_77_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_29 FILLER_10223. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_32 memory3_reg_78_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_34 FILLER_6754. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_34 memory9_reg_53_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_36 FILLER_9212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_37 FILLER_11085. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 8491 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 987.80 (MB), peak = 1117.66 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 230.075 32.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 232.275 46.710 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 221.075 43.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 229.475 23.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 229.675 28.710 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 218.475 32.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 214.675 14.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 219.075 14.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 216.075 39.510 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 226.675 17.910 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 223.875 14.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 211.875 28.710 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 209.875 32.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 215.675 26.910 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 199.475 28.710 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 210.675 25.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 211.075 30.510 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 215.475 25.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 199.275 26.910 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 204.275 28.710 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#41 routed nets are extracted.
#    40 (0.82%) extracted nets are partially routed.
#2 routed nets are imported.
#4816 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4859.
#
#Number of eco nets is 40
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 22:21:36 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 22:21:36 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1350           0        8100    96.27%
#  Metal 2        V        1355           0        8100     0.00%
#  Metal 3        H        1350           0        8100     0.00%
#  Metal 4        V        1327          28        8100     0.00%
#  --------------------------------------------------------------
#  Total                   5382       0.52%  32400    24.07%
#
#  43 nets (0.88%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 988.90 (MB), peak = 1117.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.32 (MB), peak = 1117.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 4814 (skipped).
#Total number of routable nets = 43.
#Total number of nets in the design = 4859.
#
#40 routable nets have only global wires.
#3 routable nets have only detail routed wires.
#4814 skipped nets have only detail routed wires.
#40 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40               0  
#------------------------------------------------
#        Total                 40               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 43            4814  
#------------------------------------------------
#        Total                 43            4814  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(0.12%)   (0.12%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 15902 um.
#Total half perimeter of net bounding box = 3830 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 356 um.
#Total wire length on LAYER M3 = 9208 um.
#Total wire length on LAYER M4 = 6338 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7278
#Total number of multi-cut vias = 42 (  0.6%)
#Total number of single cut vias = 7236 ( 99.4%)
#Up-Via Summary (total 7278):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2591 ( 98.4%)        42 (  1.6%)       2633
#  Metal 2        2267 (100.0%)         0 (  0.0%)       2267
#  Metal 3        2378 (100.0%)         0 (  0.0%)       2378
#-----------------------------------------------------------
#                 7236 ( 99.4%)        42 (  0.6%)       7278 
#
#Total number of involved priority nets 40
#Maximum src to sink distance for priority net 140.9
#Average of max src_to_sink distance for priority net 95.4
#Average of ave src_to_sink distance for priority net 49.5
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 999.37 (MB), peak = 1117.66 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 994.06 (MB), peak = 1117.66 (MB)
#Start Track Assignment.
#Done with 806 horizontal wires in 1 hboxes and 373 vertical wires in 1 hboxes.
#Done with 7 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 16469 um.
#Total half perimeter of net bounding box = 3830 um.
#Total wire length on LAYER M1 = 590 um.
#Total wire length on LAYER M2 = 356 um.
#Total wire length on LAYER M3 = 9159 um.
#Total wire length on LAYER M4 = 6363 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7116
#Total number of multi-cut vias = 42 (  0.6%)
#Total number of single cut vias = 7074 ( 99.4%)
#Up-Via Summary (total 7116):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2520 ( 98.4%)        42 (  1.6%)       2562
#  Metal 2        2193 (100.0%)         0 (  0.0%)       2193
#  Metal 3        2361 (100.0%)         0 (  0.0%)       2361
#-----------------------------------------------------------
#                 7074 ( 99.4%)        42 (  0.6%)       7116 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.47 (MB), peak = 1117.66 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 16.90 (MB)
#Total memory = 999.47 (MB)
#Peak memory = 1117.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.2% of the total area was rechecked for DRC, and 85.3% required routing.
#    number of violations = 0
#700 out of 17685 instances need to be verified(marked ipoed).
#59.2% of the total area is being checked for drcs
#59.2% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1036.72 (MB), peak = 1117.66 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.88 (MB), peak = 1117.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 13122 um.
#Total half perimeter of net bounding box = 3830 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 3194 um.
#Total wire length on LAYER M3 = 6379 um.
#Total wire length on LAYER M4 = 3549 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 5628
#Total number of multi-cut vias = 42 (  0.7%)
#Total number of single cut vias = 5586 ( 99.3%)
#Up-Via Summary (total 5628):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2606 ( 98.4%)        42 (  1.6%)       2648
#  Metal 2        1871 (100.0%)         0 (  0.0%)       1871
#  Metal 3        1109 (100.0%)         0 (  0.0%)       1109
#-----------------------------------------------------------
#                 5586 ( 99.3%)        42 (  0.7%)       5628 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 3.45 (MB)
#Total memory = 1002.91 (MB)
#Peak memory = 1117.66 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 3.45 (MB)
#Total memory = 1002.91 (MB)
#Peak memory = 1117.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = -6.12 (MB)
#Total memory = 974.50 (MB)
#Peak memory = 1117.66 (MB)
#Number of warnings = 85
#Total number of warnings = 137
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 22:21:58 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  8 22:21:58 2025
#
#Generating timing data, please wait...
#4857 total nets, 43 already routed, 43 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1321.15 CPU=0:00:00.6 REAL=0:00:01.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 956.29 (MB), peak = 1117.66 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_8073.tif.gz ...
#Read in timing information for 327 ports, 4690 instances from timing file .timing_file_8073.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4857 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 8491 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.16 (MB), peak = 1117.66 (MB)
#Merging special wires...
#Number of eco nets is 17
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 22:22:01 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 22:22:01 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1350           0        8100    96.27%
#  Metal 2        V        1355           0        8100     0.00%
#  Metal 3        H        1350           0        8100     0.00%
#  Metal 4        V        1327          28        8100     0.00%
#  --------------------------------------------------------------
#  Total                   5382       0.52%  32400    24.07%
#
#  43 nets (0.88%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.84 (MB), peak = 1117.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.11 (MB), peak = 1117.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 968.78 (MB), peak = 1117.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 969.77 (MB), peak = 1117.66 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 969.89 (MB), peak = 1117.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 4857.
#Total number of nets in the design = 4859.
#
#4776 routable nets have only global wires.
#81 routable nets have only detail routed wires.
#43 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            4776  
#-----------------------------
#        Total            4776  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 43            4814  
#------------------------------------------------
#        Total                 43            4814  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      2(0.23%)   (0.23%)
#   Metal 2      2(0.02%)   (0.02%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.02% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 151385 um.
#Total half perimeter of net bounding box = 114514 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 48986 um.
#Total wire length on LAYER M3 = 57673 um.
#Total wire length on LAYER M4 = 44726 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34566
#Total number of multi-cut vias = 42 (  0.1%)
#Total number of single cut vias = 34524 ( 99.9%)
#Up-Via Summary (total 34566):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       18619 ( 99.8%)        42 (  0.2%)      18661
#  Metal 2       13810 (100.0%)         0 (  0.0%)      13810
#  Metal 3        2095 (100.0%)         0 (  0.0%)       2095
#-----------------------------------------------------------
#                34524 ( 99.9%)        42 (  0.1%)      34566 
#
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 969.96 (MB), peak = 1117.66 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.66 (MB), peak = 1117.66 (MB)
#Start Track Assignment.
#Done with 8250 horizontal wires in 1 hboxes and 8451 vertical wires in 1 hboxes.
#Done with 1741 horizontal wires in 1 hboxes and 1661 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 157642 um.
#Total half perimeter of net bounding box = 114514 um.
#Total wire length on LAYER M1 = 4098 um.
#Total wire length on LAYER M2 = 49127 um.
#Total wire length on LAYER M3 = 59561 um.
#Total wire length on LAYER M4 = 44856 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34566
#Total number of multi-cut vias = 42 (  0.1%)
#Total number of single cut vias = 34524 ( 99.9%)
#Up-Via Summary (total 34566):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       18619 ( 99.8%)        42 (  0.2%)      18661
#  Metal 2       13810 (100.0%)         0 (  0.0%)      13810
#  Metal 3        2095 (100.0%)         0 (  0.0%)       2095
#-----------------------------------------------------------
#                34524 ( 99.9%)        42 (  0.1%)      34566 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 966.39 (MB), peak = 1117.66 (MB)
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 20.71 (MB)
#Total memory = 966.39 (MB)
#Peak memory = 1117.66 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1563
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          138       26      165      485      108       38       26      986
#	M2          244      191      137        0        0        0        5      577
#	Totals      382      217      302      485      108       38       31     1563
#cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1004.50 (MB), peak = 1117.66 (MB)
#start 1st optimization iteration ...
#    number of violations = 1679
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          171       54      405      189      139        0       48     1006
#	M2          141      138      243        2       16       74       13      627
#	M3           11        2       26        0        0        5        2       46
#	Totals      323      194      674      191      155       79       63     1679
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1016.09 (MB), peak = 1117.66 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1461
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          166       26      356      182      109        0       53      892
#	M2          150      111      214        2        9       48       10      544
#	M3            3        0       11        0        0        7        4       25
#	Totals      319      137      581      184      118       55       67     1461
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1032.79 (MB), peak = 1117.66 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1325
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          101        7      261      171      145        0       56      741
#	M2          127       92      192        2       17       80       19      529
#	M3            6        0       37        1        0        9        0       53
#	M4            0        0        2        0        0        0        0        2
#	Totals      234       99      492      174      162       89       75     1325
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1032.08 (MB), peak = 1117.66 (MB)
#start 4th optimization iteration ...
#    number of violations = 1217
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           86       12      268      158      114        0       55      693
#	M2          144       91      129        0       23       72        3      462
#	M3           11        2       33        0        0        8        7       61
#	M4            0        0        1        0        0        0        0        1
#	Totals      241      105      431      158      137       80       65     1217
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1008.26 (MB), peak = 1117.66 (MB)
#start 5th optimization iteration ...
#    number of violations = 1095
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           79        7      234      155      106        0       61      642
#	M2          104       79      151        1       10       66        6      417
#	M3            6        1       22        1        0        4        2       36
#	Totals      189       87      407      157      116       70       69     1095
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1005.38 (MB), peak = 1117.66 (MB)
#start 6th optimization iteration ...
#    number of violations = 1181
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           85        5      250      158      120        0       59      677
#	M2          117       94      160        1       12       71       15      470
#	M3            4        1       19        0        0        8        2       34
#	Totals      206      100      429      159      132       79       76     1181
#cpu time = 00:00:39, elapsed time = 00:00:40, memory = 1022.40 (MB), peak = 1117.66 (MB)
#start 7th optimization iteration ...
#    number of violations = 1076
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           62        0      227      169       87        0       66      611
#	M2          144      107      107        0       16       56       10      440
#	M3            2        0       16        0        0        7        0       25
#	Totals      208      107      350      169      103       63       76     1076
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1091.70 (MB), peak = 1117.66 (MB)
#start 8th optimization iteration ...
#    number of violations = 1111
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           61        2      235      144      122        0       61      625
#	M2          117       77      148        4       15       72       22      455
#	M3            3        1       23        0        0        4        0       31
#	Totals      181       80      406      148      137       76       83     1111
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1037.53 (MB), peak = 1117.66 (MB)
#start 9th optimization iteration ...
#    number of violations = 1103
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           71        0      233      159      113        0       57      633
#	M2          125       82      135        0       16       72        5      435
#	M3            6        2       18        0        0        6        3       35
#	Totals      202       84      386      159      129       78       65     1103
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1075.20 (MB), peak = 1117.66 (MB)
#start 10th optimization iteration ...
#    number of violations = 1035
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           61        2      226      136      109        0       59      593
#	M2          119       93      125        2       10       60       13      422
#	M3            0        0       12        0        0        7        1       20
#	Totals      180       95      363      138      119       67       73     1035
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1051.09 (MB), peak = 1117.66 (MB)
#start 11th optimization iteration ...
#    number of violations = 1042
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           62        1      205      173       90        0       55      586
#	M2          144      121      113        1        6       46        6      437
#	M3            6        1        6        0        0        2        4       19
#	Totals      212      123      324      174       96       48       65     1042
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1050.49 (MB), peak = 1117.66 (MB)
#start 12th optimization iteration ...
#    number of violations = 1066
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           59        3      214      150      112        0       58      596
#	M2          128       87      137        0       12       62        8      434
#	M3            8        4       17        0        0        6        1       36
#	Totals      195       94      368      150      124       68       67     1066
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1050.88 (MB), peak = 1117.66 (MB)
#start 13th optimization iteration ...
#    number of violations = 1053
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           67        1      201      173       96        0       56      594
#	M2          142      115      127        1        7       48        5      445
#	M3            2        1        7        0        0        2        2       14
#	Totals      211      117      335      174      103       50       63     1053
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1050.93 (MB), peak = 1117.66 (MB)
#start 14th optimization iteration ...
#    number of violations = 1088
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           68        4      227      160       97        0       62      618
#	M2          131       88      127        2       14       55       11      428
#	M3            8        1       23        0        0        3        7       42
#	Totals      207       93      377      162      111       58       80     1088
#cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1050.63 (MB), peak = 1117.66 (MB)
#start 15th optimization iteration ...
#    number of violations = 1042
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           68        1      224      173       78        0       53      597
#	M2          143      101      115        2        6       61        3      431
#	M3            2        0        7        0        0        5        0       14
#	Totals      213      102      346      175       84       66       56     1042
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1061.93 (MB), peak = 1117.66 (MB)
#start 16th optimization iteration ...
#    number of violations = 1039
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           68        5      236      159       87        0       56      611
#	M2          132       97      108        1        8       61        7      414
#	M3            3        0        8        0        0        3        0       14
#	Totals      203      102      352      160       95       64       63     1039
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1059.16 (MB), peak = 1117.66 (MB)
#start 17th optimization iteration ...
#    number of violations = 1028
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           65        0      218      169       73        0       62      587
#	M2          144      106       99        1        6       62        7      425
#	M3            1        1        8        0        0        6        0       16
#	Totals      210      107      325      170       79       68       69     1028
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1103.95 (MB), peak = 1117.66 (MB)
#start 18th optimization iteration ...
#    number of violations = 1034
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           76        9      226      156       83        0       60      610
#	M2          134      100      115        0        3       64        3      419
#	M3            0        0        4        0        0        1        0        5
#	Totals      210      109      345      156       86       65       63     1034
#cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1094.64 (MB), peak = 1117.66 (MB)
#start 19th optimization iteration ...
#    number of violations = 1028
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           70        3      232      165       76        0       60      606
#	M2          136       96      114        1        5       56        5      413
#	M3            0        0        5        0        0        4        0        9
#	Totals      206       99      351      166       81       60       65     1028
#cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1091.88 (MB), peak = 1117.66 (MB)
#start 20th optimization iteration ...
#    number of violations = 1042
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           71        2      227      159       83        0       55      597
#	M2          145      102      119        1        4       63        2      436
#	M3            0        0        6        0        0        3        0        9
#	Totals      216      104      352      160       87       66       57     1042
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1086.49 (MB), peak = 1117.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 158510 um.
#Total half perimeter of net bounding box = 114514 um.
#Total wire length on LAYER M1 = 288 um.
#Total wire length on LAYER M2 = 47841 um.
#Total wire length on LAYER M3 = 59799 um.
#Total wire length on LAYER M4 = 50583 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 41880
#Total number of multi-cut vias = 139 (  0.3%)
#Total number of single cut vias = 41741 ( 99.7%)
#Up-Via Summary (total 41880):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       19343 ( 99.3%)       139 (  0.7%)      19482
#  Metal 2       18653 (100.0%)         0 (  0.0%)      18653
#  Metal 3        3745 (100.0%)         0 (  0.0%)       3745
#-----------------------------------------------------------
#                41741 ( 99.7%)       139 (  0.3%)      41880 
#
#Total number of DRC violations = 1042
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 597
#Total number of violations on LAYER M2 = 436
#Total number of violations on LAYER M3 = 9
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:15:02
#Elapsed time = 00:15:02
#Increased memory = 14.38 (MB)
#Total memory = 980.77 (MB)
#Peak memory = 1117.66 (MB)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           71        2      227      159       83        0       55      597
#	M2          145      102      119        1        4       63        2      436
#	M3            0        0        6        0        0        3        0        9
#	Totals      216      104      352      160       87       66       57     1042
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.77 (MB), peak = 1117.66 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 158510 um.
#Total half perimeter of net bounding box = 114514 um.
#Total wire length on LAYER M1 = 288 um.
#Total wire length on LAYER M2 = 47841 um.
#Total wire length on LAYER M3 = 59799 um.
#Total wire length on LAYER M4 = 50583 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 41880
#Total number of multi-cut vias = 139 (  0.3%)
#Total number of single cut vias = 41741 ( 99.7%)
#Up-Via Summary (total 41880):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       19343 ( 99.3%)       139 (  0.7%)      19482
#  Metal 2       18653 (100.0%)         0 (  0.0%)      18653
#  Metal 3        3745 (100.0%)         0 (  0.0%)       3745
#-----------------------------------------------------------
#                41741 ( 99.7%)       139 (  0.3%)      41880 
#
#Total number of DRC violations = 1042
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 597
#Total number of violations on LAYER M2 = 436
#Total number of violations on LAYER M3 = 9
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  8 22:37:08 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 981.77 (MB), peak = 1117.66 (MB)
#
#Start Post Route Wire Spread.
#Done with 2146 horizontal wires in 2 hboxes and 1720 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 160133 um.
#Total half perimeter of net bounding box = 114514 um.
#Total wire length on LAYER M1 = 289 um.
#Total wire length on LAYER M2 = 48277 um.
#Total wire length on LAYER M3 = 60637 um.
#Total wire length on LAYER M4 = 50931 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 41880
#Total number of multi-cut vias = 139 (  0.3%)
#Total number of single cut vias = 41741 ( 99.7%)
#Up-Via Summary (total 41880):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       19343 ( 99.3%)       139 (  0.7%)      19482
#  Metal 2       18653 (100.0%)         0 (  0.0%)      18653
#  Metal 3        3745 (100.0%)         0 (  0.0%)       3745
#-----------------------------------------------------------
#                41741 ( 99.7%)       139 (  0.3%)      41880 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 995.87 (MB), peak = 1117.66 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 160133 um.
#Total half perimeter of net bounding box = 114514 um.
#Total wire length on LAYER M1 = 289 um.
#Total wire length on LAYER M2 = 48277 um.
#Total wire length on LAYER M3 = 60637 um.
#Total wire length on LAYER M4 = 50931 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 41880
#Total number of multi-cut vias = 139 (  0.3%)
#Total number of single cut vias = 41741 ( 99.7%)
#Up-Via Summary (total 41880):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       19343 ( 99.3%)       139 (  0.7%)      19482
#  Metal 2       18653 (100.0%)         0 (  0.0%)      18653
#  Metal 3        3745 (100.0%)         0 (  0.0%)       3745
#-----------------------------------------------------------
#                41741 ( 99.7%)       139 (  0.3%)      41880 
#
#
#Start DRC checking..
#    number of violations = 1054
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           71        2      227      162       83        0       57      602
#	M2          148      106      119        1        4       63        2      443
#	M3            0        0        6        0        0        3        0        9
#	Totals      219      108      352      163       87       66       59     1054
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1007.93 (MB), peak = 1117.66 (MB)
#CELL_VIEW sram_160b_w16,init has 1054 DRC violations
#Total number of DRC violations = 1054
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 602
#Total number of violations on LAYER M2 = 443
#Total number of violations on LAYER M3 = 9
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 12 DRCs
#
#Start Post Route via swapping..
#    number of violations = 1055
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           71        2      227      162       83        0       57      602
#	M2          148      107      119        1        4       63        2      444
#	M3            0        0        6        0        0        3        0        9
#	Totals      219      109      352      163       87       66       59     1055
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 972.99 (MB), peak = 1117.66 (MB)
#    number of violations = 1040
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           71        2      227      159       83        0       55      597
#	M2          145      102      119        1        4       61        2      434
#	M3            0        0        6        0        0        3        0        9
#	Totals      216      104      352      160       87       64       57     1040
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 975.43 (MB), peak = 1117.66 (MB)
#CELL_VIEW sram_160b_w16,init has 1040 DRC violations
#Total number of DRC violations = 1040
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 597
#Total number of violations on LAYER M2 = 434
#Total number of violations on LAYER M3 = 9
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 160133 um.
#Total half perimeter of net bounding box = 114514 um.
#Total wire length on LAYER M1 = 289 um.
#Total wire length on LAYER M2 = 48277 um.
#Total wire length on LAYER M3 = 60637 um.
#Total wire length on LAYER M4 = 50931 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 41880
#Total number of multi-cut vias = 24047 ( 57.4%)
#Total number of single cut vias = 17833 ( 42.6%)
#Up-Via Summary (total 41880):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17025 ( 87.4%)      2457 ( 12.6%)      19482
#  Metal 2         799 (  4.3%)     17854 ( 95.7%)      18653
#  Metal 3           9 (  0.2%)      3736 ( 99.8%)       3745
#-----------------------------------------------------------
#                17833 ( 42.6%)     24047 ( 57.4%)      41880 
#
#detailRoute Statistics:
#Cpu time = 00:15:21
#Elapsed time = 00:15:21
#Increased memory = 8.07 (MB)
#Total memory = 974.46 (MB)
#Peak memory = 1117.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:15:28
#Elapsed time = 00:15:28
#Increased memory = -15.56 (MB)
#Total memory = 958.94 (MB)
#Peak memory = 1117.66 (MB)
#Number of warnings = 2
#Total number of warnings = 139
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 22:37:26 2025
#
#routeDesign: cpu time = 00:15:52, elapsed time = 00:15:51, memory = 958.94 (MB), peak = 1117.66 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_160b_w16' of instances=17685 and nets=4859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/sram_160b_w16_8073_KieHPP.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1224.0M)
Extracted 10.0032% (CPU Time= 0:00:00.2  MEM= 1290.9M)
Extracted 20.0032% (CPU Time= 0:00:00.3  MEM= 1290.9M)
Extracted 30.0032% (CPU Time= 0:00:00.3  MEM= 1290.9M)
Extracted 40.0032% (CPU Time= 0:00:00.3  MEM= 1290.9M)
Extracted 50.0032% (CPU Time= 0:00:00.4  MEM= 1290.9M)
Extracted 60.0032% (CPU Time= 0:00:00.4  MEM= 1290.9M)
Extracted 70.0032% (CPU Time= 0:00:00.5  MEM= 1290.9M)
Extracted 80.0032% (CPU Time= 0:00:00.5  MEM= 1290.9M)
Extracted 90.0032% (CPU Time= 0:00:00.6  MEM= 1290.9M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 1294.9M)
Number of Extracted Resistors     : 111213
Number of Extracted Ground Cap.   : 109325
Number of Extracted Coupling Cap. : 200088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1254.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 1258.848M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1252.8M, totSessionCpu=0:22:05 **
#Created 847 library cell signatures
#Created 4859 NETS and 0 SPECIALNETS signatures
#Created 17686 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.49 (MB), peak = 1117.66 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.50 (MB), peak = 1117.66 (MB)
Begin checking placement ... (start mem=1252.8M, init mem=1252.8M)
Overlapping with other instance:	12292
Orientation Violation:	8751
Placement Blockage Violation:	9
*info: Placed = 17685          (Fixed = 42)
*info: Unplaced = 0           
Placement Density:100.34%(72388/72146)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1252.8M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 4690

Instance distribution across the VT partitions:

 LVT : inst = 1654 (35.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1654 (35.3%)

 HVT : inst = 3036 (64.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 3036 (64.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_160b_w16' of instances=17685 and nets=4859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/sram_160b_w16_8073_KieHPP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1244.8M)
Extracted 10.0032% (CPU Time= 0:00:00.2  MEM= 1293.7M)
Extracted 20.0032% (CPU Time= 0:00:00.3  MEM= 1293.7M)
Extracted 30.0032% (CPU Time= 0:00:00.3  MEM= 1293.7M)
Extracted 40.0032% (CPU Time= 0:00:00.4  MEM= 1293.7M)
Extracted 50.0032% (CPU Time= 0:00:00.4  MEM= 1293.7M)
Extracted 60.0032% (CPU Time= 0:00:00.4  MEM= 1293.7M)
Extracted 70.0032% (CPU Time= 0:00:00.5  MEM= 1293.7M)
Extracted 80.0032% (CPU Time= 0:00:00.6  MEM= 1293.7M)
Extracted 90.0032% (CPU Time= 0:00:00.7  MEM= 1293.7M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 1297.7M)
Number of Extracted Resistors     : 111213
Number of Extracted Ground Cap.   : 109325
Number of Extracted Coupling Cap. : 200088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1277.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 1281.684M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:02.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:02.2 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4859,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1381.75 CPU=0:00:01.4 REAL=0:00:02.0)
Save waveform /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/.AAE_j3E0Nk/.AAE_8073/waveform.data...
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1381.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4859,  11.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1357.79 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1357.8M) ***
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:22:12 mem=1357.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1357.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1357.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1357.8M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1357.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.178  |   N/A   | -0.178  |
|           TNS (ns):| -15.509 |   N/A   | -15.509 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.777%
       (100.335% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1266.7M, totSessionCpu=0:22:12 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Start fixing DRV (Mem = 1331.48M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 43 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.18 |          0|          0|          0|  100.34 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.18 |          0|          0|          0|  100.34 |   0:00:00.0|    1539.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1539.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1409.3M, totSessionCpu=0:22:16 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1409.33M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1409.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1409.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1419.3M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1419.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1409.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.178  |   N/A   | -0.178  |
|           TNS (ns):| -15.509 |   N/A   | -15.509 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.777%
       (100.335% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1419.3M
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1409.3M, totSessionCpu=0:22:16 **
*** Timing NOT met, worst failing slack is -0.178
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -15.509 Density 100.34
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.178|   -0.178| -15.509|  -15.509|   100.34%|   0:00:00.0| 1476.1M|   WC_VIEW|  default| Q[62]                |
|  -0.156|   -0.156| -17.308|  -17.308|   100.39%|   0:00:06.0| 1522.0M|   WC_VIEW|  default| Q[32]                |
|  -0.156|   -0.156| -17.263|  -17.263|   100.39%|   0:00:01.0| 1522.0M|   WC_VIEW|  default| Q[32]                |
|  -0.156|   -0.156| -17.257|  -17.257|   100.40%|   0:00:00.0| 1522.0M|   WC_VIEW|  default| Q[32]                |
|  -0.156|   -0.156| -17.257|  -17.257|   100.40%|   0:00:00.0| 1522.0M|   WC_VIEW|  default| Q[32]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:06.5 real=0:00:07.0 mem=1522.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.5 real=0:00:07.0 mem=1522.0M) ***
** GigaOpt Optimizer WNS Slack -0.156 TNS Slack -17.257 Density 100.40
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 17 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=1522.0M) ***
*** Starting refinePlace (0:22:26 mem=1494.9M) ***
**ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1494.9MB
*** Finished refinePlace (0:22:26 mem=1494.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.156 TNS Slack -17.263 Density 100.40
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.156|   -0.156| -17.263|  -17.263|   100.40%|   0:00:00.0| 1481.8M|   WC_VIEW|  default| Q[32]                |
|  -0.156|   -0.156| -16.806|  -16.806|   100.41%|   0:00:02.0| 1542.5M|   WC_VIEW|  default| Q[64]                |
|  -0.156|   -0.156| -16.488|  -16.488|   100.42%|   0:00:03.0| 1542.5M|   WC_VIEW|  default| Q[79]                |
|  -0.156|   -0.156| -16.392|  -16.392|   100.42%|   0:00:01.0| 1542.5M|   WC_VIEW|  default| Q[79]                |
|  -0.156|   -0.156| -16.287|  -16.287|   100.43%|   0:00:02.0| 1485.3M|   WC_VIEW|  default| Q[50]                |
|  -0.156|   -0.156| -16.177|  -16.177|   100.44%|   0:00:01.0| 1504.4M|   WC_VIEW|  default| Q[50]                |
|  -0.156|   -0.156| -16.018|  -16.018|   100.46%|   0:00:01.0| 1504.4M|   WC_VIEW|  default| Q[68]                |
|  -0.156|   -0.156| -15.987|  -15.987|   100.47%|   0:00:01.0| 1504.4M|   WC_VIEW|  default| Q[68]                |
|  -0.156|   -0.156| -16.045|  -16.045|   100.52%|   0:00:03.0| 1523.4M|   WC_VIEW|  default| Q[117]               |
|  -0.156|   -0.156| -16.041|  -16.041|   100.53%|   0:00:01.0| 1523.4M|   WC_VIEW|  default| Q[56]                |
|  -0.156|   -0.156| -16.054|  -16.054|   100.53%|   0:00:01.0| 1523.4M|   WC_VIEW|  default| Q[157]               |
|  -0.156|   -0.156| -16.054|  -16.054|   100.53%|   0:00:00.0| 1523.4M|   WC_VIEW|  default| Q[32]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:16.0 mem=1523.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.9 real=0:00:16.0 mem=1523.4M) ***
** GigaOpt Optimizer WNS Slack -0.156 TNS Slack -16.054 Density 100.53
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 53 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:16.1 real=0:00:16.0 mem=1523.4M) ***
*** Starting refinePlace (0:22:46 mem=1496.4M) ***
**ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1496.4MB
*** Finished refinePlace (0:22:46 mem=1496.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1349.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1349.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1357.0M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1357.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.156  |   N/A   | -0.156  |
|           TNS (ns):| -16.060 |   N/A   | -16.060 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.971%
       (100.529% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1357.0M
Info: 43 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.40MB/1080.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.40MB/1080.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.40MB/1080.40MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT)
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT): 10%
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT): 20%
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT): 30%
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT): 40%
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT): 50%
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT): 60%
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT): 70%
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT): 80%
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT): 90%

Finished Levelizing
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT)

Starting Activity Propagation
2025-Mar-08 22:38:11 (2025-Mar-09 06:38:11 GMT)
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.40MB/1080.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT)
 ... Calculating switching power
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 10%
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 20%
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 30%
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 40%
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 60%
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 70%
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 80%
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT): 90%

Finished Calculating power
2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.41MB/1080.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.41MB/1080.41MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.41MB/1080.41MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:38:12 (2025-Mar-09 06:38:12 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.88875117 	   79.7116%
Total Switching Power:       4.87596320 	   18.6067%
Total Leakage Power:         0.44069211 	    1.6817%
Total Power:                26.20540676
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.32      0.4368      0.1478       19.91       75.96
Macro                                  0           0      0.2256      0.2256      0.8609
IO                                     0           0           0           0           0
Combinational                     0.4801      0.9436     0.06013       1.484       5.663
Clock (Combinational)              1.087       3.495    0.007145        4.59       17.51
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.89       4.876      0.4407       26.21         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.89       4.876      0.4407       26.21         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.087       3.495    0.007145        4.59       17.51
-----------------------------------------------------------------------------------------
Total                              1.087       3.495    0.007145        4.59       17.51
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L2_33 (CKBD16): 	    0.1399
* 		Highest Leakage Power:            FE_OFC104_N125 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.4741e-11 F
* 		Total instances in design: 17692
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 12995
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1080.41MB/1080.41MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.156  TNS Slack -16.060 Density 100.53
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|   100.53%|        -|  -0.156| -16.060|   0:00:00.0| 1629.8M|
|   100.52%|       23|  -0.156| -15.980|   0:00:05.0| 1629.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.156  TNS Slack -15.980 Density 100.52
** Finished Core Power Optimization (cpu = 0:00:04.7) (real = 0:00:05.0) **
*** Starting refinePlace (0:22:52 mem=1593.2M) ***
**ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1593.2MB
*** Finished refinePlace (0:22:52 mem=1593.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 1355.9M, totSessionCpu=0:22:52 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1355.89M, totSessionCpu=0:22:52 .
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 1355.9M, totSessionCpu=0:22:52 **

Info: 43 clock nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.156|   -0.156| -15.980|  -15.980|   100.52%|   0:00:00.0| 1491.4M|   WC_VIEW|  default| Q[32]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1491.4M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1491.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1094.87MB/1094.87MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1094.87MB/1094.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1094.87MB/1094.87MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT)
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 10%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 20%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 30%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 40%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 50%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 60%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 70%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 80%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 90%

Finished Levelizing
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT)

Starting Activity Propagation
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT)
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 10%

Finished Activity Propagation
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1094.87MB/1094.87MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT)
 ... Calculating switching power
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 10%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 20%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 30%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 40%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 60%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 70%
2025-Mar-08 22:38:20 (2025-Mar-09 06:38:20 GMT): 80%
2025-Mar-08 22:38:21 (2025-Mar-09 06:38:21 GMT): 90%

Finished Calculating power
2025-Mar-08 22:38:21 (2025-Mar-09 06:38:21 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1094.87MB/1094.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1094.87MB/1094.87MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1094.87MB/1094.87MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 22:38:21 (2025-Mar-09 06:38:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.88831441 	   79.7160%
Total Switching Power:       4.87471342 	   18.6033%
Total Leakage Power:         0.44039523 	    1.6807%
Total Power:                26.20342334
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.32      0.4368      0.1478       19.91       75.97
Macro                                  0           0      0.2256      0.2256       0.861
IO                                     0           0           0           0           0
Combinational                     0.4791      0.9424     0.05984       1.481       5.653
Clock (Combinational)              1.087       3.495    0.007145        4.59       17.52
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.89       4.875      0.4404        26.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.89       4.875      0.4404        26.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.087       3.495    0.007145        4.59       17.52
-----------------------------------------------------------------------------------------
Total                              1.087       3.495    0.007145        4.59       17.52
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L2_33 (CKBD16): 	    0.1399
* 		Highest Leakage Power:            FE_OFC104_N125 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.47181e-11 F
* 		Total instances in design: 17692
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 12995
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1094.87MB/1094.87MB)

*** Finished Leakage Power Optimization (cpu=0:00:09, real=0:00:09, mem=1355.89M, totSessionCpu=0:22:56).
**ERROR: (IMPOPT-310):	Design density (100.52%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:22:56 mem=1355.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 4866,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.2 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/.AAE_j3E0Nk/.AAE_8073/waveform.data...
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4866,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:04.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:04.2 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:00:04.4 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/coe_eosdata_ukpJsv/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:22:58 mem=1355.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1355.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1363.9M
Loading timing data from /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/coe_eosdata_ukpJsv/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1363.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1363.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1363.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.156  |   N/A   | -0.156  |
|           TNS (ns):| -15.980 |   N/A   | -15.980 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:54, real = 0:00:56, mem = 1350.6M, totSessionCpu=0:23:00 **
*info: Run optDesign holdfix with 1 thread.
Info: 43 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (1.0).
GigaOpt: setting up router preferences
        design wns: 214748.3647
        slack threshold: 214749.7847
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.156 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
        design wns: -0.1564
        slack threshold: 1.2636
GigaOpt: 50 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 144 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1407.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1407.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1407.9M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1407.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.156  |   N/A   | -0.156  |
|           TNS (ns):| -15.980 |   N/A   | -15.980 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1407.9M
**optDesign ... cpu = 0:00:57, real = 0:00:58, mem = 1320.9M, totSessionCpu=0:23:02 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 22:38:27 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U2552 connects to NET FE_OCPN408_n2562 at location ( 43.500 171.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN408_n2562 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST FE_OCPC405_n2083 connects to NET FE_OCPN405_n2083 at location ( 99.700 171.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN405_n2083 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U2439 connects to NET FE_OCPN402_FE_OFN134_n2250 at location ( 127.500 39.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U3462 connects to NET FE_OCPN402_FE_OFN134_n2250 at location ( 72.900 39.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U3415 connects to NET FE_OCPN402_FE_OFN134_n2250 at location ( 107.500 106.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN402_FE_OFN134_n2250 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2552 connects to NET FE_OCPN399_FE_OFN142_n3204 at location ( 44.500 171.040 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN399_FE_OFN142_n3204 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2439 connects to NET FE_OCPN395_FE_OFN125_n1796 at location ( 128.500 39.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3462 connects to NET FE_OCPN395_FE_OFN125_n1796 at location ( 73.900 39.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN395_FE_OFN125_n1796 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OCPC395_FE_OFN125_n1796 connects to NET FE_OCPN394_FE_OFN125_n1796 at location ( 135.300 127.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN394_FE_OFN125_n1796 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U2480 connects to NET FE_OCPN391_FE_OFN123_n2369 at location ( 93.900 237.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN391_FE_OFN123_n2369 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U3458 connects to NET FE_OCPN390_FE_OFN123_n2369 at location ( 85.500 14.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN390_FE_OFN123_n2369 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST FE_OFC385_n3308 connects to NET FE_OFN385_n3308 at location ( 116.500 21.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN385_n3308 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U3536 connects to NET FE_OFN384_n3308 at location ( 50.500 46.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN384_n3308 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST U2937 connects to NET FE_OFN383_n3308 at location ( 208.900 210.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U3248 connects to NET FE_OFN383_n3308 at location ( 131.700 196.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U2631 connects to NET FE_OFN383_n3308 at location ( 117.100 167.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U2614 connects to NET FE_OFN383_n3308 at location ( 106.500 192.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U2367 connects to NET FE_OFN383_n3308 at location ( 99.100 234.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U3302 connects to NET FE_OFN383_n3308 at location ( 112.900 230.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U2403 connects to NET FE_OFN383_n3308 at location ( 135.900 237.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET FE_OFN383_n3308 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN377_n1718 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN374_n1718 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN371_n1718 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN369_n1718 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN365_n2784 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN364_n2784 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN363_n2784 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN356_n2244 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN351_n2244 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 7 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 59
#  Number of instances deleted (including moved) = 402
#  Number of instances resized = 127
#  Number of instances with same cell size swap = 1
#  Total number of placement changes (moved instances are counted twice) = 588
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4864 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 memory13_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_3 FILLER_6664. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 memory15_reg_4_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 memory9_reg_42_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 FILLER_4039. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 FILLER_1994. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 memory8_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_19 FILLER_9421. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_3831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_23 U2499. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_26 FILLER_6272. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 FILLER_9043. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 memory11_reg_77_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_29 FILLER_10223. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_32 memory3_reg_78_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_34 FILLER_6754. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_34 memory9_reg_53_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_36 FILLER_9212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_37 FILLER_11085. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_37 memory6_reg_78_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 8478 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#144/4864 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1042.71 (MB), peak = 1165.25 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 85.000 10.800 ) on M1 for NET FE_OCPN390_FE_OFN123_n2369. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 93.600 237.600 ) on M1 for NET FE_OCPN391_FE_OFN123_n2369. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 135.680 127.900 ) on M1 for NET FE_OCPN394_FE_OFN125_n1796. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 71.400 35.995 ) on M1 for NET FE_OCPN395_FE_OFN125_n1796. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 129.200 39.595 ) on M1 for NET FE_OCPN395_FE_OFN125_n1796. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 40.890 169.285 ) on M1 for NET FE_OCPN399_FE_OFN142_n3204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 70.200 36.000 ) on M1 for NET FE_OCPN402_FE_OFN134_n2250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 107.200 106.400 ) on M1 for NET FE_OCPN402_FE_OFN134_n2250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 128.000 39.600 ) on M1 for NET FE_OCPN402_FE_OFN134_n2250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 99.520 162.100 ) on M1 for NET FE_OCPN403_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 99.500 171.115 ) on M1 for NET FE_OCPN405_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 39.910 169.290 ) on M1 for NET FE_OCPN408_n2562. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 82.800 82.800 ) on M1 for NET FE_OFN124_n3308. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 141.800 88.400 ) on M1 for NET FE_OFN124_n3308. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 46.695 163.900 ) on M1 for NET FE_OFN134_n2250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 131.800 129.380 ) on M1 for NET FE_OFN134_n2250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 226.400 126.000 ) on M1 for NET FE_OFN135_n3075. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 231.000 81.200 ) on M1 for NET FE_OFN135_n3075. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 178.400 27.200 ) on M1 for NET FE_OFN135_n3075. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 155.400 108.000 ) on M1 for NET FE_OFN135_n3075. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET n2033. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#590 routed nets are extracted.
#    279 (5.73%) extracted nets are partially routed.
#4273 routed nets are imported.
#1 (0.02%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4866.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 279
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  8 22:38:29 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  8 22:38:29 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1350           0        8100    96.40%
#  Metal 2        V        1355           0        8100     0.00%
#  Metal 3        H        1350           0        8100     0.00%
#  Metal 4        V        1327          28        8100     0.00%
#  --------------------------------------------------------------
#  Total                   5382       0.52%  32400    24.10%
#
#  93 nets (1.91%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1042.87 (MB), peak = 1165.25 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1044.06 (MB), peak = 1165.25 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.74 (MB), peak = 1165.25 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.74 (MB), peak = 1165.25 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 4864.
#Total number of nets in the design = 4866.
#
#280 routable nets have only global wires.
#4584 routable nets have only detail routed wires.
#14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#79 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 14             266  
#------------------------------------------------
#        Total                 14             266  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 93            4771  
#------------------------------------------------
#        Total                 93            4771  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      1(0.01%)      1(0.01%)   (0.02%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 160224 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 277 um.
#Total wire length on LAYER M2 = 48353 um.
#Total wire length on LAYER M3 = 60660 um.
#Total wire length on LAYER M4 = 50934 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 41844
#Total number of multi-cut vias = 23984 ( 57.3%)
#Total number of single cut vias = 17860 ( 42.7%)
#Up-Via Summary (total 41844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17007 ( 87.4%)      2447 ( 12.6%)      19454
#  Metal 2         841 (  4.5%)     17802 ( 95.5%)      18643
#  Metal 3          12 (  0.3%)      3735 ( 99.7%)       3747
#-----------------------------------------------------------
#                17860 ( 42.7%)     23984 ( 57.3%)      41844 
#
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1049.74 (MB), peak = 1165.25 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.77 (MB), peak = 1165.25 (MB)
#Start Track Assignment.
#Done with 23 horizontal wires in 1 hboxes and 45 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 160262 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 301 um.
#Total wire length on LAYER M2 = 48358 um.
#Total wire length on LAYER M3 = 60669 um.
#Total wire length on LAYER M4 = 50934 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 41829
#Total number of multi-cut vias = 23984 ( 57.3%)
#Total number of single cut vias = 17845 ( 42.7%)
#Up-Via Summary (total 41829):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       16996 ( 87.4%)      2447 ( 12.6%)      19443
#  Metal 2         837 (  4.5%)     17802 ( 95.5%)      18639
#  Metal 3          12 (  0.3%)      3735 ( 99.7%)       3747
#-----------------------------------------------------------
#                17845 ( 42.7%)     23984 ( 57.3%)      41829 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1043.84 (MB), peak = 1165.25 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.26 (MB)
#Total memory = 1043.84 (MB)
#Peak memory = 1165.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 24.9% of the total area was rechecked for DRC, and 40.0% required routing.
#    number of violations = 1064
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           77        4      220      176       75        0       58      610
#	M2          152      109      119        1        4       58        2      445
#	M3            0        0        6        0        0        3        0        9
#	Totals      229      113      345      177       79       61       60     1064
#186 out of 17692 instances need to be verified(marked ipoed).
#28.1% of the total area is being checked for drcs
#28.1% of the total area was checked
#    number of violations = 1169
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          116       11      239      181       75        0       73      695
#	M2          165      115      120        1        4       58        2      465
#	M3            0        0        6        0        0        3        0        9
#	Totals      281      126      365      182       79       61       75     1169
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1076.39 (MB), peak = 1165.25 (MB)
#start 1st optimization iteration ...
#    number of violations = 1207
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           92       16      270      134      110        0       57      679
#	M2          108       89      177        3       15       72        6      470
#	M3           14        7       31        0        0        3        3       58
#	Totals      214      112      478      137      125       75       66     1207
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1120.97 (MB), peak = 1165.25 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1195
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           90        6      276      154       97        0       47      670
#	M2          150       87      157        1       12       70       15      492
#	M3            6        1       18        0        0        5        2       32
#	M4            0        0        1        0        0        0        0        1
#	Totals      246       94      452      155      109       75       64     1195
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1098.91 (MB), peak = 1165.25 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1190
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          109       17      272      136      112        0       49      695
#	M2          107       69      158        1       17       78        7      437
#	M3           11        2       32        2        0        8        2       57
#	M4            1        0        0        0        0        0        0        1
#	Totals      228       88      462      139      129       86       58     1190
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1098.91 (MB), peak = 1165.25 (MB)
#start 4th optimization iteration ...
#    number of violations = 1185
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           92        5      268      138      123        0       43      669
#	M2          122       75      180        2       18       73        8      478
#	M3            6        1       20        1        0        8        2       38
#	Totals      220       81      468      141      141       81       53     1185
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1098.73 (MB), peak = 1165.25 (MB)
#start 5th optimization iteration ...
#    number of violations = 1166
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           86        1      251      134      117        0       45      634
#	M2          115       75      168        3       16       75       19      471
#	M3           13        2       30        0        0        7        9       61
#	Totals      214       78      449      137      133       82       73     1166
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1104.77 (MB), peak = 1165.25 (MB)
#start 6th optimization iteration ...
#    number of violations = 1114
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           84        3      253      130      121        0       53      644
#	M2          118       76      150        1       11       73       11      440
#	M3            6        3       15        0        0        5        1       30
#	Totals      208       82      418      131      132       78       65     1114
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1096.42 (MB), peak = 1165.25 (MB)
#start 7th optimization iteration ...
#    number of violations = 1074
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           80        2      249      156       90        0       45      622
#	M2          142       99      100        3       11       58       11      424
#	M3            5        1       12        0        0        4        6       28
#	Totals      227      102      361      159      101       62       62     1074
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1169.88 (MB), peak = 1169.92 (MB)
#start 8th optimization iteration ...
#    number of violations = 1149
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           87        2      257      135      115        0       56      652
#	M2          113       64      156        1       10       78       24      446
#	M3            5        2       35        0        0        4        5       51
#	Totals      205       68      448      136      125       82       85     1149
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1097.63 (MB), peak = 1171.70 (MB)
#start 9th optimization iteration ...
#    number of violations = 1138
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           77        1      250      146      106        0       51      631
#	M2          137       79      145        5       17       70        9      462
#	M3            6        1       25        0        0       10        3       45
#	Totals      220       81      420      151      123       80       63     1138
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1165.93 (MB), peak = 1171.70 (MB)
#start 10th optimization iteration ...
#    number of violations = 1053
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           85        2      250      140      103        0       57      637
#	M2          118       80      117        1       10       64        3      393
#	M3            3        1       10        0        0        5        4       23
#	Totals      206       83      377      141      113       69       64     1053
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1103.23 (MB), peak = 1171.70 (MB)
#start 11th optimization iteration ...
#    number of violations = 1054
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           85        4      243      156       82        0       46      616
#	M2          137       95      105        5        9       49        8      408
#	M3            5        1       11        0        0        5        8       30
#	Totals      227      100      359      161       91       54       62     1054
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1159.19 (MB), peak = 1171.70 (MB)
#start 12th optimization iteration ...
#    number of violations = 1087
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           77        3      255      144      100        0       53      632
#	M2          130       87      131        2       11       57       14      432
#	M3            2        0       14        0        0        2        5       23
#	Totals      209       90      400      146      111       59       72     1087
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1163.64 (MB), peak = 1171.70 (MB)
#start 13th optimization iteration ...
#    number of violations = 1023
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1           86        1      247      152       81       45        8      620
#	M2          129       99      109        0        5        0       50      392
#	M3            1        0        5        0        0        0        5       11
#	Totals      216      100      361      152       86       45       63     1023
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1144.86 (MB), peak = 1171.70 (MB)
#start 14th optimization iteration ...
#    number of violations = 1112
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           74        1      248      140      103        0       52      618
#	M2          126       82      143        1       12       66       18      448
#	M3            8        3       22        0        0        5        8       46
#	Totals      208       86      413      141      115       71       78     1112
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1168.25 (MB), peak = 1171.70 (MB)
#start 15th optimization iteration ...
#    number of violations = 1085
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           94        1      270      154       77        0       46      642
#	M2          135       95      109        0        5       61        7      412
#	M3            5        1        7        1        0        5        8       27
#	M4            2        2        0        0        0        0        0        4
#	Totals      236       99      386      155       82       66       61     1085
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1165.66 (MB), peak = 1171.70 (MB)
#start 16th optimization iteration ...
#    number of violations = 1084
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           95        5      279      145       85        0       48      657
#	M2          123       89      119        3        4       64        7      409
#	M3            4        2        4        0        0        3        5       18
#	Totals      222       96      402      148       89       67       60     1084
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1170.85 (MB), peak = 1187.84 (MB)
#start 17th optimization iteration ...
#    number of violations = 1067
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           93        0      263      154       76        0       55      641
#	M2          143       96       92        1        5       60       12      409
#	M3            1        0        8        0        0        5        3       17
#	Totals      237       96      363      155       81       65       70     1067
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1156.63 (MB), peak = 1187.84 (MB)
#start 18th optimization iteration ...
#    number of violations = 1054
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          100        3      274      154       75        0       50      656
#	M2          136       89      108        0        1       53        7      394
#	M3            0        0        1        0        0        1        1        3
#	M4            0        0        1        0        0        0        0        1
#	Totals      236       92      384      154       76       54       58     1054
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1172.59 (MB), peak = 1187.84 (MB)
#start 19th optimization iteration ...
#    number of violations = 1064
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           96        1      272      150       77        0       51      647
#	M2          132       92      106        0        5       61       11      407
#	M3            0        0        5        0        0        4        1       10
#	Totals      228       93      383      150       82       65       63     1064
#cpu time = 00:01:05, elapsed time = 00:01:05, memory = 1198.75 (MB), peak = 1199.25 (MB)
#start 20th optimization iteration ...
#    number of violations = 1039
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           93        1      274      151       72        0       50      641
#	M2          134       85      100        2        2       56       13      392
#	M3            1        1        2        0        0        1        1        6
#	Totals      228       87      376      153       74       57       64     1039
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1175.79 (MB), peak = 1199.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 159638 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 267 um.
#Total wire length on LAYER M2 = 44976 um.
#Total wire length on LAYER M3 = 60476 um.
#Total wire length on LAYER M4 = 53920 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44220
#Total number of multi-cut vias = 22580 ( 51.1%)
#Total number of single cut vias = 21640 ( 48.9%)
#Up-Via Summary (total 44220):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17572 ( 90.1%)      1938 (  9.9%)      19510
#  Metal 2        2627 ( 13.6%)     16638 ( 86.4%)      19265
#  Metal 3        1441 ( 26.5%)      4004 ( 73.5%)       5445
#-----------------------------------------------------------
#                21640 ( 48.9%)     22580 ( 51.1%)      44220 
#
#Total number of DRC violations = 1039
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 641
#Total number of violations on LAYER M2 = 392
#Total number of violations on LAYER M3 = 6
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:16:35
#Elapsed time = 00:16:35
#Increased memory = 9.39 (MB)
#Total memory = 1053.23 (MB)
#Peak memory = 1199.25 (MB)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           93        1      274      151       72        0       50      641
#	M2          134       85      100        2        2       56       13      392
#	M3            1        1        2        0        0        1        1        6
#	Totals      228       87      376      153       74       57       64     1039
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.20 (MB), peak = 1199.25 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 159638 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 267 um.
#Total wire length on LAYER M2 = 44976 um.
#Total wire length on LAYER M3 = 60476 um.
#Total wire length on LAYER M4 = 53920 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44220
#Total number of multi-cut vias = 22580 ( 51.1%)
#Total number of single cut vias = 21640 ( 48.9%)
#Up-Via Summary (total 44220):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17572 ( 90.1%)      1938 (  9.9%)      19510
#  Metal 2        2627 ( 13.6%)     16638 ( 86.4%)      19265
#  Metal 3        1441 ( 26.5%)      4004 ( 73.5%)       5445
#-----------------------------------------------------------
#                21640 ( 48.9%)     22580 ( 51.1%)      44220 
#
#Total number of DRC violations = 1039
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 641
#Total number of violations on LAYER M2 = 392
#Total number of violations on LAYER M3 = 6
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  8 22:55:06 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.20 (MB), peak = 1199.25 (MB)
#
#Start Post Route Wire Spread.
#Done with 960 horizontal wires in 2 hboxes and 937 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 160334 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 267 um.
#Total wire length on LAYER M2 = 45106 um.
#Total wire length on LAYER M3 = 60816 um.
#Total wire length on LAYER M4 = 54145 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44220
#Total number of multi-cut vias = 22580 ( 51.1%)
#Total number of single cut vias = 21640 ( 48.9%)
#Up-Via Summary (total 44220):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17572 ( 90.1%)      1938 (  9.9%)      19510
#  Metal 2        2627 ( 13.6%)     16638 ( 86.4%)      19265
#  Metal 3        1441 ( 26.5%)      4004 ( 73.5%)       5445
#-----------------------------------------------------------
#                21640 ( 48.9%)     22580 ( 51.1%)      44220 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1066.21 (MB), peak = 1199.25 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 160334 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 267 um.
#Total wire length on LAYER M2 = 45106 um.
#Total wire length on LAYER M3 = 60816 um.
#Total wire length on LAYER M4 = 54145 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44220
#Total number of multi-cut vias = 22580 ( 51.1%)
#Total number of single cut vias = 21640 ( 48.9%)
#Up-Via Summary (total 44220):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17572 ( 90.1%)      1938 (  9.9%)      19510
#  Metal 2        2627 ( 13.6%)     16638 ( 86.4%)      19265
#  Metal 3        1441 ( 26.5%)      4004 ( 73.5%)       5445
#-----------------------------------------------------------
#                21640 ( 48.9%)     22580 ( 51.1%)      44220 
#
#
#Start Post Route via swapping..
#86.05% of area are rerouted by ECO routing.
#    number of violations = 1040
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           93        1      274      151       72        0       50      641
#	M2          135       85      100        2        2       56       13      393
#	M3            1        1        2        0        0        1        1        6
#	Totals      229       87      376      153       74       57       64     1040
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1054.21 (MB), peak = 1199.25 (MB)
#    number of violations = 1040
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           93        1      276      151       72        0       50      643
#	M2          134       84      100        2        2       56       13      391
#	M3            1        1        2        0        0        1        1        6
#	Totals      228       86      378      153       74       57       64     1040
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1055.02 (MB), peak = 1199.25 (MB)
#CELL_VIEW sram_160b_w16,init has 1040 DRC violations
#Total number of DRC violations = 1040
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 643
#Total number of violations on LAYER M2 = 391
#Total number of violations on LAYER M3 = 6
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 160334 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 267 um.
#Total wire length on LAYER M2 = 45106 um.
#Total wire length on LAYER M3 = 60816 um.
#Total wire length on LAYER M4 = 54145 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44220
#Total number of multi-cut vias = 26681 ( 60.3%)
#Total number of single cut vias = 17539 ( 39.7%)
#Up-Via Summary (total 44220):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       16980 ( 87.0%)      2530 ( 13.0%)      19510
#  Metal 2         534 (  2.8%)     18731 ( 97.2%)      19265
#  Metal 3          25 (  0.5%)      5420 ( 99.5%)       5445
#-----------------------------------------------------------
#                17539 ( 39.7%)     26681 ( 60.3%)      44220 
#
#detailRoute Statistics:
#Cpu time = 00:16:47
#Elapsed time = 00:16:47
#Increased memory = 10.22 (MB)
#Total memory = 1054.06 (MB)
#Peak memory = 1199.25 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 4866 NETS and 0 SPECIALNETS signatures
#Created 17693 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.06 (MB), peak = 1199.25 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.06 (MB), peak = 1199.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:16:50
#Elapsed time = 00:16:50
#Increased memory = -39.12 (MB)
#Total memory = 1013.08 (MB)
#Peak memory = 1199.25 (MB)
#Number of warnings = 87
#Total number of warnings = 227
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 22:55:17 2025
#
**optDesign ... cpu = 0:17:47, real = 0:17:48, mem = 1291.1M, totSessionCpu=0:39:52 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_160b_w16' of instances=17692 and nets=4866 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/sram_160b_w16_8073_KieHPP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1291.1M)
Extracted 10.003% (CPU Time= 0:00:00.2  MEM= 1339.0M)
Extracted 20.003% (CPU Time= 0:00:00.3  MEM= 1339.0M)
Extracted 30.003% (CPU Time= 0:00:00.3  MEM= 1339.0M)
Extracted 40.003% (CPU Time= 0:00:00.4  MEM= 1339.0M)
Extracted 50.003% (CPU Time= 0:00:00.4  MEM= 1339.0M)
Extracted 60.003% (CPU Time= 0:00:00.4  MEM= 1339.0M)
Extracted 70.003% (CPU Time= 0:00:00.5  MEM= 1339.0M)
Extracted 80.003% (CPU Time= 0:00:00.6  MEM= 1339.0M)
Extracted 90.003% (CPU Time= 0:00:00.7  MEM= 1339.0M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 1343.0M)
Number of Extracted Resistors     : 117685
Number of Extracted Ground Cap.   : 114977
Number of Extracted Coupling Cap. : 207080
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1322.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 1322.941M)
**optDesign ... cpu = 0:17:49, real = 0:17:50, mem = 1286.1M, totSessionCpu=0:39:54 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4866,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1378.86 CPU=0:00:01.3 REAL=0:00:02.0)
Save waveform /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/.AAE_j3E0Nk/.AAE_8073/waveform.data...
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1378.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4866,  10.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1354.9 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1354.9M) ***
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:39:57 mem=1354.9M)
**optDesign ... cpu = 0:17:52, real = 0:17:53, mem = 1292.1M, totSessionCpu=0:39:57 **
*** Timing NOT met, worst failing slack is -0.156
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.156 TNS Slack -16.475 Density 100.52
Optimizer TNS Opt
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1492.2M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1492.2M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:17:55, real = 0:17:56, mem = 1353.4M, totSessionCpu=0:40:00 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1353.40M, totSessionCpu=0:40:00 .
**optDesign ... cpu = 0:17:55, real = 0:17:56, mem = 1353.4M, totSessionCpu=0:40:00 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:17:55, real = 0:17:56, mem = 1353.4M, totSessionCpu=0:40:00 **
** Profile ** Start :  cpu=0:00:00.0, mem=1410.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1410.6M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 4866,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.2 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/.AAE_j3E0Nk/.AAE_8073/waveform.data...
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4866,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:06.3 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-9:0-3.-9, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:02.1, mem=1410.6M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1355.4M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1355.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.156  |   N/A   | -0.156  |
|           TNS (ns):| -16.475 |   N/A   | -16.475 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1355.4M
**optDesign ... cpu = 0:17:58, real = 0:17:59, mem = 1353.4M, totSessionCpu=0:40:03 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1328.4M, totSessionCpu=0:40:04 **
#Created 847 library cell signatures
#Created 4866 NETS and 0 SPECIALNETS signatures
#Created 17693 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.11 (MB), peak = 1199.25 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.11 (MB), peak = 1199.25 (MB)
Begin checking placement ... (start mem=1328.4M, init mem=1328.4M)
Overlapping with other instance:	12280
Orientation Violation:	8662
Placement Blockage Violation:	9
*info: Placed = 17692          (Fixed = 42)
*info: Unplaced = 0           
Placement Density:100.52%(72522/72146)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1328.4M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 4697

Instance distribution across the VT partitions:

 LVT : inst = 1738 (37.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1738 (37.0%)

 HVT : inst = 2959 (63.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 2959 (63.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_160b_w16' of instances=17692 and nets=4866 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/sram_160b_w16_8073_KieHPP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1316.4M)
Extracted 10.003% (CPU Time= 0:00:00.3  MEM= 1366.2M)
Extracted 20.003% (CPU Time= 0:00:00.3  MEM= 1366.2M)
Extracted 30.003% (CPU Time= 0:00:00.3  MEM= 1366.2M)
Extracted 40.003% (CPU Time= 0:00:00.4  MEM= 1366.2M)
Extracted 50.003% (CPU Time= 0:00:00.4  MEM= 1366.2M)
Extracted 60.003% (CPU Time= 0:00:00.5  MEM= 1366.2M)
Extracted 70.003% (CPU Time= 0:00:00.5  MEM= 1366.2M)
Extracted 80.003% (CPU Time= 0:00:00.6  MEM= 1366.2M)
Extracted 90.003% (CPU Time= 0:00:00.7  MEM= 1366.2M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 1370.2M)
Number of Extracted Resistors     : 117685
Number of Extracted Ground Cap.   : 114977
Number of Extracted Coupling Cap. : 207080
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1350.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 1350.227M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4866,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1408.94 CPU=0:00:01.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/.AAE_j3E0Nk/.AAE_8073/waveform.data...
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1408.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4866,  10.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1384.98 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1385.0M) ***
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:40:10 mem=1385.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1385.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1385.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1385.0M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1385.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.156  |   N/A   | -0.156  |
|           TNS (ns):| -16.475 |   N/A   | -16.475 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1385.0M
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1285.8M, totSessionCpu=0:40:10 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Start fixing DRV (Mem = 1352.61M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 43 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.16 |          0|          0|          0|  100.52 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.16 |          0|          0|          0|  100.52 |   0:00:00.0|    1557.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1557.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1427.5M, totSessionCpu=0:40:13 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1427.46M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1427.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1427.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1437.5M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1437.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1427.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.156  |   N/A   | -0.156  |
|           TNS (ns):| -16.475 |   N/A   | -16.475 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1437.5M
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1427.5M, totSessionCpu=0:40:14 **
** Profile ** Start :  cpu=0:00:00.0, mem=1417.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1417.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1417.9M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1417.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.156  |   N/A   | -0.156  |
|           TNS (ns):| -16.475 |   N/A   | -16.475 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1417.9M
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1360.7M, totSessionCpu=0:40:14 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 22:55:40 2025
#
#WARNING (NRIG-44) Imported NET D[147] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET D[80] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET D[76] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET D[57] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances deleted (including moved) = 350
#  Total number of placement changes (moved instances are counted twice) = 350
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4864 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 memory13_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_3 FILLER_6664. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 memory15_reg_4_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 memory9_reg_42_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 FILLER_4039. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 FILLER_1994. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 memory8_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_19 FILLER_9421. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_3831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_23 U2499. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_26 FILLER_6272. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 FILLER_9043. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 memory11_reg_77_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_29 FILLER_10223. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_32 memory3_reg_78_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_34 FILLER_6754. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_34 memory9_reg_53_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_36 FILLER_9212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_37 FILLER_11085. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_37 memory6_reg_78_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 8478 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#144/4864 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.57 (MB), peak = 1199.25 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#4 routed nets are extracted.
#4860 routed nets are imported.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4866.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.05 (MB)
#Total memory = 1081.57 (MB)
#Peak memory = 1199.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1030
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           93        1      273      151       69        0       50      637
#	M2          134       84       96        2        2       56       13      387
#	M3            1        1        2        0        0        1        1        6
#	Totals      228       86      371      153       71       57       64     1030
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.54 (MB), peak = 1199.25 (MB)
#start 1st optimization iteration ...
#    number of violations = 1132
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           98       19      298      142       80        0       44      681
#	M2          117       99      114        0        9       56       15      410
#	M3            4        1       20        0        0        5       11       41
#	Totals      219      119      432      142       89       61       70     1132
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1143.38 (MB), peak = 1199.25 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1096
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           99        8      290      137       90        0       44      668
#	M2          103       57      157        1       11       55       10      394
#	M3            8        2       20        0        0        2        2       34
#	Totals      210       67      467      138      101       57       56     1096
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1121.62 (MB), peak = 1199.25 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1166
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           96       12      275      152      100        0       52      687
#	M2          127       80      148        0        9       57       11      432
#	M3           13        5       14        1        0        7        6       46
#	M4            0        0        1        0        0        0        0        1
#	Totals      236       97      438      153      109       64       69     1166
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1148.88 (MB), peak = 1199.25 (MB)
#start 4th optimization iteration ...
#    number of violations = 1202
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           89        4      290      142      108        0       38      671
#	M2          124       73      162        1       15       77       13      465
#	M3            4        1       43        1        0        9        6       64
#	M4            1        1        0        0        0        0        0        2
#	Totals      218       79      495      144      123       86       57     1202
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1120.95 (MB), peak = 1199.25 (MB)
#start 5th optimization iteration ...
#    number of violations = 1076
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           80        2      266      149       96        0       44      637
#	M2          117       70      128        3       15       68        6      407
#	M3            3        1       16        0        0        7        5       32
#	Totals      200       73      410      152      111       75       55     1076
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1139.00 (MB), peak = 1199.25 (MB)
#start 6th optimization iteration ...
#    number of violations = 1093
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           84        4      272      134      103        0       51      648
#	M2          111       63      142        3        8       66        3      396
#	M3            8        4       29        0        0        6        2       49
#	Totals      203       71      443      137      111       72       56     1093
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1160.75 (MB), peak = 1199.25 (MB)
#start 7th optimization iteration ...
#    number of violations = 1054
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           76        1      250      170       73        0       45      615
#	M2          141       92      101        1       13       58        6      412
#	M3            4        1       13        0        0        5        4       27
#	Totals      221       94      364      171       86       63       55     1054
#cpu time = 00:01:01, elapsed time = 00:01:01, memory = 1202.69 (MB), peak = 1202.69 (MB)
#start 8th optimization iteration ...
#    number of violations = 1143
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           79        5      266      148      101        0       57      656
#	M2          119       77      144        0       14       73        3      430
#	M3            6        1       40        0        0        3        7       57
#	Totals      204       83      450      148      115       76       67     1143
#cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1178.09 (MB), peak = 1202.95 (MB)
#start 9th optimization iteration ...
#    number of violations = 1134
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           77        0      262      163       95        0       43      640
#	M2          133       90      127        4       15       64       16      449
#	M3            8        1       25        1        0        6        3       44
#	M4            0        0        1        0        0        0        0        1
#	Totals      218       91      415      168      110       70       62     1134
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 1218.21 (MB), peak = 1218.36 (MB)
#start 10th optimization iteration ...
#    number of violations = 1067
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           78        0      248      136      100        0       49      611
#	M2          126       78      134        4       10       66       14      432
#	M3            4        1       13        0        0        3        2       23
#	M4            0        0        1        0        0        0        0        1
#	Totals      208       79      396      140      110       69       65     1067
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1194.01 (MB), peak = 1219.06 (MB)
#start 11th optimization iteration ...
#    number of violations = 1039
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           81        6      246      153       81        0       42      609
#	M2          138      102      108        1        4       48        9      410
#	M3            3        0        5        1        1        4        5       19
#	M4            0        0        1        0        0        0        0        1
#	Totals      222      108      360      155       86       52       56     1039
#cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1194.79 (MB), peak = 1220.37 (MB)
#start 12th optimization iteration ...
#    number of violations = 1060
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           68        3      243      139      106        0       40      599
#	M2          130       85      127        1       10       56       14      423
#	M3            7        3       21        0        0        4        3       38
#	Totals      205       91      391      140      116       60       57     1060
#cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1192.54 (MB), peak = 1220.37 (MB)
#start 13th optimization iteration ...
#    number of violations = 1051
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           68        2      241      163       83        0       45      602
#	M2          135      100      105        3       11       49        8      411
#	M3            9        3       14        2        0        4        6       38
#	Totals      212      105      360      168       94       53       59     1051
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1195.47 (MB), peak = 1220.37 (MB)
#start 14th optimization iteration ...
#    number of violations = 1077
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           76        2      259      145       98        0       48      628
#	M2          124       94      121        2        8       58        8      415
#	M3            8        2       20        0        0        2        2       34
#	Totals      208       98      400      147      106       60       58     1077
#cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1194.51 (MB), peak = 1233.04 (MB)
#start 15th optimization iteration ...
#    number of violations = 1100
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           85        4      270      167       79        0       46      651
#	M2          132       92      111        2        3       68       14      422
#	M3            7        5        3        1        0        2        7       25
#	M4            1        1        0        0        0        0        0        2
#	Totals      225      102      384      170       82       70       67     1100
#cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1188.70 (MB), peak = 1233.04 (MB)
#start 16th optimization iteration ...
#    number of violations = 1084
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           88        3      268      159       84        0       49      651
#	M2          136      100      105        1        4       65        6      417
#	M3            2        1        6        0        0        3        4       16
#	Totals      226      104      379      160       88       68       59     1084
#cpu time = 00:01:05, elapsed time = 00:01:05, memory = 1250.21 (MB), peak = 1250.23 (MB)
#start 17th optimization iteration ...
#    number of violations = 1099
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           91        0      276      160       76        0       56      659
#	M2          143       98      107        3        5       54        9      419
#	M3            5        2        6        2        0        4        2       21
#	Totals      239      100      389      165       81       58       67     1099
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1241.29 (MB), peak = 1250.46 (MB)
#start 18th optimization iteration ...
#    number of violations = 1086
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           95        2      286      154       77        0       51      665
#	M2          137      102      112        1        5       48        1      406
#	M3            2        2        6        0        0        4        1       15
#	Totals      234      106      404      155       82       52       53     1086
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1240.38 (MB), peak = 1250.46 (MB)
#start 19th optimization iteration ...
#    number of violations = 1088
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           91        0      300      157       72        0       52      672
#	M2          141       99       99        1        8       47        4      399
#	M3            1        0        9        0        0        4        3       17
#	Totals      233       99      408      158       80       51       59     1088
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1268.31 (MB), peak = 1268.56 (MB)
#start 20th optimization iteration ...
#    number of violations = 1071
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1           96        2      288      154       71       48        6      665
#	M2          147       94       93        4        3        1       50      392
#	M3            4        2        3        0        0        1        3       13
#	M4            0        0        1        0        0        0        0        1
#	Totals      247       98      385      158       74       50       59     1071
#cpu time = 00:01:01, elapsed time = 00:01:01, memory = 1233.89 (MB), peak = 1268.56 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 159929 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 275 um.
#Total wire length on LAYER M2 = 45107 um.
#Total wire length on LAYER M3 = 60574 um.
#Total wire length on LAYER M4 = 53973 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44323
#Total number of multi-cut vias = 24734 ( 55.8%)
#Total number of single cut vias = 19589 ( 44.2%)
#Up-Via Summary (total 44323):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17378 ( 89.1%)      2134 ( 10.9%)      19512
#  Metal 2        1457 (  7.5%)     17870 ( 92.5%)      19327
#  Metal 3         754 ( 13.7%)      4730 ( 86.3%)       5484
#-----------------------------------------------------------
#                19589 ( 44.2%)     24734 ( 55.8%)      44323 
#
#Total number of DRC violations = 1071
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 665
#Total number of violations on LAYER M2 = 392
#Total number of violations on LAYER M3 = 13
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:16:50
#Elapsed time = 00:16:50
#Increased memory = 13.11 (MB)
#Total memory = 1094.68 (MB)
#Peak memory = 1268.56 (MB)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1           96        2      288      154       71       48        6      665
#	M2          147       94       93        4        3        1       50      392
#	M3            4        2        3        0        0        1        3       13
#	M4            0        0        1        0        0        0        0        1
#	Totals      247       98      385      158       74       50       59     1071
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.65 (MB), peak = 1268.56 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 159929 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 275 um.
#Total wire length on LAYER M2 = 45107 um.
#Total wire length on LAYER M3 = 60574 um.
#Total wire length on LAYER M4 = 53973 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44323
#Total number of multi-cut vias = 24734 ( 55.8%)
#Total number of single cut vias = 19589 ( 44.2%)
#Up-Via Summary (total 44323):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17378 ( 89.1%)      2134 ( 10.9%)      19512
#  Metal 2        1457 (  7.5%)     17870 ( 92.5%)      19327
#  Metal 3         754 ( 13.7%)      4730 ( 86.3%)       5484
#-----------------------------------------------------------
#                19589 ( 44.2%)     24734 ( 55.8%)      44323 
#
#Total number of DRC violations = 1071
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 665
#Total number of violations on LAYER M2 = 392
#Total number of violations on LAYER M3 = 13
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#84.62% of area are rerouted by ECO routing.
#    number of violations = 1071
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1           96        2      288      154       71       48        6      665
#	M2          147       94       93        4        3        1       50      392
#	M3            4        2        3        0        0        1        3       13
#	M4            0        0        1        0        0        0        0        1
#	Totals      247       98      385      158       74       50       59     1071
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1095.65 (MB), peak = 1268.56 (MB)
#    number of violations = 1071
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1           96        2      291      154       71       47        6      667
#	M2          147       94       92        4        3        1       49      390
#	M3            4        2        3        0        0        1        3       13
#	M4            0        0        1        0        0        0        0        1
#	Totals      247       98      387      158       74       49       58     1071
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1095.15 (MB), peak = 1268.56 (MB)
#CELL_VIEW sram_160b_w16,init has 1071 DRC violations
#Total number of DRC violations = 1071
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 667
#Total number of violations on LAYER M2 = 390
#Total number of violations on LAYER M3 = 13
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 159929 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 275 um.
#Total wire length on LAYER M2 = 45107 um.
#Total wire length on LAYER M3 = 60574 um.
#Total wire length on LAYER M4 = 53973 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44323
#Total number of multi-cut vias = 26846 ( 60.6%)
#Total number of single cut vias = 17477 ( 39.4%)
#Up-Via Summary (total 44323):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       16973 ( 87.0%)      2539 ( 13.0%)      19512
#  Metal 2         479 (  2.5%)     18848 ( 97.5%)      19327
#  Metal 3          25 (  0.5%)      5459 ( 99.5%)       5484
#-----------------------------------------------------------
#                17477 ( 39.4%)     26846 ( 60.6%)      44323 
#
#detailRoute Statistics:
#Cpu time = 00:17:00
#Elapsed time = 00:17:00
#Increased memory = 12.61 (MB)
#Total memory = 1094.19 (MB)
#Peak memory = 1268.56 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 4866 NETS and 0 SPECIALNETS signatures
#Created 17693 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.19 (MB), peak = 1268.56 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.19 (MB), peak = 1268.56 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:17:02
#Elapsed time = 00:17:01
#Increased memory = -30.86 (MB)
#Total memory = 1058.47 (MB)
#Peak memory = 1268.56 (MB)
#Number of warnings = 28
#Total number of warnings = 255
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 23:12:41 2025
#
**optDesign ... cpu = 0:17:11, real = 0:17:11, mem = 1336.8M, totSessionCpu=0:57:16 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_160b_w16' of instances=17692 and nets=4866 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/sram_160b_w16_8073_KieHPP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1336.8M)
Extracted 10.0021% (CPU Time= 0:00:00.2  MEM= 1376.7M)
Extracted 20.0026% (CPU Time= 0:00:00.3  MEM= 1376.7M)
Extracted 30.003% (CPU Time= 0:00:00.3  MEM= 1376.7M)
Extracted 40.0019% (CPU Time= 0:00:00.4  MEM= 1376.7M)
Extracted 50.0024% (CPU Time= 0:00:00.4  MEM= 1376.7M)
Extracted 60.0029% (CPU Time= 0:00:00.4  MEM= 1376.7M)
Extracted 70.0018% (CPU Time= 0:00:00.5  MEM= 1376.7M)
Extracted 80.0022% (CPU Time= 0:00:00.6  MEM= 1376.7M)
Extracted 90.0027% (CPU Time= 0:00:00.6  MEM= 1376.7M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 1380.7M)
Number of Extracted Resistors     : 114364
Number of Extracted Ground Cap.   : 111638
Number of Extracted Coupling Cap. : 202532
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1368.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 1368.668M)
**optDesign ... cpu = 0:17:13, real = 0:17:13, mem = 1333.8M, totSessionCpu=0:57:17 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4866,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1419.56 CPU=0:00:01.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/.AAE_j3E0Nk/.AAE_8073/waveform.data...
*** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 1419.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4866,  10.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1395.6 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1395.6M) ***
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:57:20 mem=1395.6M)
**optDesign ... cpu = 0:17:16, real = 0:17:16, mem = 1332.8M, totSessionCpu=0:57:20 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:17:16, real = 0:17:16, mem = 1332.8M, totSessionCpu=0:57:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=1390.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1390.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1390.1M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1334.9M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1334.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.158  |   N/A   | -0.158  |
|           TNS (ns):| -16.801 |   N/A   | -16.801 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1334.9M
**optDesign ... cpu = 0:17:17, real = 0:17:17, mem = 1332.8M, totSessionCpu=0:57:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1325.8M, totSessionCpu=0:57:22 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 4866 NETS and 0 SPECIALNETS signatures
#Created 17693 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.33 (MB), peak = 1268.56 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.33 (MB), peak = 1268.56 (MB)
Begin checking placement ... (start mem=1325.8M, init mem=1325.8M)
Overlapping with other instance:	12280
Orientation Violation:	8662
Placement Blockage Violation:	9
*info: Placed = 17692          (Fixed = 42)
*info: Unplaced = 0           
Placement Density:100.52%(72522/72146)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1325.8M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 4697

Instance distribution across the VT partitions:

 LVT : inst = 1738 (37.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1738 (37.0%)

 HVT : inst = 2959 (63.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 2959 (63.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_160b_w16' of instances=17692 and nets=4866 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/sram_160b_w16_8073_KieHPP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1313.8M)
Extracted 10.0021% (CPU Time= 0:00:00.3  MEM= 1375.1M)
Extracted 20.0026% (CPU Time= 0:00:00.3  MEM= 1375.1M)
Extracted 30.003% (CPU Time= 0:00:00.3  MEM= 1375.1M)
Extracted 40.0019% (CPU Time= 0:00:00.4  MEM= 1375.1M)
Extracted 50.0024% (CPU Time= 0:00:00.4  MEM= 1375.1M)
Extracted 60.0029% (CPU Time= 0:00:00.4  MEM= 1375.1M)
Extracted 70.0018% (CPU Time= 0:00:00.5  MEM= 1375.1M)
Extracted 80.0022% (CPU Time= 0:00:00.6  MEM= 1375.1M)
Extracted 90.0027% (CPU Time= 0:00:00.7  MEM= 1375.1M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 1379.1M)
Number of Extracted Resistors     : 114364
Number of Extracted Ground Cap.   : 111638
Number of Extracted Coupling Cap. : 202532
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	4 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1359.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 1359.055M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4866,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1417.77 CPU=0:00:01.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/.AAE_j3E0Nk/.AAE_8073/waveform.data...
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1417.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4866,  10.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1393.81 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1393.8M) ***
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:57:28 mem=1393.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1393.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1393.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1393.8M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1393.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.158  |   N/A   | -0.158  |
|           TNS (ns):| -16.801 |   N/A   | -16.801 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1393.8M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1296.9M, totSessionCpu=0:57:28 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.158
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.158 TNS Slack -16.801 Density 100.52
Optimizer WNS Pass 0

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1501.5M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1501.5M) ***
*** Starting refinePlace (0:57:33 mem=1498.4M) ***
**ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1498.4MB
*** Finished refinePlace (0:57:33 mem=1498.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.158 TNS Slack -16.801 Density 100.52
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1499.5M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1499.5M) ***
*** Starting refinePlace (0:57:37 mem=1472.4M) ***
**ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1472.4MB
*** Finished refinePlace (0:57:37 mem=1472.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
        design wns: 214748.3647
        slack threshold: 214749.7847
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.158 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: -0.1581
        slack threshold: 1.2619
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 144 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1421.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=1421.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1421.2M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1421.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.158  |   N/A   | -0.158  |
|           TNS (ns):| -16.801 |   N/A   | -16.801 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1421.2M
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1339.0M, totSessionCpu=0:57:38 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  8 23:13:04 2025
#
#WARNING (NRIG-44) Imported NET D[147] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET D[80] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET D[76] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET D[57] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances deleted (including moved) = 350
#  Total number of placement changes (moved instances are counted twice) = 350
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4864 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 memory13_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_3 FILLER_6664. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 memory15_reg_4_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 memory9_reg_42_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 FILLER_4039. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 FILLER_1994. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_17 memory8_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_19 FILLER_9421. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_3831. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_23 U2499. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_26 FILLER_6272. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 FILLER_9043. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 memory11_reg_77_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_29 FILLER_10223. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_32 memory3_reg_78_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_34 FILLER_6754. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_34 memory9_reg_53_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_36 FILLER_9212. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_37 FILLER_11085. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_37 memory6_reg_78_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 8478 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#144/4864 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1060.47 (MB), peak = 1268.56 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#4 routed nets are extracted.
#4860 routed nets are imported.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4866.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.04 (MB)
#Total memory = 1060.47 (MB)
#Peak memory = 1268.56 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1055
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1           96        2      286      154       67       47        6      658
#	M2          147       94       85        4        3        1       49      383
#	M3            4        2        3        0        0        1        3       13
#	M4            0        0        1        0        0        0        0        1
#	Totals      247       98      375      158       70       49       58     1055
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.45 (MB), peak = 1268.56 (MB)
#start 1st optimization iteration ...
#    number of violations = 1147
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           96       16      321      145       81        0       44      703
#	M2          124       96      120        2       12       49       13      416
#	M3            4        1       15        0        0        4        4       28
#	Totals      224      113      456      147       93       53       61     1147
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1136.19 (MB), peak = 1268.56 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1116
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           88        8      296      140       95        0       43      670
#	M2          115       64      136        4       10       68       12      409
#	M3            7        2       18        0        0        6        4       37
#	Totals      210       74      450      144      105       74       59     1116
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1109.27 (MB), peak = 1268.56 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1167
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           91       12      289      149      111        0       48      700
#	M2          113       66      159        4       12       66        6      426
#	M3            7        2       28        0        0        2        1       40
#	M4            0        0        1        0        0        0        0        1
#	Totals      211       80      477      153      123       68       55     1167
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1148.41 (MB), peak = 1268.56 (MB)
#start 4th optimization iteration ...
#    number of violations = 1148
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           82        6      282      124      116        0       46      656
#	M2          113       53      161        4       15       84       18      448
#	M3            8        0       26        0        0        5        5       44
#	Totals      203       59      469      128      131       89       69     1148
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1114.51 (MB), peak = 1268.56 (MB)
#start 5th optimization iteration ...
#    number of violations = 1087
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           76        3      264      140      108        0       44      635
#	M2          110       67      155        1       13       74        7      427
#	M3            5        1       14        0        0        2        3       25
#	Totals      191       71      433      141      121       76       54     1087
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1148.01 (MB), peak = 1268.56 (MB)
#start 6th optimization iteration ...
#    number of violations = 1162
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           83        2      298      117      124        0       50      674
#	M2          105       65      175        2       11       71       12      441
#	M3            7        3       30        0        0        6        1       47
#	Totals      195       70      503      119      135       77       63     1162
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1151.88 (MB), peak = 1268.56 (MB)
#start 7th optimization iteration ...
#    number of violations = 1044
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           77        1      258      158       78        0       48      620
#	M2          146       92       97        0        8       53        9      405
#	M3            2        1       10        0        0        4        2       19
#	Totals      225       94      365      158       86       57       59     1044
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1208.69 (MB), peak = 1268.56 (MB)
#start 8th optimization iteration ...
#    number of violations = 1175
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           80        7      283      137      116        0       46      669
#	M2          120       80      148        1       15       73       11      448
#	M3            8        3       37        0        0        6        3       57
#	M4            0        0        1        0        0        0        0        1
#	Totals      208       90      469      138      131       79       60     1175
#cpu time = 00:00:46, elapsed time = 00:00:46, memory = 1154.87 (MB), peak = 1268.56 (MB)
#start 9th optimization iteration ...
#    number of violations = 1126
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           78        1      275      141      102        0       43      640
#	M2          129       78      140        1       16       65       10      439
#	M3            7        3       18        0        0        9       10       47
#	Totals      214       82      433      142      118       74       63     1126
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1206.29 (MB), peak = 1268.56 (MB)
#start 10th optimization iteration ...
#    number of violations = 1054
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           81        1      276      136      103        0       40      637
#	M2          104       68      134        0        8       68       10      392
#	M3            4        1       15        0        0        3        2       25
#	Totals      189       70      425      136      111       71       52     1054
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1143.91 (MB), peak = 1268.56 (MB)
#start 11th optimization iteration ...
#    number of violations = 1081
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           83        1      263      157       81        0       45      630
#	M2          148      108      110        0        8       45       10      429
#	M3            6        1        8        2        0        3        2       22
#	Totals      237      110      381      159       89       48       57     1081
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1185.66 (MB), peak = 1268.56 (MB)
#start 12th optimization iteration ...
#    number of violations = 1116
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           76        2      274      139      108        0       44      643
#	M2          131       81      139        0       12       64       10      437
#	M3            5        3       22        1        0        4        1       36
#	Totals      212       86      435      140      120       68       55     1116
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1188.71 (MB), peak = 1268.56 (MB)
#start 13th optimization iteration ...
#    number of violations = 1069
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           80        2      271      165       82        0       42      642
#	M2          135       90      112        0        7       54        7      405
#	M3            4        3        8        1        0        4        2       22
#	Totals      219       95      391      166       89       58       51     1069
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1169.19 (MB), peak = 1268.56 (MB)
#start 14th optimization iteration ...
#    number of violations = 1103
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           74        1      278      151       95        0       50      649
#	M2          132       80      127        0       11       65       11      426
#	M3            9        3       11        0        0        3        2       28
#	Totals      215       84      416      151      106       68       63     1103
#cpu time = 00:00:50, elapsed time = 00:00:49, memory = 1207.94 (MB), peak = 1268.56 (MB)
#start 15th optimization iteration ...
#    number of violations = 1098
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           81        4      287      165       76        0       48      661
#	M2          148       97       98        0        6       58        9      416
#	M3            5        2        6        1        0        5        2       21
#	Totals      234      103      391      166       82       63       59     1098
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1169.12 (MB), peak = 1268.56 (MB)
#start 16th optimization iteration ...
#    number of violations = 1118
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           93        4      292      156       89        0       57      691
#	M2          137       93      104        4        7       61        6      412
#	M3            0        0        7        0        0        6        1       14
#	M4            0        0        1        0        0        0        0        1
#	Totals      230       97      404      160       96       67       64     1118
#cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1226.40 (MB), peak = 1268.56 (MB)
#start 17th optimization iteration ...
#    number of violations = 1072
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           88        1      287      154       76        0       50      656
#	M2          142      100       92        1        4       57        7      403
#	M3            0        0        4        0        0        4        5       13
#	Totals      230      101      383      155       80       61       62     1072
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1209.74 (MB), peak = 1268.56 (MB)
#start 18th optimization iteration ...
#    number of violations = 1099
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           93        2      288      159       78        0       53      673
#	M2          133       97      108        2        5       60        8      413
#	M3            1        0        5        0        0        3        4       13
#	Totals      227       99      401      161       83       63       65     1099
#cpu time = 00:01:01, elapsed time = 00:01:01, memory = 1214.44 (MB), peak = 1268.56 (MB)
#start 19th optimization iteration ...
#    number of violations = 1062
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           89        0      290      158       74        0       47      658
#	M2          134       89       97        1        5       50        8      384
#	M3            0        1        5        0        0        5        9       20
#	Totals      223       90      392      159       79       55       64     1062
#cpu time = 00:01:01, elapsed time = 00:01:01, memory = 1209.35 (MB), peak = 1268.56 (MB)
#start 20th optimization iteration ...
#    number of violations = 1075
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           90        1      294      149       75        0       47      656
#	M2          134       94       93        3        5       61       11      401
#	M3            3        1        5        1        0        2        6       18
#	Totals      227       96      392      153       80       63       64     1075
#cpu time = 00:01:01, elapsed time = 00:01:00, memory = 1215.50 (MB), peak = 1268.56 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 96
#Total wire length = 159884 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 266 um.
#Total wire length on LAYER M2 = 44837 um.
#Total wire length on LAYER M3 = 60517 um.
#Total wire length on LAYER M4 = 54265 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44525
#Total number of multi-cut vias = 25061 ( 56.3%)
#Total number of single cut vias = 19464 ( 43.7%)
#Up-Via Summary (total 44525):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17356 ( 89.0%)      2155 ( 11.0%)      19511
#  Metal 2        1349 (  7.0%)     18018 ( 93.0%)      19367
#  Metal 3         759 ( 13.4%)      4888 ( 86.6%)       5647
#-----------------------------------------------------------
#                19464 ( 43.7%)     25061 ( 56.3%)      44525 
#
#Total number of DRC violations = 1075
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 656
#Total number of violations on LAYER M2 = 401
#Total number of violations on LAYER M3 = 18
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:15:58
#Elapsed time = 00:15:58
#Increased memory = 14.18 (MB)
#Total memory = 1074.65 (MB)
#Peak memory = 1268.56 (MB)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           90        1      294      149       75        0       47      656
#	M2          134       94       93        3        5       61       11      401
#	M3            3        1        5        1        0        2        6       18
#	Totals      227       96      392      153       80       63       64     1075
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.62 (MB), peak = 1268.56 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 96
#Total wire length = 159884 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 266 um.
#Total wire length on LAYER M2 = 44837 um.
#Total wire length on LAYER M3 = 60517 um.
#Total wire length on LAYER M4 = 54265 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44525
#Total number of multi-cut vias = 25061 ( 56.3%)
#Total number of single cut vias = 19464 ( 43.7%)
#Up-Via Summary (total 44525):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       17356 ( 89.0%)      2155 ( 11.0%)      19511
#  Metal 2        1349 (  7.0%)     18018 ( 93.0%)      19367
#  Metal 3         759 ( 13.4%)      4888 ( 86.6%)       5647
#-----------------------------------------------------------
#                19464 ( 43.7%)     25061 ( 56.3%)      44525 
#
#Total number of DRC violations = 1075
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 656
#Total number of violations on LAYER M2 = 401
#Total number of violations on LAYER M3 = 18
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#84.36% of area are rerouted by ECO routing.
#    number of violations = 1076
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           90        1      294      149       75        0       47      656
#	M2          134       95       93        3        5       61       11      402
#	M3            3        1        5        1        0        2        6       18
#	Totals      227       97      392      153       80       63       64     1076
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1075.62 (MB), peak = 1268.56 (MB)
#    number of violations = 1075
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           90        1      296      149       75        0       46      657
#	M2          134       94       93        3        5       61       11      401
#	M3            3        0        5        1        0        2        6       17
#	Totals      227       95      394      153       80       63       63     1075
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1075.50 (MB), peak = 1268.56 (MB)
#CELL_VIEW sram_160b_w16,init has 1075 DRC violations
#Total number of DRC violations = 1075
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 657
#Total number of violations on LAYER M2 = 401
#Total number of violations on LAYER M3 = 17
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 96
#Total wire length = 159884 um.
#Total half perimeter of net bounding box = 114777 um.
#Total wire length on LAYER M1 = 266 um.
#Total wire length on LAYER M2 = 44837 um.
#Total wire length on LAYER M3 = 60517 um.
#Total wire length on LAYER M4 = 54265 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 44525
#Total number of multi-cut vias = 27086 ( 60.8%)
#Total number of single cut vias = 17439 ( 39.2%)
#Up-Via Summary (total 44525):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       16964 ( 86.9%)      2547 ( 13.1%)      19511
#  Metal 2         450 (  2.3%)     18917 ( 97.7%)      19367
#  Metal 3          25 (  0.4%)      5622 ( 99.6%)       5647
#-----------------------------------------------------------
#                17439 ( 39.2%)     27086 ( 60.8%)      44525 
#
#detailRoute Statistics:
#Cpu time = 00:16:08
#Elapsed time = 00:16:08
#Increased memory = 14.07 (MB)
#Total memory = 1074.54 (MB)
#Peak memory = 1268.56 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 4866 NETS and 0 SPECIALNETS signatures
#Created 17693 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.54 (MB), peak = 1268.56 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.54 (MB), peak = 1268.56 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:16:09
#Elapsed time = 00:16:09
#Increased memory = -33.09 (MB)
#Total memory = 1038.46 (MB)
#Peak memory = 1268.56 (MB)
#Number of warnings = 28
#Total number of warnings = 283
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  8 23:29:13 2025
#
**optDesign ... cpu = 0:16:25, real = 0:16:25, mem = 1321.6M, totSessionCpu=1:13:47 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_160b_w16' of instances=17692 and nets=4866 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/sram_160b_w16_8073_KieHPP.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1321.6M)
Extracted 10.0022% (CPU Time= 0:00:00.2  MEM= 1358.8M)
Extracted 20.0029% (CPU Time= 0:00:00.3  MEM= 1358.8M)
Extracted 30.0019% (CPU Time= 0:00:00.3  MEM= 1358.8M)
Extracted 40.0026% (CPU Time= 0:00:00.3  MEM= 1358.8M)
Extracted 50.0032% (CPU Time= 0:00:00.4  MEM= 1358.8M)
Extracted 60.0022% (CPU Time= 0:00:00.4  MEM= 1358.8M)
Extracted 70.0029% (CPU Time= 0:00:00.5  MEM= 1358.8M)
Extracted 80.0019% (CPU Time= 0:00:00.6  MEM= 1358.8M)
Extracted 90.0026% (CPU Time= 0:00:00.6  MEM= 1358.8M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 1362.8M)
Number of Extracted Resistors     : 113947
Number of Extracted Ground Cap.   : 111187
Number of Extracted Coupling Cap. : 201256
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	5 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1350.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1350.816M)
**optDesign ... cpu = 0:16:26, real = 0:16:26, mem = 1316.9M, totSessionCpu=1:13:49 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4866,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1397.86 CPU=0:00:01.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_8073_ieng6-ece-16.ucsd.edu_nbalasubramanian_CWduZs/.AAE_j3E0Nk/.AAE_8073/waveform.data...
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1397.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4866,  10.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1373.9 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1373.9M) ***
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=1:13:52 mem=1373.9M)
**optDesign ... cpu = 0:16:29, real = 0:16:29, mem = 1307.1M, totSessionCpu=1:13:52 **
*** Timing NOT met, worst failing slack is -0.162
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.162 TNS Slack -17.005 Density 100.52
Optimizer TNS Opt
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1507.2M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1507.2M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:16:32, real = 0:16:32, mem = 1370.4M, totSessionCpu=1:13:54 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1370.39M, totSessionCpu=1:13:55 .
**optDesign ... cpu = 0:16:32, real = 0:16:32, mem = 1370.4M, totSessionCpu=1:13:55 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=943.68MB/943.68MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=944.02MB/944.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=944.06MB/944.06MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-08 23:29:20 (2025-Mar-09 07:29:20 GMT)
2025-Mar-08 23:29:20 (2025-Mar-09 07:29:20 GMT): 10%

Finished Activity Propagation
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=944.48MB/944.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT)
 ... Calculating switching power
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT): 10%
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT): 20%
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT): 30%
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT): 40%
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT): 60%
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT): 70%
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT): 80%
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT): 90%

Finished Calculating power
2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.27MB/945.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=945.27MB/945.27MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total)=945.30MB/945.30MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-08 23:29:21 (2025-Mar-09 07:29:21 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_160b_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_160b_w16_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.88825150 	   79.7112%
Total Switching Power:       4.87627025 	   18.6082%
Total Leakage Power:         0.44039523 	    1.6806%
Total Power:                26.20491725
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.32      0.4372      0.1478       19.91       75.97
Macro                                  0           0      0.2256      0.2256      0.8609
IO                                     0           0           0           0           0
Combinational                     0.4793      0.9465     0.05984       1.486       5.669
Clock (Combinational)              1.087       3.493    0.007145       4.587        17.5
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.89       4.876      0.4404        26.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.89       4.876      0.4404        26.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.087       3.493    0.007145       4.587        17.5
-----------------------------------------------------------------------------------------
Total                              1.087       3.493    0.007145       4.587        17.5
-----------------------------------------------------------------------------------------
Total leakage power = 0.440395 mW
Cell usage statistics:  
Library tcbn65gpluswc , 17692 cells ( 100.000000%) , 0.440395 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=946.11MB/946.11MB)


Output file is ./timingReports/sram_160b_w16_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:16:32, real = 0:16:33, mem = 1370.4M, totSessionCpu=1:13:55 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:16:32, real = 0:16:33, mem = 1370.4M, totSessionCpu=1:13:55 **
** Profile ** Start :  cpu=0:00:00.0, mem=1427.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1427.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1427.6M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1372.4M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1372.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.162  |   N/A   | -0.162  |
|           TNS (ns):| -17.005 |   N/A   | -17.005 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.963%
       (100.521% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1372.4M
**optDesign ... cpu = 0:16:33, real = 0:16:34, mem = 1370.4M, totSessionCpu=1:13:55 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 23047 markers are saved ...
... 1057 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1370.4M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> fit
<CMD> fit
<CMD> selectMarker 122.8000 109.0000 128.0000 110.8000 -1 12 91
<CMD> deselectAll
<CMD> selectMarker 122.8000 109.0000 128.0000 110.8000 -1 12 91
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 120.2 106.4 130.6 113.4
<CMD> zoomBox 120.2 106.4 130.6 113.4
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1406.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 464
  Overlap     : 536
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 84.7M)

<CMD> report_timing
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   Q[32]          (v) checked with  leading edge of 'clk'
Beginpoint: add_q_reg_2_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.962
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | add_q_reg_2_    | CP ^         |         |       |   0.169 |    0.007 | 
     | add_q_reg_2_    | CP ^ -> Q ^  | EDFQD4  | 0.139 |   0.308 |    0.146 | 
     | U2237           | I ^ -> ZN v  | INVD4   | 0.018 |   0.326 |    0.164 | 
     | U1977           | A2 v -> ZN ^ | ND2D3   | 0.023 |   0.349 |    0.187 | 
     | FE_PSC410_n1713 | I ^ -> Z ^   | CKBD4   | 0.044 |   0.393 |    0.231 | 
     | U2019           | A1 ^ -> ZN v | NR2D3   | 0.022 |   0.415 |    0.253 | 
     | FE_OFC248_n3197 | I v -> ZN ^  | CKND4   | 0.033 |   0.449 |    0.286 | 
     | FE_OFC250_n3197 | I ^ -> ZN v  | INVD16  | 0.032 |   0.481 |    0.318 | 
     | U2054           | B1 v -> ZN ^ | AOI22D1 | 0.272 |   0.753 |    0.590 | 
     | U1850           | A1 ^ -> Z ^  | AN4D2   | 0.118 |   0.871 |    0.709 | 
     | U3198           | A2 ^ -> ZN v | ND2D4   | 0.086 |   0.957 |    0.795 | 
     |                 | Q[32] v      |         | 0.005 |   0.962 |    0.800 | 
     +-----------------------------------------------------------------------+ 

<CMD> report_timing
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   Q[32]          (v) checked with  leading edge of 'clk'
Beginpoint: add_q_reg_2_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.962
= Slack Time                   -0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.169
     = Beginpoint Arrival Time       0.169
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | add_q_reg_2_    | CP ^         |         |       |   0.169 |    0.007 | 
     | add_q_reg_2_    | CP ^ -> Q ^  | EDFQD4  | 0.139 |   0.308 |    0.146 | 
     | U2237           | I ^ -> ZN v  | INVD4   | 0.018 |   0.326 |    0.164 | 
     | U1977           | A2 v -> ZN ^ | ND2D3   | 0.023 |   0.349 |    0.187 | 
     | FE_PSC410_n1713 | I ^ -> Z ^   | CKBD4   | 0.044 |   0.393 |    0.231 | 
     | U2019           | A1 ^ -> ZN v | NR2D3   | 0.022 |   0.415 |    0.253 | 
     | FE_OFC248_n3197 | I v -> ZN ^  | CKND4   | 0.033 |   0.449 |    0.286 | 
     | FE_OFC250_n3197 | I ^ -> ZN v  | INVD16  | 0.032 |   0.481 |    0.318 | 
     | U2054           | B1 v -> ZN ^ | AOI22D1 | 0.272 |   0.753 |    0.590 | 
     | U1850           | A1 ^ -> Z ^  | AN4D2   | 0.118 |   0.871 |    0.709 | 
     | U3198           | A2 ^ -> ZN v | ND2D4   | 0.086 |   0.957 |    0.795 | 
     |                 | Q[32] v      |         | 0.005 |   0.962 |    0.800 | 
     +-----------------------------------------------------------------------+ 

<CMD> deselectAll
<CMD> selectMarker 122.8000 109.0000 128.0000 110.8000 -1 12 91
<CMD> fit
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1490.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:09.0  ELAPSED TIME: 9.00  MEM: 229.6M) ***


*** Memory Usage v#1 (Current mem = 1561.805M, initial mem = 152.258M) ***
*** Message Summary: 2027 warning(s), 42 error(s)

--- Ending "Innovus" (totcpu=3:45:06, real=17:24:12, mem=1561.8M) ---
