C:/Users/Max/Documents/GitHub/141architecture/PC_LUT_tb.sv {0 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/PC_LUT_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC_LUT_tb
** Error: (vlog-13069) C:/Users/Max/Documents/GitHub/141architecture/PC_LUT_tb.sv(9): near "wire": syntax error, unexpected wire, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
** Error: C:/Users/Max/Documents/GitHub/141architecture/PC_LUT_tb.sv(25): (vlog-2730) Undefined variable: 'prog_ctr'.

} {4.0 6.0} {}} C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instr_ROM

Top level modules:
	instr_ROM

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/control_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/control_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control_tb

Top level modules:
	control_tb

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/alu_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/alu_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu_tb

Top level modules:
	alu_tb

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dat_mem

Top level modules:
	dat_mem

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC_LUT

Top level modules:
	PC_LUT

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/accumulator.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/accumulator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Accumulator

Top level modules:
	Accumulator

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/control.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/control.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control

Top level modules:
	control

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/top_level.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/top_level.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module top_level

Top level modules:
	top_level

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/prog3.sv {0 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/prog3.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) C:/Users/Max/Documents/GitHub/141architecture/prog3.sv(1): near "11111": syntax error, unexpected INTEGER NUMBER, expecting class.

} {3.0 4.0} {}} C:/Users/Max/Documents/GitHub/141architecture/instr_ROM_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/instr_ROM_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instr_ROM_tb

Top level modules:
	instr_ROM_tb

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/Max/Documents/GitHub/141architecture/PC.sv {1 {vlog -work work -sv -stats=none C:/Users/Max/Documents/GitHub/141architecture/PC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC

Top level modules:
	PC

} {} {}}
