// Generated by Cadence Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
tclmode
set env(RC_VERSION) "GENUS15.22 - 15.20-s024_1"
vpxmode
set dofile abort exit
usage -auto -elapse
set log file logs_Mar02-19:02:17/rtl2intermediate.lec.log -replace
tclmode
set ver [lindex [split [lindex [get_version_info] 0] "-"] 0]
vpxmode
tclmode
set env(CDN_SYNTH_ROOT) /tools/cadence/rhel5/GENUS_15.22/tools.lnx86
set CDN_SYNTH_ROOT /tools/cadence/rhel5/GENUS_15.22/tools.lnx86
vpxmode
tclmode
if {$ver >= 08.10} {
  vpx set naming style rc
}
vpxmode
set naming rule "%s[%d]" -instance_array
set naming rule "%s_reg" -register -golden
set naming rule "%L.%s" "%L[%d].%s" "%s" -instance
set naming rule "%L.%s" "%L[%d].%s" "%s" -variable
set undefined cell black_box -noascend -both
set hdl options -VERILOG_INCLUDE_DIR "incdir:sep:src:cwd"
set undriven signal Z -golden

add search path -library . ./lib /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE 
read library -statetable -liberty -both  \
	/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib \
	/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib

delete search path -all
add search path -design . ../rtl
read design -rangeconstraint -configuration  -enumconstraint -golden -lastmod -noelab \
	-vhdl 93 -mapfile neo430 \
		../rtl/core/neo430_package.vhd \
		../rtl/core/neo430_addr_gen.vhd \
		../rtl/core/neo430_bootloader_image.vhd \
		../rtl/core/neo430_crc.vhd \
		../rtl/core/neo430_gpio.vhd \
		../rtl/core/neo430_pwm.vhd \
		../rtl/core/neo430_timer.vhd \
		../rtl/core/neo430_uart.vhd \
		../rtl/core/neo430_alu.vhd \
		../rtl/core/neo430_dmem.vhd \
		../rtl/core/neo430_application_image.vhd \
		../rtl/core/neo430_imem.vhd \
		../rtl/core/neo430_reg_file.vhd \
		../rtl/core/neo430_wb_interface.vhd \
		../rtl/core/neo430_control.vhd \
		../rtl/core/neo430_exirq.vhd \
		../rtl/core/neo430_muldiv.vhd \
		../rtl/core/neo430_spi.vhd \
		../rtl/core/neo430_wdt.vhd \
		../rtl/core/neo430_boot_rom.vhd \
		../rtl/core/neo430_cpu.vhd \
		../rtl/core/neo430_freq_gen.vhd \
		../rtl/core/neo430_sysconfig.vhd \
		../rtl/core/neo430_twi.vhd \
	-vhdl 93 \
		../rtl/core/neo430_top.vhd

elaborate design -golden -root neo430_top -rootonly \

tclmode
if {$ver < 13.10} {
vpx read design -verilog -revised -lastmod -noelab \
	outputs_Mar02-19:02:17/neo430_top_intermediate.v
} else {
vpx read design -verilog95 -revised -lastmod -noelab \
	outputs_Mar02-19:02:17/neo430_top_intermediate.v
}
vpxmode

elaborate design -revised -root neo430_top

tclmode
set ver [lindex [split [lindex [get_version_info] 0] "-"] 0]
if {$ver < 13.10} {
vpx substitute blackbox model -golden
}
vpxmode
report design data
report black box

uniquify -all -nolib
set flatten model -seq_constant -seq_constant_x_to 0
set flatten model -nodff_to_dlat_zero -nodff_to_dlat_feedback
set parallel option -threads 4 -license xl -norelease_license
set flatten model -gated_clock
set analyze option -auto

write hier_compare dofile outputs_Mar02-19:02:17/hier_rtl2intermediate.lec.do \
	-noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence \
	-prepend_string "analyze datapath -module -verbose ; usage; analyze datapath  -verbose"
run hier_compare outputs_Mar02-19:02:17/hier_rtl2intermediate.lec.do -dynamic_hierarchy
// report hier_compare result -dynamicflattened
set system mode lec
tclmode
puts "No of diff points    = [get_compare_points -NONequivalent -count]"
if {[get_compare_points -NONequivalent -count] > 0} {
    puts "------------------------------------"
    puts "ERROR: Different Key Points detected"
    puts "------------------------------------"
#     foreach i [get_compare_points -NONequivalent] {
#         vpx report test vector [get_keypoint $i]
#         puts "     ----------------------------"
#     }
}
vpxmode
exit -force
