// Seed: 812609203
module module_0 (
    input wand id_0,
    output tri id_1,
    input supply0 id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    input uwire id_8,
    input tri1 id_9,
    output uwire id_10
);
  logic id_12, id_13;
  logic id_14;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd19
) (
    input  tri0  id_0 [-1  +  1 : -1 'b0],
    input  wire  id_1,
    input  tri0  id_2,
    output uwire id_3,
    output tri0  _id_4
);
  assign id_4 = id_0;
  wire  id_6 [1 'h0 : id_4];
  uwire id_7;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_3,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3
  );
  assign id_7 = -1 == -1;
endmodule
