arch                       	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname	rundir                                                                                                                                   	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common       	2.91                 	     	0.03           	9212        	3        	0.18          	-1          	-1          	36108      	-1      	52240      	65     	99    	1           	0       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_power/run014/k6_frac_N10_mem32K_40nm.xml/ch_intrinsics.v/common	30876      	99                	130                	363                	493                  	1                 	251                 	295                   	12          	12           	144              	clb                      	auto       	0.10     	670                  	0.58      	2.15094       	-204.03             	-2.15094            	50            	1493             	14                                    	5.66058e+06           	4.05111e+06          	406292.                          	2821.48                             	0.72                     	1403                       	13                               	679                        	889                               	94946                      	29843                    	2.60688            	-231.849 	-2.60688 	0       	0       	539112.                     	3743.83                        	0.04                	0.00897    	0.2298            	0.07192         	0.6982         
k6_frac_N10_mem32K_40nm.xml	diffeq1.v      	common       	13.24                	     	0.02           	8956        	15       	0.31          	-1          	-1          	34328      	-1      	54120      	36     	162   	0           	5       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_power/run014/k6_frac_N10_mem32K_40nm.xml/diffeq1.v/common      	44796      	162               	96                 	999                	932                  	1                 	693                 	299                   	16          	16           	256              	mult_36                  	auto       	0.26     	5326                 	1.61      	20.1265       	-1841.03            	-20.1265            	50            	12681            	30                                    	1.21132e+07           	3.92018e+06          	780512.                          	3048.87                             	7.70                     	10391                      	19                               	3491                       	6752                              	2933382                    	712664                   	22.3492            	-2258.06 	-22.3492 	0       	0       	1.03597e+06                 	4046.75                        	0.52                	0.008039   	0.3622            	0.01665         	0.6212         
