;redcode
;assert 1
	SPL 0, <-202
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 100
	SPL 1, @40
	SPL 1, @40
	SUB -1, <-20
	SUB <0, @-22
	SUB 21, 90
	SUB #0, @26
	SUB -1, <-20
	SUB @121, 103
	SUB @127, <100
	SUB @127, <100
	SUB @127, 100
	JMN @12, #200
	SUB @120, 6
	ADD #270, 0
	SPL @1, -22
	SUB 12, @10
	SUB 12, @10
	SPL <800, <-242
	SUB 127, <100
	ADD @101, 10
	SUB 12, @10
	ADD #270, 0
	SUB #12, @200
	MOV @10, 12
	SUB #12, @200
	SUB @121, 100
	SUB @121, 100
	SUB 12, @10
	SUB 12, @10
	SUB 2, @200
	SUB 12, @10
	SUB 12, @10
	SUB #12, @200
	SUB #12, @200
	SUB 0, @52
	SUB #201, 0
	SUB -1, <-20
	SLT 0, @42
	SLT 0, @42
	JMN -7, @-420
	JMN -7, @-420
	SLT 0, @42
	CMP -7, <-420
	MOV 0, <-20
	ADD 210, 30
	SUB @121, 100
	SUB @127, 100
	SUB #12, @200
