
# First-order implementation of round based AES

## Description 
*This repository contains the first order Verilog implementation of a round-based AES. 

## Related Paper
If your work is based on the CHES 2018 paper titled [*Multiplicative Masking for AES in Hardware*](https://tches.iacr.org/index.php/TCHES/article/view/7282)
