I 000046 55 731           1562031052915 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562031052916 2019.07.01 22:30:52)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 91c3c19e94c6c187959283cbc19795979597949693)
	(_ent
		(_time 1562030903441)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
V 000044 55 2059          1562030903527 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1562030903528 2019.07.01 22:28:23)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 020d00045354531400024159560403045105070403)
	(_ent
		(_time 1562030903522)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14)))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000052 55 889           1562030903180 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562030903181 2019.07.01 22:28:23)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code aba4abfcaafdfabefcaab8f1acadfeacafaca9adfd)
	(_ent
		(_time 1562030903176)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(3))(2(1))(2(0))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000053 55 3559          1562030902844 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562030902845 2019.07.01 22:28:22)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 626d61623635637560677038656431673465676437)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000052 55 1787          1562030903215 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562030903216 2019.07.01 22:28:23)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code cac5cf9f9a9c9adcc99d8c90cfcccfcc9ecc9ccdc8)
	(_ent
		(_time 1562030903211)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rs 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 1928          1562030903254 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1562030903255 2019.07.01 22:28:23)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code f9f6fda8f8adfbefaeadeca3fcfcaffefbfffcfffe)
	(_ent
		(_time 1562030903250)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 9081          1562031038299 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562031038300 2019.07.01 22:30:38)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 80d7848f88d7d196d08395dbd5868986d686d58685)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 159(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 172(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 179(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 185(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 207(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000050 55 2797          1562030903104 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562030903105 2019.07.01 22:28:23)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 5c53545f0b085e4a5a0e44055b5b5e5a595a5b5a55)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1218          1562030902888 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562030902889 2019.07.01 22:28:22)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 828d8b8c86d68094898496db85858084878485848b)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1562030902768 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562030902769 2019.07.01 22:28:22)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 141b1d13454243034446064f4012171310121d1242)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4704          1562030902722 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562030902723 2019.07.01 22:28:22)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e5ebbab6b5b3b2f2e6e5f7beb1e3e6e2e1e3ece3b3)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 955           1562030903070 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562030903071 2019.07.01 22:28:23)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3d3235383c6b6a2a3b682f66693b3e3a393b343b6b)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000051 55 1415          1562030903338 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562030903339 2019.07.01 22:28:23)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 47481145451047521343501d144211404541424140)
	(_ent
		(_time 1562030903334)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5870          1562030903376 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 45))
	(_version vde)
	(_time 1562030903377 2019.07.01 22:28:23)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 76792077752176602877642d2e7320707770757075)
	(_ent
		(_time 1562030903371)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 78(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 81(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 81(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 61(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 62(_ent (_in))))
				(_port(_int ULA_RES 6 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int reset -1 0 65(_ent (_in))))
				(_port(_int val 8 0 66(_ent (_in))))
				(_port(_int M_DATA 6 0 67(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 68(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 69(_ent (_out))))
				(_port(_int write_register 8 0 70(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 51(_ent (_in))))
				(_port(_int EX_rs 5 0 52(_ent (_in))))
				(_port(_int ULA_RES 5 0 53(_ent (_in))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 55(_ent (_in))))
				(_port(_int DATA_BUS 5 0 56(_ent (_out))))
			)
		)
	)
	(_inst U11 0 101(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 112(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 136(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 144(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int ULA_RES 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 35(_ent(_in))))
		(_port(_int PCSrc -1 0 36(_ent(_out))))
		(_port(_int M_DATA 2 0 37(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 38(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 39(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 40(_ent(_out))))
		(_port(_int write_register 3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 87(_int(_uni))))
		(_sig(_int NET405 -1 0 88(_int(_uni))))
		(_sig(_int NET536 -1 0 89(_int(_uni))))
		(_sig(_int NET600 -1 0 90(_int(_uni))))
		(_sig(_int NET911 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 92(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 93(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(20))(_sens(3(0))(3(1))))))
			(line__132(_arch 1 0 132(_assignment(_trgt(10))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 12936         1562031046589 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562031046590 2019.07.01 22:30:46)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code d98c8c8bd98f8dce8c8e9d8381ded9dedadf8ddfd0)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000054 55 1083          1562030903492 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562030903493 2019.07.01 22:28:23)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code e3ecb5b1e5b4e4f4e5e4fab8b2e5b0e5e6e4ebe5e2)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
I 000043 55 901           1562030903036 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562030903037 2019.07.01 22:28:23)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 1e101f1948484a081c110e444c191e181d191e181d)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4233          1562030902924 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562030902925 2019.07.01 22:28:22)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code b1bfb3e5b5e6e2a7bde7a2eae4b7b4b6b3b4e7b7b7)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
V 000051 55 691           1562030903574 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562030903575 2019.07.01 22:28:23)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 313f313438666c273637256b333734373736353233)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000054 55 871           1562030903003 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562030903004 2019.07.01 22:28:23)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code fff1fcafa0a8ace9aaaceea5fdfaa9f9faf8f7f8fb)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000053 55 3511          1562030902687 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562030902688 2019.07.01 22:28:22)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code c6c99393c99091d1c6c9d39cc3c0c7c390c092c0cf)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1487          1562030902961 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562030902962 2019.07.01 22:28:22)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code d0ded482d58687c7d682c28a84d685d6d3d6d8d586)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000051 55 2398          1562030903410 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562030903411 2019.07.01 22:28:23)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 959b909b92c2c882929b80cc9293979394939693c7)
	(_ent
		(_time 1562030903406)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000050 55 9251          1562031366011 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562031366012 2019.07.01 22:36:06)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 97c0939998c0c681c79582ccc2919e91c191c29192)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 86(_ent (_in))))
				(_port(_int RS_in 11 0 87(_ent (_in))))
				(_port(_int ULA_in 11 0 88(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 89(_ent (_in))))
				(_port(_int branch_address_in 11 0 90(_ent (_in))))
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int jump_address_in 11 0 92(_ent (_in))))
				(_port(_int reset -1 0 93(_ent (_in))))
				(_port(_int val_res 13 0 94(_ent (_in))))
				(_port(_int zero_in -1 0 95(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 96(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 97(_ent (_out))))
				(_port(_int EX_branch_address 11 0 98(_ent (_out))))
				(_port(_int EX_jump_address 11 0 99(_ent (_out))))
				(_port(_int EX_rs 11 0 100(_ent (_out))))
				(_port(_int ULA_RES 11 0 101(_ent (_out))))
				(_port(_int val 13 0 102(_ent (_out))))
				(_port(_int zero -1 0 103(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 78(_ent (_in))))
				(_port(_int ULAop2 -1 0 79(_ent (_in))))
				(_port(_int instruction 8 0 80(_ent (_in))))
				(_port(_int ulaSelection 9 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 119(_ent (_in))))
				(_port(_int Out1 14 0 120(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 108(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 112(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 112(_ent (_in))))
				(_port(_int selection -1 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 114(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 114(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int shamt 7 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int C 20 0 72(_ent (_out))))
				(_port(_int Zero -1 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 138(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 160(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 173(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 180(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 186(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 197(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 208(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((C)(C))
				((Zero)(Zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 94(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 16 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS4096 16 0 131(_arch(_uni))))
		(_sig(_int BUS544 16 0 132(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000050 55 9251          1562031414334 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562031414335 2019.07.01 22:36:54)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 5f5c0f5d01080e490f5d4a040a59565909590a595a)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 86(_ent (_in))))
				(_port(_int RS_in 11 0 87(_ent (_in))))
				(_port(_int ULA_in 11 0 88(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 89(_ent (_in))))
				(_port(_int branch_address_in 11 0 90(_ent (_in))))
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int jump_address_in 11 0 92(_ent (_in))))
				(_port(_int reset -1 0 93(_ent (_in))))
				(_port(_int val_res 13 0 94(_ent (_in))))
				(_port(_int zero_in -1 0 95(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 96(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 97(_ent (_out))))
				(_port(_int EX_branch_address 11 0 98(_ent (_out))))
				(_port(_int EX_jump_address 11 0 99(_ent (_out))))
				(_port(_int EX_rs 11 0 100(_ent (_out))))
				(_port(_int ULA_RES 11 0 101(_ent (_out))))
				(_port(_int val 13 0 102(_ent (_out))))
				(_port(_int zero -1 0 103(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 78(_ent (_in))))
				(_port(_int ULAop2 -1 0 79(_ent (_in))))
				(_port(_int instruction 8 0 80(_ent (_in))))
				(_port(_int ulaSelection 9 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 119(_ent (_in))))
				(_port(_int Out1 14 0 120(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 108(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 112(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 112(_ent (_in))))
				(_port(_int selection -1 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 114(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 114(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int shamt 7 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int C 20 0 72(_ent (_out))))
				(_port(_int Zero -1 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 138(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 160(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 173(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 180(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 186(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 197(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 208(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((C)(C))
				((Zero)(Zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 94(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 16 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS4096 16 0 131(_arch(_uni))))
		(_sig(_int BUS544 16 0 132(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
V 000044 55 2182          1562031787581 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562031787582 2019.07.01 22:43:07)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 61666061333730776360223a356760673266646760)
	(_ent
		(_time 1562031787577)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562032153639 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562032153640 2019.07.01 22:49:13)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 4f18484d4a191e594d4e0c141b494e491c484a494e)
	(_ent
		(_time 1562032153637)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562032155220 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562032155221 2019.07.01 22:49:15)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 792e2b78232f286f7b783a222d7f787f2a7e7c7f78)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000053 55 2967          1562032161570 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562032161571 2019.07.01 22:49:21)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 4115474349171656414e541b444740441747154748)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12936         1562032161581 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562032161582 2019.07.01 22:49:21)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 51040052590705460406150b095651565257055758)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1562032161609 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562032161610 2019.07.01 22:49:21)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 70257c71252627677370622b247673777476797626)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562032161645 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562032161646 2019.07.01 22:49:21)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8fda83818cd9d898dfdd9dd4db898c888b898689d9)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 9278          1562032161684 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562032161685 2019.07.01 22:49:21)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code affaaff9f1f8feb9ffaebaf4faa9a6a9f9a9faa9aa)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 86(_ent (_in))))
				(_port(_int RS_in 11 0 87(_ent (_in))))
				(_port(_int ULA_in 11 0 88(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 89(_ent (_in))))
				(_port(_int branch_address_in 11 0 90(_ent (_in))))
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int jump_address_in 11 0 92(_ent (_in))))
				(_port(_int reset -1 0 93(_ent (_in))))
				(_port(_int val_res 13 0 94(_ent (_in))))
				(_port(_int zero_in -1 0 95(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 96(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 97(_ent (_out))))
				(_port(_int EX_branch_address 11 0 98(_ent (_out))))
				(_port(_int EX_jump_address 11 0 99(_ent (_out))))
				(_port(_int EX_rs 11 0 100(_ent (_out))))
				(_port(_int ULA_RES 11 0 101(_ent (_out))))
				(_port(_int val 13 0 102(_ent (_out))))
				(_port(_int zero -1 0 103(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 78(_ent (_in))))
				(_port(_int ULAop2 -1 0 79(_ent (_in))))
				(_port(_int instruction 8 0 80(_ent (_in))))
				(_port(_int ulaSelection 9 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 119(_ent (_in))))
				(_port(_int Out1 14 0 120(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 108(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 112(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 112(_ent (_in))))
				(_port(_int selection -1 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 114(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 114(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int shamt 7 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int C 20 0 72(_ent (_out))))
				(_port(_int Zero -1 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 138(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 160(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 173(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 180(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 186(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 197(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 208(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((C)(BUS2593(d_31_0)))
			((Zero)(NET1834))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((C)(C))
				((Zero)(Zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 94(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 16 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS4096 16 0 131(_arch(_uni))))
		(_sig(_int BUS544 16 0 132(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000053 55 3559          1562032161719 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562032161720 2019.07.01 22:49:21)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code dd88db8fdf8adccadfd8cf87dadb8ed88bdad8db88)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 1218          1562032161753 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562032161754 2019.07.01 22:49:21)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code fda8f1adafa9ffebf6fbe9a4fafafffbf8fbfafbf4)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000054 55 4233          1562032161789 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562032161790 2019.07.01 22:49:21)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 1c48181b4a4b4f0a104a0f47491a191b1e194a1a1a)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1562032161873 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562032161874 2019.07.01 22:49:21)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 7a2e787b2e2c2d6d7c2868202e7c2f7c797c727f2c)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1562032161904 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562032161905 2019.07.01 22:49:21)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 99cd9c9699ceca8fccca88c39b9ccf9f9c9e919e9d)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1562032161943 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562032161944 2019.07.01 22:49:21)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code b8ecbeecb3eeecaebab7a8e2eabfb8bebbbfb8bebb)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000059 55 955           1562032161977 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562032161978 2019.07.01 22:49:21)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d782d885858180c0d182c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686019)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000050 55 2797          1562032162013 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562032162014 2019.07.01 22:49:22)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code f7a2f8a7f4a3f5e1f1a5efaef0f0f5f1f2f1f0f1fe)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562032162049 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562032162050 2019.07.01 22:49:22)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 26732022247176302223347c762022202220232124)
	(_ent
		(_time 1562032162045)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562032162078 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562032162079 2019.07.01 22:49:22)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 45104347131314501244561f424310424142474313)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 1787          1562032162113 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562032162114 2019.07.01 22:49:22)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 64316764613234726733223e616261623062326366)
	(_ent
		(_time 1562030903210)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rs 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 1928          1562032162143 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1562032162144 2019.07.01 22:49:22)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 83d6818c88d78195d4d796d98686d5848185868584)
	(_ent
		(_time 1562030903249)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1415          1562032162189 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562032162190 2019.07.01 22:49:22)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code b2e7e1e6b5e5b2a7e6b6a5e8e1b7e4b5b0b4b7b4b5)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5870          1562032162221 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 45))
	(_version vde)
	(_time 1562032162222 2019.07.01 22:49:22)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code d1848283d586d1c78fd0c38a89d487d7d0d7d2d7d2)
	(_ent
		(_time 1562030903370)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 78(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 81(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 81(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 61(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 62(_ent (_in))))
				(_port(_int ULA_RES 6 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int reset -1 0 65(_ent (_in))))
				(_port(_int val 8 0 66(_ent (_in))))
				(_port(_int M_DATA 6 0 67(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 68(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 69(_ent (_out))))
				(_port(_int write_register 8 0 70(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 51(_ent (_in))))
				(_port(_int EX_rs 5 0 52(_ent (_in))))
				(_port(_int ULA_RES 5 0 53(_ent (_in))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 55(_ent (_in))))
				(_port(_int DATA_BUS 5 0 56(_ent (_out))))
			)
		)
	)
	(_inst U11 0 101(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 112(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 136(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 144(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int ULA_RES 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 35(_ent(_in))))
		(_port(_int PCSrc -1 0 36(_ent(_out))))
		(_port(_int M_DATA 2 0 37(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 38(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 39(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 40(_ent(_out))))
		(_port(_int write_register 3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 87(_int(_uni))))
		(_sig(_int NET405 -1 0 88(_int(_uni))))
		(_sig(_int NET536 -1 0 89(_int(_uni))))
		(_sig(_int NET600 -1 0 90(_int(_uni))))
		(_sig(_int NET911 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 92(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 93(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(20))(_sens(3(0))(3(1))))))
			(line__132(_arch 1 0 132(_assignment(_trgt(10))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562032162254 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562032162255 2019.07.01 22:49:22)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code f1a5f1a0f2a6ace6f6ffe4a8f6f7f3f7f0f7f2f7a3)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000046 55 731           1562032162288 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562032162289 2019.07.01 22:49:22)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 10451917144740061413024a401614161416151712)
	(_ent
		(_time 1562032162280)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1562032162321 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562032162322 2019.07.01 22:49:22)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 2f7a732a7c782838292836747e297c292a2827292e)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562032162347 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562032162348 2019.07.01 22:49:22)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 4e1b474c48181f584c4f0d151a484f481d494b484f)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1562032162382 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562032162383 2019.07.01 22:49:22)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 6e3a656e3339337869687a346c686b6868696a6d6c)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000046 55 731           1562032183116 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562032183117 2019.07.01 22:49:43)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 6c6b646c3b3b3c7a686f7e363c6a686a686a696b6e)
	(_ent
		(_time 1562032162279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000050 55 9278          1562032723873 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1562032723874 2019.07.01 22:58:43)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code cac9c69e939d9bdc9acbdf919fccc3cc9ccc9fcccf)
	(_ent
		(_time 1562030902798)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 86(_ent (_in))))
				(_port(_int RS_in 11 0 87(_ent (_in))))
				(_port(_int ULA_in 11 0 88(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 89(_ent (_in))))
				(_port(_int branch_address_in 11 0 90(_ent (_in))))
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int jump_address_in 11 0 92(_ent (_in))))
				(_port(_int reset -1 0 93(_ent (_in))))
				(_port(_int val_res 13 0 94(_ent (_in))))
				(_port(_int zero_in -1 0 95(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 96(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 97(_ent (_out))))
				(_port(_int EX_branch_address 11 0 98(_ent (_out))))
				(_port(_int EX_jump_address 11 0 99(_ent (_out))))
				(_port(_int EX_rs 11 0 100(_ent (_out))))
				(_port(_int ULA_RES 11 0 101(_ent (_out))))
				(_port(_int val 13 0 102(_ent (_out))))
				(_port(_int zero -1 0 103(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 78(_ent (_in))))
				(_port(_int ULAop2 -1 0 79(_ent (_in))))
				(_port(_int instruction 8 0 80(_ent (_in))))
				(_port(_int ulaSelection 9 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 119(_ent (_in))))
				(_port(_int Out1 14 0 120(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 108(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 112(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 112(_ent (_in))))
				(_port(_int selection -1 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 114(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 114(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int shamt 7 0 71(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int C 20 0 72(_ent (_out))))
				(_port(_int Zero -1 0 73(_ent (_out))))
			)
		)
	)
	(_inst U1 0 138(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 160(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 173(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 180(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 186(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 197(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 208(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((C)(BUS2593(d_31_0)))
			((Zero)(NET1834))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((C)(C))
				((Zero)(Zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 80(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 86(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 94(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 16 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS4096 16 0 131(_arch(_uni))))
		(_sig(_int BUS544 16 0 132(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000059 55 978           1562032726015 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562032726016 2019.07.01 22:58:46)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 26262d22757071312077347d7220252122202f2070)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000044 55 2377          1562033173217 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033173218 2019.07.01 23:06:13)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 090c0d0f535f581f0b084a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562033174127 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033174128 2019.07.01 23:06:14)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 94919d9bc3c2c5829695d7cfc0929592c793919295)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562033174998 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033174999 2019.07.01 23:06:14)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code fffaacaffaa9aee9fdfebca4abf9fef9acf8faf9fe)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562033175718 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033175719 2019.07.01 23:06:15)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code cdc89998ca9b9cdbcfcc8e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(2)(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14)))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000044 55 2377          1562033332758 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033332759 2019.07.01 23:08:52)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 35623030636364233734766e613334336632303334)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000050 55 9302          1562033396079 execution
(_unit VHDL(execution 0 30(execution 0 56))
	(_version vde)
	(_time 1562033396080 2019.07.01 23:09:56)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 959ac29b98c2c483c5c380cec0939c93c393c09390)
	(_ent
		(_time 1562033396076)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 90(_ent (_in))))
				(_port(_int RS_in 11 0 91(_ent (_in))))
				(_port(_int ULA_in 11 0 92(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 93(_ent (_in))))
				(_port(_int branch_address_in 11 0 94(_ent (_in))))
				(_port(_int clk -1 0 95(_ent (_in))))
				(_port(_int jump_address_in 11 0 96(_ent (_in))))
				(_port(_int reset -1 0 97(_ent (_in))))
				(_port(_int val_res 13 0 98(_ent (_in))))
				(_port(_int zero_in -1 0 99(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 100(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 101(_ent (_out))))
				(_port(_int EX_branch_address 11 0 102(_ent (_out))))
				(_port(_int EX_jump_address 11 0 103(_ent (_out))))
				(_port(_int EX_rs 11 0 104(_ent (_out))))
				(_port(_int ULA_RES 11 0 105(_ent (_out))))
				(_port(_int val 13 0 106(_ent (_out))))
				(_port(_int zero -1 0 107(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 82(_ent (_in))))
				(_port(_int ULAop2 -1 0 83(_ent (_in))))
				(_port(_int instruction 8 0 84(_ent (_in))))
				(_port(_int ulaSelection 9 0 85(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 62(_ent (_in))))
				(_port(_int B 5 0 63(_ent (_in))))
				(_port(_int resultado 5 0 64(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 123(_ent (_in))))
				(_port(_int Out1 14 0 124(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 112(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 115(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 116(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 116(_ent (_in))))
				(_port(_int selection -1 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 118(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 118(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 69(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 72(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 72(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 73(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 73(_ent (_in))))
				(_port(_int selection 6 0 74(_ent (_in))))
				(_port(_int shamt 7 0 75(_ent (_in))))
				(_port(_int Zero -1 0 76(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 77(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 77(_ent (_out))))
			)
		)
	)
	(_inst U1 0 142(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 164(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 177(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 184(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 190(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 201(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 212(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int ULA_RES 3 0 51(_ent(_out))))
		(_port(_int val 4 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 75(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 85(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 90(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 93(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 123(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 132(_arch(_uni))))
		(_sig(_int BUS3590 16 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 134(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 134(_arch(_uni))))
		(_sig(_int BUS4096 16 0 135(_arch(_uni))))
		(_sig(_int BUS544 16 0 136(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000053 55 2967          1562033489849 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562033489850 2019.07.01 23:11:29)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code daddd088828c8dcddad5cf80dfdcdbdf8cdc8edcd3)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12936         1562033489857 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562033489858 2019.07.01 23:11:29)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code eaecb7b9b2bcbefdbfbdaeb0b2edeaede9ecbeece3)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1562033489886 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562033489887 2019.07.01 23:11:29)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code fafcfaaafeacadedf9fae8a1aefcf9fdfefcf3fcac)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562033489919 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562033489920 2019.07.01 23:11:29)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 191f411e454f4e0e494b0b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 9302          1562033489941 execution
(_unit VHDL(execution 0 30(execution 0 56))
	(_version vde)
	(_time 1562033489942 2019.07.01 23:11:29)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 383e6c3c386f692e686e2d636d3e313e6e3e6d3e3d)
	(_ent
		(_time 1562033396075)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 90(_ent (_in))))
				(_port(_int RS_in 11 0 91(_ent (_in))))
				(_port(_int ULA_in 11 0 92(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 93(_ent (_in))))
				(_port(_int branch_address_in 11 0 94(_ent (_in))))
				(_port(_int clk -1 0 95(_ent (_in))))
				(_port(_int jump_address_in 11 0 96(_ent (_in))))
				(_port(_int reset -1 0 97(_ent (_in))))
				(_port(_int val_res 13 0 98(_ent (_in))))
				(_port(_int zero_in -1 0 99(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 100(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 101(_ent (_out))))
				(_port(_int EX_branch_address 11 0 102(_ent (_out))))
				(_port(_int EX_jump_address 11 0 103(_ent (_out))))
				(_port(_int EX_rs 11 0 104(_ent (_out))))
				(_port(_int ULA_RES 11 0 105(_ent (_out))))
				(_port(_int val 13 0 106(_ent (_out))))
				(_port(_int zero -1 0 107(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 82(_ent (_in))))
				(_port(_int ULAop2 -1 0 83(_ent (_in))))
				(_port(_int instruction 8 0 84(_ent (_in))))
				(_port(_int ulaSelection 9 0 85(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 62(_ent (_in))))
				(_port(_int B 5 0 63(_ent (_in))))
				(_port(_int resultado 5 0 64(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 123(_ent (_in))))
				(_port(_int Out1 14 0 124(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 112(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 115(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 116(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 116(_ent (_in))))
				(_port(_int selection -1 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 118(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 118(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 69(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 72(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 72(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 73(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 73(_ent (_in))))
				(_port(_int selection 6 0 74(_ent (_in))))
				(_port(_int shamt 7 0 75(_ent (_in))))
				(_port(_int Zero -1 0 76(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 77(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 77(_ent (_out))))
			)
		)
	)
	(_inst U1 0 142(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 164(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 177(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 184(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 190(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 201(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 212(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int ULA_RES 3 0 51(_ent(_out))))
		(_port(_int val 4 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 75(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 85(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 90(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 93(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 123(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 132(_arch(_uni))))
		(_sig(_int BUS3590 16 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 134(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 134(_arch(_uni))))
		(_sig(_int BUS4096 16 0 135(_arch(_uni))))
		(_sig(_int BUS544 16 0 136(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000053 55 3559          1562033489966 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562033489967 2019.07.01 23:11:29)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 57510554060056405552450d505104520150525102)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 1218          1562033490000 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562033490001 2019.07.01 23:11:30)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 77712f76762375617c71632e70707571727170717e)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000054 55 4233          1562033490037 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562033490038 2019.07.01 23:11:30)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 9691c59995c1c5809ac085cdc39093919493c09090)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1562033490075 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562033490076 2019.07.01 23:11:30)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code b5b2e0e1b5e3e2a2b3e7a7efe1b3e0b3b6b3bdb0e3)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1562033490099 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562033490100 2019.07.01 23:11:30)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code d4d38686d98387c28187c58ed6d182d2d1d3dcd3d0)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1562033490130 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562033490131 2019.07.01 23:11:30)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code f4f3a5a4f3a2a0e2f6fbe4aea6f3f4f2f7f3f4f2f7)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000059 55 978           1562033490163 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033490164 2019.07.01 23:11:30)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1315481445454404154201484715101417151a1545)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000050 55 2797          1562033490187 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562033490188 2019.07.01 23:11:30)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 323469373466302434602a6b35353034373435343b)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562033490223 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562033490224 2019.07.01 23:11:30)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code 51570252540601475554430b015755575557545653)
	(_ent
		(_time 1562033490220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562033490252 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562033490253 2019.07.01 23:11:30)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 71772270232720642670622b767724767576737727)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 1787          1562033490282 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562033490283 2019.07.01 23:11:30)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 9096c69f91c6c08693c7d6ca95969596c496c69792)
	(_ent
		(_time 1562030903210)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rs 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 1928          1562033490312 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1562033490313 2019.07.01 23:11:30)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code afa9f8f9f1fbadb9f8fbbaf5aaaaf9a8ada9aaa9a8)
	(_ent
		(_time 1562030903249)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1415          1562033490342 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562033490343 2019.07.01 23:11:30)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code cec8c89b9e99cedb9acad9949dcb98c9ccc8cbc8c9)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5870          1562033490368 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 45))
	(_version vde)
	(_time 1562033490369 2019.07.01 23:11:30)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code ded8d88c8e89dec880dfcc8586db88d8dfd8ddd8dd)
	(_ent
		(_time 1562030903370)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 78(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 81(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 81(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 61(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 62(_ent (_in))))
				(_port(_int ULA_RES 6 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int reset -1 0 65(_ent (_in))))
				(_port(_int val 8 0 66(_ent (_in))))
				(_port(_int M_DATA 6 0 67(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 68(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 69(_ent (_out))))
				(_port(_int write_register 8 0 70(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 51(_ent (_in))))
				(_port(_int EX_rs 5 0 52(_ent (_in))))
				(_port(_int ULA_RES 5 0 53(_ent (_in))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 55(_ent (_in))))
				(_port(_int DATA_BUS 5 0 56(_ent (_out))))
			)
		)
	)
	(_inst U11 0 101(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 112(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 136(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 144(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int ULA_RES 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 35(_ent(_in))))
		(_port(_int PCSrc -1 0 36(_ent(_out))))
		(_port(_int M_DATA 2 0 37(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 38(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 39(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 40(_ent(_out))))
		(_port(_int write_register 3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 87(_int(_uni))))
		(_sig(_int NET405 -1 0 88(_int(_uni))))
		(_sig(_int NET536 -1 0 89(_int(_uni))))
		(_sig(_int NET600 -1 0 90(_int(_uni))))
		(_sig(_int NET911 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 92(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 93(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(20))(_sens(3(0))(3(1))))))
			(line__132(_arch 1 0 132(_assignment(_trgt(10))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562033490398 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562033490399 2019.07.01 23:11:30)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code fdfaa8acabaaa0eafaf3e8a4fafbfffbfcfbfefbaf)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000046 55 731           1562033490429 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562033490430 2019.07.01 23:11:30)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 1d1b4f1a4d4a4d0b191e0f474d1b191b191b181a1f)
	(_ent
		(_time 1562033490422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1562033490463 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562033490464 2019.07.01 23:11:30)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 3c3a3b386a6b3b2b3a3b25676d3a6f3a393b343a3d)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562033490490 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033490491 2019.07.01 23:11:30)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 5b5d09585a0d0a4d595a18000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1562033490525 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562033490526 2019.07.01 23:11:30)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 7a7d2a7b232d276c7d7c6e20787c7f7c7c7d7e7978)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 2967          1562033749127 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562033749128 2019.07.01 23:15:49)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code acfdfafbf6fafbbbaca3b9f6a9aaada9faaaf8aaa5)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12936         1562033749140 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562033749141 2019.07.01 23:15:49)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code bbebbaefe0edefaceeecffe1e3bcbbbcb8bdefbdb2)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1562033749167 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562033749168 2019.07.01 23:15:49)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code cb9b979ecc9d9cdcc8cbd9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 12003         1562033749193 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562033749194 2019.07.01 23:15:49)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code eabab6b9eebcbdfdbab8f8b1beece9edeeece3ecbc)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 9302          1562033749214 execution
(_unit VHDL(execution 0 30(execution 0 56))
	(_version vde)
	(_time 1562033749215 2019.07.01 23:15:49)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code faaaaaaba3adabecaaacefa1affcf3fcacfcaffcff)
	(_ent
		(_time 1562033396075)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 90(_ent (_in))))
				(_port(_int RS_in 11 0 91(_ent (_in))))
				(_port(_int ULA_in 11 0 92(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 93(_ent (_in))))
				(_port(_int branch_address_in 11 0 94(_ent (_in))))
				(_port(_int clk -1 0 95(_ent (_in))))
				(_port(_int jump_address_in 11 0 96(_ent (_in))))
				(_port(_int reset -1 0 97(_ent (_in))))
				(_port(_int val_res 13 0 98(_ent (_in))))
				(_port(_int zero_in -1 0 99(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 100(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 101(_ent (_out))))
				(_port(_int EX_branch_address 11 0 102(_ent (_out))))
				(_port(_int EX_jump_address 11 0 103(_ent (_out))))
				(_port(_int EX_rs 11 0 104(_ent (_out))))
				(_port(_int ULA_RES 11 0 105(_ent (_out))))
				(_port(_int val 13 0 106(_ent (_out))))
				(_port(_int zero -1 0 107(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 82(_ent (_in))))
				(_port(_int ULAop2 -1 0 83(_ent (_in))))
				(_port(_int instruction 8 0 84(_ent (_in))))
				(_port(_int ulaSelection 9 0 85(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 62(_ent (_in))))
				(_port(_int B 5 0 63(_ent (_in))))
				(_port(_int resultado 5 0 64(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 123(_ent (_in))))
				(_port(_int Out1 14 0 124(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 112(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 115(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 116(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 116(_ent (_in))))
				(_port(_int selection -1 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 118(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 118(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 69(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 72(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 72(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 73(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 73(_ent (_in))))
				(_port(_int selection 6 0 74(_ent (_in))))
				(_port(_int shamt 7 0 75(_ent (_in))))
				(_port(_int Zero -1 0 76(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 77(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 77(_ent (_out))))
			)
		)
	)
	(_inst U1 0 142(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 164(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 177(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 184(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 190(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 201(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 212(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int ULA_RES 3 0 51(_ent(_out))))
		(_port(_int val 4 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 75(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 85(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 90(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 91(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 93(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 123(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 131(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 131(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 132(_arch(_uni))))
		(_sig(_int BUS3590 16 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 134(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 134(_arch(_uni))))
		(_sig(_int BUS4096 16 0 135(_arch(_uni))))
		(_sig(_int BUS544 16 0 136(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000053 55 3559          1562033749235 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562033749236 2019.07.01 23:15:49)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 19494c1e464e180e1b1c0b431e1f4a1c4f1e1c1f4c)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 1218          1562033749269 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562033749270 2019.07.01 23:15:49)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 3868673d366c3a2e333e2c613f3f3a3e3d3e3f3e31)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000054 55 4233          1562033749298 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562033749299 2019.07.01 23:15:49)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 58090c5b550f0b4e540e4b030d5e5d5f5a5d0e5e5e)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(9)(3)(5)(6))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(9)(4)(5)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1562033749331 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562033749332 2019.07.01 23:15:49)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 77262576752120607125652d2371227174717f7221)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1562033749349 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562033749350 2019.07.01 23:15:49)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 86d7d38889d1d590d3d597dc8483d08083818e8182)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1562033749375 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562033749376 2019.07.01 23:15:49)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a6f7f0f1a3f0f2b0a4a9b6fcf4a1a6a0a5a1a6a0a5)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000059 55 978           1562033749402 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033749403 2019.07.01 23:15:49)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b5e5eae1e5e3e2a2b3e4a7eee1b3b6b2b1b3bcb3e3)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000050 55 2797          1562033749429 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562033749430 2019.07.01 23:15:49)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code d5858a87d481d7c3d387cd8cd2d2d7d3d0d3d2d3dc)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562033749462 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562033749463 2019.07.01 23:15:49)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code f4a4a3a4f4a3a4e2f0f1e6aea4f2f0f2f0f2f1f3f6)
	(_ent
		(_time 1562033749460)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
I 000052 55 895           1562033749488 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562033749489 2019.07.01 23:15:49)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 131512144345420644120049141546141714111545)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 1787          1562033749518 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562033749519 2019.07.01 23:15:49)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 323436373164622431657468373437346634643530)
	(_ent
		(_time 1562030903210)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rs 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000051 55 1928          1562033749549 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1562033749550 2019.07.01 23:15:49)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 525457505806504405064708575704555054575455)
	(_ent
		(_time 1562030903249)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1415          1562033749582 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562033749583 2019.07.01 23:15:49)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 71772570752671642575662b227427767377747776)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
I 000054 55 5870          1562033749606 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 45))
	(_version vde)
	(_time 1562033749607 2019.07.01 23:15:49)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 8086d48e85d78096de8192dbd885d6868186838683)
	(_ent
		(_time 1562030903370)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 78(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 79(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 81(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 81(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 61(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 62(_ent (_in))))
				(_port(_int ULA_RES 6 0 63(_ent (_in))))
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int reset -1 0 65(_ent (_in))))
				(_port(_int val 8 0 66(_ent (_in))))
				(_port(_int M_DATA 6 0 67(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 68(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 69(_ent (_out))))
				(_port(_int write_register 8 0 70(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 51(_ent (_in))))
				(_port(_int EX_rs 5 0 52(_ent (_in))))
				(_port(_int ULA_RES 5 0 53(_ent (_in))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int reset -1 0 55(_ent (_in))))
				(_port(_int DATA_BUS 5 0 56(_ent (_out))))
			)
		)
	)
	(_inst U11 0 101(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 112(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 136(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 144(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int ULA_RES 2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 35(_ent(_in))))
		(_port(_int PCSrc -1 0 36(_ent(_out))))
		(_port(_int M_DATA 2 0 37(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 38(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 39(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 40(_ent(_out))))
		(_port(_int write_register 3 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 87(_int(_uni))))
		(_sig(_int NET405 -1 0 88(_int(_uni))))
		(_sig(_int NET536 -1 0 89(_int(_uni))))
		(_sig(_int NET600 -1 0 90(_int(_uni))))
		(_sig(_int NET911 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 92(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 93(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_trgt(20))(_sens(3(0))(3(1))))))
			(line__132(_arch 1 0 132(_assignment(_trgt(10))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000051 55 2398          1562033749629 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562033749630 2019.07.01 23:15:49)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code a0a7a7f6a2f7fdb7a7aeb5f9a7a6a2a6a1a6a3a6f2)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
I 000046 55 731           1562033749651 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562033749652 2019.07.01 23:15:49)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code afa9aef8fdf8ffb9abacbdf5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1562033749647)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1562033749679 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562033749680 2019.07.01 23:15:49)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code cfc99b9b9c98c8d8c9c8d6949ec99cc9cac8c7c9ce)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562033749714 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562033749715 2019.07.01 23:15:49)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code eee8efbde8b8bff8ecefadb5bae8efe8bde9ebe8ef)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1562033749749 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562033749750 2019.07.01 23:15:49)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 1d1a1f1a414a400b1a1b09471f1b181b1b1a191e1f)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000046 55 731           1562033764895 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562033764896 2019.07.01 23:16:04)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 41441343441611574542531b114745474547444643)
	(_ent
		(_time 1562033749646)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000059 55 978           1562033908866 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033908867 2019.07.01 23:18:28)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a2a2fef5f5f4f5b5a4f3b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 770)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562033925974 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033925975 2019.07.01 23:18:45)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 77237f76252120607126652c2371747073717e7121)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562033956106 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033956107 2019.07.01 23:19:16)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 24202a20757273332275367f7022272320222d2272)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562033998014 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562033998015 2019.07.01 23:19:58)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e6b3beb5b5b0b1f1e0b7f4bdb2e0e5e1e2e0efe0b0)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33751554 3)
		(33686018 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562034038736 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034038737 2019.07.01 23:20:38)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f5f5f5a5a5a3a2e2f3a4e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 960           1562034063454 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034063455 2019.07.01 23:21:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 84d1dc8ad5d2d39382d596dfd082878380828d82d2)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50463234 3)
		(33686018 2)
		(50463234 2)
		(33686018 3)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562034123720 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034123721 2019.07.01 23:22:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code edb9e1beecbbbafaebbcffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 514)
		(33686018 2)
		(33751554 3)
		(50463234 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 946           1562034218622 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034218623 2019.07.01 23:23:38)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 989c9997c5cecf8f9ec98ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 514)
		(33686018 2)
		(33686018 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 930           1562034223417 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562034223418 2019.07.01 23:23:43)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 55500e56050302425304470e0153565251535c5303)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751554 514)
		(33686018 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 12936         1562034889914 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562034889915 2019.07.01 23:34:49)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code d9d98b8bd98f8dce8c8e9d8381ded9dedadf8ddfd0)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 103(_ent (_in))))
				(_port(_int EX_branch_address 15 0 104(_ent (_in))))
				(_port(_int EX_jump_address 15 0 105(_ent (_in))))
				(_port(_int EX_rs 15 0 106(_ent (_in))))
				(_port(_int ULA_RES 15 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 16 0 111(_ent (_in))))
				(_port(_int M_DATA 15 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 114(_ent (_out))))
				(_port(_int PCSrc -1 0 115(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 116(_ent (_out))))
				(_port(_int write_register 16 0 117(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 122(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 123(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 124(_ent (_in))))
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int reset -1 0 126(_ent (_in))))
				(_port(_int write_register 19 0 127(_ent (_in))))
				(_port(_int M_write_register 19 0 128(_ent (_out))))
				(_port(_int RegWrite -1 0 129(_ent (_out))))
				(_port(_int WB_DATA 17 0 130(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 173(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 198(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 220(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 230(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 250(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 102(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 124(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 136(_arch(_uni))))
		(_sig(_int NET410 -1 0 137(_arch(_uni))))
		(_sig(_int NET5251 -1 0 138(_arch(_uni))))
		(_sig(_int NET6046 -1 0 139(_arch(_uni))))
		(_sig(_int NET6613 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 144(_arch(_uni))))
		(_sig(_int BUS3297 20 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 146(_arch(_uni))))
		(_sig(_int BUS3355 24 0 147(_arch(_uni))))
		(_sig(_int BUS3363 20 0 148(_arch(_uni))))
		(_sig(_int BUS3389 20 0 149(_arch(_uni))))
		(_sig(_int BUS3517 20 0 150(_arch(_uni))))
		(_sig(_int BUS3532 24 0 151(_arch(_uni))))
		(_sig(_int BUS3540 20 0 152(_arch(_uni))))
		(_sig(_int BUS5239 24 0 153(_arch(_uni))))
		(_sig(_int BUS5243 20 0 154(_arch(_uni))))
		(_sig(_int BUS5247 20 0 155(_arch(_uni))))
		(_sig(_int BUS5255 20 0 156(_arch(_uni))))
		(_sig(_int BUS5259 20 0 157(_arch(_uni))))
		(_sig(_int BUS5263 22 0 158(_arch(_uni))))
		(_sig(_int BUS5267 21 0 159(_arch(_uni))))
		(_sig(_int BUS5717 20 0 160(_arch(_uni))))
		(_sig(_int BUS5721 20 0 161(_arch(_uni))))
		(_sig(_int BUS5800 21 0 162(_arch(_uni))))
		(_sig(_int BUS6149 24 0 163(_arch(_uni))))
		(_sig(_int BUS6588 20 0 164(_arch(_uni))))
		(_sig(_int BUS6592 20 0 165(_arch(_uni))))
		(_sig(_int BUS6691 24 0 166(_arch(_uni))))
		(_sig(_int BUS6738 20 0 167(_arch(_uni))))
		(_prcs
			(line__267(_arch 0 0 267(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__268(_arch 1 0 268(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000059 55 960           1562035004570 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562035004571 2019.07.01 23:36:44)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b9bdb6ede5efeeaebfe8abe2edbfbabebdbfb0bfef)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50463234 3)
		(33686018 2)
		(50463234 2)
		(33686018 3)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000044 55 2377          1562035455710 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562035455711 2019.07.01 23:44:15)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code fef8f7aef8a8afe8fcffbda5aaf8fff8adf9fbf8ff)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000059 55 960           1562035490958 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562035490959 2019.07.01 23:44:50)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b0bfbbe4e5e6e7a7b6e1a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50528770 3)
		(33686018 2)
		(50463234 2)
		(33686018 3)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036007924 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036007925 2019.07.01 23:53:27)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1918161e454f4e0e1f480b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(50463234 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036091711 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036091712 2019.07.01 23:54:51)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5e0a035d5e080949580f4c050a585d595a58575808)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 514)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036108409 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036108410 2019.07.01 23:55:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9dcdc1929ccbca8a9bcc8fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 770)
		(33686018 2)
		(33686018 3)
		(50463234 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036125434 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036125435 2019.07.01 23:55:25)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 15171d12454342021344074e4113161211131c1343)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686019 770)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036164046 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036164047 2019.07.01 23:56:04)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f6a4f8a6a5a0a1e1f0a7e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33686018 3)
		(33751554 3)
		(50463234 2)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 978           1562036175980 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036175981 2019.07.01 23:56:15)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 87818889d5d1d09081d695dcd381848083818e81d1)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 515)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(33751554 3)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 960           1562036454650 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036454651 2019.07.02 00:00:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 17151910454140001146054c4311141013111e1141)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50528770 3)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 960           1562036735154 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562036735155 2019.07.02 00:05:35)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code dbd58789dc8d8cccdd8ac9808fddd8dcdfddd2dd8d)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(50528770 3)
		(33686018 3)
		(33686018 2)
		(50463234 2)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562037981055 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562037981056 2019.07.02 00:26:21)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9e9196919ec8c989999a8cc5ca989d999a989798c8)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 959           1562038788028 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562038788029 2019.07.02 00:39:48)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d685de84858081c1d6d6c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 770)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562038883335 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562038883336 2019.07.02 00:41:23)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 27242823757170302727357c7321242023212e2171)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 50463234 33686018)
		(33686018 3)
		(50463234 2)
		(33751554 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 959           1562039006146 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039006147 2019.07.02 00:43:26)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code e3e6efb0b5b5b4f4e3e3f1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 770)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 959           1562039045738 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039045739 2019.07.02 00:44:05)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8ddf84838cdbda9a8d8d9fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039077193 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039077194 2019.07.02 00:44:37)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6a68316a6e3c3d7d6a6a78313e6c696d6e6c636c3c)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 2)
		(33751554 515)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039116201 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039116202 2019.07.02 00:45:16)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d281d880858485c5d2d2c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33686018 3)
		(50463234 2)
		(33751554 515)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039144778 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039144779 2019.07.02 00:45:44)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 64676e64353233736464763f3062676360626d6232)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 2)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039166711 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039166712 2019.07.02 00:46:06)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 16411611454041011616044d4210151112101f1040)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039184003 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039184004 2019.07.02 00:46:24)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a7f4fdf0f5f1f0b0a7a7b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039203888 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039203889 2019.07.02 00:46:43)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 595c015a050f0e4e59594b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039207680 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039207681 2019.07.02 00:46:47)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1f1d1f181c4948081f1f0d444b191c181b19161949)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039208633 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039208634 2019.07.02 00:46:48)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code d8da828a858e8fcfd8d8ca838cdedbdfdcded1de8e)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039233773 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039233774 2019.07.02 00:47:13)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0c5b530a0a5a5b1b0c0c1e57580a0f0b080a050a5a)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039269271 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039269272 2019.07.02 00:47:49)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b8bdb8ece5eeefafb8b8aae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 2)
		(50463234 770)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 953           1562039283286 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039283287 2019.07.02 00:48:03)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 78797179252e2f6f78786a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(50463234 770)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039335743 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039335744 2019.07.02 00:48:55)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5d58005e5c0b0a4a5d5d4f06095b5e5a595b545b0b)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039361804 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039361805 2019.07.02 00:49:21)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2c7b26282a7a7b3b2c2c3e77782a2f2b282a252a7a)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039418506 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039418507 2019.07.02 00:50:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code aba5a2fcacfdfcbcababb9f0ffada8acafada2adfd)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 50463234 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039441184 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039441185 2019.07.02 00:50:41)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3b693b3e3c6d6c2c3b3b29606f3d383c3f3d323d6d)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(33686018 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562039477018 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562039477019 2019.07.02 00:51:17)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3e3e323b3e6869293e3e2c656a383d393a38373868)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040149166 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040149167 2019.07.02 01:02:29)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cb9cc49ecc9d9cdccbcbd9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000051 55 2019          1562040575286 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562040575287 2019.07.02 01:09:35)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 585c5a5a580c5a4e0f084d025d5d0e5f5a5e5d5e5f)
	(_ent
		(_time 1562040575282)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 9522          1562040641887 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562040641888 2019.07.02 01:10:41)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 7a7e2d7a232d2b6c2a2b6f212f7c737c2c7c2f7c7f)
	(_ent
		(_time 1562040641882)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 134(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 135(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 135(_arch(_uni))))
		(_sig(_int BUS3590 16 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 137(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 137(_arch(_uni))))
		(_sig(_int BUS4096 16 0 138(_arch(_uni))))
		(_sig(_int BUS544 16 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
I 000052 55 1787          1562040748182 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562040748183 2019.07.02 01:12:28)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code b3e6e6e7b1e5e3a5b0e4f5e9b6b5b6b5e7b5e5b4b1)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(6)(6(2))(6(1))(6(0))(7)(8)(9)(4))(_sens(6)(0)(1)(2)(3(2))(3(3))(5))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
I 000054 55 5913          1562040820646 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562040820647 2019.07.02 01:13:40)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code c7949692c590c7d199c7d59c9fc291c1c6c1c4c1c4)
	(_ent
		(_time 1562040820639)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
I 000045 55 13163         1562040844515 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562040844516 2019.07.02 01:14:04)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 0a085d0c525c5e1d5f5a4e50520d0a0d090c5e0c03)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int Instruction 12 0 97(_ent (_out))))
				(_port(_int next_instruction_address 12 0 98(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 104(_ent (_in))))
				(_port(_int EX_branch_address 15 0 105(_ent (_in))))
				(_port(_int EX_jump_address 15 0 106(_ent (_in))))
				(_port(_int EX_rs 15 0 107(_ent (_in))))
				(_port(_int EX_rt 15 0 108(_ent (_in))))
				(_port(_int ULA_RES 15 0 109(_ent (_in))))
				(_port(_int Zero -1 0 110(_ent (_in))))
				(_port(_int clk -1 0 111(_ent (_in))))
				(_port(_int reset -1 0 112(_ent (_in))))
				(_port(_int val 16 0 113(_ent (_in))))
				(_port(_int M_DATA 15 0 114(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 115(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 116(_ent (_out))))
				(_port(_int PCSrc -1 0 117(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 118(_ent (_out))))
				(_port(_int write_register 16 0 119(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 124(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 125(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 126(_ent (_in))))
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int reset -1 0 128(_ent (_in))))
				(_port(_int write_register 19 0 129(_ent (_in))))
				(_port(_int M_write_register 19 0 130(_ent (_out))))
				(_port(_int RegWrite -1 0 131(_ent (_out))))
				(_port(_int WB_DATA 17 0 132(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 176(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((EX_rt)(BUS6920))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 202(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 224(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 234(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((EX_rt)(BUS6920))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 255(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 103(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 113(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 124(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 138(_arch(_uni))))
		(_sig(_int NET410 -1 0 139(_arch(_uni))))
		(_sig(_int NET5251 -1 0 140(_arch(_uni))))
		(_sig(_int NET6046 -1 0 141(_arch(_uni))))
		(_sig(_int NET6613 -1 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 144(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 145(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 146(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 146(_arch(_uni))))
		(_sig(_int BUS3297 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 148(_arch(_uni))))
		(_sig(_int BUS3355 24 0 149(_arch(_uni))))
		(_sig(_int BUS3363 20 0 150(_arch(_uni))))
		(_sig(_int BUS3389 20 0 151(_arch(_uni))))
		(_sig(_int BUS3517 20 0 152(_arch(_uni))))
		(_sig(_int BUS3532 24 0 153(_arch(_uni))))
		(_sig(_int BUS3540 20 0 154(_arch(_uni))))
		(_sig(_int BUS5239 24 0 155(_arch(_uni))))
		(_sig(_int BUS5243 20 0 156(_arch(_uni))))
		(_sig(_int BUS5247 20 0 157(_arch(_uni))))
		(_sig(_int BUS5255 20 0 158(_arch(_uni))))
		(_sig(_int BUS5259 20 0 159(_arch(_uni))))
		(_sig(_int BUS5263 22 0 160(_arch(_uni))))
		(_sig(_int BUS5267 21 0 161(_arch(_uni))))
		(_sig(_int BUS5717 20 0 162(_arch(_uni))))
		(_sig(_int BUS5721 20 0 163(_arch(_uni))))
		(_sig(_int BUS5800 21 0 164(_arch(_uni))))
		(_sig(_int BUS6149 24 0 165(_arch(_uni))))
		(_sig(_int BUS6588 20 0 166(_arch(_uni))))
		(_sig(_int BUS6592 20 0 167(_arch(_uni))))
		(_sig(_int BUS6691 24 0 168(_arch(_uni))))
		(_sig(_int BUS6738 20 0 169(_arch(_uni))))
		(_sig(_int BUS6920 20 0 170(_arch(_uni))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__273(_arch 1 0 273(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
V 000053 55 2967          1562040849138 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1562040849139 2019.07.02 01:14:09)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1b191d1c404d4c0c1b140e411e1d1a1e4d1d4f1d12)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 13163         1562040849154 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1562040849155 2019.07.02 01:14:09)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 2b287a2f707d7f3c7e7b6f71732c2b2c282d7f2d22)
	(_ent
		(_time 1562030902696)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int EX_rt 5 0 63(_ent (_out))))
				(_port(_int ULA_RES 5 0 64(_ent (_out))))
				(_port(_int Zero -1 0 65(_ent (_out))))
				(_port(_int val 6 0 66(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 71(_ent (_in))))
				(_port(_int Instruction 7 0 72(_ent (_in))))
				(_port(_int RegWrite -1 0 73(_ent (_in))))
				(_port(_int Reset -1 0 74(_ent (_in))))
				(_port(_int next_instruction_address 7 0 75(_ent (_in))))
				(_port(_int write_data 7 0 76(_ent (_in))))
				(_port(_int write_register 8 0 77(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 78(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 79(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 80(_ent (_out))))
				(_port(_int jump_address 7 0 81(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 82(_ent (_out))))
				(_port(_int rd_address 8 0 83(_ent (_out))))
				(_port(_int rs 7 0 84(_ent (_out))))
				(_port(_int rt 7 0 85(_ent (_out))))
				(_port(_int rt_address 8 0 86(_ent (_out))))
				(_port(_int shamt 8 0 87(_ent (_out))))
				(_port(_int signal_extended 7 0 88(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 93(_ent (_in))))
				(_port(_int PCSrc -1 0 94(_ent (_in))))
				(_port(_int Reset -1 0 95(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 96(_ent (_in))))
				(_port(_int Instruction 12 0 97(_ent (_out))))
				(_port(_int next_instruction_address 12 0 98(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_WB_CONTROL 14 0 104(_ent (_in))))
				(_port(_int EX_branch_address 15 0 105(_ent (_in))))
				(_port(_int EX_jump_address 15 0 106(_ent (_in))))
				(_port(_int EX_rs 15 0 107(_ent (_in))))
				(_port(_int EX_rt 15 0 108(_ent (_in))))
				(_port(_int ULA_RES 15 0 109(_ent (_in))))
				(_port(_int Zero -1 0 110(_ent (_in))))
				(_port(_int clk -1 0 111(_ent (_in))))
				(_port(_int reset -1 0 112(_ent (_in))))
				(_port(_int val 16 0 113(_ent (_in))))
				(_port(_int M_DATA 15 0 114(_ent (_out))))
				(_port(_int M_ULA_RES 15 0 115(_ent (_out))))
				(_port(_int M_WB_CONTROL 14 0 116(_ent (_out))))
				(_port(_int PCSrc -1 0 117(_ent (_out))))
				(_port(_int branch_instruction_address 15 0 118(_ent (_out))))
				(_port(_int write_register 16 0 119(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 17 0 124(_ent (_in))))
				(_port(_int M_ULA_RES 17 0 125(_ent (_in))))
				(_port(_int M_WB_CONTROL 18 0 126(_ent (_in))))
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int reset -1 0 128(_ent (_in))))
				(_port(_int write_register 19 0 129(_ent (_in))))
				(_port(_int M_write_register 19 0 130(_ent (_out))))
				(_port(_int RegWrite -1 0 131(_ent (_out))))
				(_port(_int WB_DATA 17 0 132(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 176(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((EX_rt)(BUS6920))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 202(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 224(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(NET6613))
			((Reset)(NET410))
			((branch_instruction_address)(BUS6738))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 234(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((EX_rt)(BUS6920))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((PCSrc)(NET6613))
			((branch_instruction_address)(BUS6738))
			((write_register)(BUS6691))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((PCSrc)(PCSrc))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((branch_instruction_address)(branch_instruction_address))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 255(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register)(BUS6691))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 77(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 78(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 103(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 105(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 113(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 124(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET138 -1 0 138(_arch(_uni))))
		(_sig(_int NET410 -1 0 139(_arch(_uni))))
		(_sig(_int NET5251 -1 0 140(_arch(_uni))))
		(_sig(_int NET6046 -1 0 141(_arch(_uni))))
		(_sig(_int NET6613 -1 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 20 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 144(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 21 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1332 0 145(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 22 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1334 0 146(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 23 0 146(_arch(_uni))))
		(_sig(_int BUS3297 20 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 24 0 148(_arch(_uni))))
		(_sig(_int BUS3355 24 0 149(_arch(_uni))))
		(_sig(_int BUS3363 20 0 150(_arch(_uni))))
		(_sig(_int BUS3389 20 0 151(_arch(_uni))))
		(_sig(_int BUS3517 20 0 152(_arch(_uni))))
		(_sig(_int BUS3532 24 0 153(_arch(_uni))))
		(_sig(_int BUS3540 20 0 154(_arch(_uni))))
		(_sig(_int BUS5239 24 0 155(_arch(_uni))))
		(_sig(_int BUS5243 20 0 156(_arch(_uni))))
		(_sig(_int BUS5247 20 0 157(_arch(_uni))))
		(_sig(_int BUS5255 20 0 158(_arch(_uni))))
		(_sig(_int BUS5259 20 0 159(_arch(_uni))))
		(_sig(_int BUS5263 22 0 160(_arch(_uni))))
		(_sig(_int BUS5267 21 0 161(_arch(_uni))))
		(_sig(_int BUS5717 20 0 162(_arch(_uni))))
		(_sig(_int BUS5721 20 0 163(_arch(_uni))))
		(_sig(_int BUS5800 21 0 164(_arch(_uni))))
		(_sig(_int BUS6149 24 0 165(_arch(_uni))))
		(_sig(_int BUS6588 20 0 166(_arch(_uni))))
		(_sig(_int BUS6592 20 0 167(_arch(_uni))))
		(_sig(_int BUS6691 24 0 168(_arch(_uni))))
		(_sig(_int BUS6738 20 0 169(_arch(_uni))))
		(_sig(_int BUS6920 20 0 170(_arch(_uni))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__273(_arch 1 0 273(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
V 000058 55 4704          1562040849184 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1562040849185 2019.07.02 01:14:09)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3b38373e3c6d6c2c383b29606f3d383c3f3d323d6d)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
V 000059 55 12003         1562040849221 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1562040849222 2019.07.02 01:14:09)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 696a6569353f3e7e393b7b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
V 000050 55 9522          1562040849258 execution
(_unit VHDL(execution 0 30(execution 0 57))
	(_version vde)
	(_time 1562040849259 2019.07.02 01:14:09)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 898a898688ded89fd9d89cd2dc8f808fdf8fdc8f8c)
	(_ent
		(_time 1562040641881)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 10 0 91(_ent (_in))))
				(_port(_int RS_in 11 0 92(_ent (_in))))
				(_port(_int RT_in 11 0 93(_ent (_in))))
				(_port(_int ULA_in 11 0 94(_ent (_in))))
				(_port(_int WB_CONTROL 12 0 95(_ent (_in))))
				(_port(_int branch_address_in 11 0 96(_ent (_in))))
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int jump_address_in 11 0 98(_ent (_in))))
				(_port(_int reset -1 0 99(_ent (_in))))
				(_port(_int val_res 13 0 100(_ent (_in))))
				(_port(_int zero_in -1 0 101(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 10 0 102(_ent (_out))))
				(_port(_int EX_WB_CONTROL 12 0 103(_ent (_out))))
				(_port(_int EX_branch_address 11 0 104(_ent (_out))))
				(_port(_int EX_jump_address 11 0 105(_ent (_out))))
				(_port(_int EX_rs 11 0 106(_ent (_out))))
				(_port(_int EX_rt 11 0 107(_ent (_out))))
				(_port(_int ULA_RES 11 0 108(_ent (_out))))
				(_port(_int val 13 0 109(_ent (_out))))
				(_port(_int zero -1 0 110(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 83(_ent (_in))))
				(_port(_int ULAop2 -1 0 84(_ent (_in))))
				(_port(_int instruction 8 0 85(_ent (_in))))
				(_port(_int ulaSelection 9 0 86(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 63(_ent (_in))))
				(_port(_int B 5 0 64(_ent (_in))))
				(_port(_int resultado 5 0 65(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 14 0 126(_ent (_in))))
				(_port(_int Out1 14 0 127(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 115(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 118(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 119(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 119(_ent (_in))))
				(_port(_int selection -1 0 120(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1318 0 121(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 121(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 73(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 74(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 74(_ent (_in))))
				(_port(_int selection 6 0 75(_ent (_in))))
				(_port(_int shamt 7 0 76(_ent (_in))))
				(_port(_int Zero -1 0 77(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 78(_ent (_out))))
			)
		)
	)
	(_inst U1 0 145(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((RT_in)(rt))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((RT_in)(RT_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((EX_rt)(EX_rt))
				((val)(val))
			)
		)
	)
	(_inst U2 0 169(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(5)))
			((instruction(4))(signal_extended(4)))
			((instruction(3))(signal_extended(3)))
			((instruction(2))(signal_extended(2)))
			((instruction(1))(signal_extended(1)))
			((instruction(0))(signal_extended(0)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 182(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 189(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 195(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rt(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 206(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 217(_comp ALU)
		(_port
			((A)(rs(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((shamt)(shamt))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((shamt)(shamt))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 37(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 37(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 39(_ent(_in))))
		(_port(_int rs 3 0 40(_ent(_in))))
		(_port(_int rt 3 0 41(_ent(_in))))
		(_port(_int rt_address 4 0 42(_ent(_in))))
		(_port(_int shamt 4 0 43(_ent(_in))))
		(_port(_int signal_extended 3 0 44(_ent(_in))))
		(_port(_int Zero -1 0 45(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 46(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 47(_ent(_out))))
		(_port(_int EX_branch_address 3 0 48(_ent(_out))))
		(_port(_int EX_jump_address 3 0 49(_ent(_out))))
		(_port(_int EX_rs 3 0 50(_ent(_out))))
		(_port(_int EX_rt 3 0 51(_ent(_out))))
		(_port(_int ULA_RES 3 0 52(_ent(_out))))
		(_port(_int val 4 0 53(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 75(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 86(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 91(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 100(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 126(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 134(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 15 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 135(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 16 0 135(_arch(_uni))))
		(_sig(_int BUS3590 16 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 137(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 137(_arch(_uni))))
		(_sig(_int BUS4096 16 0 138(_arch(_uni))))
		(_sig(_int BUS544 16 0 139(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . execution 6 -1)
)
V 000053 55 3559          1562040849290 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1562040849291 2019.07.02 01:14:09)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a8abaefff6ffa9bfaaadbaf2afaefbadfeafadaefd)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
V 000050 55 1218          1562040849332 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1562040849333 2019.07.02 01:14:09)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code d7d4db85d683d5c1dcd1c38ed0d0d5d1d2d1d0d1de)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . IF_ID_REG 1 -1)
)
V 000054 55 4233          1562040849365 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1562040849366 2019.07.02 01:14:09)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code f6f4f1a6f5a1a5e0faa0e5ada3f0f3f1f4f3a0f0f0)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528770 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
V 000055 55 1487          1562040849407 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1562040849408 2019.07.02 01:14:09)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 25272721257372322377377f7123702326232d2073)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
V 000054 55 871           1562040849436 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1562040849437 2019.07.02 01:14:09)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 44464146491317521117551e4641124241434c4340)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
V 000043 55 901           1562040849469 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1562040849470 2019.07.02 01:14:09)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 6361656363353775616c7339316463656064636560)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000059 55 969           1562040849505 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040849506 2019.07.02 01:14:09)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 83808c8dd5d5d494838391d8d785808487858a85d5)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000050 55 2797          1562040849534 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1562040849535 2019.07.02 01:14:09)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code a2a1adf5a4f6a0b4a4f0bafba5a5a0a4a7a4a5a4ab)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000046 55 869           1562040849571 Adder
(_unit VHDL(adder 0 7(adder 0 16))
	(_version vde)
	(_time 1562040849572 2019.07.02 01:14:09)
	(_source(\./../src/Adder.vhd\))
	(_parameters tan)
	(_code c1c2c694c49691d7c5c4d39b91c7c5c7c5c7c4c6c3)
	(_ent
		(_time 1562040849567)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 9(_ent(_in))))
		(_port(_int next_instruction_address_bus 0 0 10(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Adder 1 -1)
)
V 000052 55 895           1562040849607 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1562040849608 2019.07.02 01:14:09)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code e0e3e7b3b3b6b1f5b7e1f3bae7e6b5e7e4e7e2e6b6)
	(_ent
		(_time 1562030903175)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(0))(2(5))(2(1))(2(3))(2(2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
V 000052 55 1787          1562040849645 data_memory
(_unit VHDL(data_memory 0 4(data_memory 0 16))
	(_version vde)
	(_time 1562040849646 2019.07.02 01:14:09)
	(_source(\./../src/data_memory.vhd\))
	(_parameters tan)
	(_code 0f0c0c0958595f190c5849550a090a095b0959080d)
	(_ent
		(_time 1562040727718)
	)
	(_object
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_rt 0 0 7(_ent(_in))))
		(_port(_int ULA_RES 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL_1 1 0 9(_ent(_in))))
		(_port(_int DATA_BUS 0 0 10(_ent(_out))))
		(_port(_int clk -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int MEM_T 0 17(_array 2((_dto i 1023 i 0)))))
		(_sig(_int MEM 3 0 18(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21(_array -1((_dto i 9 i 0)))))
		(_sig(_int DEBUG 4 0 21(_arch(_uni))))
		(_prcs
			(MEM_PROC(_arch 0 0 24(_prcs(_simple)(_trgt(4)(6)(6(2))(6(1))(6(0))(7)(8)(9))(_sens(0)(1)(2)(3(2))(3(3))(5)(6))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751555 50528771 33751811 50529027 33686018 33686018 50463491)
		(50529027 33686018 33686018 50463491 50529027 33686018 33686018 50463491)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . data_memory 1 -1)
)
V 000051 55 2019          1562040849678 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 35))
	(_version vde)
	(_time 1562040849679 2019.07.02 01:14:09)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 2f2c2d2a717b2d39787f3a752a2a79282d292a2928)
	(_ent
		(_time 1562040575281)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int RT_in 2 0 17(_ent(_in))))
		(_port(_int zero_in -1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 19(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 21(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 22(_ent(_out))))
		(_port(_int EX_branch_address 2 0 24(_ent(_out))))
		(_port(_int EX_jump_address 2 0 25(_ent(_out))))
		(_port(_int ULA_RES 2 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int EX_rs 2 0 29(_ent(_out))))
		(_port(_int EX_rt 2 0 30(_ent(_out))))
		(_port(_int val 3 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
V 000051 55 1415          1562040849714 MEM_WB_REG
(_unit VHDL(mem_wb_reg 0 4(mem_wb_reg 0 20))
	(_version vde)
	(_time 1562040849715 2019.07.02 01:14:09)
	(_source(\./../src/MEM_WB_REG.vhd\))
	(_parameters tan)
	(_code 4e4d1d4c1e194e5b1a4a59141d4b18494c484b4849)
	(_ent
		(_time 1562030903333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int val 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_RES 1 0 7(_ent(_in))))
		(_port(_int DATA_BUS 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 2 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int write_register 0 0 13(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 14(_ent(_out))))
		(_port(_int M_DATA 1 0 15(_ent(_out))))
		(_port(_int M_WB_CONTROL 2 0 16(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(6)(7)(8)(9))(_sens(4)(5)(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(514)
	)
	(_model . MEM_WB_REG 1 -1)
)
V 000054 55 5913          1562040849755 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 46))
	(_version vde)
	(_time 1562040849756 2019.07.02 01:14:09)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 7d7e2e7c2c2a7d6b237d6f2625782b7b7c7b7e7b7e)
	(_ent
		(_time 1562040820638)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 76(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 79(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 10 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 80(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 11 0 80(_ent (_in))))
				(_port(_int selection -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~136 0 82(_array -1((_dto c 4 i 0)))))
				(_port(_int output 12 0 82(_ent (_out))))
			)
		)
		(MEM_WB_REG
			(_object
				(_port(_int DATA_BUS 6 0 62(_ent (_in))))
				(_port(_int EX_WB_CONTROL 7 0 63(_ent (_in))))
				(_port(_int ULA_RES 6 0 64(_ent (_in))))
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int reset -1 0 66(_ent (_in))))
				(_port(_int val 8 0 67(_ent (_in))))
				(_port(_int M_DATA 6 0 68(_ent (_out))))
				(_port(_int M_ULA_RES 6 0 69(_ent (_out))))
				(_port(_int M_WB_CONTROL 7 0 70(_ent (_out))))
				(_port(_int write_register 8 0 71(_ent (_out))))
			)
		)
		(data_memory
			(_object
				(_port(_int EX_MEM_CONTROL_1 4 0 52(_ent (_in))))
				(_port(_int EX_rt 5 0 53(_ent (_in))))
				(_port(_int ULA_RES 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int reset -1 0 56(_ent (_in))))
				(_port(_int DATA_BUS 5 0 57(_ent (_out))))
			)
		)
	)
	(_inst U11 0 102(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(EX_rs(d_31_0)))
			((input1)(EX_jump_address(d_31_0)))
			((selection)(EX_MEM_CONTROL(4)))
			((output)(BUS1180(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U12 0 113(_comp MEM_WB_REG)
		(_port
			((DATA_BUS)(DATA_BUS))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((val)(val))
			((M_DATA)(M_DATA))
			((M_ULA_RES)(M_ULA_RES))
			((M_WB_CONTROL)(M_WB_CONTROL))
			((write_register)(write_register))
		)
		(_use(_ent . MEM_WB_REG)
			(_port
				((val)(val))
				((ULA_RES)(ULA_RES))
				((DATA_BUS)(DATA_BUS))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((reset)(reset))
				((clk)(clk))
				((write_register)(write_register))
				((M_ULA_RES)(M_ULA_RES))
				((M_DATA)(M_DATA))
				((M_WB_CONTROL)(M_WB_CONTROL))
			)
		)
	)
	(_inst U9 0 137(_comp multiplexador)
		(_port
			((input0)(BUS1180(d_31_0)))
			((input1)(EX_branch_address(d_31_0)))
			((selection)(NET911))
			((output)(branch_instruction_address(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst data_memory_01 0 145(_comp data_memory)
		(_port
			((EX_MEM_CONTROL_1)(EX_MEM_CONTROL))
			((EX_rt)(EX_rt))
			((ULA_RES)(ULA_RES))
			((clk)(clk))
			((reset)(reset))
			((DATA_BUS)(DATA_BUS))
		)
		(_use(_ent . data_memory)
			(_port
				((reset)(reset))
				((EX_rt)(EX_rt))
				((ULA_RES)(ULA_RES))
				((EX_MEM_CONTROL_1)(EX_MEM_CONTROL_1))
				((DATA_BUS)(DATA_BUS))
				((clk)(clk))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 2 0 31(_ent(_in))))
		(_port(_int EX_jump_address 2 0 32(_ent(_in))))
		(_port(_int EX_rs 2 0 33(_ent(_in))))
		(_port(_int EX_rt 2 0 34(_ent(_in))))
		(_port(_int ULA_RES 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int val 3 0 36(_ent(_in))))
		(_port(_int PCSrc -1 0 37(_ent(_out))))
		(_port(_int M_DATA 2 0 38(_ent(_out))))
		(_port(_int M_ULA_RES 2 0 39(_ent(_out))))
		(_port(_int M_WB_CONTROL 1 0 40(_ent(_out))))
		(_port(_int branch_instruction_address 2 0 41(_ent(_out))))
		(_port(_int write_register 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 52(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int NET356 -1 0 88(_int(_uni))))
		(_sig(_int NET405 -1 0 89(_int(_uni))))
		(_sig(_int NET536 -1 0 90(_int(_uni))))
		(_sig(_int NET600 -1 0 91(_int(_uni))))
		(_sig(_int NET911 -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1180 9 0 93(_arch(_uni))))
		(_sig(_int DATA_BUS 9 0 94(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_assignment(_trgt(21))(_sens(3(0))(3(1))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(11))(_sens(0)(3(0))(3(1))(3(4))(3(5))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (3(0))(3(1))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 5 -1)
)
V 000051 55 2398          1562040849784 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1562040849785 2019.07.02 01:14:09)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 9c9e9c92cdcbc18b9b9289c59b9a9e9a9d9a9f9ace)
	(_ent
		(_time 1562030903405)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_ULA_RES(d_31_0)))
			((input1)(M_DATA(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
V 000046 55 731           1562040849823 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1562040849824 2019.07.02 01:14:09)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code bbb8bdefedecebadbfb8a9e1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1562040849814)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
V 000054 55 1083          1562040849862 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1562040849863 2019.07.02 01:14:09)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code eae9b9b8bebdedfdecedf3b1bbecb9ecefede2eceb)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2377          1562040849901 ALU
(_unit VHDL(alu 0 26(alu 0 40))
	(_version vde)
	(_time 1562040849902 2019.07.02 01:14:09)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 090a000f535f581f0b084a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1562032153636)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -2((_dto i 4 i 0)))))
		(_port(_int shamt 3 0 34(_ent(_in))))
		(_port(_int Zero -2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int output 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 43(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 44(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 6 0 44(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__62(_arch 1 0 62(_assignment(_trgt(5))(_sens(6(_range 8))(6(_object 0))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12))(6(_range 13))(6(_range 14))(2))(_read(6(_range 15))(6(_object 0))(6(_range 16))(6(_range 17))(6(_range 18))(6(_range 19))(6(_range 20))(6(_range 21))))))
			(line__72(_arch 2 0 72(_assignment(_trgt(4))(_sens(6(_range 22))(7))(_read(6(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1562040849944 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1562040849945 2019.07.02 01:14:09)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 383a333d386f652e3f3e2c623a3e3d3e3e3f3c3b3a)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000059 55 969           1562040875678 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040875679 2019.07.02 01:14:35)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code bfebe5ebbce9e8a8bfbfade4ebb9bcb8bbb9b6b9e9)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040880972 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040880973 2019.07.02 01:14:40)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6f3d676f6c3938786f6f7d343b696c686b69666939)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040899317 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040899318 2019.07.02 01:14:59)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 17101710454140001717054c4311141013111e1141)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 50463234 33686018)
		(33686018 3)
		(50463234 2)
		(33751555 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040918181 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040918182 2019.07.02 01:15:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c3c3c896959594d4c3c3d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(50463234 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 967           1562040966197 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040966198 2019.07.02 01:16:06)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 52550e5105040545525240090654515556545b5404)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 197122)
		(33686018 3)
		(33686018 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000059 55 969           1562040970994 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040970995 2019.07.02 01:16:10)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0f0a07090c5958180f0f1d545b090c080b09060959)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(33686018 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000059 55 969           1562040972010 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 11))
	(_version vde)
	(_time 1562040972011 2019.07.02 01:16:12)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 07020b01555150100707155c5301040003010e0151)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 3)
		(33686018 2)
		(33686019 771)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
