# ðŸ“˜ Day 1: Verilog RTL, Simulation, and Open-Source Synthesis

This session introduces **Verilog RTL design**, **simulation with open-source tools**, and **logic synthesis** using Yosys.

---

## ðŸ”¹ Verilog RTL Design and Synthesis

* **RTL (Register Transfer Level):**

  * Describes **cycle-accurate behavior** using combinational and sequential constructs.
  * Synthesizers map RTL â†’ **gates and flip-flops**.

* **Best Practices:**

  * Always write **complete assignments** in combinational blocks.
  * Use **non-blocking (`<=`)** assignments in clocked blocks.
  * Ensures **simulation = synthesis intent**.

---

## ðŸ”¹ Open-Source Simulator: Icarus Verilog

* **Icarus Verilog (`iverilog`)**: compiles RTL + testbench into a runnable simulation.
* **VCD waveform dumping:** `$dumpfile`, `$dumpvars`.
* **GTKWave**: view and debug signal transitions.

**Typical Flow:**

1. Compile: `iverilog -o simv design.v tb.v`
2. Run: `vvp simv`
3. View: open `dump.vcd` in GTKWave

---

## ðŸ§ª Labs: Icarus Verilog and GTKWave

* **Part 1:** Write a simple testbench, print results.
* **Part 2:** Add `$dumpfile` / `$dumpvars` for VCD output.
* **Part 3:** Inspect waveforms in GTKWave.

**Key Skills Practiced:**

* Stimulus generation
* Clock/reset sequencing
* Output checking against expected behavior

---

## ðŸ”¹ Intro to Yosys and Logic Synthesis

* **Yosys Flow:**

  1. `read_verilog` â€“ parse RTL
  2. `hierarchy` â€“ resolve modules
  3. `proc; opt` â€“ process and optimize
  4. `abc` â€“ map logic to standard cells
  5. `write_verilog` or `write_json` â€“ output netlist

* Performs **optimizations:** constant propagation, Boolean simplification, tech mapping.

---

## ðŸ§ª Labs: Yosys with Sky130 PDKs

* Build a **1-bit mux (â€œgood muxâ€)** using Sky130 standard-cell library.
* Inspect synthesized netlist and chosen cells.
* Verify **functional equivalence**:

  * Simulate RTL and synthesized netlist with same testbench.
  * Compare waveforms in GTKWave.

---

## âœ… Takeaways

* Write **clean RTL** â†’ ensures synthesis matches intent.
* Use **iverilog + GTKWave** for quick simulation/debugging.
* Yosys enables **open-source synthesis** with Sky130 PDK.
* Always verify **RTL vs gate-level equivalence** before moving forward.
