Info (10281): Verilog HDL Declaration information at top_module.v(39): object "invert_addr" differs only in case from object "INVERT_ADDR" in the same scope File: C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/top_module.v Line: 39
Info (10281): Verilog HDL Declaration information at seg7_data2.v(34): object "count" differs only in case from object "COUNT" in the same scope File: C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data2.v Line: 34
Info (10281): Verilog HDL Declaration information at seg7_data2.v(32): object "display" differs only in case from object "DISPLAY" in the same scope File: C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data2.v Line: 32
Warning (10268): Verilog HDL information at seg7_data.v(71): always construct contains both blocking and non-blocking assignments File: C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v Line: 71
Info (10281): Verilog HDL Declaration information at seg7_data.v(39): object "display" differs only in case from object "DISPLAY" in the same scope File: C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/seg7_data.v Line: 39
Info (10281): Verilog HDL Declaration information at CONTROL.v(23): object "delay" differs only in case from object "DELAY" in the same scope File: C:/Users/admin/OneDrive/Study/FINAL_OPTIMUM5/CONTROL.v Line: 23
