<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/otbn/rtl/otbn_reg_pkg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Register Package auto-generated by `reggen` containing data structure</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="kn">package</span> <span class="n">otbn_reg_pkg</span><span class="p">;</span>
<a name="l-8"></a>
<a name="l-9"></a>  <span class="c1">// Param list</span>
<a name="l-10"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">NumAlerts</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
<a name="l-11"></a>
<a name="l-12"></a>  <span class="c1">////////////////////////////</span>
<a name="l-13"></a>  <span class="c1">// Typedefs for registers //</span>
<a name="l-14"></a>  <span class="c1">////////////////////////////</span>
<a name="l-15"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-16"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-17"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-18"></a>    <span class="p">}</span> <span class="n">done</span><span class="p">;</span>
<a name="l-19"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-20"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-21"></a>    <span class="p">}</span> <span class="n">err</span><span class="p">;</span>
<a name="l-22"></a>  <span class="p">}</span> <span class="n">otbn_reg2hw_intr_state_reg_t</span><span class="p">;</span>
<a name="l-23"></a>
<a name="l-24"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-25"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-26"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-27"></a>    <span class="p">}</span> <span class="n">done</span><span class="p">;</span>
<a name="l-28"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-29"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-30"></a>    <span class="p">}</span> <span class="n">err</span><span class="p">;</span>
<a name="l-31"></a>  <span class="p">}</span> <span class="n">otbn_reg2hw_intr_enable_reg_t</span><span class="p">;</span>
<a name="l-32"></a>
<a name="l-33"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-34"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-35"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-36"></a>      <span class="kt">logic</span>        <span class="n">qe</span><span class="p">;</span>
<a name="l-37"></a>    <span class="p">}</span> <span class="n">done</span><span class="p">;</span>
<a name="l-38"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-39"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-40"></a>      <span class="kt">logic</span>        <span class="n">qe</span><span class="p">;</span>
<a name="l-41"></a>    <span class="p">}</span> <span class="n">err</span><span class="p">;</span>
<a name="l-42"></a>  <span class="p">}</span> <span class="n">otbn_reg2hw_intr_test_reg_t</span><span class="p">;</span>
<a name="l-43"></a>
<a name="l-44"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-45"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-46"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-47"></a>      <span class="kt">logic</span>        <span class="n">qe</span><span class="p">;</span>
<a name="l-48"></a>    <span class="p">}</span> <span class="n">imem_uncorrectable</span><span class="p">;</span>
<a name="l-49"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-50"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-51"></a>      <span class="kt">logic</span>        <span class="n">qe</span><span class="p">;</span>
<a name="l-52"></a>    <span class="p">}</span> <span class="n">dmem_uncorrectable</span><span class="p">;</span>
<a name="l-53"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-54"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-55"></a>      <span class="kt">logic</span>        <span class="n">qe</span><span class="p">;</span>
<a name="l-56"></a>    <span class="p">}</span> <span class="n">reg_uncorrectable</span><span class="p">;</span>
<a name="l-57"></a>  <span class="p">}</span> <span class="n">otbn_reg2hw_alert_test_reg_t</span><span class="p">;</span>
<a name="l-58"></a>
<a name="l-59"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-60"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-61"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-62"></a>      <span class="kt">logic</span>        <span class="n">qe</span><span class="p">;</span>
<a name="l-63"></a>    <span class="p">}</span> <span class="n">start</span><span class="p">;</span>
<a name="l-64"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-65"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-66"></a>      <span class="kt">logic</span>        <span class="n">qe</span><span class="p">;</span>
<a name="l-67"></a>    <span class="p">}</span> <span class="n">dummy</span><span class="p">;</span>
<a name="l-68"></a>  <span class="p">}</span> <span class="n">otbn_reg2hw_cmd_reg_t</span><span class="p">;</span>
<a name="l-69"></a>
<a name="l-70"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-71"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">q</span><span class="p">;</span>
<a name="l-72"></a>  <span class="p">}</span> <span class="n">otbn_reg2hw_start_addr_reg_t</span><span class="p">;</span>
<a name="l-73"></a>
<a name="l-74"></a>
<a name="l-75"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-76"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-77"></a>      <span class="kt">logic</span>        <span class="n">d</span><span class="p">;</span>
<a name="l-78"></a>      <span class="kt">logic</span>        <span class="n">de</span><span class="p">;</span>
<a name="l-79"></a>    <span class="p">}</span> <span class="n">done</span><span class="p">;</span>
<a name="l-80"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-81"></a>      <span class="kt">logic</span>        <span class="n">d</span><span class="p">;</span>
<a name="l-82"></a>      <span class="kt">logic</span>        <span class="n">de</span><span class="p">;</span>
<a name="l-83"></a>    <span class="p">}</span> <span class="n">err</span><span class="p">;</span>
<a name="l-84"></a>  <span class="p">}</span> <span class="n">otbn_hw2reg_intr_state_reg_t</span><span class="p">;</span>
<a name="l-85"></a>
<a name="l-86"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-87"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-88"></a>      <span class="kt">logic</span>        <span class="n">d</span><span class="p">;</span>
<a name="l-89"></a>    <span class="p">}</span> <span class="n">busy</span><span class="p">;</span>
<a name="l-90"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-91"></a>      <span class="kt">logic</span>        <span class="n">d</span><span class="p">;</span>
<a name="l-92"></a>    <span class="p">}</span> <span class="n">dummy</span><span class="p">;</span>
<a name="l-93"></a>  <span class="p">}</span> <span class="n">otbn_hw2reg_status_reg_t</span><span class="p">;</span>
<a name="l-94"></a>
<a name="l-95"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-96"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">d</span><span class="p">;</span>
<a name="l-97"></a>    <span class="kt">logic</span>        <span class="n">de</span><span class="p">;</span>
<a name="l-98"></a>  <span class="p">}</span> <span class="n">otbn_hw2reg_err_code_reg_t</span><span class="p">;</span>
<a name="l-99"></a>
<a name="l-100"></a>
<a name="l-101"></a>  <span class="c1">///////////////////////////////////////</span>
<a name="l-102"></a>  <span class="c1">// Register to internal design logic //</span>
<a name="l-103"></a>  <span class="c1">///////////////////////////////////////</span>
<a name="l-104"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-105"></a>    <span class="n">otbn_reg2hw_intr_state_reg_t</span> <span class="n">intr_state</span><span class="p">;</span> <span class="c1">// [49:48]</span>
<a name="l-106"></a>    <span class="n">otbn_reg2hw_intr_enable_reg_t</span> <span class="n">intr_enable</span><span class="p">;</span> <span class="c1">// [47:46]</span>
<a name="l-107"></a>    <span class="n">otbn_reg2hw_intr_test_reg_t</span> <span class="n">intr_test</span><span class="p">;</span> <span class="c1">// [45:42]</span>
<a name="l-108"></a>    <span class="n">otbn_reg2hw_alert_test_reg_t</span> <span class="n">alert_test</span><span class="p">;</span> <span class="c1">// [41:36]</span>
<a name="l-109"></a>    <span class="n">otbn_reg2hw_cmd_reg_t</span> <span class="n">cmd</span><span class="p">;</span> <span class="c1">// [35:32]</span>
<a name="l-110"></a>    <span class="n">otbn_reg2hw_start_addr_reg_t</span> <span class="n">start_addr</span><span class="p">;</span> <span class="c1">// [31:0]</span>
<a name="l-111"></a>  <span class="p">}</span> <span class="n">otbn_reg2hw_t</span><span class="p">;</span>
<a name="l-112"></a>
<a name="l-113"></a>  <span class="c1">///////////////////////////////////////</span>
<a name="l-114"></a>  <span class="c1">// Internal design logic to register //</span>
<a name="l-115"></a>  <span class="c1">///////////////////////////////////////</span>
<a name="l-116"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-117"></a>    <span class="n">otbn_hw2reg_intr_state_reg_t</span> <span class="n">intr_state</span><span class="p">;</span> <span class="c1">// [38:37]</span>
<a name="l-118"></a>    <span class="n">otbn_hw2reg_status_reg_t</span> <span class="n">status</span><span class="p">;</span> <span class="c1">// [36:37]</span>
<a name="l-119"></a>    <span class="n">otbn_hw2reg_err_code_reg_t</span> <span class="n">err_code</span><span class="p">;</span> <span class="c1">// [36:37]</span>
<a name="l-120"></a>  <span class="p">}</span> <span class="n">otbn_hw2reg_t</span><span class="p">;</span>
<a name="l-121"></a>
<a name="l-122"></a>  <span class="c1">// Register Address</span>
<a name="l-123"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_INTR_STATE_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h 0</span><span class="p">;</span>
<a name="l-124"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_INTR_ENABLE_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h 4</span><span class="p">;</span>
<a name="l-125"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_INTR_TEST_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h 8</span><span class="p">;</span>
<a name="l-126"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_ALERT_TEST_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h c</span><span class="p">;</span>
<a name="l-127"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_CMD_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h 10</span><span class="p">;</span>
<a name="l-128"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_STATUS_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h 14</span><span class="p">;</span>
<a name="l-129"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_ERR_CODE_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h 18</span><span class="p">;</span>
<a name="l-130"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_START_ADDR_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h 1c</span><span class="p">;</span>
<a name="l-131"></a>
<a name="l-132"></a>  <span class="c1">// Window parameter</span>
<a name="l-133"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_IMEM_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h 100000</span><span class="p">;</span>
<a name="l-134"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_IMEM_SIZE</span>   <span class="o">=</span> <span class="mh">22&#39;h 1000</span><span class="p">;</span>
<a name="l-135"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_DMEM_OFFSET</span> <span class="o">=</span> <span class="mh">22&#39;h 200000</span><span class="p">;</span>
<a name="l-136"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_DMEM_SIZE</span>   <span class="o">=</span> <span class="mh">22&#39;h 1000</span><span class="p">;</span>
<a name="l-137"></a>
<a name="l-138"></a>  <span class="c1">// Register Index</span>
<a name="l-139"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">int</span> <span class="p">{</span>
<a name="l-140"></a>    <span class="n">OTBN_INTR_STATE</span><span class="p">,</span>
<a name="l-141"></a>    <span class="n">OTBN_INTR_ENABLE</span><span class="p">,</span>
<a name="l-142"></a>    <span class="n">OTBN_INTR_TEST</span><span class="p">,</span>
<a name="l-143"></a>    <span class="n">OTBN_ALERT_TEST</span><span class="p">,</span>
<a name="l-144"></a>    <span class="n">OTBN_CMD</span><span class="p">,</span>
<a name="l-145"></a>    <span class="n">OTBN_STATUS</span><span class="p">,</span>
<a name="l-146"></a>    <span class="n">OTBN_ERR_CODE</span><span class="p">,</span>
<a name="l-147"></a>    <span class="n">OTBN_START_ADDR</span>
<a name="l-148"></a>  <span class="p">}</span> <span class="n">otbn_id_e</span><span class="p">;</span>
<a name="l-149"></a>
<a name="l-150"></a>  <span class="c1">// Register width information to check illegal writes</span>
<a name="l-151"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">OTBN_PERMIT</span> <span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">&#39;{</span>
<a name="l-152"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[0] OTBN_INTR_STATE</span>
<a name="l-153"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[1] OTBN_INTR_ENABLE</span>
<a name="l-154"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[2] OTBN_INTR_TEST</span>
<a name="l-155"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[3] OTBN_ALERT_TEST</span>
<a name="l-156"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[4] OTBN_CMD</span>
<a name="l-157"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[5] OTBN_STATUS</span>
<a name="l-158"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[6] OTBN_ERR_CODE</span>
<a name="l-159"></a>    <span class="mb">4&#39;b 1111</span>  <span class="c1">// index[7] OTBN_START_ADDR</span>
<a name="l-160"></a>  <span class="p">};</span>
<a name="l-161"></a><span class="k">endpackage</span>
</pre></div>
</td></tr></table>
  </body>
</html>