
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.344 ; gain = 4.984 ; free physical = 19037 ; free virtual = 328902
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir" "*.svh"]] 
# }
# synth_design -top top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18517
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2856.492 ; gain = 0.000 ; free physical = 4721 ; free virtual = 300594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:55]
WARNING: [Synth 8-567] referenced signal 'params' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'uk' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'yo1' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'yo2' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'b0t' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'b1t' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'b2t' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'uk1' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'ysum' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'utmp' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'yk' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'yk1' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
WARNING: [Synth 8-567] referenced signal 'dout' should be on the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2856.492 ; gain = 0.000 ; free physical = 19724 ; free virtual = 315639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2856.492 ; gain = 0.000 ; free physical = 19630 ; free virtual = 315558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 19542 ; free virtual = 315475
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'temp_dout_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'temp_ready_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'temp_yk_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'temp_wait_counter_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'obf_next_state_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'temp_utmp_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'temp_ysum_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'temp_uk_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'temp_b0_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'temp_uk2_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'temp_b2_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'temp_uk1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'temp_b1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'temp_a2_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'temp_yk2_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'temp_a1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'temp_yk1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/iir.v:131]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 18839 ; free virtual = 314790
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP b2t, operation Mode is: A*B.
DSP Report: operator b2t is absorbed into DSP b2t.
DSP Report: Generating DSP temp_utmp0, operation Mode is: C+A*B.
DSP Report: operator temp_utmp0 is absorbed into DSP temp_utmp0.
DSP Report: operator b0t is absorbed into DSP temp_utmp0.
DSP Report: Generating DSP temp_utmp0, operation Mode is: PCIN+A*B.
DSP Report: operator temp_utmp0 is absorbed into DSP temp_utmp0.
DSP Report: operator b1t is absorbed into DSP temp_utmp0.
WARNING: [Synth 8-3332] Sequential element (temp_ready_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_yk_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_ysum_reg[25]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12246 ; free virtual = 308294
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 3, Available = 0. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | C+A*B       | 16     | 8      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | PCIN+A*B    | 16     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12089 ; free virtual = 308140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 11866 ; free virtual = 307921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12502 ; free virtual = 308776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12536 ; free virtual = 308812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12663 ; free virtual = 308939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12700 ; free virtual = 308976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12751 ; free virtual = 309028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12754 ; free virtual = 309031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    87|
|3     |LUT1   |     8|
|4     |LUT2   |   222|
|5     |LUT3   |    36|
|6     |LUT4   |   172|
|7     |LUT5   |   133|
|8     |LUT6   |   107|
|9     |MUXF7  |     1|
|10    |FDCE   |   205|
|11    |FDPE   |     1|
|12    |FDRE   |     5|
|13    |FDSE   |     3|
|14    |LD     |   204|
|15    |IBUF   |    28|
|16    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1223|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12749 ; free virtual = 309025
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12813 ; free virtual = 309089
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 12822 ; free virtual = 309098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2885.453 ; gain = 0.000 ; free physical = 13040 ; free virtual = 309334
INFO: [Netlist 29-17] Analyzing 292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.453 ; gain = 0.000 ; free physical = 13283 ; free virtual = 309609
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 204 instances were transformed.
  LD => LDCE: 204 instances

Synth Design complete, checksum: 77dc68f5
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2885.453 ; gain = 29.109 ; free physical = 13397 ; free virtual = 309727
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/util_temp_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/timing_temp_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2964.121 ; gain = 78.668 ; free physical = 9735 ; free virtual = 306168
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/power_temp_top_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/iir/power_temp_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:00:53 2022...
real 77.33
user 74.73
sys 9.15
