Analysis & Synthesis report for PokemonFPGA
Thu Nov 17 20:44:09 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov 17 20:44:09 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; PokemonFPGA                                 ;
; Top-level Entity Name              ; PokemonFPGA                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; PokemonFPGA        ; PokemonFPGA        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                           ; IP Include File  ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0                                                                                                                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_accumulate:accumulate                                                                                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                     ; Pokemon_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_irq_mapper:irq_mapper                                                                                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_key:key                                                                                                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_keycode:keycode                                                                                                                                                                                   ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_leds_pio:leds_pio                                                                                                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accumulate_s1_agent                                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo                                                                                                            ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator                                                                                                       ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                             ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                     ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                         ; Pokemon_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                              ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                          ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                          ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                          ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                        ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                   ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                            ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                       ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                        ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                   ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                              ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                    ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                          ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                   ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                              ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                     ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                  ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                        ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                              ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                    ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                      ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent                                                                                                                      ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo                                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator                                                                                                            ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router:router                                                                                                                   ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router:router_001                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_002                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_003                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_004                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_005                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_006                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_007:router_007                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_008                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_009                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_010                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_011                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_012                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_013                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_014                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_015                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_016                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_017                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_018                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                             ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                           ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                      ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                      ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                            ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                        ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                        ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                            ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                        ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                   ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                              ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                    ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                          ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                    ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                          ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                    ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                          ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                    ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                          ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                    ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                          ; Pokemon_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu                                                                                                                                        ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                 ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_accumulate:reset                                                                                                                                                                                  ; Pokemon_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                        ; Pokemon_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                    ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_sdram:sdram                                                                                                                                                                                       ; Pokemon_soc.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_sdram_pll:sdram_pll                                                                                                                                                                               ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_spi_0:spi_0                                                                                                                                                                                       ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                         ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_timer_0:timer_0                                                                                                                                                                                   ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_accumulate:usb_gpx                                                                                                                                                                                ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_accumulate:usb_irq                                                                                                                                                                                ; Pokemon_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_usb_rst:usb_rst                                                                                                                                                                                   ; Pokemon_soc.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 17 20:43:53 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file character_movement.sv
    Info (12023): Found entity 1: Character_Movement File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Character_Movement.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/pokemon_soc.v
    Info (12023): Found entity 1: Pokemon_soc File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv
    Info (12023): Found entity 1: Pokemon_soc_irq_mapper File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_mux File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_demux File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_mux File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_demux File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_router_007_default_decode File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: Pokemon_soc_mm_interconnect_0_router_007 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Pokemon_soc_mm_interconnect_0_router_002 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Pokemon_soc_mm_interconnect_0_router_default_decode File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Pokemon_soc_mm_interconnect_0_router File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v
    Info (12023): Found entity 1: Pokemon_soc_usb_rst File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v
    Info (12023): Found entity 1: Pokemon_soc_timer_0 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: Pokemon_soc_sysid_qsys_0 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v
    Info (12023): Found entity 1: Pokemon_soc_spi_0 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v
    Info (12023): Found entity 1: Pokemon_soc_sdram_pll_dffpipe_l2c File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: Pokemon_soc_sdram_pll_stdsync_sv6 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: Pokemon_soc_sdram_pll_altpll_vg92 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: Pokemon_soc_sdram_pll File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v
    Info (12023): Found entity 1: Pokemon_soc_sdram_input_efifo_module File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v Line: 21
    Info (12023): Found entity 2: Pokemon_soc_sdram File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: Pokemon_soc_onchip_memory2_0 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: Pokemon_soc_nios2_gen2_0 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: Pokemon_soc_nios2_gen2_0_cpu File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v
    Info (12023): Found entity 1: Pokemon_soc_leds_pio File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v
    Info (12023): Found entity 1: Pokemon_soc_keycode File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_key.v
    Info (12023): Found entity 1: Pokemon_soc_key File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v
    Info (12023): Found entity 1: Pokemon_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: Pokemon_soc_jtag_uart_0_scfifo_w File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: Pokemon_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: Pokemon_soc_jtag_uart_0_scfifo_r File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: Pokemon_soc_jtag_uart_0 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v
    Info (12023): Found entity 1: Pokemon_soc_hex_digits_pio File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v
    Info (12023): Found entity 1: Pokemon_soc_accumulate File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pokemonfpga.sv
    Info (12023): Found entity 1: PokemonFPGA File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/PokemonFPGA.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file frameram.sv
    Info (12023): Found entity 1: characterRAM File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/frameRAM.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at Pokemon_soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v Line: 402
Info (12127): Elaborating entity "PokemonFPGA" for the top level hierarchy
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/PokemonFPGA.sv Line: 92
Info (12128): Elaborating entity "Pokemon_soc" for hierarchy "Pokemon_soc:u0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/PokemonFPGA.sv Line: 154
Info (12128): Elaborating entity "Pokemon_soc_accumulate" for hierarchy "Pokemon_soc:u0|Pokemon_soc_accumulate:accumulate" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 141
Info (12128): Elaborating entity "Pokemon_soc_hex_digits_pio" for hierarchy "Pokemon_soc:u0|Pokemon_soc_hex_digits_pio:hex_digits_pio" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 152
Info (12128): Elaborating entity "Pokemon_soc_jtag_uart_0" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 165
Info (12128): Elaborating entity "Pokemon_soc_jtag_uart_0_scfifo_w" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "Pokemon_soc_jtag_uart_0_scfifo_r" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Pokemon_soc:u0|Pokemon_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Pokemon_soc_key" for hierarchy "Pokemon_soc:u0|Pokemon_soc_key:key" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 173
Info (12128): Elaborating entity "Pokemon_soc_keycode" for hierarchy "Pokemon_soc:u0|Pokemon_soc_keycode:keycode" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 184
Info (12128): Elaborating entity "Pokemon_soc_leds_pio" for hierarchy "Pokemon_soc:u0|Pokemon_soc_leds_pio:leds_pio" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 195
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 224
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Pokemon_soc:u0|Pokemon_soc_nios2_gen2_0:nios2_gen2_0|Pokemon_soc_nios2_gen2_0_cpu:cpu|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Pokemon_soc_onchip_memory2_0" for hierarchy "Pokemon_soc:u0|Pokemon_soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 238
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pokemon_soc:u0|Pokemon_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "Pokemon_soc:u0|Pokemon_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "Pokemon_soc:u0|Pokemon_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Pokemon_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ig1.tdf
    Info (12023): Found entity 1: altsyncram_4ig1 File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/db/altsyncram_4ig1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4ig1" for hierarchy "Pokemon_soc:u0|Pokemon_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Pokemon_soc_sdram" for hierarchy "Pokemon_soc:u0|Pokemon_soc_sdram:sdram" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 269
Info (12128): Elaborating entity "Pokemon_soc_sdram_input_efifo_module" for hierarchy "Pokemon_soc:u0|Pokemon_soc_sdram:sdram|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v Line: 298
Info (12128): Elaborating entity "Pokemon_soc_sdram_pll" for hierarchy "Pokemon_soc:u0|Pokemon_soc_sdram_pll:sdram_pll" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 296
Info (12128): Elaborating entity "Pokemon_soc_sdram_pll_stdsync_sv6" for hierarchy "Pokemon_soc:u0|Pokemon_soc_sdram_pll:sdram_pll|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "Pokemon_soc_sdram_pll_dffpipe_l2c" for hierarchy "Pokemon_soc:u0|Pokemon_soc_sdram_pll:sdram_pll|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "Pokemon_soc_sdram_pll_altpll_vg92" for hierarchy "Pokemon_soc:u0|Pokemon_soc_sdram_pll:sdram_pll|Pokemon_soc_sdram_pll_altpll_vg92:sd1" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "Pokemon_soc_spi_0" for hierarchy "Pokemon_soc:u0|Pokemon_soc_spi_0:spi_0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 312
Info (12128): Elaborating entity "Pokemon_soc_sysid_qsys_0" for hierarchy "Pokemon_soc:u0|Pokemon_soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 319
Info (12128): Elaborating entity "Pokemon_soc_timer_0" for hierarchy "Pokemon_soc:u0|Pokemon_soc_timer_0:timer_0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 330
Info (12128): Elaborating entity "Pokemon_soc_usb_rst" for hierarchy "Pokemon_soc:u0|Pokemon_soc_usb_rst:usb_rst" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 357
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 455
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 1440
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 1500
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 1564
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 1628
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 1692
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 1756
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 1820
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 1884
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 1948
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 2524
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 2588
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 2669
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 2750
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 2834
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 2875
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 3459
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 3500
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 3541
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_router" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router:router" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 4932
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_router_default_decode" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router:router|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv Line: 200
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_router_002" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 4964
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_002:router_002|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_router_007" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_007:router_007" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 5044
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_router_007_default_decode" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_router_007:router_007|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 5270
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_cmd_demux" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 5383
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_cmd_mux" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 5519
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_rsp_demux" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 5910
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_rsp_mux" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 6391
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv Line: 550
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 6570
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 6636
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 6670
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 6801
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v Line: 6946
Info (12128): Elaborating entity "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "Pokemon_soc_irq_mapper" for hierarchy "Pokemon_soc:u0|Pokemon_soc_irq_mapper:irq_mapper" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 464
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Pokemon_soc:u0|altera_reset_controller:rst_controller" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 527
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Pokemon_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Pokemon_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Pokemon_soc:u0|altera_reset_controller:rst_controller_001" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v Line: 590
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vc" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/PokemonFPGA.sv Line: 167
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:cm" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/PokemonFPGA.sv Line: 177
Warning (10240): Verilog HDL Always Construct warning at Color_Mapper.sv(370): inferring latch(es) for variable "Red", which holds its previous value in one or more paths through the always construct File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 370
Warning (10240): Verilog HDL Always Construct warning at Color_Mapper.sv(370): inferring latch(es) for variable "Green", which holds its previous value in one or more paths through the always construct File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 370
Warning (10240): Verilog HDL Always Construct warning at Color_Mapper.sv(370): inferring latch(es) for variable "Blue", which holds its previous value in one or more paths through the always construct File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 370
Error (10166): SystemVerilog RTL Coding error at Color_Mapper.sv(370): always_comb construct does not infer purely combinational logic. File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 370
Info (10041): Inferred latch for "Blue[0]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Blue[1]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Blue[2]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Blue[3]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Blue[4]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Blue[5]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Blue[6]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Blue[7]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Green[0]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Green[1]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Green[2]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Green[3]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Green[4]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Green[5]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Green[6]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Green[7]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Red[0]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Red[1]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Red[2]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Red[3]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Red[4]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Red[5]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Red[6]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Info (10041): Inferred latch for "Red[7]" at Color_Mapper.sv(431) File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/Color_Mapper.sv Line: 431
Error (12152): Can't elaborate user hierarchy "color_mapper:cm" File: C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/PokemonFPGA.sv Line: 177
Info (144001): Generated suppressed messages file C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings
    Error: Peak virtual memory: 4901 megabytes
    Error: Processing ended: Thu Nov 17 20:44:11 2022
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/techw/Downloads/Docs/ECE385/Final Project/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg.


