
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a754  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001214  0800a864  0800a864  0000b864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba78  0800ba78  0000d078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800ba78  0800ba78  0000d078  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800ba78  0800ba78  0000d078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0800ba78  0800ba78  0000ca78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba88  0800ba88  0000ca88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800ba8c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002da0  20000078  0800bb04  0000d078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002e18  0800bb04  0000de18  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c853  00000000  00000000  0000d0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cb6  00000000  00000000  000298f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a58  00000000  00000000  0002e5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000143e  00000000  00000000  00030008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e5da  00000000  00000000  00031446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022556  00000000  00000000  0004fa20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a1bf  00000000  00000000  00071f76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c135  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006eb8  00000000  00000000  0010c178  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00113030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a84c 	.word	0x0800a84c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800a84c 	.word	0x0800a84c

08000150 <display_init>:
/**
 * @brief C-callable function to initialize the display subsystem.
 * @note Called once from main.c before the RTOS scheduler starts.
 */
void display_init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    // Create the binary semaphore (it starts "empty")
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 8000154:	2203      	movs	r2, #3
 8000156:	2100      	movs	r1, #0
 8000158:	2001      	movs	r0, #1
 800015a:	f007 fc8c 	bl	8007a76 <xQueueGenericCreate>
 800015e:	4603      	mov	r3, r0
 8000160:	4a01      	ldr	r2, [pc, #4]	@ (8000168 <display_init+0x18>)
 8000162:	6013      	str	r3, [r2, #0]
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}
 8000168:	20000094 	.word	0x20000094

0800016c <display_task_entry>:
/**
 * @brief RTOS task entry function.
 * @note Called by freertos.c to start the display task.
 */
void display_task_entry(void *argument)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // Pass control to our C++ object's main task method
    g_display.task();
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <display_task_entry+0x18>)
 8000176:	f000 f8d1 	bl	800031c <_ZN9MyDisplay4taskEv>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	20000098 	.word	0x20000098

08000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
// --- C++ Class Implementation ---

/**
 * @brief Constructor for MyDisplay class.
 */
MyDisplay::MyDisplay(I2C_HandleTypeDef *hi2c)
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
 8000190:	6039      	str	r1, [r7, #0]
{
    // Initialize private member variables
    this->hi2c = hi2c;
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	683a      	ldr	r2, [r7, #0]
 8000196:	601a      	str	r2, [r3, #0]
    this->current_key = 0;
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2200      	movs	r2, #0
 800019c:	711a      	strb	r2, [r3, #4]
    this->main_text[0] = '\0';// '\0' means no key is active
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2200      	movs	r2, #0
 80001a2:	779a      	strb	r2, [r3, #30]
    this->needs_update = true;  // Force a screen update on the first run
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	2201      	movs	r2, #1
 80001a8:	715a      	strb	r2, [r3, #5]
    // Initialize the status text buffer
    strncpy(this->status_text, "Press a key", sizeof(this->status_text) - 1);
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	3306      	adds	r3, #6
 80001ae:	2217      	movs	r2, #23
 80001b0:	4904      	ldr	r1, [pc, #16]	@ (80001c4 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef+0x3c>)
 80001b2:	4618      	mov	r0, r3
 80001b4:	f00a fa50 	bl	800a658 <strncpy>
}
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	4618      	mov	r0, r3
 80001bc:	3708      	adds	r7, #8
 80001be:	46bd      	mov	sp, r7
 80001c0:	bd80      	pop	{r7, pc}
 80001c2:	bf00      	nop
 80001c4:	0800a864 	.word	0x0800a864

080001c8 <_ZN9MyDisplay4initEv>:

/**
 * @brief Private method to initialize the SSD1306 controller.
 */
bool MyDisplay::init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
    // Wait for the display to power on and stabilize
    vTaskDelay(pdMS_TO_TICKS(100));
 80001d0:	2064      	movs	r0, #100	@ 0x64
 80001d2:	f008 fc87 	bl	8008ae4 <vTaskDelay>
    return ssd1306_Init();
 80001d6:	f001 f975 	bl	80014c4 <ssd1306_Init>
 80001da:	4603      	mov	r3, r0
 80001dc:	2b00      	cmp	r3, #0
 80001de:	bf14      	ite	ne
 80001e0:	2301      	movne	r3, #1
 80001e2:	2300      	moveq	r3, #0
 80001e4:	b2db      	uxtb	r3, r3
}
 80001e6:	4618      	mov	r0, r3
 80001e8:	3708      	adds	r7, #8
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}

080001ee <_ZN9MyDisplay12on_key_pressEc>:

/**
 * @brief Public API called by the keypad task to report a key press.
 */
void MyDisplay::on_key_press(char key)
{
 80001ee:	b480      	push	{r7}
 80001f0:	b085      	sub	sp, #20
 80001f2:	af00      	add	r7, sp, #0
 80001f4:	6078      	str	r0, [r7, #4]
 80001f6:	460b      	mov	r3, r1
 80001f8:	70fb      	strb	r3, [r7, #3]
    // '*' key acts as a 'clear' command
    char new_key_state = (key == '*') ? 0 : key;
 80001fa:	78fb      	ldrb	r3, [r7, #3]
 80001fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80001fe:	d001      	beq.n	8000204 <_ZN9MyDisplay12on_key_pressEc+0x16>
 8000200:	78fb      	ldrb	r3, [r7, #3]
 8000202:	e000      	b.n	8000206 <_ZN9MyDisplay12on_key_pressEc+0x18>
 8000204:	2300      	movs	r3, #0
 8000206:	73fb      	strb	r3, [r7, #15]

    if (this->current_key != new_key_state) {
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	791b      	ldrb	r3, [r3, #4]
 800020c:	7bfa      	ldrb	r2, [r7, #15]
 800020e:	429a      	cmp	r2, r3
 8000210:	d005      	beq.n	800021e <_ZN9MyDisplay12on_key_pressEc+0x30>
        // Only update if the state has actually changed
        this->current_key = new_key_state;
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	7bfa      	ldrb	r2, [r7, #15]
 8000216:	711a      	strb	r2, [r3, #4]
        this->needs_update = true; // Set the flag to trigger a redraw
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	2201      	movs	r2, #1
 800021c:	715a      	strb	r2, [r3, #5]
    }
}
 800021e:	bf00      	nop
 8000220:	3714      	adds	r7, #20
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr

08000228 <_ZN9MyDisplay13set_main_textEPKc>:
void MyDisplay::set_main_text(const char* text)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6039      	str	r1, [r7, #0]
    // Копіюємо новий текст у наш буфер для великої зони
    strncpy(this->main_text, text, sizeof(this->main_text) - 1);
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	331e      	adds	r3, #30
 8000236:	2220      	movs	r2, #32
 8000238:	6839      	ldr	r1, [r7, #0]
 800023a:	4618      	mov	r0, r3
 800023c:	f00a fa0c 	bl	800a658 <strncpy>
    this->main_text[sizeof(this->main_text) - 1] = '\0'; // Гарантуємо нуль-термінатор
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2200      	movs	r2, #0
 8000244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    this->needs_update = true; // Потрібно оновити екран
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	2201      	movs	r2, #1
 800024c:	715a      	strb	r2, [r3, #5]
}
 800024e:	bf00      	nop
 8000250:	3708      	adds	r7, #8
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}

08000256 <_ZN9MyDisplay15set_status_textEPKc>:
/**
 * @brief Public API to set the top-left status bar text.
 */
void MyDisplay::set_status_text(const char* text)
{
 8000256:	b580      	push	{r7, lr}
 8000258:	b082      	sub	sp, #8
 800025a:	af00      	add	r7, sp, #0
 800025c:	6078      	str	r0, [r7, #4]
 800025e:	6039      	str	r1, [r7, #0]
    // Copy the new text into our buffer
    strncpy(this->status_text, text, sizeof(this->status_text) - 1);
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	3306      	adds	r3, #6
 8000264:	2217      	movs	r2, #23
 8000266:	6839      	ldr	r1, [r7, #0]
 8000268:	4618      	mov	r0, r3
 800026a:	f00a f9f5 	bl	800a658 <strncpy>
    this->status_text[sizeof(this->status_text) - 1] = '\0'; // Ensure null termination
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2200      	movs	r2, #0
 8000272:	775a      	strb	r2, [r3, #29]

    this->needs_update = true; // Trigger a screen redraw
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	2201      	movs	r2, #1
 8000278:	715a      	strb	r2, [r3, #5]
}
 800027a:	bf00      	nop
 800027c:	3708      	adds	r7, #8
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
	...

08000284 <_ZN9MyDisplay13update_screenEv>:
 */
/**
 * @brief Renders the 2-zone UI to the buffer and sends it via DMA.
 */
void MyDisplay::update_screen(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b084      	sub	sp, #16
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
    // 1. Clear the entire buffer
    ssd1306_Fill(Black);
 800028c:	2000      	movs	r0, #0
 800028e:	f001 f9ff 	bl	8001690 <ssd1306_Fill>

    // --- Zone 1: Status Bar (Top 16 pixels) ---

    // Set cursor to the top-left for the status text
    ssd1306_SetCursor(0, 0);
 8000292:	2100      	movs	r1, #0
 8000294:	2000      	movs	r0, #0
 8000296:	f001 fa67 	bl	8001768 <ssd1306_SetCursor>

    ssd1306_WriteString(this->status_text, &Font_6x8, White);
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	3306      	adds	r3, #6
 800029e:	2201      	movs	r2, #1
 80002a0:	491b      	ldr	r1, [pc, #108]	@ (8000310 <_ZN9MyDisplay13update_screenEv+0x8c>)
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 faf8 	bl	8001898 <ssd1306_WriteString>
    // ssd1306_WriteString("[SND]", &Font_6x8, White);


    // --- Zone 2: Main Area (Bottom 48 pixels) ---

    if (this->main_text[0] != '\0')
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	7f9b      	ldrb	r3, [r3, #30]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d00b      	beq.n	80002c8 <_ZN9MyDisplay13update_screenEv+0x44>
    {
        // Є головний текст, малюємо його
        ssd1306_SetCursor(2, 31); // Координати для тексту
 80002b0:	211f      	movs	r1, #31
 80002b2:	2002      	movs	r0, #2
 80002b4:	f001 fa58 	bl	8001768 <ssd1306_SetCursor>
        ssd1306_WriteString_Large(this->main_text, &Font_11x18, White);
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	331e      	adds	r3, #30
 80002bc:	2201      	movs	r2, #1
 80002be:	4915      	ldr	r1, [pc, #84]	@ (8000314 <_ZN9MyDisplay13update_screenEv+0x90>)
 80002c0:	4618      	mov	r0, r3
 80002c2:	f001 fbd7 	bl	8001a74 <ssd1306_WriteString_Large>
 80002c6:	e013      	b.n	80002f0 <_ZN9MyDisplay13update_screenEv+0x6c>
    }
    // Якщо головний текст порожній, малюємо натиснуту клавішу
    else if (this->current_key != 0)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	791b      	ldrb	r3, [r3, #4]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d00f      	beq.n	80002f0 <_ZN9MyDisplay13update_screenEv+0x6c>
    {
        // Немає головного тексту, але є натиснута клавіша
        ssd1306_SetCursor(58, 31); // Центруємо (для однієї літери)
 80002d0:	211f      	movs	r1, #31
 80002d2:	203a      	movs	r0, #58	@ 0x3a
 80002d4:	f001 fa48 	bl	8001768 <ssd1306_SetCursor>

        // Create a 2-char string to print the single key
        char str[2] = {this->current_key, '\0'};
 80002d8:	2300      	movs	r3, #0
 80002da:	81bb      	strh	r3, [r7, #12]
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	791b      	ldrb	r3, [r3, #4]
 80002e0:	733b      	strb	r3, [r7, #12]
        ssd1306_WriteString_Large(str, &Font_11x18, White);
 80002e2:	f107 030c 	add.w	r3, r7, #12
 80002e6:	2201      	movs	r2, #1
 80002e8:	490a      	ldr	r1, [pc, #40]	@ (8000314 <_ZN9MyDisplay13update_screenEv+0x90>)
 80002ea:	4618      	mov	r0, r3
 80002ec:	f001 fbc2 	bl	8001a74 <ssd1306_WriteString_Large>
    }

    // 4. Start the non-blocking DMA transfer
    ssd1306_UpdateScreenDMA();
 80002f0:	f001 fb28 	bl	8001944 <ssd1306_UpdateScreenDMA>

    // 5. Wait for the transfer to complete.
    xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 80002f4:	4b08      	ldr	r3, [pc, #32]	@ (8000318 <_ZN9MyDisplay13update_screenEv+0x94>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	2164      	movs	r1, #100	@ 0x64
 80002fa:	4618      	mov	r0, r3
 80002fc:	f007 ff2c 	bl	8008158 <xQueueSemaphoreTake>

    // 6. Clear the flag
    this->needs_update = false;
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	2200      	movs	r2, #0
 8000304:	715a      	strb	r2, [r3, #5]
}
 8000306:	bf00      	nop
 8000308:	3710      	adds	r7, #16
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	20000000 	.word	0x20000000
 8000314:	20000008 	.word	0x20000008
 8000318:	20000094 	.word	0x20000094

0800031c <_ZN9MyDisplay4taskEv>:

/**
 * @brief The main, infinite loop for the display RTOS task.
 */
void MyDisplay::task(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
    // 1. Turn off the onboard LED (PC13)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000324:	2201      	movs	r2, #1
 8000326:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800032a:	480d      	ldr	r0, [pc, #52]	@ (8000360 <_ZN9MyDisplay4taskEv+0x44>)
 800032c:	f002 fc70 	bl	8002c10 <HAL_GPIO_WritePin>

    // Initialize the display
    if (!this->init()) {
 8000330:	6878      	ldr	r0, [r7, #4]
 8000332:	f7ff ff49 	bl	80001c8 <_ZN9MyDisplay4initEv>
 8000336:	4603      	mov	r3, r0
 8000338:	f083 0301 	eor.w	r3, r3, #1
 800033c:	b2db      	uxtb	r3, r3
 800033e:	2b00      	cmp	r3, #0
 8000340:	d002      	beq.n	8000348 <_ZN9MyDisplay4taskEv+0x2c>
        vTaskDelete(NULL); // Initialization failed, kill the task
 8000342:	2000      	movs	r0, #0
 8000344:	f008 fb5a 	bl	80089fc <vTaskDelete>
    // Main task loop
    while (1)
    {
        // We no longer read the keypad here.
        // We only check if the keypad task has "told" us to redraw.
        if (this->needs_update)
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	795b      	ldrb	r3, [r3, #5]
 800034c:	2b00      	cmp	r3, #0
 800034e:	d002      	beq.n	8000356 <_ZN9MyDisplay4taskEv+0x3a>
        {
            this->update_screen();
 8000350:	6878      	ldr	r0, [r7, #4]
 8000352:	f7ff ff97 	bl	8000284 <_ZN9MyDisplay13update_screenEv>
        }

        // Sleep to yield CPU time.
        // The display will only update as fast as the keypad sends events.
        vTaskDelay(pdMS_TO_TICKS(50));
 8000356:	2032      	movs	r0, #50	@ 0x32
 8000358:	f008 fbc4 	bl	8008ae4 <vTaskDelay>
        if (this->needs_update)
 800035c:	e7f4      	b.n	8000348 <_ZN9MyDisplay4taskEv+0x2c>
 800035e:	bf00      	nop
 8000360:	40011000 	.word	0x40011000

08000364 <_Z41__static_initialization_and_destruction_0v>:
    }
}
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
MyDisplay g_display(&hi2c1);
 8000368:	4902      	ldr	r1, [pc, #8]	@ (8000374 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800036a:	4803      	ldr	r0, [pc, #12]	@ (8000378 <_Z41__static_initialization_and_destruction_0v+0x14>)
 800036c:	f7ff ff0c 	bl	8000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
}
 8000370:	bf00      	nop
 8000372:	bd80      	pop	{r7, pc}
 8000374:	200000dc 	.word	0x200000dc
 8000378:	20000098 	.word	0x20000098

0800037c <_GLOBAL__sub_I_g_i2c_tx_done_sem>:
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
 8000380:	f7ff fff0 	bl	8000364 <_Z41__static_initialization_and_destruction_0v>
 8000384:	bd80      	pop	{r7, pc}
	...

08000388 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800038e:	4b14      	ldr	r3, [pc, #80]	@ (80003e0 <MX_DMA_Init+0x58>)
 8000390:	695b      	ldr	r3, [r3, #20]
 8000392:	4a13      	ldr	r2, [pc, #76]	@ (80003e0 <MX_DMA_Init+0x58>)
 8000394:	f043 0301 	orr.w	r3, r3, #1
 8000398:	6153      	str	r3, [r2, #20]
 800039a:	4b11      	ldr	r3, [pc, #68]	@ (80003e0 <MX_DMA_Init+0x58>)
 800039c:	695b      	ldr	r3, [r3, #20]
 800039e:	f003 0301 	and.w	r3, r3, #1
 80003a2:	607b      	str	r3, [r7, #4]
 80003a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80003a6:	2200      	movs	r2, #0
 80003a8:	2105      	movs	r1, #5
 80003aa:	200c      	movs	r0, #12
 80003ac:	f001 fe38 	bl	8002020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80003b0:	200c      	movs	r0, #12
 80003b2:	f001 fe61 	bl	8002078 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80003b6:	2200      	movs	r2, #0
 80003b8:	2105      	movs	r1, #5
 80003ba:	200d      	movs	r0, #13
 80003bc:	f001 fe30 	bl	8002020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80003c0:	200d      	movs	r0, #13
 80003c2:	f001 fe59 	bl	8002078 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80003c6:	2200      	movs	r2, #0
 80003c8:	2105      	movs	r1, #5
 80003ca:	2010      	movs	r0, #16
 80003cc:	f001 fe28 	bl	8002020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80003d0:	2010      	movs	r0, #16
 80003d2:	f001 fe51 	bl	8002078 <HAL_NVIC_EnableIRQ>

}
 80003d6:	bf00      	nop
 80003d8:	3708      	adds	r7, #8
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	40021000 	.word	0x40021000

080003e4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	display_init();
 80003ea:	f7ff feb1 	bl	8000150 <display_init>
	radio_init();
 80003ee:	f000 febd 	bl	800116c <radio_init>

	  xTaskCreate(display_task_entry,        // Функція задачі
 80003f2:	2300      	movs	r3, #0
 80003f4:	9301      	str	r3, [sp, #4]
 80003f6:	2318      	movs	r3, #24
 80003f8:	9300      	str	r3, [sp, #0]
 80003fa:	2300      	movs	r3, #0
 80003fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000400:	4911      	ldr	r1, [pc, #68]	@ (8000448 <MX_FREERTOS_Init+0x64>)
 8000402:	4812      	ldr	r0, [pc, #72]	@ (800044c <MX_FREERTOS_Init+0x68>)
 8000404:	f008 f99c 	bl	8008740 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 8000408:	2300      	movs	r3, #0
 800040a:	9301      	str	r3, [sp, #4]
 800040c:	2318      	movs	r3, #24
 800040e:	9300      	str	r3, [sp, #0]
 8000410:	2300      	movs	r3, #0
 8000412:	2280      	movs	r2, #128	@ 0x80
 8000414:	490e      	ldr	r1, [pc, #56]	@ (8000450 <MX_FREERTOS_Init+0x6c>)
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <MX_FREERTOS_Init+0x70>)
 8000418:	f008 f992 	bl	8008740 <xTaskCreate>
	              "KeypadTask",        // Ім'я
	              128,                 // Розмір стеку (128 * 4 = 512 байт)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(radio_task_entry,    // Функція задачі
 800041c:	2300      	movs	r3, #0
 800041e:	9301      	str	r3, [sp, #4]
 8000420:	2318      	movs	r3, #24
 8000422:	9300      	str	r3, [sp, #0]
 8000424:	2300      	movs	r3, #0
 8000426:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800042a:	490b      	ldr	r1, [pc, #44]	@ (8000458 <MX_FREERTOS_Init+0x74>)
 800042c:	480b      	ldr	r0, [pc, #44]	@ (800045c <MX_FREERTOS_Init+0x78>)
 800042e:	f008 f987 	bl	8008740 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000432:	4a0b      	ldr	r2, [pc, #44]	@ (8000460 <MX_FREERTOS_Init+0x7c>)
 8000434:	2100      	movs	r1, #0
 8000436:	480b      	ldr	r0, [pc, #44]	@ (8000464 <MX_FREERTOS_Init+0x80>)
 8000438:	f007 f8a6 	bl	8007588 <osThreadNew>
 800043c:	4603      	mov	r3, r0
 800043e:	4a0a      	ldr	r2, [pc, #40]	@ (8000468 <MX_FREERTOS_Init+0x84>)
 8000440:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000442:	bf00      	nop
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	0800a87c 	.word	0x0800a87c
 800044c:	0800016d 	.word	0x0800016d
 8000450:	0800a888 	.word	0x0800a888
 8000454:	08000895 	.word	0x08000895
 8000458:	0800a894 	.word	0x0800a894
 800045c:	08001189 	.word	0x08001189
 8000460:	0800ba28 	.word	0x0800ba28
 8000464:	0800046d 	.word	0x0800046d
 8000468:	200000d8 	.word	0x200000d8

0800046c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000474:	2001      	movs	r0, #1
 8000476:	f007 f919 	bl	80076ac <osDelay>
 800047a:	e7fb      	b.n	8000474 <StartDefaultTask+0x8>

0800047c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b088      	sub	sp, #32
 8000480:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000482:	f107 0310 	add.w	r3, r7, #16
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]
 800048e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000490:	4b48      	ldr	r3, [pc, #288]	@ (80005b4 <MX_GPIO_Init+0x138>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	4a47      	ldr	r2, [pc, #284]	@ (80005b4 <MX_GPIO_Init+0x138>)
 8000496:	f043 0310 	orr.w	r3, r3, #16
 800049a:	6193      	str	r3, [r2, #24]
 800049c:	4b45      	ldr	r3, [pc, #276]	@ (80005b4 <MX_GPIO_Init+0x138>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	f003 0310 	and.w	r3, r3, #16
 80004a4:	60fb      	str	r3, [r7, #12]
 80004a6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004a8:	4b42      	ldr	r3, [pc, #264]	@ (80005b4 <MX_GPIO_Init+0x138>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	4a41      	ldr	r2, [pc, #260]	@ (80005b4 <MX_GPIO_Init+0x138>)
 80004ae:	f043 0320 	orr.w	r3, r3, #32
 80004b2:	6193      	str	r3, [r2, #24]
 80004b4:	4b3f      	ldr	r3, [pc, #252]	@ (80005b4 <MX_GPIO_Init+0x138>)
 80004b6:	699b      	ldr	r3, [r3, #24]
 80004b8:	f003 0320 	and.w	r3, r3, #32
 80004bc:	60bb      	str	r3, [r7, #8]
 80004be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c0:	4b3c      	ldr	r3, [pc, #240]	@ (80005b4 <MX_GPIO_Init+0x138>)
 80004c2:	699b      	ldr	r3, [r3, #24]
 80004c4:	4a3b      	ldr	r2, [pc, #236]	@ (80005b4 <MX_GPIO_Init+0x138>)
 80004c6:	f043 0304 	orr.w	r3, r3, #4
 80004ca:	6193      	str	r3, [r2, #24]
 80004cc:	4b39      	ldr	r3, [pc, #228]	@ (80005b4 <MX_GPIO_Init+0x138>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	f003 0304 	and.w	r3, r3, #4
 80004d4:	607b      	str	r3, [r7, #4]
 80004d6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d8:	4b36      	ldr	r3, [pc, #216]	@ (80005b4 <MX_GPIO_Init+0x138>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	4a35      	ldr	r2, [pc, #212]	@ (80005b4 <MX_GPIO_Init+0x138>)
 80004de:	f043 0308 	orr.w	r3, r3, #8
 80004e2:	6193      	str	r3, [r2, #24]
 80004e4:	4b33      	ldr	r3, [pc, #204]	@ (80005b4 <MX_GPIO_Init+0x138>)
 80004e6:	699b      	ldr	r3, [r3, #24]
 80004e8:	f003 0308 	and.w	r3, r3, #8
 80004ec:	603b      	str	r3, [r7, #0]
 80004ee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 80004f0:	2200      	movs	r2, #0
 80004f2:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 80004f6:	4830      	ldr	r0, [pc, #192]	@ (80005b8 <MX_GPIO_Init+0x13c>)
 80004f8:	f002 fb8a 	bl	8002c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_SET);
 80004fc:	2201      	movs	r2, #1
 80004fe:	2110      	movs	r1, #16
 8000500:	482e      	ldr	r0, [pc, #184]	@ (80005bc <MX_GPIO_Init+0x140>)
 8000502:	f002 fb85 	bl	8002c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 8000506:	2200      	movs	r2, #0
 8000508:	f24f 0101 	movw	r1, #61441	@ 0xf001
 800050c:	482c      	ldr	r0, [pc, #176]	@ (80005c0 <MX_GPIO_Init+0x144>)
 800050e:	f002 fb7f 	bl	8002c10 <HAL_GPIO_WritePin>
                          |KEY_COL_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 8000512:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000516:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000518:	2301      	movs	r3, #1
 800051a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051c:	2300      	movs	r3, #0
 800051e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000520:	2302      	movs	r3, #2
 8000522:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000524:	f107 0310 	add.w	r3, r7, #16
 8000528:	4619      	mov	r1, r3
 800052a:	4823      	ldr	r0, [pc, #140]	@ (80005b8 <MX_GPIO_Init+0x13c>)
 800052c:	f002 f8e2 	bl	80026f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 8000530:	2310      	movs	r3, #16
 8000532:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000534:	2301      	movs	r3, #1
 8000536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000538:	2300      	movs	r3, #0
 800053a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800053c:	2302      	movs	r3, #2
 800053e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 8000540:	f107 0310 	add.w	r3, r7, #16
 8000544:	4619      	mov	r1, r3
 8000546:	481d      	ldr	r0, [pc, #116]	@ (80005bc <MX_GPIO_Init+0x140>)
 8000548:	f002 f8d4 	bl	80026f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF24_CE_Pin KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin
                           KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 800054c:	f24f 0301 	movw	r3, #61441	@ 0xf001
 8000550:	613b      	str	r3, [r7, #16]
                          |KEY_COL_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000552:	2301      	movs	r3, #1
 8000554:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000556:	2300      	movs	r3, #0
 8000558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055a:	2302      	movs	r3, #2
 800055c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800055e:	f107 0310 	add.w	r3, r7, #16
 8000562:	4619      	mov	r1, r3
 8000564:	4816      	ldr	r0, [pc, #88]	@ (80005c0 <MX_GPIO_Init+0x144>)
 8000566:	f002 f8c5 	bl	80026f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 800056a:	2302      	movs	r3, #2
 800056c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800056e:	4b15      	ldr	r3, [pc, #84]	@ (80005c4 <MX_GPIO_Init+0x148>)
 8000570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000572:	2301      	movs	r3, #1
 8000574:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000576:	f107 0310 	add.w	r3, r7, #16
 800057a:	4619      	mov	r1, r3
 800057c:	4810      	ldr	r0, [pc, #64]	@ (80005c0 <MX_GPIO_Init+0x144>)
 800057e:	f002 f8b9 	bl	80026f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 8000582:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 8000586:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800058c:	2301      	movs	r3, #1
 800058e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000590:	f107 0310 	add.w	r3, r7, #16
 8000594:	4619      	mov	r1, r3
 8000596:	4809      	ldr	r0, [pc, #36]	@ (80005bc <MX_GPIO_Init+0x140>)
 8000598:	f002 f8ac 	bl	80026f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800059c:	2200      	movs	r2, #0
 800059e:	2105      	movs	r1, #5
 80005a0:	2007      	movs	r0, #7
 80005a2:	f001 fd3d 	bl	8002020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80005a6:	2007      	movs	r0, #7
 80005a8:	f001 fd66 	bl	8002078 <HAL_NVIC_EnableIRQ>

}
 80005ac:	bf00      	nop
 80005ae:	3720      	adds	r7, #32
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	40021000 	.word	0x40021000
 80005b8:	40011000 	.word	0x40011000
 80005bc:	40010800 	.word	0x40010800
 80005c0:	40010c00 	.word	0x40010c00
 80005c4:	10210000 	.word	0x10210000

080005c8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005cc:	4b12      	ldr	r3, [pc, #72]	@ (8000618 <MX_I2C1_Init+0x50>)
 80005ce:	4a13      	ldr	r2, [pc, #76]	@ (800061c <MX_I2C1_Init+0x54>)
 80005d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005d2:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_I2C1_Init+0x50>)
 80005d4:	4a12      	ldr	r2, [pc, #72]	@ (8000620 <MX_I2C1_Init+0x58>)
 80005d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_I2C1_Init+0x50>)
 80005da:	2200      	movs	r2, #0
 80005dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005de:	4b0e      	ldr	r3, [pc, #56]	@ (8000618 <MX_I2C1_Init+0x50>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000618 <MX_I2C1_Init+0x50>)
 80005e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000618 <MX_I2C1_Init+0x50>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80005f2:	4b09      	ldr	r3, [pc, #36]	@ (8000618 <MX_I2C1_Init+0x50>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005f8:	4b07      	ldr	r3, [pc, #28]	@ (8000618 <MX_I2C1_Init+0x50>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005fe:	4b06      	ldr	r3, [pc, #24]	@ (8000618 <MX_I2C1_Init+0x50>)
 8000600:	2200      	movs	r2, #0
 8000602:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000604:	4804      	ldr	r0, [pc, #16]	@ (8000618 <MX_I2C1_Init+0x50>)
 8000606:	f002 fb47 	bl	8002c98 <HAL_I2C_Init>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000610:	f000 fab0 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000614:	bf00      	nop
 8000616:	bd80      	pop	{r7, pc}
 8000618:	200000dc 	.word	0x200000dc
 800061c:	40005400 	.word	0x40005400
 8000620:	000186a0 	.word	0x000186a0

08000624 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b088      	sub	sp, #32
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0310 	add.w	r3, r7, #16
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a30      	ldr	r2, [pc, #192]	@ (8000700 <HAL_I2C_MspInit+0xdc>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d159      	bne.n	80006f8 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000644:	4b2f      	ldr	r3, [pc, #188]	@ (8000704 <HAL_I2C_MspInit+0xe0>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	4a2e      	ldr	r2, [pc, #184]	@ (8000704 <HAL_I2C_MspInit+0xe0>)
 800064a:	f043 0308 	orr.w	r3, r3, #8
 800064e:	6193      	str	r3, [r2, #24]
 8000650:	4b2c      	ldr	r3, [pc, #176]	@ (8000704 <HAL_I2C_MspInit+0xe0>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	f003 0308 	and.w	r3, r3, #8
 8000658:	60fb      	str	r3, [r7, #12]
 800065a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800065c:	23c0      	movs	r3, #192	@ 0xc0
 800065e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000660:	2312      	movs	r3, #18
 8000662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000664:	2303      	movs	r3, #3
 8000666:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000668:	f107 0310 	add.w	r3, r7, #16
 800066c:	4619      	mov	r1, r3
 800066e:	4826      	ldr	r0, [pc, #152]	@ (8000708 <HAL_I2C_MspInit+0xe4>)
 8000670:	f002 f840 	bl	80026f4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000674:	4b23      	ldr	r3, [pc, #140]	@ (8000704 <HAL_I2C_MspInit+0xe0>)
 8000676:	69db      	ldr	r3, [r3, #28]
 8000678:	4a22      	ldr	r2, [pc, #136]	@ (8000704 <HAL_I2C_MspInit+0xe0>)
 800067a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800067e:	61d3      	str	r3, [r2, #28]
 8000680:	4b20      	ldr	r3, [pc, #128]	@ (8000704 <HAL_I2C_MspInit+0xe0>)
 8000682:	69db      	ldr	r3, [r3, #28]
 8000684:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000688:	60bb      	str	r3, [r7, #8]
 800068a:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 800068c:	4b1f      	ldr	r3, [pc, #124]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 800068e:	4a20      	ldr	r2, [pc, #128]	@ (8000710 <HAL_I2C_MspInit+0xec>)
 8000690:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000692:	4b1e      	ldr	r3, [pc, #120]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 8000694:	2210      	movs	r2, #16
 8000696:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000698:	4b1c      	ldr	r3, [pc, #112]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800069e:	4b1b      	ldr	r3, [pc, #108]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 80006a0:	2280      	movs	r2, #128	@ 0x80
 80006a2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80006a4:	4b19      	ldr	r3, [pc, #100]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80006aa:	4b18      	ldr	r3, [pc, #96]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80006b0:	4b16      	ldr	r3, [pc, #88]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80006b6:	4b15      	ldr	r3, [pc, #84]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80006bc:	4813      	ldr	r0, [pc, #76]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 80006be:	f001 fcf3 	bl	80020a8 <HAL_DMA_Init>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 80006c8:	f000 fa54 	bl	8000b74 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4a0f      	ldr	r2, [pc, #60]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 80006d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80006d2:	4a0e      	ldr	r2, [pc, #56]	@ (800070c <HAL_I2C_MspInit+0xe8>)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80006d8:	2200      	movs	r2, #0
 80006da:	2105      	movs	r1, #5
 80006dc:	201f      	movs	r0, #31
 80006de:	f001 fc9f 	bl	8002020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80006e2:	201f      	movs	r0, #31
 80006e4:	f001 fcc8 	bl	8002078 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2105      	movs	r1, #5
 80006ec:	2020      	movs	r0, #32
 80006ee:	f001 fc97 	bl	8002020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80006f2:	2020      	movs	r0, #32
 80006f4:	f001 fcc0 	bl	8002078 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006f8:	bf00      	nop
 80006fa:	3720      	adds	r7, #32
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40005400 	.word	0x40005400
 8000704:	40021000 	.word	0x40021000
 8000708:	40010c00 	.word	0x40010c00
 800070c:	20000130 	.word	0x20000130
 8000710:	4002006c 	.word	0x4002006c

08000714 <_ZN8MyKeypadC1Ev>:
 */
static MyKeypad g_keypad;

// --- C++ Class Implementation ---

MyKeypad::MyKeypad() {}
 8000714:	b4b0      	push	{r4, r5, r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	4a17      	ldr	r2, [pc, #92]	@ (800077c <_ZN8MyKeypadC1Ev+0x68>)
 8000720:	461c      	mov	r4, r3
 8000722:	4615      	mov	r5, r2
 8000724:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000726:	6020      	str	r0, [r4, #0]
 8000728:	6061      	str	r1, [r4, #4]
 800072a:	60a2      	str	r2, [r4, #8]
 800072c:	60e3      	str	r3, [r4, #12]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4913      	ldr	r1, [pc, #76]	@ (8000780 <_ZN8MyKeypadC1Ev+0x6c>)
 8000732:	f103 0210 	add.w	r2, r3, #16
 8000736:	460b      	mov	r3, r1
 8000738:	cb03      	ldmia	r3!, {r0, r1}
 800073a:	6010      	str	r0, [r2, #0]
 800073c:	6051      	str	r1, [r2, #4]
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4910      	ldr	r1, [pc, #64]	@ (8000784 <_ZN8MyKeypadC1Ev+0x70>)
 8000742:	f103 0218 	add.w	r2, r3, #24
 8000746:	460b      	mov	r3, r1
 8000748:	cb03      	ldmia	r3!, {r0, r1}
 800074a:	6010      	str	r0, [r2, #0]
 800074c:	6051      	str	r1, [r2, #4]
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	8b1a      	ldrh	r2, [r3, #24]
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	8b5b      	ldrh	r3, [r3, #26]
 8000756:	4313      	orrs	r3, r2
 8000758:	b29a      	uxth	r2, r3
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	8b9b      	ldrh	r3, [r3, #28]
 800075e:	4313      	orrs	r3, r2
 8000760:	b29a      	uxth	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	8bdb      	ldrh	r3, [r3, #30]
 8000766:	4313      	orrs	r3, r2
 8000768:	b29a      	uxth	r2, r3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	841a      	strh	r2, [r3, #32]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4618      	mov	r0, r3
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	bcb0      	pop	{r4, r5, r7}
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	0800a8a0 	.word	0x0800a8a0
 8000780:	0800a8b0 	.word	0x0800a8b0
 8000784:	0800a8b8 	.word	0x0800a8b8

08000788 <_ZN8MyKeypad4initEv>:

/**
 * @brief Initializes the keypad GPIOs to a default (idle) state.
 */
void MyKeypad::init(void) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
    // Set all columns to LOW (idle state)
    // Using the 'all_col_pins' constant from keypad.h
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	8c1b      	ldrh	r3, [r3, #32]
 8000794:	2200      	movs	r2, #0
 8000796:	4619      	mov	r1, r3
 8000798:	4803      	ldr	r0, [pc, #12]	@ (80007a8 <_ZN8MyKeypad4initEv+0x20>)
 800079a:	f002 fa39 	bl	8002c10 <HAL_GPIO_WritePin>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40010c00 	.word	0x40010c00

080007ac <_ZN8MyKeypad13scan_no_delayEv>:

/**
 * @brief Performs a single, non-blocking scan based on the proven C logic.
 * @return The character of the first key found, or '\0' if none.
 */
char MyKeypad::scan_no_delay(void) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b086      	sub	sp, #24
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
    // 1. Set all columns to HIGH (inactive state for pull-up logic)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_SET);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	8c1b      	ldrh	r3, [r3, #32]
 80007b8:	2201      	movs	r2, #1
 80007ba:	4619      	mov	r1, r3
 80007bc:	4833      	ldr	r0, [pc, #204]	@ (800088c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007be:	f002 fa27 	bl	8002c10 <HAL_GPIO_WritePin>

    // Micro-delay for signal stabilization
    for(volatile int i=0; i<500; i++);
 80007c2:	2300      	movs	r3, #0
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	e002      	b.n	80007ce <_ZN8MyKeypad13scan_no_delayEv+0x22>
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	3301      	adds	r3, #1
 80007cc:	60bb      	str	r3, [r7, #8]
 80007ce:	68bb      	ldr	r3, [r7, #8]
 80007d0:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80007d4:	4293      	cmp	r3, r2
 80007d6:	bfd4      	ite	le
 80007d8:	2301      	movle	r3, #1
 80007da:	2300      	movgt	r3, #0
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d1f2      	bne.n	80007c8 <_ZN8MyKeypad13scan_no_delayEv+0x1c>

    // 2. Iterate through columns
    for (int c = 0; c < 4; c++) {
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
 80007e6:	e041      	b.n	800086c <_ZN8MyKeypad13scan_no_delayEv+0xc0>
        // Activate the current column (set LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	697a      	ldr	r2, [r7, #20]
 80007ec:	320c      	adds	r2, #12
 80007ee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007f2:	2200      	movs	r2, #0
 80007f4:	4619      	mov	r1, r3
 80007f6:	4825      	ldr	r0, [pc, #148]	@ (800088c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007f8:	f002 fa0a 	bl	8002c10 <HAL_GPIO_WritePin>

        // 3. Read all rows
        for (int r = 0; r < 4; r++) {
 80007fc:	2300      	movs	r3, #0
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	e024      	b.n	800084c <_ZN8MyKeypad13scan_no_delayEv+0xa0>
            // Check if the pull-up input pin is pulled LOW
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	693a      	ldr	r2, [r7, #16]
 8000806:	3208      	adds	r2, #8
 8000808:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800080c:	4619      	mov	r1, r3
 800080e:	4820      	ldr	r0, [pc, #128]	@ (8000890 <_ZN8MyKeypad13scan_no_delayEv+0xe4>)
 8000810:	f002 f9de 	bl	8002bd0 <HAL_GPIO_ReadPin>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	bf0c      	ite	eq
 800081a:	2301      	moveq	r3, #1
 800081c:	2300      	movne	r3, #0
 800081e:	b2db      	uxtb	r3, r3
 8000820:	2b00      	cmp	r3, #0
 8000822:	d010      	beq.n	8000846 <_ZN8MyKeypad13scan_no_delayEv+0x9a>
                char key = key_map[r][c];
 8000824:	687a      	ldr	r2, [r7, #4]
 8000826:	693b      	ldr	r3, [r7, #16]
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	441a      	add	r2, r3
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	4413      	add	r3, r2
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	73fb      	strb	r3, [r7, #15]

                // 4. Return all columns to idle state (LOW)
                HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	8c1b      	ldrh	r3, [r3, #32]
 8000838:	2200      	movs	r2, #0
 800083a:	4619      	mov	r1, r3
 800083c:	4813      	ldr	r0, [pc, #76]	@ (800088c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 800083e:	f002 f9e7 	bl	8002c10 <HAL_GPIO_WritePin>
                return key;
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	e01d      	b.n	8000882 <_ZN8MyKeypad13scan_no_delayEv+0xd6>
        for (int r = 0; r < 4; r++) {
 8000846:	693b      	ldr	r3, [r7, #16]
 8000848:	3301      	adds	r3, #1
 800084a:	613b      	str	r3, [r7, #16]
 800084c:	693b      	ldr	r3, [r7, #16]
 800084e:	2b03      	cmp	r3, #3
 8000850:	ddd7      	ble.n	8000802 <_ZN8MyKeypad13scan_no_delayEv+0x56>
            }
        }
        // Deactivate the current column (set HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	697a      	ldr	r2, [r7, #20]
 8000856:	320c      	adds	r2, #12
 8000858:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800085c:	2201      	movs	r2, #1
 800085e:	4619      	mov	r1, r3
 8000860:	480a      	ldr	r0, [pc, #40]	@ (800088c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000862:	f002 f9d5 	bl	8002c10 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	3301      	adds	r3, #1
 800086a:	617b      	str	r3, [r7, #20]
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	2b03      	cmp	r3, #3
 8000870:	ddba      	ble.n	80007e8 <_ZN8MyKeypad13scan_no_delayEv+0x3c>
    }

    // 5. Return all columns to idle state (LOW)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	8c1b      	ldrh	r3, [r3, #32]
 8000876:	2200      	movs	r2, #0
 8000878:	4619      	mov	r1, r3
 800087a:	4804      	ldr	r0, [pc, #16]	@ (800088c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 800087c:	f002 f9c8 	bl	8002c10 <HAL_GPIO_WritePin>
    return '\0';
 8000880:	2300      	movs	r3, #0
}
 8000882:	4618      	mov	r0, r3
 8000884:	3718      	adds	r7, #24
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40010c00 	.word	0x40010c00
 8000890:	40010800 	.word	0x40010800

08000894 <keypad_task>:
 * @brief RTOS task for handling the keypad.
 * @note This task performs the scan and all debounce logic,
 * then communicates the result to the display and radio tasks.
 */
void keypad_task(void* argument)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b090      	sub	sp, #64	@ 0x40
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 800089c:	4843      	ldr	r0, [pc, #268]	@ (80009ac <keypad_task+0x118>)
 800089e:	f7ff ff73 	bl	8000788 <_ZN8MyKeypad4initEv>

    // State variables for the debounce logic
    char last_key_seen = 0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint32_t press_time = 0;
 80008a8:	2300      	movs	r3, #0
 80008aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    bool key_reported = false;
 80008ac:	2300      	movs	r3, #0
 80008ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    const uint32_t DEBOUNCE_TIME_MS = 50;
 80008b2:	2332      	movs	r3, #50	@ 0x32
 80008b4:	633b      	str	r3, [r7, #48]	@ 0x30

    while (1)
    {
        char key = g_keypad.scan_no_delay();
 80008b6:	483d      	ldr	r0, [pc, #244]	@ (80009ac <keypad_task+0x118>)
 80008b8:	f7ff ff78 	bl	80007ac <_ZN8MyKeypad13scan_no_delayEv>
 80008bc:	4603      	mov	r3, r0
 80008be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        uint32_t now = xTaskGetTickCount() * portTICK_PERIOD_MS;
 80008c2:	f008 fa61 	bl	8008d88 <xTaskGetTickCount>
 80008c6:	62b8      	str	r0, [r7, #40]	@ 0x28

        if (key != 0) {
 80008c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d063      	beq.n	8000998 <keypad_task+0x104>
            // A key is physically pressed
            if (key != last_key_seen) {
 80008d0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80008d4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008d8:	429a      	cmp	r2, r3
 80008da:	d009      	beq.n	80008f0 <keypad_task+0x5c>
                // This is a new key press
                last_key_seen = key;
 80008dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                press_time = now;
 80008e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008e6:	63bb      	str	r3, [r7, #56]	@ 0x38
                key_reported = false;
 80008e8:	2300      	movs	r3, #0
 80008ea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80008ee:	e059      	b.n	80009a4 <keypad_task+0x110>
            } else if (now - press_time > DEBOUNCE_TIME_MS && !key_reported) {
 80008f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80008f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	2b32      	cmp	r3, #50	@ 0x32
 80008f8:	d954      	bls.n	80009a4 <keypad_task+0x110>
 80008fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80008fe:	f083 0301 	eor.w	r3, r3, #1
 8000902:	b2db      	uxtb	r3, r3
 8000904:	2b00      	cmp	r3, #0
 8000906:	d04d      	beq.n	80009a4 <keypad_task+0x110>
                // The key has been held for > 50ms and we haven't reported it yet
                key_reported = true;
 8000908:	2301      	movs	r3, #1
 800090a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
//                UI_Blink_Once();             // Blink the LED

                // === НОВА ЛОГІКА КЕРУВАННЯ РЕЖИМАМИ ===

                if (key == '#') {
 800090e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000912:	2b23      	cmp	r3, #35	@ 0x23
 8000914:	d120      	bne.n	8000958 <keypad_task+0xc4>
					// Режим 1: Передача "Abc"
					g_display.set_status_text("Sending...");    // Статус вгорі
 8000916:	4926      	ldr	r1, [pc, #152]	@ (80009b0 <keypad_task+0x11c>)
 8000918:	4826      	ldr	r0, [pc, #152]	@ (80009b4 <keypad_task+0x120>)
 800091a:	f7ff fc9c 	bl	8000256 <_ZN9MyDisplay15set_status_textEPKc>
					g_display.set_main_text("Abc");          // Дані в центрі
 800091e:	4926      	ldr	r1, [pc, #152]	@ (80009b8 <keypad_task+0x124>)
 8000920:	4824      	ldr	r0, [pc, #144]	@ (80009b4 <keypad_task+0x120>)
 8000922:	f7ff fc81 	bl	8000228 <_ZN9MyDisplay13set_main_textEPKc>
					g_display.on_key_press(0);               // Очищуємо натиснуту клавішу
 8000926:	2100      	movs	r1, #0
 8000928:	4822      	ldr	r0, [pc, #136]	@ (80009b4 <keypad_task+0x120>)
 800092a:	f7ff fc60 	bl	80001ee <_ZN9MyDisplay12on_key_pressEc>

					// Готуємо наш 32-байтний пакет
					uint8_t tx_buf[32] = {0}; // Обнуляємо буфер
 800092e:	f107 0308 	add.w	r3, r7, #8
 8000932:	2220      	movs	r2, #32
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f009 fe86 	bl	800a648 <memset>
					strncpy((char*)tx_buf, "Abc", sizeof(tx_buf) - 1);
 800093c:	f107 0308 	add.w	r3, r7, #8
 8000940:	221f      	movs	r2, #31
 8000942:	491d      	ldr	r1, [pc, #116]	@ (80009b8 <keypad_task+0x124>)
 8000944:	4618      	mov	r0, r3
 8000946:	f009 fe87 	bl	800a658 <strncpy>

					// Відправляємо дані в чергу radio_task
					g_radio.send_data(tx_buf);
 800094a:	f107 0308 	add.w	r3, r7, #8
 800094e:	4619      	mov	r1, r3
 8000950:	481a      	ldr	r0, [pc, #104]	@ (80009bc <keypad_task+0x128>)
 8000952:	f000 fc4f 	bl	80011f4 <_ZN7MyRadio9send_dataEPh>
 8000956:	e025      	b.n	80009a4 <keypad_task+0x110>

				} else if (key == '*') {
 8000958:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800095c:	2b2a      	cmp	r3, #42	@ 0x2a
 800095e:	d10c      	bne.n	800097a <keypad_task+0xe6>
					// '*' - це "Стерти" / Повернути в стан очікування
					g_display.set_status_text("Idle");
 8000960:	4917      	ldr	r1, [pc, #92]	@ (80009c0 <keypad_task+0x12c>)
 8000962:	4814      	ldr	r0, [pc, #80]	@ (80009b4 <keypad_task+0x120>)
 8000964:	f7ff fc77 	bl	8000256 <_ZN9MyDisplay15set_status_textEPKc>
					g_display.set_main_text("");       // Очищуємо головний екран
 8000968:	4916      	ldr	r1, [pc, #88]	@ (80009c4 <keypad_task+0x130>)
 800096a:	4812      	ldr	r0, [pc, #72]	@ (80009b4 <keypad_task+0x120>)
 800096c:	f7ff fc5c 	bl	8000228 <_ZN9MyDisplay13set_main_textEPKc>
					g_display.on_key_press(0);         // Очищуємо натиснуту клавішу
 8000970:	2100      	movs	r1, #0
 8000972:	4810      	ldr	r0, [pc, #64]	@ (80009b4 <keypad_task+0x120>)
 8000974:	f7ff fc3b 	bl	80001ee <_ZN9MyDisplay12on_key_pressEc>
 8000978:	e014      	b.n	80009a4 <keypad_task+0x110>

				} else {
					// Всі інші клавіші: просто відобразити
					g_display.set_status_text("Key Press");
 800097a:	4913      	ldr	r1, [pc, #76]	@ (80009c8 <keypad_task+0x134>)
 800097c:	480d      	ldr	r0, [pc, #52]	@ (80009b4 <keypad_task+0x120>)
 800097e:	f7ff fc6a 	bl	8000256 <_ZN9MyDisplay15set_status_textEPKc>
					g_display.set_main_text("");       // Очищуємо головний екран
 8000982:	4910      	ldr	r1, [pc, #64]	@ (80009c4 <keypad_task+0x130>)
 8000984:	480b      	ldr	r0, [pc, #44]	@ (80009b4 <keypad_task+0x120>)
 8000986:	f7ff fc4f 	bl	8000228 <_ZN9MyDisplay13set_main_textEPKc>
					g_display.on_key_press(key);       // Показуємо клавішу
 800098a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800098e:	4619      	mov	r1, r3
 8000990:	4808      	ldr	r0, [pc, #32]	@ (80009b4 <keypad_task+0x120>)
 8000992:	f7ff fc2c 	bl	80001ee <_ZN9MyDisplay12on_key_pressEc>
 8000996:	e005      	b.n	80009a4 <keypad_task+0x110>
				}
            }
        } else {
            // No key is pressed
            last_key_seen = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            key_reported = false;
 800099e:	2300      	movs	r3, #0
 80009a0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }

        vTaskDelay(pdMS_TO_TICKS(10)); // Poll every 10ms
 80009a4:	200a      	movs	r0, #10
 80009a6:	f008 f89d 	bl	8008ae4 <vTaskDelay>
    }
 80009aa:	e784      	b.n	80008b6 <keypad_task+0x22>
 80009ac:	20000174 	.word	0x20000174
 80009b0:	0800a8c0 	.word	0x0800a8c0
 80009b4:	20000098 	.word	0x20000098
 80009b8:	0800a8cc 	.word	0x0800a8cc
 80009bc:	2000019c 	.word	0x2000019c
 80009c0:	0800a8d0 	.word	0x0800a8d0
 80009c4:	0800a8d8 	.word	0x0800a8d8
 80009c8:	0800a8dc 	.word	0x0800a8dc

080009cc <_Z41__static_initialization_and_destruction_0v>:
}

} // extern "C"
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 80009d0:	4802      	ldr	r0, [pc, #8]	@ (80009dc <_Z41__static_initialization_and_destruction_0v+0x10>)
 80009d2:	f7ff fe9f 	bl	8000714 <_ZN8MyKeypadC1Ev>
} // extern "C"
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000174 	.word	0x20000174

080009e0 <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	f7ff fff2 	bl	80009cc <_Z41__static_initialization_and_destruction_0v>
 80009e8:	bd80      	pop	{r7, pc}

080009ea <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ee:	f001 f9f7 	bl	8001de0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009f2:	f000 f810 	bl	8000a16 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f6:	f7ff fd41 	bl	800047c <MX_GPIO_Init>
  MX_DMA_Init();
 80009fa:	f7ff fcc5 	bl	8000388 <MX_DMA_Init>
  MX_I2C1_Init();
 80009fe:	f7ff fde3 	bl	80005c8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000a02:	f000 fc71 	bl	80012e8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000a06:	f006 fd77 	bl	80074f8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000a0a:	f7ff fceb 	bl	80003e4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a0e:	f006 fd95 	bl	800753c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a12:	bf00      	nop
 8000a14:	e7fd      	b.n	8000a12 <main+0x28>

08000a16 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b090      	sub	sp, #64	@ 0x40
 8000a1a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1c:	f107 0318 	add.w	r3, r7, #24
 8000a20:	2228      	movs	r2, #40	@ 0x28
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f009 fe0f 	bl	800a648 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	609a      	str	r2, [r3, #8]
 8000a34:	60da      	str	r2, [r3, #12]
 8000a36:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a3c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a40:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a46:	2301      	movs	r3, #1
 8000a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a52:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a54:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a5a:	f107 0318 	add.w	r3, r7, #24
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f004 fdc6 	bl	80055f0 <HAL_RCC_OscConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000a6a:	f000 f883 	bl	8000b74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a6e:	230f      	movs	r3, #15
 8000a70:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a72:	2302      	movs	r3, #2
 8000a74:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a76:	2300      	movs	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	2102      	movs	r1, #2
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f005 f91f 	bl	8005ccc <HAL_RCC_ClockConfig>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a94:	f000 f86e 	bl	8000b74 <Error_Handler>
  }
}
 8000a98:	bf00      	nop
 8000a9a:	3740      	adds	r7, #64	@ 0x40
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <HAL_I2C_MemTxCpltCallback>:
/**
  * @brief  I2C DMA Transfer Complete (Success) Callback.
  * @note   This is triggered by the I2C Event Interrupt when DMA finishes.
  */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  // Check if this is our I2C1 peripheral
  if (hi2c->Instance == hi2c1.Instance)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae8 <HAL_I2C_MemTxCpltCallback+0x48>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	d114      	bne.n	8000ade <HAL_I2C_MemTxCpltCallback+0x3e>
  {
    // Give the semaphore to unblock the display_task
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <HAL_I2C_MemTxCpltCallback+0x4c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f107 020c 	add.w	r2, r7, #12
 8000ac0:	4611      	mov	r1, r2
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f007 f9d6 	bl	8007e74 <xQueueGiveFromISR>

    // If giving the semaphore woke up a higher-priority task,
    // force a context switch immediately.
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d007      	beq.n	8000ade <HAL_I2C_MemTxCpltCallback+0x3e>
 8000ace:	4b08      	ldr	r3, [pc, #32]	@ (8000af0 <HAL_I2C_MemTxCpltCallback+0x50>)
 8000ad0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	f3bf 8f4f 	dsb	sy
 8000ada:	f3bf 8f6f 	isb	sy
  }
}
 8000ade:	bf00      	nop
 8000ae0:	3710      	adds	r7, #16
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200000dc 	.word	0x200000dc
 8000aec:	20000094 	.word	0x20000094
 8000af0:	e000ed04 	.word	0xe000ed04

08000af4 <HAL_I2C_ErrorCallback>:
/**
  * @brief  I2C Error Callback.
  * @note   This is triggered by the I2C Error Interrupt.
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <HAL_I2C_ErrorCallback+0x50>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d118      	bne.n	8000b3a <HAL_I2C_ErrorCallback+0x46>
  {
    // 1. Manually reset the HAL state to HAL_I2C_STATE_READY.
    // This is our "elegant fix" to clear the HAL_BUSY state.
    hi2c->State = HAL_I2C_STATE_READY;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2220      	movs	r2, #32
 8000b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. Also give the semaphore to unblock the display_task,
    //    so it doesn't get stuck on xSemaphoreTake().
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000b14:	4b0c      	ldr	r3, [pc, #48]	@ (8000b48 <HAL_I2C_ErrorCallback+0x54>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	f107 020c 	add.w	r2, r7, #12
 8000b1c:	4611      	mov	r1, r2
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f007 f9a8 	bl	8007e74 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d007      	beq.n	8000b3a <HAL_I2C_ErrorCallback+0x46>
 8000b2a:	4b08      	ldr	r3, [pc, #32]	@ (8000b4c <HAL_I2C_ErrorCallback+0x58>)
 8000b2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	f3bf 8f4f 	dsb	sy
 8000b36:	f3bf 8f6f 	isb	sy
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	200000dc 	.word	0x200000dc
 8000b48:	20000094 	.word	0x20000094
 8000b4c:	e000ed04 	.word	0xe000ed04

08000b50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a04      	ldr	r2, [pc, #16]	@ (8000b70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d101      	bne.n	8000b66 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b62:	f001 f953 	bl	8001e0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40000800 	.word	0x40000800

08000b74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b78:	b672      	cpsid	i
}
 8000b7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <Error_Handler+0x8>

08000b80 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr

08000b94 <cs_high>:

#include "nrf24l01p.h"


static void cs_high()
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_SET);
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2110      	movs	r1, #16
 8000b9c:	4802      	ldr	r0, [pc, #8]	@ (8000ba8 <cs_high+0x14>)
 8000b9e:	f002 f837 	bl	8002c10 <HAL_GPIO_WritePin>
}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40010800 	.word	0x40010800

08000bac <cs_low>:

static void cs_low()
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2110      	movs	r1, #16
 8000bb4:	4802      	ldr	r0, [pc, #8]	@ (8000bc0 <cs_low+0x14>)
 8000bb6:	f002 f82b 	bl	8002c10 <HAL_GPIO_WritePin>
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40010800 	.word	0x40010800

08000bc4 <ce_high>:

static void ce_high()
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_SET);
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2101      	movs	r1, #1
 8000bcc:	4802      	ldr	r0, [pc, #8]	@ (8000bd8 <ce_high+0x14>)
 8000bce:	f002 f81f 	bl	8002c10 <HAL_GPIO_WritePin>
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40010c00 	.word	0x40010c00

08000bdc <ce_low>:

static void ce_low()
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_RESET);
 8000be0:	2200      	movs	r2, #0
 8000be2:	2101      	movs	r1, #1
 8000be4:	4802      	ldr	r0, [pc, #8]	@ (8000bf0 <ce_low+0x14>)
 8000be6:	f002 f813 	bl	8002c10 <HAL_GPIO_WritePin>
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40010c00 	.word	0x40010c00

08000bf4 <read_register>:

static uint8_t read_register(uint8_t reg)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af02      	add	r7, sp, #8
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	71fb      	strb	r3, [r7, #7]
    uint8_t command = NRF24L01P_CMD_R_REGISTER | reg;
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t read_val;

    cs_low();
 8000c02:	f7ff ffd3 	bl	8000bac <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000c06:	f107 020e 	add.w	r2, r7, #14
 8000c0a:	f107 010f 	add.w	r1, r7, #15
 8000c0e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c12:	9300      	str	r3, [sp, #0]
 8000c14:	2301      	movs	r3, #1
 8000c16:	4809      	ldr	r0, [pc, #36]	@ (8000c3c <read_register+0x48>)
 8000c18:	f005 fea6 	bl	8006968 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &read_val, 1, 2000);
 8000c1c:	f107 010d 	add.w	r1, r7, #13
 8000c20:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c24:	2201      	movs	r2, #1
 8000c26:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <read_register+0x48>)
 8000c28:	f005 fd84 	bl	8006734 <HAL_SPI_Receive>
    cs_high();
 8000c2c:	f7ff ffb2 	bl	8000b94 <cs_high>

    return read_val;
 8000c30:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3710      	adds	r7, #16
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	200001c0 	.word	0x200001c0

08000c40 <write_register>:

static uint8_t write_register(uint8_t reg, uint8_t value)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af02      	add	r7, sp, #8
 8000c46:	4603      	mov	r3, r0
 8000c48:	460a      	mov	r2, r1
 8000c4a:	71fb      	strb	r3, [r7, #7]
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	71bb      	strb	r3, [r7, #6]
    uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	f043 0320 	orr.w	r3, r3, #32
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t write_val = value;
 8000c5a:	79bb      	ldrb	r3, [r7, #6]
 8000c5c:	737b      	strb	r3, [r7, #13]

    cs_low();
 8000c5e:	f7ff ffa5 	bl	8000bac <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000c62:	f107 020e 	add.w	r2, r7, #14
 8000c66:	f107 010f 	add.w	r1, r7, #15
 8000c6a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	2301      	movs	r3, #1
 8000c72:	4809      	ldr	r0, [pc, #36]	@ (8000c98 <write_register+0x58>)
 8000c74:	f005 fe78 	bl	8006968 <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, &write_val, 1, 2000);
 8000c78:	f107 010d 	add.w	r1, r7, #13
 8000c7c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c80:	2201      	movs	r2, #1
 8000c82:	4805      	ldr	r0, [pc, #20]	@ (8000c98 <write_register+0x58>)
 8000c84:	f005 fc02 	bl	800648c <HAL_SPI_Transmit>
    cs_high();
 8000c88:	f7ff ff84 	bl	8000b94 <cs_high>

    return write_val;
 8000c8c:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3710      	adds	r7, #16
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	200001c0 	.word	0x200001c0

08000c9c <write_register_multi>:

static void write_register_multi(uint8_t reg, uint8_t* value, uint8_t len)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af02      	add	r7, sp, #8
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	6039      	str	r1, [r7, #0]
 8000ca6:	71fb      	strb	r3, [r7, #7]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	71bb      	strb	r3, [r7, #6]
    uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	f043 0320 	orr.w	r3, r3, #32
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    cs_low();
 8000cb6:	f7ff ff79 	bl	8000bac <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000cba:	f107 020e 	add.w	r2, r7, #14
 8000cbe:	f107 010f 	add.w	r1, r7, #15
 8000cc2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000cc6:	9300      	str	r3, [sp, #0]
 8000cc8:	2301      	movs	r3, #1
 8000cca:	4808      	ldr	r0, [pc, #32]	@ (8000cec <write_register_multi+0x50>)
 8000ccc:	f005 fe4c 	bl	8006968 <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, value, len, 2000);
 8000cd0:	79bb      	ldrb	r3, [r7, #6]
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000cd8:	6839      	ldr	r1, [r7, #0]
 8000cda:	4804      	ldr	r0, [pc, #16]	@ (8000cec <write_register_multi+0x50>)
 8000cdc:	f005 fbd6 	bl	800648c <HAL_SPI_Transmit>
    cs_high();
 8000ce0:	f7ff ff58 	bl	8000b94 <cs_high>
}
 8000ce4:	bf00      	nop
 8000ce6:	3710      	adds	r7, #16
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	200001c0 	.word	0x200001c0

08000cf0 <nrf24l01p_tx_init>:

    ce_high();
}

void nrf24l01p_tx_init(channel MHz, air_data_rate bps)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	460a      	mov	r2, r1
 8000cfa:	80fb      	strh	r3, [r7, #6]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8000d00:	f000 f838 	bl	8000d74 <nrf24l01p_reset>

    nrf24l01p_ptx_mode();
 8000d04:	f000 f88a 	bl	8000e1c <nrf24l01p_ptx_mode>
    nrf24l01p_power_up();
 8000d08:	f000 f934 	bl	8000f74 <nrf24l01p_power_up>

    nrf24l01p_set_rf_channel(MHz);
 8000d0c:	88fb      	ldrh	r3, [r7, #6]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 f9bc 	bl	800108c <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 8000d14:	797b      	ldrb	r3, [r7, #5]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 f9e5 	bl	80010e6 <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 8000d1c:	2003      	movs	r0, #3
 8000d1e:	f000 f9c4 	bl	80010aa <nrf24l01p_set_rf_tx_output_power>

    nrf24l01p_set_crc_length(1);
 8000d22:	2001      	movs	r0, #1
 8000d24:	f000 f93b 	bl	8000f9e <nrf24l01p_set_crc_length>
    nrf24l01p_set_address_widths(5);
 8000d28:	2005      	movs	r0, #5
 8000d2a:	f000 f95b 	bl	8000fe4 <nrf24l01p_set_address_widths>

    nrf24l01p_auto_retransmit_count(3);
 8000d2e:	2003      	movs	r0, #3
 8000d30:	f000 f968 	bl	8001004 <nrf24l01p_auto_retransmit_count>
    nrf24l01p_auto_retransmit_delay(250);
 8000d34:	20fa      	movs	r0, #250	@ 0xfa
 8000d36:	f000 f981 	bl	800103c <nrf24l01p_auto_retransmit_delay>

    ce_high();
 8000d3a:	f7ff ff43 	bl	8000bc4 <ce_high>
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <nrf24l01p_tx_irq>:
{
    nrf24l01p_write_tx_fifo(tx_payload);
}

void nrf24l01p_tx_irq()
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b082      	sub	sp, #8
 8000d4a:	af00      	add	r7, sp, #0
    uint8_t tx_ds = nrf24l01p_get_status();
 8000d4c:	f000 f8d0 	bl	8000ef0 <nrf24l01p_get_status>
 8000d50:	4603      	mov	r3, r0
 8000d52:	71fb      	strb	r3, [r7, #7]
    tx_ds &= 0x20;
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	f003 0320 	and.w	r3, r3, #32
 8000d5a:	71fb      	strb	r3, [r7, #7]

    if(tx_ds)
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d002      	beq.n	8000d68 <nrf24l01p_tx_irq+0x22>
    {
        // TX_DS
        nrf24l01p_clear_tx_ds();
 8000d62:	f000 f8df 	bl	8000f24 <nrf24l01p_clear_tx_ds>
    else
    {
        // MAX_RT
        nrf24l01p_clear_max_rt();
    }
}
 8000d66:	e001      	b.n	8000d6c <nrf24l01p_tx_irq+0x26>
        nrf24l01p_clear_max_rt();
 8000d68:	f000 f8f0 	bl	8000f4c <nrf24l01p_clear_max_rt>
}
 8000d6c:	bf00      	nop
 8000d6e:	3708      	adds	r7, #8
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <nrf24l01p_reset>:

/* nRF24L01+ Sub Functions */
void nrf24l01p_reset()
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
    // Reset pins
    cs_high();
 8000d78:	f7ff ff0c 	bl	8000b94 <cs_high>
    ce_low();
 8000d7c:	f7ff ff2e 	bl	8000bdc <ce_low>

    // Reset registers
    write_register(NRF24L01P_REG_CONFIG, 0x08);
 8000d80:	2108      	movs	r1, #8
 8000d82:	2000      	movs	r0, #0
 8000d84:	f7ff ff5c 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_EN_AA, 0x3F);
 8000d88:	213f      	movs	r1, #63	@ 0x3f
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	f7ff ff58 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR, 0x03);
 8000d90:	2103      	movs	r1, #3
 8000d92:	2002      	movs	r0, #2
 8000d94:	f7ff ff54 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_SETUP_AW, 0x03);
 8000d98:	2103      	movs	r1, #3
 8000d9a:	2003      	movs	r0, #3
 8000d9c:	f7ff ff50 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x03);
 8000da0:	2103      	movs	r1, #3
 8000da2:	2004      	movs	r0, #4
 8000da4:	f7ff ff4c 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_RF_CH, 0x02);
 8000da8:	2102      	movs	r1, #2
 8000daa:	2005      	movs	r0, #5
 8000dac:	f7ff ff48 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_RF_SETUP, 0x07);
 8000db0:	2107      	movs	r1, #7
 8000db2:	2006      	movs	r0, #6
 8000db4:	f7ff ff44 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_STATUS, 0x7E);
 8000db8:	217e      	movs	r1, #126	@ 0x7e
 8000dba:	2007      	movs	r0, #7
 8000dbc:	f7ff ff40 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	2011      	movs	r0, #17
 8000dc4:	f7ff ff3c 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2011      	movs	r0, #17
 8000dcc:	f7ff ff38 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P1, 0x00);
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	2012      	movs	r0, #18
 8000dd4:	f7ff ff34 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P2, 0x00);
 8000dd8:	2100      	movs	r1, #0
 8000dda:	2013      	movs	r0, #19
 8000ddc:	f7ff ff30 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P3, 0x00);
 8000de0:	2100      	movs	r1, #0
 8000de2:	2014      	movs	r0, #20
 8000de4:	f7ff ff2c 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P4, 0x00);
 8000de8:	2100      	movs	r1, #0
 8000dea:	2015      	movs	r0, #21
 8000dec:	f7ff ff28 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P5, 0x00);
 8000df0:	2100      	movs	r1, #0
 8000df2:	2016      	movs	r0, #22
 8000df4:	f7ff ff24 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_FIFO_STATUS, 0x11);
 8000df8:	2111      	movs	r1, #17
 8000dfa:	2017      	movs	r0, #23
 8000dfc:	f7ff ff20 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_DYNPD, 0x00);
 8000e00:	2100      	movs	r1, #0
 8000e02:	201c      	movs	r0, #28
 8000e04:	f7ff ff1c 	bl	8000c40 <write_register>
    write_register(NRF24L01P_REG_FEATURE, 0x00);
 8000e08:	2100      	movs	r1, #0
 8000e0a:	201d      	movs	r0, #29
 8000e0c:	f7ff ff18 	bl	8000c40 <write_register>

    // Reset FIFO
    nrf24l01p_flush_rx_fifo();
 8000e10:	f000 f83e 	bl	8000e90 <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8000e14:	f000 f854 	bl	8000ec0 <nrf24l01p_flush_tx_fifo>
}
 8000e18:	bf00      	nop
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <nrf24l01p_ptx_mode>:

    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void nrf24l01p_ptx_mode()
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000e22:	2000      	movs	r0, #0
 8000e24:	f7ff fee6 	bl	8000bf4 <read_register>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	71fb      	strb	r3, [r7, #7]
    new_config &= 0xFE;
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	f023 0301 	bic.w	r3, r3, #1
 8000e32:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	4619      	mov	r1, r3
 8000e38:	2000      	movs	r0, #0
 8000e3a:	f7ff ff01 	bl	8000c40 <write_register>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
	...

08000e48 <nrf24l01p_write_tx_fifo>:

    return status;
}

uint8_t nrf24l01p_write_tx_fifo(uint8_t* tx_payload)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af02      	add	r7, sp, #8
 8000e4e:	6078      	str	r0, [r7, #4]
    uint8_t command = NRF24L01P_CMD_W_TX_PAYLOAD;
 8000e50:	23a0      	movs	r3, #160	@ 0xa0
 8000e52:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    cs_low();
 8000e54:	f7ff feaa 	bl	8000bac <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000e58:	f107 020e 	add.w	r2, r7, #14
 8000e5c:	f107 010f 	add.w	r1, r7, #15
 8000e60:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	2301      	movs	r3, #1
 8000e68:	4808      	ldr	r0, [pc, #32]	@ (8000e8c <nrf24l01p_write_tx_fifo+0x44>)
 8000e6a:	f005 fd7d 	bl	8006968 <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, tx_payload, NRF24L01P_PAYLOAD_LENGTH, 2000);
 8000e6e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e72:	2220      	movs	r2, #32
 8000e74:	6879      	ldr	r1, [r7, #4]
 8000e76:	4805      	ldr	r0, [pc, #20]	@ (8000e8c <nrf24l01p_write_tx_fifo+0x44>)
 8000e78:	f005 fb08 	bl	800648c <HAL_SPI_Transmit>
    cs_high();
 8000e7c:	f7ff fe8a 	bl	8000b94 <cs_high>

    return status;
 8000e80:	7bbb      	ldrb	r3, [r7, #14]
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3710      	adds	r7, #16
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	200001c0 	.word	0x200001c0

08000e90 <nrf24l01p_flush_rx_fifo>:

void nrf24l01p_flush_rx_fifo()
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_RX;
 8000e96:	23e2      	movs	r3, #226	@ 0xe2
 8000e98:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000e9a:	f7ff fe87 	bl	8000bac <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000e9e:	1dba      	adds	r2, r7, #6
 8000ea0:	1df9      	adds	r1, r7, #7
 8000ea2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ea6:	9300      	str	r3, [sp, #0]
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	4804      	ldr	r0, [pc, #16]	@ (8000ebc <nrf24l01p_flush_rx_fifo+0x2c>)
 8000eac:	f005 fd5c 	bl	8006968 <HAL_SPI_TransmitReceive>
    cs_high();
 8000eb0:	f7ff fe70 	bl	8000b94 <cs_high>
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	200001c0 	.word	0x200001c0

08000ec0 <nrf24l01p_flush_tx_fifo>:

void nrf24l01p_flush_tx_fifo()
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_TX;
 8000ec6:	23e1      	movs	r3, #225	@ 0xe1
 8000ec8:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000eca:	f7ff fe6f 	bl	8000bac <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000ece:	1dba      	adds	r2, r7, #6
 8000ed0:	1df9      	adds	r1, r7, #7
 8000ed2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	2301      	movs	r3, #1
 8000eda:	4804      	ldr	r0, [pc, #16]	@ (8000eec <nrf24l01p_flush_tx_fifo+0x2c>)
 8000edc:	f005 fd44 	bl	8006968 <HAL_SPI_TransmitReceive>
    cs_high();
 8000ee0:	f7ff fe58 	bl	8000b94 <cs_high>
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	200001c0 	.word	0x200001c0

08000ef0 <nrf24l01p_get_status>:

uint8_t nrf24l01p_get_status()
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_NOP;
 8000ef6:	23ff      	movs	r3, #255	@ 0xff
 8000ef8:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000efa:	f7ff fe57 	bl	8000bac <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000efe:	1dba      	adds	r2, r7, #6
 8000f00:	1df9      	adds	r1, r7, #7
 8000f02:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	4805      	ldr	r0, [pc, #20]	@ (8000f20 <nrf24l01p_get_status+0x30>)
 8000f0c:	f005 fd2c 	bl	8006968 <HAL_SPI_TransmitReceive>
    cs_high();
 8000f10:	f7ff fe40 	bl	8000b94 <cs_high>

    return status;
 8000f14:	79bb      	ldrb	r3, [r7, #6]
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	200001c0 	.word	0x200001c0

08000f24 <nrf24l01p_clear_tx_ds>:

    write_register(NRF24L01P_REG_STATUS, new_status);
}

void nrf24l01p_clear_tx_ds()
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8000f2a:	f7ff ffe1 	bl	8000ef0 <nrf24l01p_get_status>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x20;
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	f043 0320 	orr.w	r3, r3, #32
 8000f38:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	2007      	movs	r0, #7
 8000f40:	f7ff fe7e 	bl	8000c40 <write_register>
}
 8000f44:	bf00      	nop
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <nrf24l01p_clear_max_rt>:

void nrf24l01p_clear_max_rt()
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8000f52:	f7ff ffcd 	bl	8000ef0 <nrf24l01p_get_status>
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x10;
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	f043 0310 	orr.w	r3, r3, #16
 8000f60:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	4619      	mov	r1, r3
 8000f66:	2007      	movs	r0, #7
 8000f68:	f7ff fe6a 	bl	8000c40 <write_register>
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <nrf24l01p_power_up>:

void nrf24l01p_power_up()
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f7ff fe3a 	bl	8000bf4 <read_register>
 8000f80:	4603      	mov	r3, r0
 8000f82:	71fb      	strb	r3, [r7, #7]
    new_config |= 1 << 1;
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	f043 0302 	orr.w	r3, r3, #2
 8000f8a:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	4619      	mov	r1, r3
 8000f90:	2000      	movs	r0, #0
 8000f92:	f7ff fe55 	bl	8000c40 <write_register>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <nrf24l01p_set_crc_length>:

    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void nrf24l01p_set_crc_length(length bytes)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b084      	sub	sp, #16
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	71fb      	strb	r3, [r7, #7]
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000fa8:	2000      	movs	r0, #0
 8000faa:	f7ff fe23 	bl	8000bf4 <read_register>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	73fb      	strb	r3, [r7, #15]

    switch(bytes)
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d002      	beq.n	8000fbe <nrf24l01p_set_crc_length+0x20>
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d005      	beq.n	8000fc8 <nrf24l01p_set_crc_length+0x2a>
 8000fbc:	e009      	b.n	8000fd2 <nrf24l01p_set_crc_length+0x34>
    {
        // CRCO bit in CONFIG resiger set 0
        case 1:
            new_config &= 0xFB;
 8000fbe:	7bfb      	ldrb	r3, [r7, #15]
 8000fc0:	f023 0304 	bic.w	r3, r3, #4
 8000fc4:	73fb      	strb	r3, [r7, #15]
            break;
 8000fc6:	e004      	b.n	8000fd2 <nrf24l01p_set_crc_length+0x34>
        // CRCO bit in CONFIG resiger set 1
        case 2:
            new_config |= 1 << 2;
 8000fc8:	7bfb      	ldrb	r3, [r7, #15]
 8000fca:	f043 0304 	orr.w	r3, r3, #4
 8000fce:	73fb      	strb	r3, [r7, #15]
            break;
 8000fd0:	bf00      	nop
    }

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f7ff fe32 	bl	8000c40 <write_register>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <nrf24l01p_set_address_widths>:

void nrf24l01p_set_address_widths(widths bytes)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_SETUP_AW, bytes - 2);
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	3b02      	subs	r3, #2
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	2003      	movs	r0, #3
 8000ff8:	f7ff fe22 	bl	8000c40 <write_register>
}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <nrf24l01p_auto_retransmit_count>:

void nrf24l01p_auto_retransmit_count(count cnt)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 800100e:	2004      	movs	r0, #4
 8001010:	f7ff fdf0 	bl	8000bf4 <read_register>
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]

    // Reset ARC register 0
    new_setup_retr |= 0xF0;
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	f063 030f 	orn	r3, r3, #15
 800101e:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= cnt;
 8001020:	7bfa      	ldrb	r2, [r7, #15]
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	4313      	orrs	r3, r2
 8001026:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	4619      	mov	r1, r3
 800102c:	2004      	movs	r0, #4
 800102e:	f7ff fe07 	bl	8000c40 <write_register>
}
 8001032:	bf00      	nop
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
	...

0800103c <nrf24l01p_auto_retransmit_delay>:

void nrf24l01p_auto_retransmit_delay(delay us)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 8001046:	2004      	movs	r0, #4
 8001048:	f7ff fdd4 	bl	8000bf4 <read_register>
 800104c:	4603      	mov	r3, r0
 800104e:	73fb      	strb	r3, [r7, #15]

    // Reset ARD register 0
    new_setup_retr |= 0x0F;
 8001050:	7bfb      	ldrb	r3, [r7, #15]
 8001052:	f043 030f 	orr.w	r3, r3, #15
 8001056:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= ((us / 250) - 1) << 4;
 8001058:	88fb      	ldrh	r3, [r7, #6]
 800105a:	4a0b      	ldr	r2, [pc, #44]	@ (8001088 <nrf24l01p_auto_retransmit_delay+0x4c>)
 800105c:	fba2 2303 	umull	r2, r3, r2, r3
 8001060:	091b      	lsrs	r3, r3, #4
 8001062:	b29b      	uxth	r3, r3
 8001064:	3b01      	subs	r3, #1
 8001066:	b25b      	sxtb	r3, r3
 8001068:	011b      	lsls	r3, r3, #4
 800106a:	b25a      	sxtb	r2, r3
 800106c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001070:	4313      	orrs	r3, r2
 8001072:	b25b      	sxtb	r3, r3
 8001074:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	4619      	mov	r1, r3
 800107a:	2004      	movs	r0, #4
 800107c:	f7ff fde0 	bl	8000c40 <write_register>
}
 8001080:	bf00      	nop
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	10624dd3 	.word	0x10624dd3

0800108c <nrf24l01p_set_rf_channel>:

void nrf24l01p_set_rf_channel(channel MHz)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	80fb      	strh	r3, [r7, #6]
    write_register(NRF24L01P_REG_RF_CH, MHz);
 8001096:	88fb      	ldrh	r3, [r7, #6]
 8001098:	b2db      	uxtb	r3, r3
 800109a:	4619      	mov	r1, r3
 800109c:	2005      	movs	r0, #5
 800109e:	f7ff fdcf 	bl	8000c40 <write_register>
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b084      	sub	sp, #16
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	4603      	mov	r3, r0
 80010b2:	71fb      	strb	r3, [r7, #7]
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 80010b4:	2006      	movs	r0, #6
 80010b6:	f7ff fd9d 	bl	8000bf4 <read_register>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f023 0306 	bic.w	r3, r3, #6
 80010c0:	73fb      	strb	r3, [r7, #15]
    new_rf_setup |= (dBm << 1);
 80010c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	b25a      	sxtb	r2, r3
 80010ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b25b      	sxtb	r3, r3
 80010d2:	73fb      	strb	r3, [r7, #15]

    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 80010d4:	7bfb      	ldrb	r3, [r7, #15]
 80010d6:	4619      	mov	r1, r3
 80010d8:	2006      	movs	r0, #6
 80010da:	f7ff fdb1 	bl	8000c40 <write_register>
}
 80010de:	bf00      	nop
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b084      	sub	sp, #16
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	71fb      	strb	r3, [r7, #7]
    // Set value to 0
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 80010f0:	2006      	movs	r0, #6
 80010f2:	f7ff fd7f 	bl	8000bf4 <read_register>
 80010f6:	4603      	mov	r3, r0
 80010f8:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80010fc:	73fb      	strb	r3, [r7, #15]

    switch(bps)
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	2b02      	cmp	r3, #2
 8001102:	d00a      	beq.n	800111a <nrf24l01p_set_rf_air_data_rate+0x34>
 8001104:	2b02      	cmp	r3, #2
 8001106:	dc0e      	bgt.n	8001126 <nrf24l01p_set_rf_air_data_rate+0x40>
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00b      	beq.n	8001124 <nrf24l01p_set_rf_air_data_rate+0x3e>
 800110c:	2b01      	cmp	r3, #1
 800110e:	d10a      	bne.n	8001126 <nrf24l01p_set_rf_air_data_rate+0x40>
    {
        case _1Mbps:
            break;
        case _2Mbps:
            new_rf_setup |= 1 << 3;
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	f043 0308 	orr.w	r3, r3, #8
 8001116:	73fb      	strb	r3, [r7, #15]
            break;
 8001118:	e005      	b.n	8001126 <nrf24l01p_set_rf_air_data_rate+0x40>
        case _250kbps:
            new_rf_setup |= 1 << 5;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	f043 0320 	orr.w	r3, r3, #32
 8001120:	73fb      	strb	r3, [r7, #15]
            break;
 8001122:	e000      	b.n	8001126 <nrf24l01p_set_rf_air_data_rate+0x40>
            break;
 8001124:	bf00      	nop
    }
    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	4619      	mov	r1, r3
 800112a:	2006      	movs	r0, #6
 800112c:	f7ff fd88 	bl	8000c40 <write_register>
}
 8001130:	bf00      	nop
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <nrf24l01p_set_tx_address>:
void nrf24l01p_set_tx_address(uint8_t* address)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
    // Встановлює 5-байтну TX адресу
    write_register_multi(NRF24L01P_REG_TX_ADDR, address, 5);
 8001140:	2205      	movs	r2, #5
 8001142:	6879      	ldr	r1, [r7, #4]
 8001144:	2010      	movs	r0, #16
 8001146:	f7ff fda9 	bl	8000c9c <write_register_multi>
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <nrf24l01p_set_rx_address_p0>:

void nrf24l01p_set_rx_address_p0(uint8_t* address)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b082      	sub	sp, #8
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
    // Встановлює 5-байтну RX адресу для Pipe 0
    write_register_multi(NRF24L01P_REG_RX_ADDR_P0, address, 5);
 800115a:	2205      	movs	r2, #5
 800115c:	6879      	ldr	r1, [r7, #4]
 800115e:	200a      	movs	r0, #10
 8001160:	f7ff fd9c 	bl	8000c9c <write_register_multi>
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <radio_init>:

/**
 * @brief C-callable function to initialize the radio subsystem.
 */
void radio_init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
    // Create the binary semaphore for IRQ
    g_radio_irq_sem = xSemaphoreCreateBinary();
 8001170:	2203      	movs	r2, #3
 8001172:	2100      	movs	r1, #0
 8001174:	2001      	movs	r0, #1
 8001176:	f006 fc7e 	bl	8007a76 <xQueueGenericCreate>
 800117a:	4603      	mov	r3, r0
 800117c:	4a01      	ldr	r2, [pc, #4]	@ (8001184 <radio_init+0x18>)
 800117e:	6013      	str	r3, [r2, #0]
}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000198 	.word	0x20000198

08001188 <radio_task_entry>:

/**
 * @brief RTOS task entry function.
 */
void radio_task_entry(void *argument)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
    g_radio.task();
 8001190:	4803      	ldr	r0, [pc, #12]	@ (80011a0 <radio_task_entry+0x18>)
 8001192:	f000 f85b 	bl	800124c <_ZN7MyRadio4taskEv>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	2000019c 	.word	0x2000019c

080011a4 <_ZN7MyRadioC1Ev>:

} // extern "C"

// --- C++ Class Implementation ---

MyRadio::MyRadio()
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
{
	this->tx_queue = xQueueCreate(1, 0);
 80011ac:	2200      	movs	r2, #0
 80011ae:	2100      	movs	r1, #0
 80011b0:	2001      	movs	r0, #1
 80011b2:	f006 fc60 	bl	8007a76 <xQueueGenericCreate>
 80011b6:	4602      	mov	r2, r0
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]
}
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4618      	mov	r0, r3
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
	...

080011c8 <_ZN7MyRadio4initEv>:

/**
 * @brief Private method to initialize the nRF24.
 */
bool MyRadio::init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	nrf24l01p_tx_init(106, _1Mbps);
 80011d0:	2100      	movs	r1, #0
 80011d2:	206a      	movs	r0, #106	@ 0x6a
 80011d4:	f7ff fd8c 	bl	8000cf0 <nrf24l01p_tx_init>
	nrf24l01p_set_tx_address(TX_ADDRESS);
 80011d8:	4805      	ldr	r0, [pc, #20]	@ (80011f0 <_ZN7MyRadio4initEv+0x28>)
 80011da:	f7ff ffad 	bl	8001138 <nrf24l01p_set_tx_address>
	nrf24l01p_set_rx_address_p0(TX_ADDRESS);
 80011de:	4804      	ldr	r0, [pc, #16]	@ (80011f0 <_ZN7MyRadio4initEv+0x28>)
 80011e0:	f7ff ffb7 	bl	8001152 <nrf24l01p_set_rx_address_p0>
	return true;
 80011e4:	2301      	movs	r3, #1
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000010 	.word	0x20000010

080011f4 <_ZN7MyRadio9send_dataEPh>:

/**
 * @brief Public API for other tasks to send data.
 */
bool MyRadio::send_data(uint8_t* data)
{
 80011f4:	b5b0      	push	{r4, r5, r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
	memcpy(radio_tx_buffer, data, 32);
 80011fe:	4a12      	ldr	r2, [pc, #72]	@ (8001248 <_ZN7MyRadio9send_dataEPh+0x54>)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	4614      	mov	r4, r2
 8001204:	461d      	mov	r5, r3
 8001206:	6828      	ldr	r0, [r5, #0]
 8001208:	6869      	ldr	r1, [r5, #4]
 800120a:	68aa      	ldr	r2, [r5, #8]
 800120c:	68eb      	ldr	r3, [r5, #12]
 800120e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001210:	6928      	ldr	r0, [r5, #16]
 8001212:	6969      	ldr	r1, [r5, #20]
 8001214:	69aa      	ldr	r2, [r5, #24]
 8001216:	69eb      	ldr	r3, [r5, #28]
 8001218:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	if (xQueueSend(this->tx_queue, NULL, 0) == pdTRUE) {
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6818      	ldr	r0, [r3, #0]
 800121e:	2300      	movs	r3, #0
 8001220:	2200      	movs	r2, #0
 8001222:	2100      	movs	r1, #0
 8001224:	f006 fc86 	bl	8007b34 <xQueueGenericSend>
 8001228:	4603      	mov	r3, r0
 800122a:	2b01      	cmp	r3, #1
 800122c:	bf0c      	ite	eq
 800122e:	2301      	moveq	r3, #1
 8001230:	2300      	movne	r3, #0
 8001232:	b2db      	uxtb	r3, r3
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <_ZN7MyRadio9send_dataEPh+0x48>
	        return true;
 8001238:	2301      	movs	r3, #1
 800123a:	e000      	b.n	800123e <_ZN7MyRadio9send_dataEPh+0x4a>
	    }
	return false;
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bdb0      	pop	{r4, r5, r7, pc}
 8001246:	bf00      	nop
 8001248:	200001a0 	.word	0x200001a0

0800124c <_ZN7MyRadio4taskEv>:
 */
/**
 * @brief MAIN RADIO TASK LOOP (ТІЛЬКИ ПЕРЕДАВАЧ)
 */
void MyRadio::task(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
    if (!this->init()) { // Це тепер коректно викликає nrf24l01p_tx_init
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f7ff ffb7 	bl	80011c8 <_ZN7MyRadio4initEv>
 800125a:	4603      	mov	r3, r0
 800125c:	f083 0301 	eor.w	r3, r3, #1
 8001260:	b2db      	uxtb	r3, r3
 8001262:	2b00      	cmp	r3, #0
 8001264:	d002      	beq.n	800126c <_ZN7MyRadio4taskEv+0x20>
        vTaskDelete(NULL);
 8001266:	2000      	movs	r0, #0
 8001268:	f007 fbc8 	bl	80089fc <vTaskDelete>

    while(1)
    {
        // --- 1. Чекаємо, поки keypad_task дасть нам роботу ---
        // Блокуємо задачу, поки в черзі не з'явиться повідомлення
        if (xQueueReceive(this->tx_queue, NULL, portMAX_DELAY) == pdTRUE)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f04f 32ff 	mov.w	r2, #4294967295
 8001274:	2100      	movs	r1, #0
 8001276:	4618      	mov	r0, r3
 8001278:	f006 fe8c 	bl	8007f94 <xQueueReceive>
 800127c:	4603      	mov	r3, r0
 800127e:	2b01      	cmp	r3, #1
 8001280:	bf0c      	ite	eq
 8001282:	2301      	moveq	r3, #1
 8001284:	2300      	movne	r3, #0
 8001286:	b2db      	uxtb	r3, r3
 8001288:	2b00      	cmp	r3, #0
 800128a:	d0ef      	beq.n	800126c <_ZN7MyRadio4taskEv+0x20>
        {
            // Є робота!

            // 1. Завантажуємо дані в FIFO
            nrf24l01p_write_tx_fifo(radio_tx_buffer);
 800128c:	480c      	ldr	r0, [pc, #48]	@ (80012c0 <_ZN7MyRadio4taskEv+0x74>)
 800128e:	f7ff fddb 	bl	8000e48 <nrf24l01p_write_tx_fifo>

            // 2. Оскільки CE вже HIGH, передача почнеться автоматично.

            // 3. Чекаємо на семафор від IRQ (до 100мс), що передача завершена
            if (xSemaphoreTake(g_radio_irq_sem, pdMS_TO_TICKS(100)) == pdTRUE)
 8001292:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <_ZN7MyRadio4taskEv+0x78>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2164      	movs	r1, #100	@ 0x64
 8001298:	4618      	mov	r0, r3
 800129a:	f006 ff5d 	bl	8008158 <xQueueSemaphoreTake>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	bf0c      	ite	eq
 80012a4:	2301      	moveq	r3, #1
 80012a6:	2300      	movne	r3, #0
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d004      	beq.n	80012b8 <_ZN7MyRadio4taskEv+0x6c>
            {
            	UI_Blink_Once();
 80012ae:	f000 fd65 	bl	8001d7c <UI_Blink_Once>
                // IRQ спрацював!
                // 4. Обробимо IRQ (скинемо прапори TX_DS/MAX_RT і блимнемо діодом)
                nrf24l01p_tx_irq();
 80012b2:	f7ff fd48 	bl	8000d46 <nrf24l01p_tx_irq>
 80012b6:	e7d9      	b.n	800126c <_ZN7MyRadio4taskEv+0x20>
            else
            {
                // IRQ не спрацював (Timeout).
                // Це означає, що ми не отримали переривання.
                // Скинемо TX FIFO, щоб підготуватися до наступної спроби.
                nrf24l01p_flush_tx_fifo();
 80012b8:	f7ff fe02 	bl	8000ec0 <nrf24l01p_flush_tx_fifo>
        if (xQueueReceive(this->tx_queue, NULL, portMAX_DELAY) == pdTRUE)
 80012bc:	e7d6      	b.n	800126c <_ZN7MyRadio4taskEv+0x20>
 80012be:	bf00      	nop
 80012c0:	200001a0 	.word	0x200001a0
 80012c4:	20000198 	.word	0x20000198

080012c8 <_Z41__static_initialization_and_destruction_0v>:
            // Ми НЕ переходимо в RX-режим і НЕ чіпаємо CE.
            // Модуль залишається в режимі Standby-II (CE=HIGH, PRIM_RX=0),
            // готовий до наступної передачі.
        }
    }
}
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
MyRadio g_radio;
 80012cc:	4802      	ldr	r0, [pc, #8]	@ (80012d8 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80012ce:	f7ff ff69 	bl	80011a4 <_ZN7MyRadioC1Ev>
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	2000019c 	.word	0x2000019c

080012dc <_GLOBAL__sub_I_g_radio_irq_sem>:
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
 80012e0:	f7ff fff2 	bl	80012c8 <_Z41__static_initialization_and_destruction_0v>
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80012ec:	4b17      	ldr	r3, [pc, #92]	@ (800134c <MX_SPI1_Init+0x64>)
 80012ee:	4a18      	ldr	r2, [pc, #96]	@ (8001350 <MX_SPI1_Init+0x68>)
 80012f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <MX_SPI1_Init+0x64>)
 80012f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012fa:	4b14      	ldr	r3, [pc, #80]	@ (800134c <MX_SPI1_Init+0x64>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001300:	4b12      	ldr	r3, [pc, #72]	@ (800134c <MX_SPI1_Init+0x64>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <MX_SPI1_Init+0x64>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800130c:	4b0f      	ldr	r3, [pc, #60]	@ (800134c <MX_SPI1_Init+0x64>)
 800130e:	2200      	movs	r2, #0
 8001310:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001312:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <MX_SPI1_Init+0x64>)
 8001314:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001318:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800131a:	4b0c      	ldr	r3, [pc, #48]	@ (800134c <MX_SPI1_Init+0x64>)
 800131c:	2238      	movs	r2, #56	@ 0x38
 800131e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001320:	4b0a      	ldr	r3, [pc, #40]	@ (800134c <MX_SPI1_Init+0x64>)
 8001322:	2200      	movs	r2, #0
 8001324:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001326:	4b09      	ldr	r3, [pc, #36]	@ (800134c <MX_SPI1_Init+0x64>)
 8001328:	2200      	movs	r2, #0
 800132a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800132c:	4b07      	ldr	r3, [pc, #28]	@ (800134c <MX_SPI1_Init+0x64>)
 800132e:	2200      	movs	r2, #0
 8001330:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001332:	4b06      	ldr	r3, [pc, #24]	@ (800134c <MX_SPI1_Init+0x64>)
 8001334:	220a      	movs	r2, #10
 8001336:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001338:	4804      	ldr	r0, [pc, #16]	@ (800134c <MX_SPI1_Init+0x64>)
 800133a:	f004 ff29 	bl	8006190 <HAL_SPI_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001344:	f7ff fc16 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	200001c0 	.word	0x200001c0
 8001350:	40013000 	.word	0x40013000

08001354 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b088      	sub	sp, #32
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135c:	f107 0310 	add.w	r3, r7, #16
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a41      	ldr	r2, [pc, #260]	@ (8001474 <HAL_SPI_MspInit+0x120>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d17b      	bne.n	800146c <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001374:	4b40      	ldr	r3, [pc, #256]	@ (8001478 <HAL_SPI_MspInit+0x124>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a3f      	ldr	r2, [pc, #252]	@ (8001478 <HAL_SPI_MspInit+0x124>)
 800137a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b3d      	ldr	r3, [pc, #244]	@ (8001478 <HAL_SPI_MspInit+0x124>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138c:	4b3a      	ldr	r3, [pc, #232]	@ (8001478 <HAL_SPI_MspInit+0x124>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a39      	ldr	r2, [pc, #228]	@ (8001478 <HAL_SPI_MspInit+0x124>)
 8001392:	f043 0304 	orr.w	r3, r3, #4
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b37      	ldr	r3, [pc, #220]	@ (8001478 <HAL_SPI_MspInit+0x124>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = NRF24_SCK_Pin|NRF24_MOSI_Pin;
 80013a4:	23a0      	movs	r3, #160	@ 0xa0
 80013a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a8:	2302      	movs	r3, #2
 80013aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ac:	2303      	movs	r3, #3
 80013ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	4619      	mov	r1, r3
 80013b6:	4831      	ldr	r0, [pc, #196]	@ (800147c <HAL_SPI_MspInit+0x128>)
 80013b8:	f001 f99c 	bl	80026f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF24_MISO_Pin;
 80013bc:	2340      	movs	r3, #64	@ 0x40
 80013be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(NRF24_MISO_GPIO_Port, &GPIO_InitStruct);
 80013c8:	f107 0310 	add.w	r3, r7, #16
 80013cc:	4619      	mov	r1, r3
 80013ce:	482b      	ldr	r0, [pc, #172]	@ (800147c <HAL_SPI_MspInit+0x128>)
 80013d0:	f001 f990 	bl	80026f4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80013d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 80013d6:	4a2b      	ldr	r2, [pc, #172]	@ (8001484 <HAL_SPI_MspInit+0x130>)
 80013d8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013da:	4b29      	ldr	r3, [pc, #164]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 80013dc:	2210      	movs	r2, #16
 80013de:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013e0:	4b27      	ldr	r3, [pc, #156]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013e6:	4b26      	ldr	r3, [pc, #152]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 80013e8:	2280      	movs	r2, #128	@ 0x80
 80013ea:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013ec:	4b24      	ldr	r3, [pc, #144]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013f2:	4b23      	ldr	r3, [pc, #140]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80013f8:	4b21      	ldr	r3, [pc, #132]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80013fe:	4b20      	ldr	r3, [pc, #128]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 8001400:	2200      	movs	r2, #0
 8001402:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001404:	481e      	ldr	r0, [pc, #120]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 8001406:	f000 fe4f 	bl	80020a8 <HAL_DMA_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8001410:	f7ff fbb0 	bl	8000b74 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a1a      	ldr	r2, [pc, #104]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 8001418:	649a      	str	r2, [r3, #72]	@ 0x48
 800141a:	4a19      	ldr	r2, [pc, #100]	@ (8001480 <HAL_SPI_MspInit+0x12c>)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001420:	4b19      	ldr	r3, [pc, #100]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 8001422:	4a1a      	ldr	r2, [pc, #104]	@ (800148c <HAL_SPI_MspInit+0x138>)
 8001424:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001426:	4b18      	ldr	r3, [pc, #96]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 8001428:	2200      	movs	r2, #0
 800142a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800142c:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 800142e:	2200      	movs	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001432:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 8001434:	2280      	movs	r2, #128	@ 0x80
 8001436:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001438:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800143e:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 8001440:	2200      	movs	r2, #0
 8001442:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001444:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 8001446:	2200      	movs	r2, #0
 8001448:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800144a:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 800144c:	2200      	movs	r2, #0
 800144e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001450:	480d      	ldr	r0, [pc, #52]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 8001452:	f000 fe29 	bl	80020a8 <HAL_DMA_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 800145c:	f7ff fb8a 	bl	8000b74 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	4a09      	ldr	r2, [pc, #36]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 8001464:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001466:	4a08      	ldr	r2, [pc, #32]	@ (8001488 <HAL_SPI_MspInit+0x134>)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800146c:	bf00      	nop
 800146e:	3720      	adds	r7, #32
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40013000 	.word	0x40013000
 8001478:	40021000 	.word	0x40021000
 800147c:	40010800 	.word	0x40010800
 8001480:	20000218 	.word	0x20000218
 8001484:	40020030 	.word	0x40020030
 8001488:	2000025c 	.word	0x2000025c
 800148c:	4002001c 	.word	0x4002001c

08001490 <ssd1306_WriteCommand>:
 * @note This is a blocking function.
 * @param cmd The command byte to send.
 * @return HAL status.
 */
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af04      	add	r7, sp, #16
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
    // Uses 0x00 as the "Memory Address" to signify a command
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, HAL_MAX_DELAY);
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
 800149e:	9302      	str	r3, [sp, #8]
 80014a0:	2301      	movs	r3, #1
 80014a2:	9301      	str	r3, [sp, #4]
 80014a4:	1dfb      	adds	r3, r7, #7
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	2301      	movs	r3, #1
 80014aa:	2200      	movs	r2, #0
 80014ac:	2178      	movs	r1, #120	@ 0x78
 80014ae:	4804      	ldr	r0, [pc, #16]	@ (80014c0 <ssd1306_WriteCommand+0x30>)
 80014b0:	f001 fdc8 	bl	8003044 <HAL_I2C_Mem_Write>
 80014b4:	4603      	mov	r3, r0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	200000dc 	.word	0x200000dc

080014c4 <ssd1306_Init>:
/**
 * @brief Initializes the SSD1306 controller (for 128x64).
 * @return 1 on success, 0 on failure.
 */
uint8_t ssd1306_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
    // Power-on delay
    HAL_Delay(100);
 80014c8:	2064      	movs	r0, #100	@ 0x64
 80014ca:	f000 fcbb 	bl	8001e44 <HAL_Delay>

    // --- Initialization Sequence for 128x64 ---
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 80014ce:	20ae      	movs	r0, #174	@ 0xae
 80014d0:	f7ff ffde 	bl	8001490 <ssd1306_WriteCommand>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <ssd1306_Init+0x1a>
 80014da:	2300      	movs	r3, #0
 80014dc:	e0d5      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 80014de:	2020      	movs	r0, #32
 80014e0:	f7ff ffd6 	bl	8001490 <ssd1306_WriteCommand>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <ssd1306_Init+0x2a>
 80014ea:	2300      	movs	r3, #0
 80014ec:	e0cd      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 80014ee:	2000      	movs	r0, #0
 80014f0:	f7ff ffce 	bl	8001490 <ssd1306_WriteCommand>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <ssd1306_Init+0x3a>
 80014fa:	2300      	movs	r3, #0
 80014fc:	e0c5      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address
 80014fe:	20b0      	movs	r0, #176	@ 0xb0
 8001500:	f7ff ffc6 	bl	8001490 <ssd1306_WriteCommand>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <ssd1306_Init+0x4a>
 800150a:	2300      	movs	r3, #0
 800150c:	e0bd      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 800150e:	20c8      	movs	r0, #200	@ 0xc8
 8001510:	f7ff ffbe 	bl	8001490 <ssd1306_WriteCommand>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <ssd1306_Init+0x5a>
 800151a:	2300      	movs	r3, #0
 800151c:	e0b5      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 800151e:	2000      	movs	r0, #0
 8001520:	f7ff ffb6 	bl	8001490 <ssd1306_WriteCommand>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <ssd1306_Init+0x6a>
 800152a:	2300      	movs	r3, #0
 800152c:	e0ad      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 800152e:	2010      	movs	r0, #16
 8001530:	f7ff ffae 	bl	8001490 <ssd1306_WriteCommand>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <ssd1306_Init+0x7a>
 800153a:	2300      	movs	r3, #0
 800153c:	e0a5      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 800153e:	2040      	movs	r0, #64	@ 0x40
 8001540:	f7ff ffa6 	bl	8001490 <ssd1306_WriteCommand>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <ssd1306_Init+0x8a>
 800154a:	2300      	movs	r3, #0
 800154c:	e09d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 800154e:	2081      	movs	r0, #129	@ 0x81
 8001550:	f7ff ff9e 	bl	8001490 <ssd1306_WriteCommand>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <ssd1306_Init+0x9a>
 800155a:	2300      	movs	r3, #0
 800155c:	e095      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0; // Max contrast
 800155e:	20ff      	movs	r0, #255	@ 0xff
 8001560:	f7ff ff96 	bl	8001490 <ssd1306_WriteCommand>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <ssd1306_Init+0xaa>
 800156a:	2300      	movs	r3, #0
 800156c:	e08d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 800156e:	20a1      	movs	r0, #161	@ 0xa1
 8001570:	f7ff ff8e 	bl	8001490 <ssd1306_WriteCommand>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <ssd1306_Init+0xba>
 800157a:	2300      	movs	r3, #0
 800157c:	e085      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 800157e:	20a6      	movs	r0, #166	@ 0xa6
 8001580:	f7ff ff86 	bl	8001490 <ssd1306_WriteCommand>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <ssd1306_Init+0xca>
 800158a:	2300      	movs	r3, #0
 800158c:	e07d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 800158e:	20a8      	movs	r0, #168	@ 0xa8
 8001590:	f7ff ff7e 	bl	8001490 <ssd1306_WriteCommand>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <ssd1306_Init+0xda>
 800159a:	2300      	movs	r3, #0
 800159c:	e075      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x3F) != HAL_OK) return 0; // 1/64 duty (for 128x64)
 800159e:	203f      	movs	r0, #63	@ 0x3f
 80015a0:	f7ff ff76 	bl	8001490 <ssd1306_WriteCommand>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <ssd1306_Init+0xea>
 80015aa:	2300      	movs	r3, #0
 80015ac:	e06d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 80015ae:	20d3      	movs	r0, #211	@ 0xd3
 80015b0:	f7ff ff6e 	bl	8001490 <ssd1306_WriteCommand>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <ssd1306_Init+0xfa>
 80015ba:	2300      	movs	r3, #0
 80015bc:	e065      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 80015be:	2000      	movs	r0, #0
 80015c0:	f7ff ff66 	bl	8001490 <ssd1306_WriteCommand>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <ssd1306_Init+0x10a>
 80015ca:	2300      	movs	r3, #0
 80015cc:	e05d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 80015ce:	20d5      	movs	r0, #213	@ 0xd5
 80015d0:	f7ff ff5e 	bl	8001490 <ssd1306_WriteCommand>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <ssd1306_Init+0x11a>
 80015da:	2300      	movs	r3, #0
 80015dc:	e055      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 80015de:	2080      	movs	r0, #128	@ 0x80
 80015e0:	f7ff ff56 	bl	8001490 <ssd1306_WriteCommand>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <ssd1306_Init+0x12a>
 80015ea:	2300      	movs	r3, #0
 80015ec:	e04d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 80015ee:	20d9      	movs	r0, #217	@ 0xd9
 80015f0:	f7ff ff4e 	bl	8001490 <ssd1306_WriteCommand>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <ssd1306_Init+0x13a>
 80015fa:	2300      	movs	r3, #0
 80015fc:	e045      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 80015fe:	20f1      	movs	r0, #241	@ 0xf1
 8001600:	f7ff ff46 	bl	8001490 <ssd1306_WriteCommand>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <ssd1306_Init+0x14a>
 800160a:	2300      	movs	r3, #0
 800160c:	e03d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 800160e:	20da      	movs	r0, #218	@ 0xda
 8001610:	f7ff ff3e 	bl	8001490 <ssd1306_WriteCommand>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <ssd1306_Init+0x15a>
 800161a:	2300      	movs	r3, #0
 800161c:	e035      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x12) != HAL_OK) return 0; // (for 128x64)
 800161e:	2012      	movs	r0, #18
 8001620:	f7ff ff36 	bl	8001490 <ssd1306_WriteCommand>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <ssd1306_Init+0x16a>
 800162a:	2300      	movs	r3, #0
 800162c:	e02d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 800162e:	20db      	movs	r0, #219	@ 0xdb
 8001630:	f7ff ff2e 	bl	8001490 <ssd1306_WriteCommand>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <ssd1306_Init+0x17a>
 800163a:	2300      	movs	r3, #0
 800163c:	e025      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 800163e:	2040      	movs	r0, #64	@ 0x40
 8001640:	f7ff ff26 	bl	8001490 <ssd1306_WriteCommand>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <ssd1306_Init+0x18a>
 800164a:	2300      	movs	r3, #0
 800164c:	e01d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 800164e:	208d      	movs	r0, #141	@ 0x8d
 8001650:	f7ff ff1e 	bl	8001490 <ssd1306_WriteCommand>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <ssd1306_Init+0x19a>
 800165a:	2300      	movs	r3, #0
 800165c:	e015      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 800165e:	2014      	movs	r0, #20
 8001660:	f7ff ff16 	bl	8001490 <ssd1306_WriteCommand>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <ssd1306_Init+0x1aa>
 800166a:	2300      	movs	r3, #0
 800166c:	e00d      	b.n	800168a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 800166e:	20af      	movs	r0, #175	@ 0xaf
 8001670:	f7ff ff0e 	bl	8001490 <ssd1306_WriteCommand>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <ssd1306_Init+0x1ba>
 800167a:	2300      	movs	r3, #0
 800167c:	e005      	b.n	800168a <ssd1306_Init+0x1c6>

    // Clear buffer
    ssd1306_Fill(Black);
 800167e:	2000      	movs	r0, #0
 8001680:	f000 f806 	bl	8001690 <ssd1306_Fill>

    // Update screen (blocking method) for the first time
    ssd1306_UpdateScreen();
 8001684:	f000 f944 	bl	8001910 <ssd1306_UpdateScreen>

    return 1; // Success
 8001688:	2301      	movs	r3, #1
}
 800168a:	4618      	mov	r0, r3
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <ssd1306_Fill>:

/**
 * @brief Fills the entire screen buffer with a color.
 */
void ssd1306_Fill(uint8_t color)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	71fb      	strb	r3, [r7, #7]
    // Set all bytes in the buffer to 0x00 (Black) or 0xFF (White)
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <ssd1306_Fill+0x14>
 80016a0:	2300      	movs	r3, #0
 80016a2:	e000      	b.n	80016a6 <ssd1306_Fill+0x16>
 80016a4:	23ff      	movs	r3, #255	@ 0xff
 80016a6:	73fb      	strb	r3, [r7, #15]
    memset(SSD1306_Buffer, fill_val, sizeof(SSD1306_Buffer));
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
 80016aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016ae:	4619      	mov	r1, r3
 80016b0:	4803      	ldr	r0, [pc, #12]	@ (80016c0 <ssd1306_Fill+0x30>)
 80016b2:	f008 ffc9 	bl	800a648 <memset>
}
 80016b6:	bf00      	nop
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200002a0 	.word	0x200002a0

080016c4 <ssd1306_DrawPixel>:

/**
 * @brief Draws a single pixel in the screen buffer.
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
 80016ce:	460b      	mov	r3, r1
 80016d0:	71bb      	strb	r3, [r7, #6]
 80016d2:	4613      	mov	r3, r2
 80016d4:	717b      	strb	r3, [r7, #5]
    // Check boundaries
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	db3d      	blt.n	800175a <ssd1306_DrawPixel+0x96>
 80016de:	79bb      	ldrb	r3, [r7, #6]
 80016e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80016e2:	d83a      	bhi.n	800175a <ssd1306_DrawPixel+0x96>
        return;
    }

    // Set or clear the specific bit for the pixel
    if (color == White) {
 80016e4:	797b      	ldrb	r3, [r7, #5]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d11a      	bne.n	8001720 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 80016ea:	79fa      	ldrb	r2, [r7, #7]
 80016ec:	79bb      	ldrb	r3, [r7, #6]
 80016ee:	08db      	lsrs	r3, r3, #3
 80016f0:	b2d8      	uxtb	r0, r3
 80016f2:	4603      	mov	r3, r0
 80016f4:	01db      	lsls	r3, r3, #7
 80016f6:	4413      	add	r3, r2
 80016f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001764 <ssd1306_DrawPixel+0xa0>)
 80016fa:	5cd3      	ldrb	r3, [r2, r3]
 80016fc:	b25a      	sxtb	r2, r3
 80016fe:	79bb      	ldrb	r3, [r7, #6]
 8001700:	f003 0307 	and.w	r3, r3, #7
 8001704:	2101      	movs	r1, #1
 8001706:	fa01 f303 	lsl.w	r3, r1, r3
 800170a:	b25b      	sxtb	r3, r3
 800170c:	4313      	orrs	r3, r2
 800170e:	b259      	sxtb	r1, r3
 8001710:	79fa      	ldrb	r2, [r7, #7]
 8001712:	4603      	mov	r3, r0
 8001714:	01db      	lsls	r3, r3, #7
 8001716:	4413      	add	r3, r2
 8001718:	b2c9      	uxtb	r1, r1
 800171a:	4a12      	ldr	r2, [pc, #72]	@ (8001764 <ssd1306_DrawPixel+0xa0>)
 800171c:	54d1      	strb	r1, [r2, r3]
 800171e:	e01d      	b.n	800175c <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001720:	79fa      	ldrb	r2, [r7, #7]
 8001722:	79bb      	ldrb	r3, [r7, #6]
 8001724:	08db      	lsrs	r3, r3, #3
 8001726:	b2d8      	uxtb	r0, r3
 8001728:	4603      	mov	r3, r0
 800172a:	01db      	lsls	r3, r3, #7
 800172c:	4413      	add	r3, r2
 800172e:	4a0d      	ldr	r2, [pc, #52]	@ (8001764 <ssd1306_DrawPixel+0xa0>)
 8001730:	5cd3      	ldrb	r3, [r2, r3]
 8001732:	b25a      	sxtb	r2, r3
 8001734:	79bb      	ldrb	r3, [r7, #6]
 8001736:	f003 0307 	and.w	r3, r3, #7
 800173a:	2101      	movs	r1, #1
 800173c:	fa01 f303 	lsl.w	r3, r1, r3
 8001740:	b25b      	sxtb	r3, r3
 8001742:	43db      	mvns	r3, r3
 8001744:	b25b      	sxtb	r3, r3
 8001746:	4013      	ands	r3, r2
 8001748:	b259      	sxtb	r1, r3
 800174a:	79fa      	ldrb	r2, [r7, #7]
 800174c:	4603      	mov	r3, r0
 800174e:	01db      	lsls	r3, r3, #7
 8001750:	4413      	add	r3, r2
 8001752:	b2c9      	uxtb	r1, r1
 8001754:	4a03      	ldr	r2, [pc, #12]	@ (8001764 <ssd1306_DrawPixel+0xa0>)
 8001756:	54d1      	strb	r1, [r2, r3]
 8001758:	e000      	b.n	800175c <ssd1306_DrawPixel+0x98>
        return;
 800175a:	bf00      	nop
    }
}
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr
 8001764:	200002a0 	.word	0x200002a0

08001768 <ssd1306_SetCursor>:

/**
 * @brief Sets the text cursor position.
 */
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	460a      	mov	r2, r1
 8001772:	71fb      	strb	r3, [r7, #7]
 8001774:	4613      	mov	r3, r2
 8001776:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8001778:	4a05      	ldr	r2, [pc, #20]	@ (8001790 <ssd1306_SetCursor+0x28>)
 800177a:	79fb      	ldrb	r3, [r7, #7]
 800177c:	7013      	strb	r3, [r2, #0]
    current_y = y;
 800177e:	4a05      	ldr	r2, [pc, #20]	@ (8001794 <ssd1306_SetCursor+0x2c>)
 8001780:	79bb      	ldrb	r3, [r7, #6]
 8001782:	7013      	strb	r3, [r2, #0]
}
 8001784:	bf00      	nop
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	200006a0 	.word	0x200006a0
 8001794:	200006a1 	.word	0x200006a1

08001798 <ssd1306_WriteChar>:

/**
 * @brief Draws a single character (8-bit font).
 */
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	6039      	str	r1, [r7, #0]
 80017a2:	71fb      	strb	r3, [r7, #7]
 80017a4:	4613      	mov	r3, r2
 80017a6:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80017a8:	4b39      	ldr	r3, [pc, #228]	@ (8001890 <ssd1306_WriteChar+0xf8>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	4413      	add	r3, r2
 80017b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80017b6:	dc07      	bgt.n	80017c8 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 80017b8:	4b36      	ldr	r3, [pc, #216]	@ (8001894 <ssd1306_WriteChar+0xfc>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	461a      	mov	r2, r3
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	785b      	ldrb	r3, [r3, #1]
 80017c2:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80017c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80017c6:	dd01      	ble.n	80017cc <ssd1306_WriteChar+0x34>
    {
        return 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	e05c      	b.n	8001886 <ssd1306_WriteChar+0xee>
    }

    // Draw character column by column
    for (i = 0; i < Font->FontWidth; i++) {
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	e04a      	b.n	8001868 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685a      	ldr	r2, [r3, #4]
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	3b20      	subs	r3, #32
 80017da:	6839      	ldr	r1, [r7, #0]
 80017dc:	7809      	ldrb	r1, [r1, #0]
 80017de:	fb01 f303 	mul.w	r3, r1, r3
 80017e2:	4619      	mov	r1, r3
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	440b      	add	r3, r1
 80017e8:	4413      	add	r3, r2
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]
 80017f2:	e030      	b.n	8001856 <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 80017f4:	7bfa      	ldrb	r2, [r7, #15]
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	fa42 f303 	asr.w	r3, r2, r3
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	2b00      	cmp	r3, #0
 8001802:	d010      	beq.n	8001826 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	b2da      	uxtb	r2, r3
 8001808:	4b21      	ldr	r3, [pc, #132]	@ (8001890 <ssd1306_WriteChar+0xf8>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4413      	add	r3, r2
 800180e:	b2d8      	uxtb	r0, r3
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	4b1f      	ldr	r3, [pc, #124]	@ (8001894 <ssd1306_WriteChar+0xfc>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	4413      	add	r3, r2
 800181a:	b2db      	uxtb	r3, r3
 800181c:	79ba      	ldrb	r2, [r7, #6]
 800181e:	4619      	mov	r1, r3
 8001820:	f7ff ff50 	bl	80016c4 <ssd1306_DrawPixel>
 8001824:	e014      	b.n	8001850 <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <ssd1306_WriteChar+0xf8>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	4413      	add	r3, r2
 8001830:	b2d8      	uxtb	r0, r3
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4b17      	ldr	r3, [pc, #92]	@ (8001894 <ssd1306_WriteChar+0xfc>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	4413      	add	r3, r2
 800183c:	b2d9      	uxtb	r1, r3
 800183e:	79bb      	ldrb	r3, [r7, #6]
 8001840:	2b00      	cmp	r3, #0
 8001842:	bf0c      	ite	eq
 8001844:	2301      	moveq	r3, #1
 8001846:	2300      	movne	r3, #0
 8001848:	b2db      	uxtb	r3, r3
 800184a:	461a      	mov	r2, r3
 800184c:	f7ff ff3a 	bl	80016c4 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	3301      	adds	r3, #1
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	785b      	ldrb	r3, [r3, #1]
 800185a:	461a      	mov	r2, r3
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	4293      	cmp	r3, r2
 8001860:	d3c8      	bcc.n	80017f4 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	3301      	adds	r3, #1
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	461a      	mov	r2, r3
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	4293      	cmp	r3, r2
 8001872:	d3ae      	bcc.n	80017d2 <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	781a      	ldrb	r2, [r3, #0]
 8001878:	4b05      	ldr	r3, [pc, #20]	@ (8001890 <ssd1306_WriteChar+0xf8>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	4413      	add	r3, r2
 800187e:	b2da      	uxtb	r2, r3
 8001880:	4b03      	ldr	r3, [pc, #12]	@ (8001890 <ssd1306_WriteChar+0xf8>)
 8001882:	701a      	strb	r2, [r3, #0]
    return ch;
 8001884:	79fb      	ldrb	r3, [r7, #7]
}
 8001886:	4618      	mov	r0, r3
 8001888:	3718      	adds	r7, #24
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200006a0 	.word	0x200006a0
 8001894:	200006a1 	.word	0x200006a1

08001898 <ssd1306_WriteString>:

/**
 * @brief Draws a string (8-bit font).
 */
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	4613      	mov	r3, r2
 80018a4:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 80018a6:	e012      	b.n	80018ce <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	79fa      	ldrb	r2, [r7, #7]
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff71 	bl	8001798 <ssd1306_WriteChar>
 80018b6:	4603      	mov	r3, r0
 80018b8:	461a      	mov	r2, r3
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d002      	beq.n	80018c8 <ssd1306_WriteString+0x30>
            return *str; // Error
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	e008      	b.n	80018da <ssd1306_WriteString+0x42>
        }
        str++;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	3301      	adds	r3, #1
 80018cc:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d1e8      	bne.n	80018a8 <ssd1306_WriteString+0x10>
    }
    return *str; // Success
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	781b      	ldrb	r3, [r3, #0]
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <ssd1306_SetFullAddressWindow>:
/**
 * @brief Private function to set the display's memory "window" to fullscreen.
 * @note This is your refactor to remove code duplication.
 */
static void ssd1306_SetFullAddressWindow(void)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	af00      	add	r7, sp, #0
	ssd1306_WriteCommand(0x21); // Set column address
 80018e6:	2021      	movs	r0, #33	@ 0x21
 80018e8:	f7ff fdd2 	bl	8001490 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 80018ec:	2000      	movs	r0, #0
 80018ee:	f7ff fdcf 	bl	8001490 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 80018f2:	207f      	movs	r0, #127	@ 0x7f
 80018f4:	f7ff fdcc 	bl	8001490 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); // Set page address
 80018f8:	2022      	movs	r0, #34	@ 0x22
 80018fa:	f7ff fdc9 	bl	8001490 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 80018fe:	2000      	movs	r0, #0
 8001900:	f7ff fdc6 	bl	8001490 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (now 7 for 64px)
 8001904:	2007      	movs	r0, #7
 8001906:	f7ff fdc3 	bl	8001490 <ssd1306_WriteCommand>
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <ssd1306_UpdateScreen>:

/**
 * @brief Updates the screen using a blocking I2C write.
 */
void ssd1306_UpdateScreen(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af04      	add	r7, sp, #16
	ssd1306_SetFullAddressWindow();
 8001916:	f7ff ffe4 	bl	80018e2 <ssd1306_SetFullAddressWindow>

    // Send buffer (blocking method)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 800191a:	f04f 33ff 	mov.w	r3, #4294967295
 800191e:	9302      	str	r3, [sp, #8]
 8001920:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	4b05      	ldr	r3, [pc, #20]	@ (800193c <ssd1306_UpdateScreen+0x2c>)
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2301      	movs	r3, #1
 800192c:	2240      	movs	r2, #64	@ 0x40
 800192e:	2178      	movs	r1, #120	@ 0x78
 8001930:	4803      	ldr	r0, [pc, #12]	@ (8001940 <ssd1306_UpdateScreen+0x30>)
 8001932:	f001 fb87 	bl	8003044 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), HAL_MAX_DELAY);
}
 8001936:	bf00      	nop
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	200002a0 	.word	0x200002a0
 8001940:	200000dc 	.word	0x200000dc

08001944 <ssd1306_UpdateScreenDMA>:

/**
 * @brief Updates the screen using a non-blocking DMA transfer.
 */
HAL_StatusTypeDef ssd1306_UpdateScreenDMA(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af02      	add	r7, sp, #8
    // 1. Set memory window
	ssd1306_SetFullAddressWindow();
 800194a:	f7ff ffca 	bl	80018e2 <ssd1306_SetFullAddressWindow>

    // 2. Start DMA transfer and return its initiation status
    return HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 800194e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001952:	9301      	str	r3, [sp, #4]
 8001954:	4b05      	ldr	r3, [pc, #20]	@ (800196c <ssd1306_UpdateScreenDMA+0x28>)
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	2301      	movs	r3, #1
 800195a:	2240      	movs	r2, #64	@ 0x40
 800195c:	2178      	movs	r1, #120	@ 0x78
 800195e:	4804      	ldr	r0, [pc, #16]	@ (8001970 <ssd1306_UpdateScreenDMA+0x2c>)
 8001960:	f001 fc76 	bl	8003250 <HAL_I2C_Mem_Write_DMA>
 8001964:	4603      	mov	r3, r0
                                    0x40,
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer,
                                    sizeof(SSD1306_Buffer));
}
 8001966:	4618      	mov	r0, r3
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	200002a0 	.word	0x200002a0
 8001970:	200000dc 	.word	0x200000dc

08001974 <ssd1306_WriteChar_Large>:
/**
 * @brief Private function to draw a single 16-bit character (like 11x18).
 * @note  This is separate from WriteChar (which is for 8-bit fonts).
 */
static char ssd1306_WriteChar_Large(char ch, FontDef_t* Font, uint8_t color)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	6039      	str	r1, [r7, #0]
 800197e:	71fb      	strb	r3, [r7, #7]
 8001980:	4613      	mov	r3, r2
 8001982:	71bb      	strb	r3, [r7, #6]
    uint32_t i, b, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8001984:	4b39      	ldr	r3, [pc, #228]	@ (8001a6c <ssd1306_WriteChar_Large+0xf8>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	461a      	mov	r2, r3
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	4413      	add	r3, r2
 8001990:	2b7f      	cmp	r3, #127	@ 0x7f
 8001992:	dc07      	bgt.n	80019a4 <ssd1306_WriteChar_Large+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8001994:	4b36      	ldr	r3, [pc, #216]	@ (8001a70 <ssd1306_WriteChar_Large+0xfc>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	461a      	mov	r2, r3
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	785b      	ldrb	r3, [r3, #1]
 800199e:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80019a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80019a2:	dd01      	ble.n	80019a8 <ssd1306_WriteChar_Large+0x34>
    {
        return 0; // Error
 80019a4:	2300      	movs	r3, #0
 80019a6:	e05d      	b.n	8001a64 <ssd1306_WriteChar_Large+0xf0>
    }

    // Draw the character
    for (i = 0; i < Font->FontHeight; i++) {
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	e04b      	b.n	8001a46 <ssd1306_WriteChar_Large+0xd2>
        b = Font->data[(ch - 32) * Font->FontHeight + i]; // Get 16-bit data for row
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	3b20      	subs	r3, #32
 80019b6:	6839      	ldr	r1, [r7, #0]
 80019b8:	7849      	ldrb	r1, [r1, #1]
 80019ba:	fb01 f303 	mul.w	r3, r1, r3
 80019be:	4619      	mov	r1, r3
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	440b      	add	r3, r1
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	4413      	add	r3, r2
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < Font->FontWidth; j++) {
 80019cc:	2300      	movs	r3, #0
 80019ce:	613b      	str	r3, [r7, #16]
 80019d0:	e030      	b.n	8001a34 <ssd1306_WriteChar_Large+0xc0>
            // Check bits from left (MSB) to right
            if ((b << j) & 0x8000) {
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d010      	beq.n	8001a04 <ssd1306_WriteChar_Large+0x90>
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t) color);
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4b21      	ldr	r3, [pc, #132]	@ (8001a6c <ssd1306_WriteChar_Large+0xf8>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	4413      	add	r3, r2
 80019ec:	b2d8      	uxtb	r0, r3
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a70 <ssd1306_WriteChar_Large+0xfc>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	79ba      	ldrb	r2, [r7, #6]
 80019fc:	4619      	mov	r1, r3
 80019fe:	f7ff fe61 	bl	80016c4 <ssd1306_DrawPixel>
 8001a02:	e014      	b.n	8001a2e <ssd1306_WriteChar_Large+0xba>
            } else {
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t)!color);
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	b2da      	uxtb	r2, r3
 8001a08:	4b18      	ldr	r3, [pc, #96]	@ (8001a6c <ssd1306_WriteChar_Large+0xf8>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	b2d8      	uxtb	r0, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	4b16      	ldr	r3, [pc, #88]	@ (8001a70 <ssd1306_WriteChar_Large+0xfc>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	4413      	add	r3, r2
 8001a1a:	b2d9      	uxtb	r1, r3
 8001a1c:	79bb      	ldrb	r3, [r7, #6]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	bf0c      	ite	eq
 8001a22:	2301      	moveq	r3, #1
 8001a24:	2300      	movne	r3, #0
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	461a      	mov	r2, r3
 8001a2a:	f7ff fe4b 	bl	80016c4 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontWidth; j++) {
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	3301      	adds	r3, #1
 8001a32:	613b      	str	r3, [r7, #16]
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d3c8      	bcc.n	80019d2 <ssd1306_WriteChar_Large+0x5e>
    for (i = 0; i < Font->FontHeight; i++) {
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	3301      	adds	r3, #1
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	785b      	ldrb	r3, [r3, #1]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d3ad      	bcc.n	80019ae <ssd1306_WriteChar_Large+0x3a>
            }
        }
    }

    current_x += Font->FontWidth; // Move cursor
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	781a      	ldrb	r2, [r3, #0]
 8001a56:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <ssd1306_WriteChar_Large+0xf8>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	4b03      	ldr	r3, [pc, #12]	@ (8001a6c <ssd1306_WriteChar_Large+0xf8>)
 8001a60:	701a      	strb	r2, [r3, #0]
    return ch;
 8001a62:	79fb      	ldrb	r3, [r7, #7]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3718      	adds	r7, #24
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	200006a0 	.word	0x200006a0
 8001a70:	200006a1 	.word	0x200006a1

08001a74 <ssd1306_WriteString_Large>:

/**
 * @brief Public function to draw a string (16-bit font).
 */
char ssd1306_WriteString_Large(const char* str, FontDef_t* Font, uint8_t color)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8001a82:	e019      	b.n	8001ab8 <ssd1306_WriteString_Large+0x44>
        // Check if font data exists (not NULL)
        if (Font->data == NULL) {
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d102      	bne.n	8001a92 <ssd1306_WriteString_Large+0x1e>
            return *str; // Error: Font data is missing
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	e018      	b.n	8001ac4 <ssd1306_WriteString_Large+0x50>
        }

        if (ssd1306_WriteChar_Large(*str, Font, color) != *str) {
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	79fa      	ldrb	r2, [r7, #7]
 8001a98:	68b9      	ldr	r1, [r7, #8]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff ff6a 	bl	8001974 <ssd1306_WriteChar_Large>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d002      	beq.n	8001ab2 <ssd1306_WriteString_Large+0x3e>
            return *str; // Error
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	e008      	b.n	8001ac4 <ssd1306_WriteString_Large+0x50>
        }
        str++;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1e1      	bne.n	8001a84 <ssd1306_WriteString_Large+0x10>
    }
    return *str; // Success
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ad2:	4b18      	ldr	r3, [pc, #96]	@ (8001b34 <HAL_MspInit+0x68>)
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	4a17      	ldr	r2, [pc, #92]	@ (8001b34 <HAL_MspInit+0x68>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	6193      	str	r3, [r2, #24]
 8001ade:	4b15      	ldr	r3, [pc, #84]	@ (8001b34 <HAL_MspInit+0x68>)
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	4b12      	ldr	r3, [pc, #72]	@ (8001b34 <HAL_MspInit+0x68>)
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	4a11      	ldr	r2, [pc, #68]	@ (8001b34 <HAL_MspInit+0x68>)
 8001af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001af4:	61d3      	str	r3, [r2, #28]
 8001af6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b34 <HAL_MspInit+0x68>)
 8001af8:	69db      	ldr	r3, [r3, #28]
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001afe:	607b      	str	r3, [r7, #4]
 8001b00:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	210f      	movs	r1, #15
 8001b06:	f06f 0001 	mvn.w	r0, #1
 8001b0a:	f000 fa89 	bl	8002020 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b38 <HAL_MspInit+0x6c>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	4a04      	ldr	r2, [pc, #16]	@ (8001b38 <HAL_MspInit+0x6c>)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40021000 	.word	0x40021000
 8001b38:	40010000 	.word	0x40010000

08001b3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b08e      	sub	sp, #56	@ 0x38
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001b52:	4b34      	ldr	r3, [pc, #208]	@ (8001c24 <HAL_InitTick+0xe8>)
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	4a33      	ldr	r2, [pc, #204]	@ (8001c24 <HAL_InitTick+0xe8>)
 8001b58:	f043 0304 	orr.w	r3, r3, #4
 8001b5c:	61d3      	str	r3, [r2, #28]
 8001b5e:	4b31      	ldr	r3, [pc, #196]	@ (8001c24 <HAL_InitTick+0xe8>)
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	f003 0304 	and.w	r3, r3, #4
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b6a:	f107 0210 	add.w	r2, r7, #16
 8001b6e:	f107 0314 	add.w	r3, r7, #20
 8001b72:	4611      	mov	r1, r2
 8001b74:	4618      	mov	r0, r3
 8001b76:	f004 faab 	bl	80060d0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b7a:	6a3b      	ldr	r3, [r7, #32]
 8001b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d103      	bne.n	8001b8c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b84:	f004 fa90 	bl	80060a8 <HAL_RCC_GetPCLK1Freq>
 8001b88:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b8a:	e004      	b.n	8001b96 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b8c:	f004 fa8c 	bl	80060a8 <HAL_RCC_GetPCLK1Freq>
 8001b90:	4603      	mov	r3, r0
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b98:	4a23      	ldr	r2, [pc, #140]	@ (8001c28 <HAL_InitTick+0xec>)
 8001b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9e:	0c9b      	lsrs	r3, r3, #18
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001ba4:	4b21      	ldr	r3, [pc, #132]	@ (8001c2c <HAL_InitTick+0xf0>)
 8001ba6:	4a22      	ldr	r2, [pc, #136]	@ (8001c30 <HAL_InitTick+0xf4>)
 8001ba8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001baa:	4b20      	ldr	r3, [pc, #128]	@ (8001c2c <HAL_InitTick+0xf0>)
 8001bac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001bb0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001bb2:	4a1e      	ldr	r2, [pc, #120]	@ (8001c2c <HAL_InitTick+0xf0>)
 8001bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bb6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c2c <HAL_InitTick+0xf0>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8001c2c <HAL_InitTick+0xf0>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc4:	4b19      	ldr	r3, [pc, #100]	@ (8001c2c <HAL_InitTick+0xf0>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001bca:	4818      	ldr	r0, [pc, #96]	@ (8001c2c <HAL_InitTick+0xf0>)
 8001bcc:	f005 f98e 	bl	8006eec <HAL_TIM_Base_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001bd6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d11b      	bne.n	8001c16 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001bde:	4813      	ldr	r0, [pc, #76]	@ (8001c2c <HAL_InitTick+0xf0>)
 8001be0:	f005 fa46 	bl	8007070 <HAL_TIM_Base_Start_IT>
 8001be4:	4603      	mov	r3, r0
 8001be6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001bea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d111      	bne.n	8001c16 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001bf2:	201e      	movs	r0, #30
 8001bf4:	f000 fa40 	bl	8002078 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b0f      	cmp	r3, #15
 8001bfc:	d808      	bhi.n	8001c10 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	6879      	ldr	r1, [r7, #4]
 8001c02:	201e      	movs	r0, #30
 8001c04:	f000 fa0c 	bl	8002020 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c08:	4a0a      	ldr	r2, [pc, #40]	@ (8001c34 <HAL_InitTick+0xf8>)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6013      	str	r3, [r2, #0]
 8001c0e:	e002      	b.n	8001c16 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c16:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3738      	adds	r7, #56	@ 0x38
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40021000 	.word	0x40021000
 8001c28:	431bde83 	.word	0x431bde83
 8001c2c:	200006a4 	.word	0x200006a4
 8001c30:	40000800 	.word	0x40000800
 8001c34:	2000001c 	.word	0x2000001c

08001c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <NMI_Handler+0x4>

08001c40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <HardFault_Handler+0x4>

08001c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <MemManage_Handler+0x4>

08001c50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <BusFault_Handler+0x4>

08001c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <UsageFault_Handler+0x4>

08001c60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr

08001c6c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 8001c70:	2002      	movs	r0, #2
 8001c72:	f000 fff9 	bl	8002c68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
	...

08001c7c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001c80:	4802      	ldr	r0, [pc, #8]	@ (8001c8c <DMA1_Channel2_IRQHandler+0x10>)
 8001c82:	f000 fbf7 	bl	8002474 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	2000025c 	.word	0x2000025c

08001c90 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001c94:	4802      	ldr	r0, [pc, #8]	@ (8001ca0 <DMA1_Channel3_IRQHandler+0x10>)
 8001c96:	f000 fbed 	bl	8002474 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20000218 	.word	0x20000218

08001ca4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001ca8:	4802      	ldr	r0, [pc, #8]	@ (8001cb4 <DMA1_Channel6_IRQHandler+0x10>)
 8001caa:	f000 fbe3 	bl	8002474 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000130 	.word	0x20000130

08001cb8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001cbc:	4802      	ldr	r0, [pc, #8]	@ (8001cc8 <TIM4_IRQHandler+0x10>)
 8001cbe:	f005 fa43 	bl	8007148 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	200006a4 	.word	0x200006a4

08001ccc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001cd0:	4802      	ldr	r0, [pc, #8]	@ (8001cdc <I2C1_EV_IRQHandler+0x10>)
 8001cd2:	f001 fc21 	bl	8003518 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200000dc 	.word	0x200000dc

08001ce0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001ce4:	4802      	ldr	r0, [pc, #8]	@ (8001cf0 <I2C1_ER_IRQHandler+0x10>)
 8001ce6:	f001 fd88 	bl	80037fa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	200000dc 	.word	0x200000dc

08001cf4 <HAL_GPIO_EXTI_Callback>:
  * @note   This is our "strong" implementation that overrides the weak one.
  * @param  GPIO_Pin: The pin that triggered the interrupt.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == NRF24_IRQ_Pin) // Check if it's our radio pin
 8001cfe:	88fb      	ldrh	r3, [r7, #6]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d114      	bne.n	8001d2e <HAL_GPIO_EXTI_Callback+0x3a>
  {
    // This is an interrupt from the nRF24
    // Give the semaphore to wake up the 'radio_task'
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_radio_irq_sem, &xHigherPriorityTaskWoken);
 8001d08:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <HAL_GPIO_EXTI_Callback+0x44>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f107 020c 	add.w	r2, r7, #12
 8001d10:	4611      	mov	r1, r2
 8001d12:	4618      	mov	r0, r3
 8001d14:	f006 f8ae 	bl	8007e74 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d007      	beq.n	8001d2e <HAL_GPIO_EXTI_Callback+0x3a>
 8001d1e:	4b07      	ldr	r3, [pc, #28]	@ (8001d3c <HAL_GPIO_EXTI_Callback+0x48>)
 8001d20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	f3bf 8f4f 	dsb	sy
 8001d2a:	f3bf 8f6f 	isb	sy
  }
}
 8001d2e:	bf00      	nop
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000198 	.word	0x20000198
 8001d3c:	e000ed04 	.word	0xe000ed04

08001d40 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <UI_Blink_Start>:

/**
 * @brief Turns on the LED for feedback (blink start).
 */
static void UI_Blink_Start(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  // Turn ON the LED (set pin to '0' for Blue Pill)
  // NOTE: This will fail to compile if 'LED_BUILTIN' is not a User Label for PC13
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8001d50:	2200      	movs	r2, #0
 8001d52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d56:	4802      	ldr	r0, [pc, #8]	@ (8001d60 <UI_Blink_Start+0x14>)
 8001d58:	f000 ff5a 	bl	8002c10 <HAL_GPIO_WritePin>
}
 8001d5c:	bf00      	nop
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40011000 	.word	0x40011000

08001d64 <UI_Blink_End>:

/**
 * @brief Turns off the LED for feedback (blink end).
 */
static void UI_Blink_End(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
    // Turn OFF the LED (set pin to '1' for Blue Pill)
    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8001d68:	2201      	movs	r2, #1
 8001d6a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d6e:	4802      	ldr	r0, [pc, #8]	@ (8001d78 <UI_Blink_End+0x14>)
 8001d70:	f000 ff4e 	bl	8002c10 <HAL_GPIO_WritePin>
}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40011000 	.word	0x40011000

08001d7c <UI_Blink_Once>:
/**
 * @brief Performs a single, non-blocking 50ms UI blink.
 * @note This function MUST be called from an RTOS task context.
 */
void UI_Blink_Once(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
	UI_Blink_Start();
 8001d80:	f7ff ffe4 	bl	8001d4c <UI_Blink_Start>
	vTaskDelay(pdMS_TO_TICKS(50));
 8001d84:	2032      	movs	r0, #50	@ 0x32
 8001d86:	f006 fead 	bl	8008ae4 <vTaskDelay>
	UI_Blink_End();
 8001d8a:	f7ff ffeb 	bl	8001d64 <UI_Blink_End>
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d94:	f7ff ffd4 	bl	8001d40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d98:	480b      	ldr	r0, [pc, #44]	@ (8001dc8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d9a:	490c      	ldr	r1, [pc, #48]	@ (8001dcc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d9c:	4a0c      	ldr	r2, [pc, #48]	@ (8001dd0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da0:	e002      	b.n	8001da8 <LoopCopyDataInit>

08001da2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001da2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001da4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001da6:	3304      	adds	r3, #4

08001da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001daa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dac:	d3f9      	bcc.n	8001da2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dae:	4a09      	ldr	r2, [pc, #36]	@ (8001dd4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001db0:	4c09      	ldr	r4, [pc, #36]	@ (8001dd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001db2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001db4:	e001      	b.n	8001dba <LoopFillZerobss>

08001db6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001db6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db8:	3204      	adds	r2, #4

08001dba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dbc:	d3fb      	bcc.n	8001db6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dbe:	f008 fcbd 	bl	800a73c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dc2:	f7fe fe12 	bl	80009ea <main>
  bx lr
 8001dc6:	4770      	bx	lr
  ldr r0, =_sdata
 8001dc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dcc:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001dd0:	0800ba8c 	.word	0x0800ba8c
  ldr r2, =_sbss
 8001dd4:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001dd8:	20002e18 	.word	0x20002e18

08001ddc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ddc:	e7fe      	b.n	8001ddc <ADC1_2_IRQHandler>
	...

08001de0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001de4:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <HAL_Init+0x28>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a07      	ldr	r2, [pc, #28]	@ (8001e08 <HAL_Init+0x28>)
 8001dea:	f043 0310 	orr.w	r3, r3, #16
 8001dee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df0:	2003      	movs	r0, #3
 8001df2:	f000 f8f5 	bl	8001fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001df6:	200f      	movs	r0, #15
 8001df8:	f7ff fea0 	bl	8001b3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dfc:	f7ff fe66 	bl	8001acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40022000 	.word	0x40022000

08001e0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e10:	4b05      	ldr	r3, [pc, #20]	@ (8001e28 <HAL_IncTick+0x1c>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	461a      	mov	r2, r3
 8001e16:	4b05      	ldr	r3, [pc, #20]	@ (8001e2c <HAL_IncTick+0x20>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	4a03      	ldr	r2, [pc, #12]	@ (8001e2c <HAL_IncTick+0x20>)
 8001e1e:	6013      	str	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr
 8001e28:	20000020 	.word	0x20000020
 8001e2c:	200006ec 	.word	0x200006ec

08001e30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return uwTick;
 8001e34:	4b02      	ldr	r3, [pc, #8]	@ (8001e40 <HAL_GetTick+0x10>)
 8001e36:	681b      	ldr	r3, [r3, #0]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	200006ec 	.word	0x200006ec

08001e44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e4c:	f7ff fff0 	bl	8001e30 <HAL_GetTick>
 8001e50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e5c:	d005      	beq.n	8001e6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e88 <HAL_Delay+0x44>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	461a      	mov	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4413      	add	r3, r2
 8001e68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e6a:	bf00      	nop
 8001e6c:	f7ff ffe0 	bl	8001e30 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d8f7      	bhi.n	8001e6c <HAL_Delay+0x28>
  {
  }
}
 8001e7c:	bf00      	nop
 8001e7e:	bf00      	nop
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000020 	.word	0x20000020

08001e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001eb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ebe:	4a04      	ldr	r2, [pc, #16]	@ (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	60d3      	str	r3, [r2, #12]
}
 8001ec4:	bf00      	nop
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed8:	4b04      	ldr	r3, [pc, #16]	@ (8001eec <__NVIC_GetPriorityGrouping+0x18>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	0a1b      	lsrs	r3, r3, #8
 8001ede:	f003 0307 	and.w	r3, r3, #7
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bc80      	pop	{r7}
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	db0b      	blt.n	8001f1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	f003 021f 	and.w	r2, r3, #31
 8001f08:	4906      	ldr	r1, [pc, #24]	@ (8001f24 <__NVIC_EnableIRQ+0x34>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	095b      	lsrs	r3, r3, #5
 8001f10:	2001      	movs	r0, #1
 8001f12:	fa00 f202 	lsl.w	r2, r0, r2
 8001f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr
 8001f24:	e000e100 	.word	0xe000e100

08001f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	6039      	str	r1, [r7, #0]
 8001f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	db0a      	blt.n	8001f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	490c      	ldr	r1, [pc, #48]	@ (8001f74 <__NVIC_SetPriority+0x4c>)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	0112      	lsls	r2, r2, #4
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f50:	e00a      	b.n	8001f68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	4908      	ldr	r1, [pc, #32]	@ (8001f78 <__NVIC_SetPriority+0x50>)
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	f003 030f 	and.w	r3, r3, #15
 8001f5e:	3b04      	subs	r3, #4
 8001f60:	0112      	lsls	r2, r2, #4
 8001f62:	b2d2      	uxtb	r2, r2
 8001f64:	440b      	add	r3, r1
 8001f66:	761a      	strb	r2, [r3, #24]
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bc80      	pop	{r7}
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	e000e100 	.word	0xe000e100
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b089      	sub	sp, #36	@ 0x24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	f1c3 0307 	rsb	r3, r3, #7
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	bf28      	it	cs
 8001f9a:	2304      	movcs	r3, #4
 8001f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3304      	adds	r3, #4
 8001fa2:	2b06      	cmp	r3, #6
 8001fa4:	d902      	bls.n	8001fac <NVIC_EncodePriority+0x30>
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	3b03      	subs	r3, #3
 8001faa:	e000      	b.n	8001fae <NVIC_EncodePriority+0x32>
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fba:	43da      	mvns	r2, r3
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	401a      	ands	r2, r3
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	fa01 f303 	lsl.w	r3, r1, r3
 8001fce:	43d9      	mvns	r1, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd4:	4313      	orrs	r3, r2
         );
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3724      	adds	r7, #36	@ 0x24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b07      	cmp	r3, #7
 8001fec:	d00f      	beq.n	800200e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b06      	cmp	r3, #6
 8001ff2:	d00c      	beq.n	800200e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2b05      	cmp	r3, #5
 8001ff8:	d009      	beq.n	800200e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b04      	cmp	r3, #4
 8001ffe:	d006      	beq.n	800200e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b03      	cmp	r3, #3
 8002004:	d003      	beq.n	800200e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002006:	2191      	movs	r1, #145	@ 0x91
 8002008:	4804      	ldr	r0, [pc, #16]	@ (800201c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800200a:	f7fe fdb9 	bl	8000b80 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff ff3c 	bl	8001e8c <__NVIC_SetPriorityGrouping>
}
 8002014:	bf00      	nop
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	0800a8e8 	.word	0x0800a8e8

08002020 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
 800202c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b0f      	cmp	r3, #15
 8002036:	d903      	bls.n	8002040 <HAL_NVIC_SetPriority+0x20>
 8002038:	21a9      	movs	r1, #169	@ 0xa9
 800203a:	480e      	ldr	r0, [pc, #56]	@ (8002074 <HAL_NVIC_SetPriority+0x54>)
 800203c:	f7fe fda0 	bl	8000b80 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	2b0f      	cmp	r3, #15
 8002044:	d903      	bls.n	800204e <HAL_NVIC_SetPriority+0x2e>
 8002046:	21aa      	movs	r1, #170	@ 0xaa
 8002048:	480a      	ldr	r0, [pc, #40]	@ (8002074 <HAL_NVIC_SetPriority+0x54>)
 800204a:	f7fe fd99 	bl	8000b80 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800204e:	f7ff ff41 	bl	8001ed4 <__NVIC_GetPriorityGrouping>
 8002052:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	68b9      	ldr	r1, [r7, #8]
 8002058:	6978      	ldr	r0, [r7, #20]
 800205a:	f7ff ff8f 	bl	8001f7c <NVIC_EncodePriority>
 800205e:	4602      	mov	r2, r0
 8002060:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002064:	4611      	mov	r1, r2
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff ff5e 	bl	8001f28 <__NVIC_SetPriority>
}
 800206c:	bf00      	nop
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	0800a8e8 	.word	0x0800a8e8

08002078 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	2b00      	cmp	r3, #0
 8002088:	da03      	bge.n	8002092 <HAL_NVIC_EnableIRQ+0x1a>
 800208a:	21bd      	movs	r1, #189	@ 0xbd
 800208c:	4805      	ldr	r0, [pc, #20]	@ (80020a4 <HAL_NVIC_EnableIRQ+0x2c>)
 800208e:	f7fe fd77 	bl	8000b80 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff ff2a 	bl	8001ef0 <__NVIC_EnableIRQ>
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	0800a8e8 	.word	0x0800a8e8

080020a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e0da      	b.n	8002274 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a6e      	ldr	r2, [pc, #440]	@ (800227c <HAL_DMA_Init+0x1d4>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d021      	beq.n	800210c <HAL_DMA_Init+0x64>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a6c      	ldr	r2, [pc, #432]	@ (8002280 <HAL_DMA_Init+0x1d8>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d01c      	beq.n	800210c <HAL_DMA_Init+0x64>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a6b      	ldr	r2, [pc, #428]	@ (8002284 <HAL_DMA_Init+0x1dc>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d017      	beq.n	800210c <HAL_DMA_Init+0x64>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a69      	ldr	r2, [pc, #420]	@ (8002288 <HAL_DMA_Init+0x1e0>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d012      	beq.n	800210c <HAL_DMA_Init+0x64>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a68      	ldr	r2, [pc, #416]	@ (800228c <HAL_DMA_Init+0x1e4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d00d      	beq.n	800210c <HAL_DMA_Init+0x64>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a66      	ldr	r2, [pc, #408]	@ (8002290 <HAL_DMA_Init+0x1e8>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d008      	beq.n	800210c <HAL_DMA_Init+0x64>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a65      	ldr	r2, [pc, #404]	@ (8002294 <HAL_DMA_Init+0x1ec>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d003      	beq.n	800210c <HAL_DMA_Init+0x64>
 8002104:	2199      	movs	r1, #153	@ 0x99
 8002106:	4864      	ldr	r0, [pc, #400]	@ (8002298 <HAL_DMA_Init+0x1f0>)
 8002108:	f7fe fd3a 	bl	8000b80 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d00c      	beq.n	800212e <HAL_DMA_Init+0x86>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2b10      	cmp	r3, #16
 800211a:	d008      	beq.n	800212e <HAL_DMA_Init+0x86>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002124:	d003      	beq.n	800212e <HAL_DMA_Init+0x86>
 8002126:	219a      	movs	r1, #154	@ 0x9a
 8002128:	485b      	ldr	r0, [pc, #364]	@ (8002298 <HAL_DMA_Init+0x1f0>)
 800212a:	f7fe fd29 	bl	8000b80 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	2b40      	cmp	r3, #64	@ 0x40
 8002134:	d007      	beq.n	8002146 <HAL_DMA_Init+0x9e>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_DMA_Init+0x9e>
 800213e:	219b      	movs	r1, #155	@ 0x9b
 8002140:	4855      	ldr	r0, [pc, #340]	@ (8002298 <HAL_DMA_Init+0x1f0>)
 8002142:	f7fe fd1d 	bl	8000b80 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	2b80      	cmp	r3, #128	@ 0x80
 800214c:	d007      	beq.n	800215e <HAL_DMA_Init+0xb6>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <HAL_DMA_Init+0xb6>
 8002156:	219c      	movs	r1, #156	@ 0x9c
 8002158:	484f      	ldr	r0, [pc, #316]	@ (8002298 <HAL_DMA_Init+0x1f0>)
 800215a:	f7fe fd11 	bl	8000b80 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00d      	beq.n	8002182 <HAL_DMA_Init+0xda>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800216e:	d008      	beq.n	8002182 <HAL_DMA_Init+0xda>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002178:	d003      	beq.n	8002182 <HAL_DMA_Init+0xda>
 800217a:	219d      	movs	r1, #157	@ 0x9d
 800217c:	4846      	ldr	r0, [pc, #280]	@ (8002298 <HAL_DMA_Init+0x1f0>)
 800217e:	f7fe fcff 	bl	8000b80 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	695b      	ldr	r3, [r3, #20]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d00d      	beq.n	80021a6 <HAL_DMA_Init+0xfe>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002192:	d008      	beq.n	80021a6 <HAL_DMA_Init+0xfe>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	695b      	ldr	r3, [r3, #20]
 8002198:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800219c:	d003      	beq.n	80021a6 <HAL_DMA_Init+0xfe>
 800219e:	219e      	movs	r1, #158	@ 0x9e
 80021a0:	483d      	ldr	r0, [pc, #244]	@ (8002298 <HAL_DMA_Init+0x1f0>)
 80021a2:	f7fe fced 	bl	8000b80 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d007      	beq.n	80021be <HAL_DMA_Init+0x116>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	2b20      	cmp	r3, #32
 80021b4:	d003      	beq.n	80021be <HAL_DMA_Init+0x116>
 80021b6:	219f      	movs	r1, #159	@ 0x9f
 80021b8:	4837      	ldr	r0, [pc, #220]	@ (8002298 <HAL_DMA_Init+0x1f0>)
 80021ba:	f7fe fce1 	bl	8000b80 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d012      	beq.n	80021ec <HAL_DMA_Init+0x144>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021ce:	d00d      	beq.n	80021ec <HAL_DMA_Init+0x144>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021d8:	d008      	beq.n	80021ec <HAL_DMA_Init+0x144>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80021e2:	d003      	beq.n	80021ec <HAL_DMA_Init+0x144>
 80021e4:	21a0      	movs	r1, #160	@ 0xa0
 80021e6:	482c      	ldr	r0, [pc, #176]	@ (8002298 <HAL_DMA_Init+0x1f0>)
 80021e8:	f7fe fcca 	bl	8000b80 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	461a      	mov	r2, r3
 80021f2:	4b2a      	ldr	r3, [pc, #168]	@ (800229c <HAL_DMA_Init+0x1f4>)
 80021f4:	4413      	add	r3, r2
 80021f6:	4a2a      	ldr	r2, [pc, #168]	@ (80022a0 <HAL_DMA_Init+0x1f8>)
 80021f8:	fba2 2303 	umull	r2, r3, r2, r3
 80021fc:	091b      	lsrs	r3, r3, #4
 80021fe:	009a      	lsls	r2, r3, #2
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a27      	ldr	r2, [pc, #156]	@ (80022a4 <HAL_DMA_Init+0x1fc>)
 8002208:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2202      	movs	r2, #2
 800220e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002220:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002224:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800222e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800223a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	695b      	ldr	r3, [r3, #20]
 8002240:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002246:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	69db      	ldr	r3, [r3, #28]
 800224c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	4313      	orrs	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40020008 	.word	0x40020008
 8002280:	4002001c 	.word	0x4002001c
 8002284:	40020030 	.word	0x40020030
 8002288:	40020044 	.word	0x40020044
 800228c:	40020058 	.word	0x40020058
 8002290:	4002006c 	.word	0x4002006c
 8002294:	40020080 	.word	0x40020080
 8002298:	0800a924 	.word	0x0800a924
 800229c:	bffdfff8 	.word	0xbffdfff8
 80022a0:	cccccccd 	.word	0xcccccccd
 80022a4:	40020000 	.word	0x40020000

080022a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
 80022b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022b6:	2300      	movs	r3, #0
 80022b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <HAL_DMA_Start_IT+0x20>
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c6:	d304      	bcc.n	80022d2 <HAL_DMA_Start_IT+0x2a>
 80022c8:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 80022cc:	482c      	ldr	r0, [pc, #176]	@ (8002380 <HAL_DMA_Start_IT+0xd8>)
 80022ce:	f7fe fc57 	bl	8000b80 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d101      	bne.n	80022e0 <HAL_DMA_Start_IT+0x38>
 80022dc:	2302      	movs	r3, #2
 80022de:	e04b      	b.n	8002378 <HAL_DMA_Start_IT+0xd0>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d13a      	bne.n	800236a <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2202      	movs	r2, #2
 80022f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2200      	movs	r2, #0
 8002300:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 0201 	bic.w	r2, r2, #1
 8002310:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	68b9      	ldr	r1, [r7, #8]
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f000 f9be 	bl	800269a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002322:	2b00      	cmp	r3, #0
 8002324:	d008      	beq.n	8002338 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f042 020e 	orr.w	r2, r2, #14
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	e00f      	b.n	8002358 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f022 0204 	bic.w	r2, r2, #4
 8002346:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f042 020a 	orr.w	r2, r2, #10
 8002356:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 0201 	orr.w	r2, r2, #1
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	e005      	b.n	8002376 <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002372:	2302      	movs	r3, #2
 8002374:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002376:	7dfb      	ldrb	r3, [r7, #23]
}
 8002378:	4618      	mov	r0, r3
 800237a:	3718      	adds	r7, #24
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	0800a924 	.word	0x0800a924

08002384 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800238c:	2300      	movs	r3, #0
 800238e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d005      	beq.n	80023a8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2204      	movs	r2, #4
 80023a0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	73fb      	strb	r3, [r7, #15]
 80023a6:	e051      	b.n	800244c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f022 020e 	bic.w	r2, r2, #14
 80023b6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f022 0201 	bic.w	r2, r2, #1
 80023c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a22      	ldr	r2, [pc, #136]	@ (8002458 <HAL_DMA_Abort_IT+0xd4>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d029      	beq.n	8002426 <HAL_DMA_Abort_IT+0xa2>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a21      	ldr	r2, [pc, #132]	@ (800245c <HAL_DMA_Abort_IT+0xd8>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d022      	beq.n	8002422 <HAL_DMA_Abort_IT+0x9e>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002460 <HAL_DMA_Abort_IT+0xdc>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d01a      	beq.n	800241c <HAL_DMA_Abort_IT+0x98>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a1e      	ldr	r2, [pc, #120]	@ (8002464 <HAL_DMA_Abort_IT+0xe0>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d012      	beq.n	8002416 <HAL_DMA_Abort_IT+0x92>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002468 <HAL_DMA_Abort_IT+0xe4>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d00a      	beq.n	8002410 <HAL_DMA_Abort_IT+0x8c>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a1b      	ldr	r2, [pc, #108]	@ (800246c <HAL_DMA_Abort_IT+0xe8>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d102      	bne.n	800240a <HAL_DMA_Abort_IT+0x86>
 8002404:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002408:	e00e      	b.n	8002428 <HAL_DMA_Abort_IT+0xa4>
 800240a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800240e:	e00b      	b.n	8002428 <HAL_DMA_Abort_IT+0xa4>
 8002410:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002414:	e008      	b.n	8002428 <HAL_DMA_Abort_IT+0xa4>
 8002416:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800241a:	e005      	b.n	8002428 <HAL_DMA_Abort_IT+0xa4>
 800241c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002420:	e002      	b.n	8002428 <HAL_DMA_Abort_IT+0xa4>
 8002422:	2310      	movs	r3, #16
 8002424:	e000      	b.n	8002428 <HAL_DMA_Abort_IT+0xa4>
 8002426:	2301      	movs	r3, #1
 8002428:	4a11      	ldr	r2, [pc, #68]	@ (8002470 <HAL_DMA_Abort_IT+0xec>)
 800242a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002440:	2b00      	cmp	r3, #0
 8002442:	d003      	beq.n	800244c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	4798      	blx	r3
    } 
  }
  return status;
 800244c:	7bfb      	ldrb	r3, [r7, #15]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40020008 	.word	0x40020008
 800245c:	4002001c 	.word	0x4002001c
 8002460:	40020030 	.word	0x40020030
 8002464:	40020044 	.word	0x40020044
 8002468:	40020058 	.word	0x40020058
 800246c:	4002006c 	.word	0x4002006c
 8002470:	40020000 	.word	0x40020000

08002474 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002490:	2204      	movs	r2, #4
 8002492:	409a      	lsls	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	4013      	ands	r3, r2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d04f      	beq.n	800253c <HAL_DMA_IRQHandler+0xc8>
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	f003 0304 	and.w	r3, r3, #4
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d04a      	beq.n	800253c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0320 	and.w	r3, r3, #32
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d107      	bne.n	80024c4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f022 0204 	bic.w	r2, r2, #4
 80024c2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a66      	ldr	r2, [pc, #408]	@ (8002664 <HAL_DMA_IRQHandler+0x1f0>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d029      	beq.n	8002522 <HAL_DMA_IRQHandler+0xae>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a65      	ldr	r2, [pc, #404]	@ (8002668 <HAL_DMA_IRQHandler+0x1f4>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d022      	beq.n	800251e <HAL_DMA_IRQHandler+0xaa>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a63      	ldr	r2, [pc, #396]	@ (800266c <HAL_DMA_IRQHandler+0x1f8>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d01a      	beq.n	8002518 <HAL_DMA_IRQHandler+0xa4>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a62      	ldr	r2, [pc, #392]	@ (8002670 <HAL_DMA_IRQHandler+0x1fc>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d012      	beq.n	8002512 <HAL_DMA_IRQHandler+0x9e>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a60      	ldr	r2, [pc, #384]	@ (8002674 <HAL_DMA_IRQHandler+0x200>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d00a      	beq.n	800250c <HAL_DMA_IRQHandler+0x98>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a5f      	ldr	r2, [pc, #380]	@ (8002678 <HAL_DMA_IRQHandler+0x204>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d102      	bne.n	8002506 <HAL_DMA_IRQHandler+0x92>
 8002500:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002504:	e00e      	b.n	8002524 <HAL_DMA_IRQHandler+0xb0>
 8002506:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800250a:	e00b      	b.n	8002524 <HAL_DMA_IRQHandler+0xb0>
 800250c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002510:	e008      	b.n	8002524 <HAL_DMA_IRQHandler+0xb0>
 8002512:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002516:	e005      	b.n	8002524 <HAL_DMA_IRQHandler+0xb0>
 8002518:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800251c:	e002      	b.n	8002524 <HAL_DMA_IRQHandler+0xb0>
 800251e:	2340      	movs	r3, #64	@ 0x40
 8002520:	e000      	b.n	8002524 <HAL_DMA_IRQHandler+0xb0>
 8002522:	2304      	movs	r3, #4
 8002524:	4a55      	ldr	r2, [pc, #340]	@ (800267c <HAL_DMA_IRQHandler+0x208>)
 8002526:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252c:	2b00      	cmp	r3, #0
 800252e:	f000 8094 	beq.w	800265a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800253a:	e08e      	b.n	800265a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002540:	2202      	movs	r2, #2
 8002542:	409a      	lsls	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4013      	ands	r3, r2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d056      	beq.n	80025fa <HAL_DMA_IRQHandler+0x186>
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d051      	beq.n	80025fa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0320 	and.w	r3, r3, #32
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10b      	bne.n	800257c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 020a 	bic.w	r2, r2, #10
 8002572:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a38      	ldr	r2, [pc, #224]	@ (8002664 <HAL_DMA_IRQHandler+0x1f0>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d029      	beq.n	80025da <HAL_DMA_IRQHandler+0x166>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a37      	ldr	r2, [pc, #220]	@ (8002668 <HAL_DMA_IRQHandler+0x1f4>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d022      	beq.n	80025d6 <HAL_DMA_IRQHandler+0x162>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a35      	ldr	r2, [pc, #212]	@ (800266c <HAL_DMA_IRQHandler+0x1f8>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d01a      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x15c>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a34      	ldr	r2, [pc, #208]	@ (8002670 <HAL_DMA_IRQHandler+0x1fc>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d012      	beq.n	80025ca <HAL_DMA_IRQHandler+0x156>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a32      	ldr	r2, [pc, #200]	@ (8002674 <HAL_DMA_IRQHandler+0x200>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d00a      	beq.n	80025c4 <HAL_DMA_IRQHandler+0x150>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a31      	ldr	r2, [pc, #196]	@ (8002678 <HAL_DMA_IRQHandler+0x204>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d102      	bne.n	80025be <HAL_DMA_IRQHandler+0x14a>
 80025b8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80025bc:	e00e      	b.n	80025dc <HAL_DMA_IRQHandler+0x168>
 80025be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025c2:	e00b      	b.n	80025dc <HAL_DMA_IRQHandler+0x168>
 80025c4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025c8:	e008      	b.n	80025dc <HAL_DMA_IRQHandler+0x168>
 80025ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025ce:	e005      	b.n	80025dc <HAL_DMA_IRQHandler+0x168>
 80025d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025d4:	e002      	b.n	80025dc <HAL_DMA_IRQHandler+0x168>
 80025d6:	2320      	movs	r3, #32
 80025d8:	e000      	b.n	80025dc <HAL_DMA_IRQHandler+0x168>
 80025da:	2302      	movs	r3, #2
 80025dc:	4a27      	ldr	r2, [pc, #156]	@ (800267c <HAL_DMA_IRQHandler+0x208>)
 80025de:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d034      	beq.n	800265a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025f8:	e02f      	b.n	800265a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fe:	2208      	movs	r2, #8
 8002600:	409a      	lsls	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4013      	ands	r3, r2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d028      	beq.n	800265c <HAL_DMA_IRQHandler+0x1e8>
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	f003 0308 	and.w	r3, r3, #8
 8002610:	2b00      	cmp	r3, #0
 8002612:	d023      	beq.n	800265c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 020e 	bic.w	r2, r2, #14
 8002622:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800262c:	2101      	movs	r1, #1
 800262e:	fa01 f202 	lsl.w	r2, r1, r2
 8002632:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	2b00      	cmp	r3, #0
 8002650:	d004      	beq.n	800265c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	4798      	blx	r3
    }
  }
  return;
 800265a:	bf00      	nop
 800265c:	bf00      	nop
}
 800265e:	3710      	adds	r7, #16
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40020008 	.word	0x40020008
 8002668:	4002001c 	.word	0x4002001c
 800266c:	40020030 	.word	0x40020030
 8002670:	40020044 	.word	0x40020044
 8002674:	40020058 	.word	0x40020058
 8002678:	4002006c 	.word	0x4002006c
 800267c:	40020000 	.word	0x40020000

08002680 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800268e:	b2db      	uxtb	r3, r3
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr

0800269a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800269a:	b480      	push	{r7}
 800269c:	b085      	sub	sp, #20
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
 80026a6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026b0:	2101      	movs	r1, #1
 80026b2:	fa01 f202 	lsl.w	r2, r1, r2
 80026b6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b10      	cmp	r3, #16
 80026c6:	d108      	bne.n	80026da <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68ba      	ldr	r2, [r7, #8]
 80026d6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80026d8:	e007      	b.n	80026ea <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	60da      	str	r2, [r3, #12]
}
 80026ea:	bf00      	nop
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr

080026f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b08a      	sub	sp, #40	@ 0x28
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026fe:	2300      	movs	r3, #0
 8002700:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002702:	2300      	movs	r3, #0
 8002704:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a96      	ldr	r2, [pc, #600]	@ (8002964 <HAL_GPIO_Init+0x270>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d013      	beq.n	8002736 <HAL_GPIO_Init+0x42>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a95      	ldr	r2, [pc, #596]	@ (8002968 <HAL_GPIO_Init+0x274>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d00f      	beq.n	8002736 <HAL_GPIO_Init+0x42>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a94      	ldr	r2, [pc, #592]	@ (800296c <HAL_GPIO_Init+0x278>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d00b      	beq.n	8002736 <HAL_GPIO_Init+0x42>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a93      	ldr	r2, [pc, #588]	@ (8002970 <HAL_GPIO_Init+0x27c>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d007      	beq.n	8002736 <HAL_GPIO_Init+0x42>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a92      	ldr	r2, [pc, #584]	@ (8002974 <HAL_GPIO_Init+0x280>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d003      	beq.n	8002736 <HAL_GPIO_Init+0x42>
 800272e:	21bd      	movs	r1, #189	@ 0xbd
 8002730:	4891      	ldr	r0, [pc, #580]	@ (8002978 <HAL_GPIO_Init+0x284>)
 8002732:	f7fe fa25 	bl	8000b80 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	b29b      	uxth	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	d004      	beq.n	800274a <HAL_GPIO_Init+0x56>
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002748:	d303      	bcc.n	8002752 <HAL_GPIO_Init+0x5e>
 800274a:	21be      	movs	r1, #190	@ 0xbe
 800274c:	488a      	ldr	r0, [pc, #552]	@ (8002978 <HAL_GPIO_Init+0x284>)
 800274e:	f7fe fa17 	bl	8000b80 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	f000 821d 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	2b01      	cmp	r3, #1
 8002762:	f000 8218 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	2b11      	cmp	r3, #17
 800276c:	f000 8213 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	2b02      	cmp	r3, #2
 8002776:	f000 820e 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	2b12      	cmp	r3, #18
 8002780:	f000 8209 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4a7c      	ldr	r2, [pc, #496]	@ (800297c <HAL_GPIO_Init+0x288>)
 800278a:	4293      	cmp	r3, r2
 800278c:	f000 8203 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	4a7a      	ldr	r2, [pc, #488]	@ (8002980 <HAL_GPIO_Init+0x28c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	f000 81fd 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	4a78      	ldr	r2, [pc, #480]	@ (8002984 <HAL_GPIO_Init+0x290>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	f000 81f7 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	4a76      	ldr	r2, [pc, #472]	@ (8002988 <HAL_GPIO_Init+0x294>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	f000 81f1 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	4a74      	ldr	r2, [pc, #464]	@ (800298c <HAL_GPIO_Init+0x298>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	f000 81eb 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	4a72      	ldr	r2, [pc, #456]	@ (8002990 <HAL_GPIO_Init+0x29c>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	f000 81e5 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	2b03      	cmp	r3, #3
 80027d2:	f000 81e0 	beq.w	8002b96 <HAL_GPIO_Init+0x4a2>
 80027d6:	21bf      	movs	r1, #191	@ 0xbf
 80027d8:	4867      	ldr	r0, [pc, #412]	@ (8002978 <HAL_GPIO_Init+0x284>)
 80027da:	f7fe f9d1 	bl	8000b80 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027de:	e1da      	b.n	8002b96 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027e0:	2201      	movs	r2, #1
 80027e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	69fa      	ldr	r2, [r7, #28]
 80027f0:	4013      	ands	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	f040 81c9 	bne.w	8002b90 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a58      	ldr	r2, [pc, #352]	@ (8002964 <HAL_GPIO_Init+0x270>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d013      	beq.n	800282e <HAL_GPIO_Init+0x13a>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a57      	ldr	r2, [pc, #348]	@ (8002968 <HAL_GPIO_Init+0x274>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d00f      	beq.n	800282e <HAL_GPIO_Init+0x13a>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a56      	ldr	r2, [pc, #344]	@ (800296c <HAL_GPIO_Init+0x278>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d00b      	beq.n	800282e <HAL_GPIO_Init+0x13a>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a55      	ldr	r2, [pc, #340]	@ (8002970 <HAL_GPIO_Init+0x27c>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d007      	beq.n	800282e <HAL_GPIO_Init+0x13a>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a54      	ldr	r2, [pc, #336]	@ (8002974 <HAL_GPIO_Init+0x280>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d003      	beq.n	800282e <HAL_GPIO_Init+0x13a>
 8002826:	21cd      	movs	r1, #205	@ 0xcd
 8002828:	4853      	ldr	r0, [pc, #332]	@ (8002978 <HAL_GPIO_Init+0x284>)
 800282a:	f7fe f9a9 	bl	8000b80 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4a57      	ldr	r2, [pc, #348]	@ (8002990 <HAL_GPIO_Init+0x29c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	f000 80c2 	beq.w	80029be <HAL_GPIO_Init+0x2ca>
 800283a:	4a55      	ldr	r2, [pc, #340]	@ (8002990 <HAL_GPIO_Init+0x29c>)
 800283c:	4293      	cmp	r3, r2
 800283e:	f200 80e8 	bhi.w	8002a12 <HAL_GPIO_Init+0x31e>
 8002842:	4a50      	ldr	r2, [pc, #320]	@ (8002984 <HAL_GPIO_Init+0x290>)
 8002844:	4293      	cmp	r3, r2
 8002846:	f000 80ba 	beq.w	80029be <HAL_GPIO_Init+0x2ca>
 800284a:	4a4e      	ldr	r2, [pc, #312]	@ (8002984 <HAL_GPIO_Init+0x290>)
 800284c:	4293      	cmp	r3, r2
 800284e:	f200 80e0 	bhi.w	8002a12 <HAL_GPIO_Init+0x31e>
 8002852:	4a4e      	ldr	r2, [pc, #312]	@ (800298c <HAL_GPIO_Init+0x298>)
 8002854:	4293      	cmp	r3, r2
 8002856:	f000 80b2 	beq.w	80029be <HAL_GPIO_Init+0x2ca>
 800285a:	4a4c      	ldr	r2, [pc, #304]	@ (800298c <HAL_GPIO_Init+0x298>)
 800285c:	4293      	cmp	r3, r2
 800285e:	f200 80d8 	bhi.w	8002a12 <HAL_GPIO_Init+0x31e>
 8002862:	4a47      	ldr	r2, [pc, #284]	@ (8002980 <HAL_GPIO_Init+0x28c>)
 8002864:	4293      	cmp	r3, r2
 8002866:	f000 80aa 	beq.w	80029be <HAL_GPIO_Init+0x2ca>
 800286a:	4a45      	ldr	r2, [pc, #276]	@ (8002980 <HAL_GPIO_Init+0x28c>)
 800286c:	4293      	cmp	r3, r2
 800286e:	f200 80d0 	bhi.w	8002a12 <HAL_GPIO_Init+0x31e>
 8002872:	4a45      	ldr	r2, [pc, #276]	@ (8002988 <HAL_GPIO_Init+0x294>)
 8002874:	4293      	cmp	r3, r2
 8002876:	f000 80a2 	beq.w	80029be <HAL_GPIO_Init+0x2ca>
 800287a:	4a43      	ldr	r2, [pc, #268]	@ (8002988 <HAL_GPIO_Init+0x294>)
 800287c:	4293      	cmp	r3, r2
 800287e:	f200 80c8 	bhi.w	8002a12 <HAL_GPIO_Init+0x31e>
 8002882:	2b12      	cmp	r3, #18
 8002884:	d82c      	bhi.n	80028e0 <HAL_GPIO_Init+0x1ec>
 8002886:	2b12      	cmp	r3, #18
 8002888:	f200 80c3 	bhi.w	8002a12 <HAL_GPIO_Init+0x31e>
 800288c:	a201      	add	r2, pc, #4	@ (adr r2, 8002894 <HAL_GPIO_Init+0x1a0>)
 800288e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002892:	bf00      	nop
 8002894:	080029bf 	.word	0x080029bf
 8002898:	080028e9 	.word	0x080028e9
 800289c:	0800293b 	.word	0x0800293b
 80028a0:	08002a0d 	.word	0x08002a0d
 80028a4:	08002a13 	.word	0x08002a13
 80028a8:	08002a13 	.word	0x08002a13
 80028ac:	08002a13 	.word	0x08002a13
 80028b0:	08002a13 	.word	0x08002a13
 80028b4:	08002a13 	.word	0x08002a13
 80028b8:	08002a13 	.word	0x08002a13
 80028bc:	08002a13 	.word	0x08002a13
 80028c0:	08002a13 	.word	0x08002a13
 80028c4:	08002a13 	.word	0x08002a13
 80028c8:	08002a13 	.word	0x08002a13
 80028cc:	08002a13 	.word	0x08002a13
 80028d0:	08002a13 	.word	0x08002a13
 80028d4:	08002a13 	.word	0x08002a13
 80028d8:	08002911 	.word	0x08002911
 80028dc:	08002995 	.word	0x08002995
 80028e0:	4a26      	ldr	r2, [pc, #152]	@ (800297c <HAL_GPIO_Init+0x288>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d06b      	beq.n	80029be <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80028e6:	e094      	b.n	8002a12 <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d00b      	beq.n	8002908 <HAL_GPIO_Init+0x214>
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d007      	beq.n	8002908 <HAL_GPIO_Init+0x214>
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	2b03      	cmp	r3, #3
 80028fe:	d003      	beq.n	8002908 <HAL_GPIO_Init+0x214>
 8002900:	21d5      	movs	r1, #213	@ 0xd5
 8002902:	481d      	ldr	r0, [pc, #116]	@ (8002978 <HAL_GPIO_Init+0x284>)
 8002904:	f7fe f93c 	bl	8000b80 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	623b      	str	r3, [r7, #32]
          break;
 800290e:	e081      	b.n	8002a14 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	2b02      	cmp	r3, #2
 8002916:	d00b      	beq.n	8002930 <HAL_GPIO_Init+0x23c>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d007      	beq.n	8002930 <HAL_GPIO_Init+0x23c>
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	2b03      	cmp	r3, #3
 8002926:	d003      	beq.n	8002930 <HAL_GPIO_Init+0x23c>
 8002928:	21dc      	movs	r1, #220	@ 0xdc
 800292a:	4813      	ldr	r0, [pc, #76]	@ (8002978 <HAL_GPIO_Init+0x284>)
 800292c:	f7fe f928 	bl	8000b80 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	3304      	adds	r3, #4
 8002936:	623b      	str	r3, [r7, #32]
          break;
 8002938:	e06c      	b.n	8002a14 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d00b      	beq.n	800295a <HAL_GPIO_Init+0x266>
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d007      	beq.n	800295a <HAL_GPIO_Init+0x266>
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	2b03      	cmp	r3, #3
 8002950:	d003      	beq.n	800295a <HAL_GPIO_Init+0x266>
 8002952:	21e3      	movs	r1, #227	@ 0xe3
 8002954:	4808      	ldr	r0, [pc, #32]	@ (8002978 <HAL_GPIO_Init+0x284>)
 8002956:	f7fe f913 	bl	8000b80 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	3308      	adds	r3, #8
 8002960:	623b      	str	r3, [r7, #32]
          break;
 8002962:	e057      	b.n	8002a14 <HAL_GPIO_Init+0x320>
 8002964:	40010800 	.word	0x40010800
 8002968:	40010c00 	.word	0x40010c00
 800296c:	40011000 	.word	0x40011000
 8002970:	40011400 	.word	0x40011400
 8002974:	40011800 	.word	0x40011800
 8002978:	0800a95c 	.word	0x0800a95c
 800297c:	10110000 	.word	0x10110000
 8002980:	10210000 	.word	0x10210000
 8002984:	10310000 	.word	0x10310000
 8002988:	10120000 	.word	0x10120000
 800298c:	10220000 	.word	0x10220000
 8002990:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	2b02      	cmp	r3, #2
 800299a:	d00b      	beq.n	80029b4 <HAL_GPIO_Init+0x2c0>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d007      	beq.n	80029b4 <HAL_GPIO_Init+0x2c0>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d003      	beq.n	80029b4 <HAL_GPIO_Init+0x2c0>
 80029ac:	21ea      	movs	r1, #234	@ 0xea
 80029ae:	4880      	ldr	r0, [pc, #512]	@ (8002bb0 <HAL_GPIO_Init+0x4bc>)
 80029b0:	f7fe f8e6 	bl	8000b80 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	330c      	adds	r3, #12
 80029ba:	623b      	str	r3, [r7, #32]
          break;
 80029bc:	e02a      	b.n	8002a14 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00b      	beq.n	80029de <HAL_GPIO_Init+0x2ea>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d007      	beq.n	80029de <HAL_GPIO_Init+0x2ea>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d003      	beq.n	80029de <HAL_GPIO_Init+0x2ea>
 80029d6:	21f7      	movs	r1, #247	@ 0xf7
 80029d8:	4875      	ldr	r0, [pc, #468]	@ (8002bb0 <HAL_GPIO_Init+0x4bc>)
 80029da:	f7fe f8d1 	bl	8000b80 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d102      	bne.n	80029ec <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80029e6:	2304      	movs	r3, #4
 80029e8:	623b      	str	r3, [r7, #32]
          break;
 80029ea:	e013      	b.n	8002a14 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d105      	bne.n	8002a00 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029f4:	2308      	movs	r3, #8
 80029f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69fa      	ldr	r2, [r7, #28]
 80029fc:	611a      	str	r2, [r3, #16]
          break;
 80029fe:	e009      	b.n	8002a14 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a00:	2308      	movs	r3, #8
 8002a02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	69fa      	ldr	r2, [r7, #28]
 8002a08:	615a      	str	r2, [r3, #20]
          break;
 8002a0a:	e003      	b.n	8002a14 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	623b      	str	r3, [r7, #32]
          break;
 8002a10:	e000      	b.n	8002a14 <HAL_GPIO_Init+0x320>
          break;
 8002a12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	2bff      	cmp	r3, #255	@ 0xff
 8002a18:	d801      	bhi.n	8002a1e <HAL_GPIO_Init+0x32a>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	e001      	b.n	8002a22 <HAL_GPIO_Init+0x32e>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	3304      	adds	r3, #4
 8002a22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	2bff      	cmp	r3, #255	@ 0xff
 8002a28:	d802      	bhi.n	8002a30 <HAL_GPIO_Init+0x33c>
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	e002      	b.n	8002a36 <HAL_GPIO_Init+0x342>
 8002a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a32:	3b08      	subs	r3, #8
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	210f      	movs	r1, #15
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	fa01 f303 	lsl.w	r3, r1, r3
 8002a44:	43db      	mvns	r3, r3
 8002a46:	401a      	ands	r2, r3
 8002a48:	6a39      	ldr	r1, [r7, #32]
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a50:	431a      	orrs	r2, r3
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 8096 	beq.w	8002b90 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a64:	4b53      	ldr	r3, [pc, #332]	@ (8002bb4 <HAL_GPIO_Init+0x4c0>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	4a52      	ldr	r2, [pc, #328]	@ (8002bb4 <HAL_GPIO_Init+0x4c0>)
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	6193      	str	r3, [r2, #24]
 8002a70:	4b50      	ldr	r3, [pc, #320]	@ (8002bb4 <HAL_GPIO_Init+0x4c0>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a7c:	4a4e      	ldr	r2, [pc, #312]	@ (8002bb8 <HAL_GPIO_Init+0x4c4>)
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a80:	089b      	lsrs	r3, r3, #2
 8002a82:	3302      	adds	r3, #2
 8002a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8c:	f003 0303 	and.w	r3, r3, #3
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	220f      	movs	r2, #15
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a46      	ldr	r2, [pc, #280]	@ (8002bbc <HAL_GPIO_Init+0x4c8>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d013      	beq.n	8002ad0 <HAL_GPIO_Init+0x3dc>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a45      	ldr	r2, [pc, #276]	@ (8002bc0 <HAL_GPIO_Init+0x4cc>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d00d      	beq.n	8002acc <HAL_GPIO_Init+0x3d8>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a44      	ldr	r2, [pc, #272]	@ (8002bc4 <HAL_GPIO_Init+0x4d0>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d007      	beq.n	8002ac8 <HAL_GPIO_Init+0x3d4>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a43      	ldr	r2, [pc, #268]	@ (8002bc8 <HAL_GPIO_Init+0x4d4>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d101      	bne.n	8002ac4 <HAL_GPIO_Init+0x3d0>
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e006      	b.n	8002ad2 <HAL_GPIO_Init+0x3de>
 8002ac4:	2304      	movs	r3, #4
 8002ac6:	e004      	b.n	8002ad2 <HAL_GPIO_Init+0x3de>
 8002ac8:	2302      	movs	r3, #2
 8002aca:	e002      	b.n	8002ad2 <HAL_GPIO_Init+0x3de>
 8002acc:	2301      	movs	r3, #1
 8002ace:	e000      	b.n	8002ad2 <HAL_GPIO_Init+0x3de>
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ad4:	f002 0203 	and.w	r2, r2, #3
 8002ad8:	0092      	lsls	r2, r2, #2
 8002ada:	4093      	lsls	r3, r2
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ae2:	4935      	ldr	r1, [pc, #212]	@ (8002bb8 <HAL_GPIO_Init+0x4c4>)
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae6:	089b      	lsrs	r3, r3, #2
 8002ae8:	3302      	adds	r3, #2
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d006      	beq.n	8002b0a <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002afc:	4b33      	ldr	r3, [pc, #204]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	4932      	ldr	r1, [pc, #200]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	608b      	str	r3, [r1, #8]
 8002b08:	e006      	b.n	8002b18 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b0a:	4b30      	ldr	r3, [pc, #192]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	43db      	mvns	r3, r3
 8002b12:	492e      	ldr	r1, [pc, #184]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d006      	beq.n	8002b32 <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b24:	4b29      	ldr	r3, [pc, #164]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b26:	68da      	ldr	r2, [r3, #12]
 8002b28:	4928      	ldr	r1, [pc, #160]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	60cb      	str	r3, [r1, #12]
 8002b30:	e006      	b.n	8002b40 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b32:	4b26      	ldr	r3, [pc, #152]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b34:	68da      	ldr	r2, [r3, #12]
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	43db      	mvns	r3, r3
 8002b3a:	4924      	ldr	r1, [pc, #144]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d006      	beq.n	8002b5a <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	491e      	ldr	r1, [pc, #120]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	604b      	str	r3, [r1, #4]
 8002b58:	e006      	b.n	8002b68 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	43db      	mvns	r3, r3
 8002b62:	491a      	ldr	r1, [pc, #104]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d006      	beq.n	8002b82 <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b74:	4b15      	ldr	r3, [pc, #84]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	4914      	ldr	r1, [pc, #80]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	600b      	str	r3, [r1, #0]
 8002b80:	e006      	b.n	8002b90 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b82:	4b12      	ldr	r3, [pc, #72]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	4910      	ldr	r1, [pc, #64]	@ (8002bcc <HAL_GPIO_Init+0x4d8>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b92:	3301      	adds	r3, #1
 8002b94:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f47f ae1d 	bne.w	80027e0 <HAL_GPIO_Init+0xec>
  }
}
 8002ba6:	bf00      	nop
 8002ba8:	bf00      	nop
 8002baa:	3728      	adds	r7, #40	@ 0x28
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	0800a95c 	.word	0x0800a95c
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	40010000 	.word	0x40010000
 8002bbc:	40010800 	.word	0x40010800
 8002bc0:	40010c00 	.word	0x40010c00
 8002bc4:	40011000 	.word	0x40011000
 8002bc8:	40011400 	.word	0x40011400
 8002bcc:	40010400 	.word	0x40010400

08002bd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	460b      	mov	r3, r1
 8002bda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002bdc:	887b      	ldrh	r3, [r7, #2]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d104      	bne.n	8002bec <HAL_GPIO_ReadPin+0x1c>
 8002be2:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 8002be6:	4809      	ldr	r0, [pc, #36]	@ (8002c0c <HAL_GPIO_ReadPin+0x3c>)
 8002be8:	f7fd ffca 	bl	8000b80 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	887b      	ldrh	r3, [r7, #2]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d002      	beq.n	8002bfe <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
 8002bfc:	e001      	b.n	8002c02 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	0800a95c 	.word	0x0800a95c

08002c10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	807b      	strh	r3, [r7, #2]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002c20:	887b      	ldrh	r3, [r7, #2]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d104      	bne.n	8002c30 <HAL_GPIO_WritePin+0x20>
 8002c26:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002c2a:	480e      	ldr	r0, [pc, #56]	@ (8002c64 <HAL_GPIO_WritePin+0x54>)
 8002c2c:	f7fd ffa8 	bl	8000b80 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002c30:	787b      	ldrb	r3, [r7, #1]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d007      	beq.n	8002c46 <HAL_GPIO_WritePin+0x36>
 8002c36:	787b      	ldrb	r3, [r7, #1]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d004      	beq.n	8002c46 <HAL_GPIO_WritePin+0x36>
 8002c3c:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8002c40:	4808      	ldr	r0, [pc, #32]	@ (8002c64 <HAL_GPIO_WritePin+0x54>)
 8002c42:	f7fd ff9d 	bl	8000b80 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002c46:	787b      	ldrb	r3, [r7, #1]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c4c:	887a      	ldrh	r2, [r7, #2]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c52:	e003      	b.n	8002c5c <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c54:	887b      	ldrh	r3, [r7, #2]
 8002c56:	041a      	lsls	r2, r3, #16
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	611a      	str	r2, [r3, #16]
}
 8002c5c:	bf00      	nop
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	0800a95c 	.word	0x0800a95c

08002c68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c72:	4b08      	ldr	r3, [pc, #32]	@ (8002c94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c74:	695a      	ldr	r2, [r3, #20]
 8002c76:	88fb      	ldrh	r3, [r7, #6]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d006      	beq.n	8002c8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c7e:	4a05      	ldr	r2, [pc, #20]	@ (8002c94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c80:	88fb      	ldrh	r3, [r7, #6]
 8002c82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c84:	88fb      	ldrh	r3, [r7, #6]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff f834 	bl	8001cf4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c8c:	bf00      	nop
 8002c8e:	3708      	adds	r7, #8
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	40010400 	.word	0x40010400

08002c98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e1b4      	b.n	8003014 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a9b      	ldr	r2, [pc, #620]	@ (8002f1c <HAL_I2C_Init+0x284>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d009      	beq.n	8002cc8 <HAL_I2C_Init+0x30>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a99      	ldr	r2, [pc, #612]	@ (8002f20 <HAL_I2C_Init+0x288>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d004      	beq.n	8002cc8 <HAL_I2C_Init+0x30>
 8002cbe:	f240 11db 	movw	r1, #475	@ 0x1db
 8002cc2:	4898      	ldr	r0, [pc, #608]	@ (8002f24 <HAL_I2C_Init+0x28c>)
 8002cc4:	f7fd ff5c 	bl	8000b80 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d004      	beq.n	8002cda <HAL_I2C_Init+0x42>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	4a94      	ldr	r2, [pc, #592]	@ (8002f28 <HAL_I2C_Init+0x290>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d904      	bls.n	8002ce4 <HAL_I2C_Init+0x4c>
 8002cda:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8002cde:	4891      	ldr	r0, [pc, #580]	@ (8002f24 <HAL_I2C_Init+0x28c>)
 8002ce0:	f7fd ff4e 	bl	8000b80 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d009      	beq.n	8002d00 <HAL_I2C_Init+0x68>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cf4:	d004      	beq.n	8002d00 <HAL_I2C_Init+0x68>
 8002cf6:	f240 11dd 	movw	r1, #477	@ 0x1dd
 8002cfa:	488a      	ldr	r0, [pc, #552]	@ (8002f24 <HAL_I2C_Init+0x28c>)
 8002cfc:	f7fd ff40 	bl	8000b80 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d08:	d304      	bcc.n	8002d14 <HAL_I2C_Init+0x7c>
 8002d0a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8002d0e:	4885      	ldr	r0, [pc, #532]	@ (8002f24 <HAL_I2C_Init+0x28c>)
 8002d10:	f7fd ff36 	bl	8000b80 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d1c:	d009      	beq.n	8002d32 <HAL_I2C_Init+0x9a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002d26:	d004      	beq.n	8002d32 <HAL_I2C_Init+0x9a>
 8002d28:	f240 11df 	movw	r1, #479	@ 0x1df
 8002d2c:	487d      	ldr	r0, [pc, #500]	@ (8002f24 <HAL_I2C_Init+0x28c>)
 8002d2e:	f7fd ff27 	bl	8000b80 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d008      	beq.n	8002d4c <HAL_I2C_Init+0xb4>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d004      	beq.n	8002d4c <HAL_I2C_Init+0xb4>
 8002d42:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8002d46:	4877      	ldr	r0, [pc, #476]	@ (8002f24 <HAL_I2C_Init+0x28c>)
 8002d48:	f7fd ff1a 	bl	8000b80 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d004      	beq.n	8002d62 <HAL_I2C_Init+0xca>
 8002d58:	f240 11e1 	movw	r1, #481	@ 0x1e1
 8002d5c:	4871      	ldr	r0, [pc, #452]	@ (8002f24 <HAL_I2C_Init+0x28c>)
 8002d5e:	f7fd ff0f 	bl	8000b80 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d008      	beq.n	8002d7c <HAL_I2C_Init+0xe4>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	2b40      	cmp	r3, #64	@ 0x40
 8002d70:	d004      	beq.n	8002d7c <HAL_I2C_Init+0xe4>
 8002d72:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8002d76:	486b      	ldr	r0, [pc, #428]	@ (8002f24 <HAL_I2C_Init+0x28c>)
 8002d78:	f7fd ff02 	bl	8000b80 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d008      	beq.n	8002d96 <HAL_I2C_Init+0xfe>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	2b80      	cmp	r3, #128	@ 0x80
 8002d8a:	d004      	beq.n	8002d96 <HAL_I2C_Init+0xfe>
 8002d8c:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8002d90:	4864      	ldr	r0, [pc, #400]	@ (8002f24 <HAL_I2C_Init+0x28c>)
 8002d92:	f7fd fef5 	bl	8000b80 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d106      	bne.n	8002db0 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7fd fc3a 	bl	8000624 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2224      	movs	r2, #36	@ 0x24
 8002db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f022 0201 	bic.w	r2, r2, #1
 8002dc6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dd6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002de6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002de8:	f003 f95e 	bl	80060a8 <HAL_RCC_GetPCLK1Freq>
 8002dec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	4a4e      	ldr	r2, [pc, #312]	@ (8002f2c <HAL_I2C_Init+0x294>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d807      	bhi.n	8002e08 <HAL_I2C_Init+0x170>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	4a4d      	ldr	r2, [pc, #308]	@ (8002f30 <HAL_I2C_Init+0x298>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	bf94      	ite	ls
 8002e00:	2301      	movls	r3, #1
 8002e02:	2300      	movhi	r3, #0
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	e006      	b.n	8002e16 <HAL_I2C_Init+0x17e>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4a4a      	ldr	r2, [pc, #296]	@ (8002f34 <HAL_I2C_Init+0x29c>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	bf94      	ite	ls
 8002e10:	2301      	movls	r3, #1
 8002e12:	2300      	movhi	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e0fa      	b.n	8003014 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	4a45      	ldr	r2, [pc, #276]	@ (8002f38 <HAL_I2C_Init+0x2a0>)
 8002e22:	fba2 2303 	umull	r2, r3, r2, r3
 8002e26:	0c9b      	lsrs	r3, r3, #18
 8002e28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68ba      	ldr	r2, [r7, #8]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	6a1b      	ldr	r3, [r3, #32]
 8002e44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	4a37      	ldr	r2, [pc, #220]	@ (8002f2c <HAL_I2C_Init+0x294>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d802      	bhi.n	8002e58 <HAL_I2C_Init+0x1c0>
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	3301      	adds	r3, #1
 8002e56:	e009      	b.n	8002e6c <HAL_I2C_Init+0x1d4>
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e5e:	fb02 f303 	mul.w	r3, r2, r3
 8002e62:	4a36      	ldr	r2, [pc, #216]	@ (8002f3c <HAL_I2C_Init+0x2a4>)
 8002e64:	fba2 2303 	umull	r2, r3, r2, r3
 8002e68:	099b      	lsrs	r3, r3, #6
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6812      	ldr	r2, [r2, #0]
 8002e70:	430b      	orrs	r3, r1
 8002e72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	69db      	ldr	r3, [r3, #28]
 8002e7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	4929      	ldr	r1, [pc, #164]	@ (8002f2c <HAL_I2C_Init+0x294>)
 8002e88:	428b      	cmp	r3, r1
 8002e8a:	d819      	bhi.n	8002ec0 <HAL_I2C_Init+0x228>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	1e59      	subs	r1, r3, #1
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e9a:	1c59      	adds	r1, r3, #1
 8002e9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ea0:	400b      	ands	r3, r1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00a      	beq.n	8002ebc <HAL_I2C_Init+0x224>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	1e59      	subs	r1, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eba:	e064      	b.n	8002f86 <HAL_I2C_Init+0x2ee>
 8002ebc:	2304      	movs	r3, #4
 8002ebe:	e062      	b.n	8002f86 <HAL_I2C_Init+0x2ee>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d111      	bne.n	8002eec <HAL_I2C_Init+0x254>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	1e58      	subs	r0, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6859      	ldr	r1, [r3, #4]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	440b      	add	r3, r1
 8002ed6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eda:	3301      	adds	r3, #1
 8002edc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	bf0c      	ite	eq
 8002ee4:	2301      	moveq	r3, #1
 8002ee6:	2300      	movne	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	e012      	b.n	8002f12 <HAL_I2C_Init+0x27a>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1e58      	subs	r0, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6859      	ldr	r1, [r3, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	0099      	lsls	r1, r3, #2
 8002efc:	440b      	add	r3, r1
 8002efe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f02:	3301      	adds	r3, #1
 8002f04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	bf0c      	ite	eq
 8002f0c:	2301      	moveq	r3, #1
 8002f0e:	2300      	movne	r3, #0
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d014      	beq.n	8002f40 <HAL_I2C_Init+0x2a8>
 8002f16:	2301      	movs	r3, #1
 8002f18:	e035      	b.n	8002f86 <HAL_I2C_Init+0x2ee>
 8002f1a:	bf00      	nop
 8002f1c:	40005400 	.word	0x40005400
 8002f20:	40005800 	.word	0x40005800
 8002f24:	0800a998 	.word	0x0800a998
 8002f28:	00061a80 	.word	0x00061a80
 8002f2c:	000186a0 	.word	0x000186a0
 8002f30:	001e847f 	.word	0x001e847f
 8002f34:	003d08ff 	.word	0x003d08ff
 8002f38:	431bde83 	.word	0x431bde83
 8002f3c:	10624dd3 	.word	0x10624dd3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10e      	bne.n	8002f66 <HAL_I2C_Init+0x2ce>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	1e58      	subs	r0, r3, #1
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6859      	ldr	r1, [r3, #4]
 8002f50:	460b      	mov	r3, r1
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	440b      	add	r3, r1
 8002f56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f64:	e00f      	b.n	8002f86 <HAL_I2C_Init+0x2ee>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	1e58      	subs	r0, r3, #1
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6859      	ldr	r1, [r3, #4]
 8002f6e:	460b      	mov	r3, r1
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	440b      	add	r3, r1
 8002f74:	0099      	lsls	r1, r3, #2
 8002f76:	440b      	add	r3, r1
 8002f78:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	6809      	ldr	r1, [r1, #0]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69da      	ldr	r2, [r3, #28]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	431a      	orrs	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fb4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	6911      	ldr	r1, [r2, #16]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	68d2      	ldr	r2, [r2, #12]
 8002fc0:	4311      	orrs	r1, r2
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6812      	ldr	r2, [r2, #0]
 8002fc6:	430b      	orrs	r3, r1
 8002fc8:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	695a      	ldr	r2, [r3, #20]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	431a      	orrs	r2, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f042 0201 	orr.w	r2, r2, #1
 8002ff4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800302e:	2b80      	cmp	r3, #128	@ 0x80
 8003030:	d103      	bne.n	800303a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2200      	movs	r2, #0
 8003038:	611a      	str	r2, [r3, #16]
  }
}
 800303a:	bf00      	nop
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr

08003044 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af02      	add	r7, sp, #8
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	4608      	mov	r0, r1
 800304e:	4611      	mov	r1, r2
 8003050:	461a      	mov	r2, r3
 8003052:	4603      	mov	r3, r0
 8003054:	817b      	strh	r3, [r7, #10]
 8003056:	460b      	mov	r3, r1
 8003058:	813b      	strh	r3, [r7, #8]
 800305a:	4613      	mov	r3, r2
 800305c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800305e:	f7fe fee7 	bl	8001e30 <HAL_GetTick>
 8003062:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003064:	88fb      	ldrh	r3, [r7, #6]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d007      	beq.n	800307a <HAL_I2C_Mem_Write+0x36>
 800306a:	88fb      	ldrh	r3, [r7, #6]
 800306c:	2b10      	cmp	r3, #16
 800306e:	d004      	beq.n	800307a <HAL_I2C_Mem_Write+0x36>
 8003070:	f640 2106 	movw	r1, #2566	@ 0xa06
 8003074:	4873      	ldr	r0, [pc, #460]	@ (8003244 <HAL_I2C_Mem_Write+0x200>)
 8003076:	f7fd fd83 	bl	8000b80 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b20      	cmp	r3, #32
 8003084:	f040 80d9 	bne.w	800323a <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	2319      	movs	r3, #25
 800308e:	2201      	movs	r2, #1
 8003090:	496d      	ldr	r1, [pc, #436]	@ (8003248 <HAL_I2C_Mem_Write+0x204>)
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f002 f888 	bl	80051a8 <I2C_WaitOnFlagUntilTimeout>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800309e:	2302      	movs	r3, #2
 80030a0:	e0cc      	b.n	800323c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d101      	bne.n	80030b0 <HAL_I2C_Mem_Write+0x6c>
 80030ac:	2302      	movs	r3, #2
 80030ae:	e0c5      	b.n	800323c <HAL_I2C_Mem_Write+0x1f8>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d007      	beq.n	80030d6 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f042 0201 	orr.w	r2, r2, #1
 80030d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030e4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2221      	movs	r2, #33	@ 0x21
 80030ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2240      	movs	r2, #64	@ 0x40
 80030f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a3a      	ldr	r2, [r7, #32]
 8003100:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003106:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800310c:	b29a      	uxth	r2, r3
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	4a4d      	ldr	r2, [pc, #308]	@ (800324c <HAL_I2C_Mem_Write+0x208>)
 8003116:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003118:	88f8      	ldrh	r0, [r7, #6]
 800311a:	893a      	ldrh	r2, [r7, #8]
 800311c:	8979      	ldrh	r1, [r7, #10]
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	9301      	str	r3, [sp, #4]
 8003122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	4603      	mov	r3, r0
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f001 fde9 	bl	8004d00 <I2C_RequestMemoryWrite>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d052      	beq.n	80031da <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e081      	b.n	800323c <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f002 f94d 	bl	80053dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d00d      	beq.n	8003164 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314c:	2b04      	cmp	r3, #4
 800314e:	d107      	bne.n	8003160 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800315e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e06b      	b.n	800323c <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003168:	781a      	ldrb	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003174:	1c5a      	adds	r2, r3, #1
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317e:	3b01      	subs	r3, #1
 8003180:	b29a      	uxth	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800318a:	b29b      	uxth	r3, r3
 800318c:	3b01      	subs	r3, #1
 800318e:	b29a      	uxth	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	695b      	ldr	r3, [r3, #20]
 800319a:	f003 0304 	and.w	r3, r3, #4
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d11b      	bne.n	80031da <HAL_I2C_Mem_Write+0x196>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d017      	beq.n	80031da <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ae:	781a      	ldrb	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c4:	3b01      	subs	r3, #1
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	3b01      	subs	r3, #1
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1aa      	bne.n	8003138 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f002 f940 	bl	800546c <I2C_WaitOnBTFFlagUntilTimeout>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00d      	beq.n	800320e <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	d107      	bne.n	800320a <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003208:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e016      	b.n	800323c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800321c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2220      	movs	r2, #32
 8003222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003236:	2300      	movs	r3, #0
 8003238:	e000      	b.n	800323c <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 800323a:	2302      	movs	r3, #2
  }
}
 800323c:	4618      	mov	r0, r3
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	0800a998 	.word	0x0800a998
 8003248:	00100002 	.word	0x00100002
 800324c:	ffff0000 	.word	0xffff0000

08003250 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08a      	sub	sp, #40	@ 0x28
 8003254:	af02      	add	r7, sp, #8
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	4608      	mov	r0, r1
 800325a:	4611      	mov	r1, r2
 800325c:	461a      	mov	r2, r3
 800325e:	4603      	mov	r3, r0
 8003260:	817b      	strh	r3, [r7, #10]
 8003262:	460b      	mov	r3, r1
 8003264:	813b      	strh	r3, [r7, #8]
 8003266:	4613      	mov	r3, r2
 8003268:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800326e:	f7fe fddf 	bl	8001e30 <HAL_GetTick>
 8003272:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003274:	88fb      	ldrh	r3, [r7, #6]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d007      	beq.n	800328a <HAL_I2C_Mem_Write_DMA+0x3a>
 800327a:	88fb      	ldrh	r3, [r7, #6]
 800327c:	2b10      	cmp	r3, #16
 800327e:	d004      	beq.n	800328a <HAL_I2C_Mem_Write_DMA+0x3a>
 8003280:	f640 4161 	movw	r1, #3169	@ 0xc61
 8003284:	489e      	ldr	r0, [pc, #632]	@ (8003500 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8003286:	f7fd fc7b 	bl	8000b80 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2b20      	cmp	r3, #32
 8003294:	f040 812e 	bne.w	80034f4 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003298:	4b9a      	ldr	r3, [pc, #616]	@ (8003504 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	08db      	lsrs	r3, r3, #3
 800329e:	4a9a      	ldr	r2, [pc, #616]	@ (8003508 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 80032a0:	fba2 2303 	umull	r2, r3, r2, r3
 80032a4:	0a1a      	lsrs	r2, r3, #8
 80032a6:	4613      	mov	r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4413      	add	r3, r2
 80032ac:	009a      	lsls	r2, r3, #2
 80032ae:	4413      	add	r3, r2
 80032b0:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	3b01      	subs	r3, #1
 80032b6:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d112      	bne.n	80032e4 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2220      	movs	r2, #32
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d8:	f043 0220 	orr.w	r2, r3, #32
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80032e0:	2302      	movs	r3, #2
 80032e2:	e108      	b.n	80034f6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d0df      	beq.n	80032b2 <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d101      	bne.n	8003300 <HAL_I2C_Mem_Write_DMA+0xb0>
 80032fc:	2302      	movs	r3, #2
 80032fe:	e0fa      	b.n	80034f6 <HAL_I2C_Mem_Write_DMA+0x2a6>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b01      	cmp	r3, #1
 8003314:	d007      	beq.n	8003326 <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f042 0201 	orr.w	r2, r2, #1
 8003324:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003334:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2221      	movs	r2, #33	@ 0x21
 800333a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2240      	movs	r2, #64	@ 0x40
 8003342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003350:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003356:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29a      	uxth	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	4a69      	ldr	r2, [pc, #420]	@ (800350c <HAL_I2C_Mem_Write_DMA+0x2bc>)
 8003366:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003368:	897a      	ldrh	r2, [r7, #10]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800336e:	893a      	ldrh	r2, [r7, #8]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8003374:	88fa      	ldrh	r2, [r7, #6]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 80a1 	beq.w	80034cc <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338e:	2b00      	cmp	r3, #0
 8003390:	d022      	beq.n	80033d8 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003396:	4a5e      	ldr	r2, [pc, #376]	@ (8003510 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 8003398:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800339e:	4a5d      	ldr	r2, [pc, #372]	@ (8003514 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 80033a0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a6:	2200      	movs	r2, #0
 80033a8:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033ae:	2200      	movs	r2, #0
 80033b0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ba:	4619      	mov	r1, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	3310      	adds	r3, #16
 80033c2:	461a      	mov	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c8:	f7fe ff6e 	bl	80022a8 <HAL_DMA_Start_IT>
 80033cc:	4603      	mov	r3, r0
 80033ce:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80033d0:	7efb      	ldrb	r3, [r7, #27]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d166      	bne.n	80034a4 <HAL_I2C_Mem_Write_DMA+0x254>
 80033d6:	e013      	b.n	8003400 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2220      	movs	r2, #32
 80033dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e07a      	b.n	80034f6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003400:	88f8      	ldrh	r0, [r7, #6]
 8003402:	893a      	ldrh	r2, [r7, #8]
 8003404:	8979      	ldrh	r1, [r7, #10]
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	9301      	str	r3, [sp, #4]
 800340a:	2323      	movs	r3, #35	@ 0x23
 800340c:	9300      	str	r3, [sp, #0]
 800340e:	4603      	mov	r3, r0
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	f001 fc75 	bl	8004d00 <I2C_RequestMemoryWrite>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d022      	beq.n	8003462 <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003420:	4618      	mov	r0, r3
 8003422:	f7fe ffaf 	bl	8002384 <HAL_DMA_Abort_IT>
 8003426:	4603      	mov	r3, r0
 8003428:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800342e:	2200      	movs	r2, #0
 8003430:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003440:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 0201 	bic.w	r2, r2, #1
 800345c:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e049      	b.n	80034f6 <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003462:	2300      	movs	r3, #0
 8003464:	613b      	str	r3, [r7, #16]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	613b      	str	r3, [r7, #16]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	613b      	str	r3, [r7, #16]
 8003476:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685a      	ldr	r2, [r3, #4]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800348e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800349e:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 80034a0:	2300      	movs	r3, #0
 80034a2:	e028      	b.n	80034f6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b8:	f043 0210 	orr.w	r2, r3, #16
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e014      	b.n	80034f6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e000      	b.n	80034f6 <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 80034f4:	2302      	movs	r3, #2
  }
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3720      	adds	r7, #32
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	0800a998 	.word	0x0800a998
 8003504:	20000018 	.word	0x20000018
 8003508:	14f8b589 	.word	0x14f8b589
 800350c:	ffff0000 	.word	0xffff0000
 8003510:	08004e2d 	.word	0x08004e2d
 8003514:	08004feb 	.word	0x08004feb

08003518 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003520:	2300      	movs	r3, #0
 8003522:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003530:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003538:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003540:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003542:	7bfb      	ldrb	r3, [r7, #15]
 8003544:	2b10      	cmp	r3, #16
 8003546:	d003      	beq.n	8003550 <HAL_I2C_EV_IRQHandler+0x38>
 8003548:	7bfb      	ldrb	r3, [r7, #15]
 800354a:	2b40      	cmp	r3, #64	@ 0x40
 800354c:	f040 80c1 	bne.w	80036d2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10d      	bne.n	8003586 <HAL_I2C_EV_IRQHandler+0x6e>
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003570:	d003      	beq.n	800357a <HAL_I2C_EV_IRQHandler+0x62>
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003578:	d101      	bne.n	800357e <HAL_I2C_EV_IRQHandler+0x66>
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <HAL_I2C_EV_IRQHandler+0x68>
 800357e:	2300      	movs	r3, #0
 8003580:	2b01      	cmp	r3, #1
 8003582:	f000 8132 	beq.w	80037ea <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00c      	beq.n	80035aa <HAL_I2C_EV_IRQHandler+0x92>
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	0a5b      	lsrs	r3, r3, #9
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b00      	cmp	r3, #0
 800359a:	d006      	beq.n	80035aa <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f002 f80d 	bl	80055bc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 fd87 	bl	80040b6 <I2C_Master_SB>
 80035a8:	e092      	b.n	80036d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	08db      	lsrs	r3, r3, #3
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d009      	beq.n	80035ca <HAL_I2C_EV_IRQHandler+0xb2>
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	0a5b      	lsrs	r3, r3, #9
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 fdfc 	bl	80041c0 <I2C_Master_ADD10>
 80035c8:	e082      	b.n	80036d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	085b      	lsrs	r3, r3, #1
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d009      	beq.n	80035ea <HAL_I2C_EV_IRQHandler+0xd2>
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	0a5b      	lsrs	r3, r3, #9
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 fe15 	bl	8004212 <I2C_Master_ADDR>
 80035e8:	e072      	b.n	80036d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	089b      	lsrs	r3, r3, #2
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d03b      	beq.n	800366e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003600:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003604:	f000 80f3 	beq.w	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	09db      	lsrs	r3, r3, #7
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00f      	beq.n	8003634 <HAL_I2C_EV_IRQHandler+0x11c>
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	0a9b      	lsrs	r3, r3, #10
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	2b00      	cmp	r3, #0
 800361e:	d009      	beq.n	8003634 <HAL_I2C_EV_IRQHandler+0x11c>
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	089b      	lsrs	r3, r3, #2
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	d103      	bne.n	8003634 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 f9df 	bl	80039f0 <I2C_MasterTransmit_TXE>
 8003632:	e04d      	b.n	80036d0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	089b      	lsrs	r3, r3, #2
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 80d6 	beq.w	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	0a5b      	lsrs	r3, r3, #9
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 80cf 	beq.w	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003650:	7bbb      	ldrb	r3, [r7, #14]
 8003652:	2b21      	cmp	r3, #33	@ 0x21
 8003654:	d103      	bne.n	800365e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 fa66 	bl	8003b28 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800365c:	e0c7      	b.n	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	2b40      	cmp	r3, #64	@ 0x40
 8003662:	f040 80c4 	bne.w	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 fad4 	bl	8003c14 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800366c:	e0bf      	b.n	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003678:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800367c:	f000 80b7 	beq.w	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	099b      	lsrs	r3, r3, #6
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00f      	beq.n	80036ac <HAL_I2C_EV_IRQHandler+0x194>
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	0a9b      	lsrs	r3, r3, #10
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b00      	cmp	r3, #0
 8003696:	d009      	beq.n	80036ac <HAL_I2C_EV_IRQHandler+0x194>
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	089b      	lsrs	r3, r3, #2
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d103      	bne.n	80036ac <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 fb4d 	bl	8003d44 <I2C_MasterReceive_RXNE>
 80036aa:	e011      	b.n	80036d0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	089b      	lsrs	r3, r3, #2
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 809a 	beq.w	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	0a5b      	lsrs	r3, r3, #9
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 8093 	beq.w	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 fc03 	bl	8003ed4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036ce:	e08e      	b.n	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
 80036d0:	e08d      	b.n	80037ee <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d004      	beq.n	80036e4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	e007      	b.n	80036f4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	085b      	lsrs	r3, r3, #1
 80036f8:	f003 0301 	and.w	r3, r3, #1
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d012      	beq.n	8003726 <HAL_I2C_EV_IRQHandler+0x20e>
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	0a5b      	lsrs	r3, r3, #9
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00c      	beq.n	8003726 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003710:	2b00      	cmp	r3, #0
 8003712:	d003      	beq.n	800371c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800371c:	69b9      	ldr	r1, [r7, #24]
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 ffce 	bl	80046c0 <I2C_Slave_ADDR>
 8003724:	e066      	b.n	80037f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	091b      	lsrs	r3, r3, #4
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d009      	beq.n	8003746 <HAL_I2C_EV_IRQHandler+0x22e>
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	0a5b      	lsrs	r3, r3, #9
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d003      	beq.n	8003746 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f001 f808 	bl	8004754 <I2C_Slave_STOPF>
 8003744:	e056      	b.n	80037f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003746:	7bbb      	ldrb	r3, [r7, #14]
 8003748:	2b21      	cmp	r3, #33	@ 0x21
 800374a:	d002      	beq.n	8003752 <HAL_I2C_EV_IRQHandler+0x23a>
 800374c:	7bbb      	ldrb	r3, [r7, #14]
 800374e:	2b29      	cmp	r3, #41	@ 0x29
 8003750:	d125      	bne.n	800379e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	09db      	lsrs	r3, r3, #7
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00f      	beq.n	800377e <HAL_I2C_EV_IRQHandler+0x266>
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	0a9b      	lsrs	r3, r3, #10
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d009      	beq.n	800377e <HAL_I2C_EV_IRQHandler+0x266>
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	089b      	lsrs	r3, r3, #2
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b00      	cmp	r3, #0
 8003774:	d103      	bne.n	800377e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 fee6 	bl	8004548 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800377c:	e039      	b.n	80037f2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	089b      	lsrs	r3, r3, #2
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	2b00      	cmp	r3, #0
 8003788:	d033      	beq.n	80037f2 <HAL_I2C_EV_IRQHandler+0x2da>
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	0a5b      	lsrs	r3, r3, #9
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d02d      	beq.n	80037f2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 ff13 	bl	80045c2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800379c:	e029      	b.n	80037f2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	099b      	lsrs	r3, r3, #6
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00f      	beq.n	80037ca <HAL_I2C_EV_IRQHandler+0x2b2>
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	0a9b      	lsrs	r3, r3, #10
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d009      	beq.n	80037ca <HAL_I2C_EV_IRQHandler+0x2b2>
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	089b      	lsrs	r3, r3, #2
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d103      	bne.n	80037ca <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 ff1d 	bl	8004602 <I2C_SlaveReceive_RXNE>
 80037c8:	e014      	b.n	80037f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	089b      	lsrs	r3, r3, #2
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00e      	beq.n	80037f4 <HAL_I2C_EV_IRQHandler+0x2dc>
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	0a5b      	lsrs	r3, r3, #9
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d008      	beq.n	80037f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 ff4b 	bl	800467e <I2C_SlaveReceive_BTF>
 80037e8:	e004      	b.n	80037f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80037ea:	bf00      	nop
 80037ec:	e002      	b.n	80037f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037ee:	bf00      	nop
 80037f0:	e000      	b.n	80037f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037f2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80037f4:	3720      	adds	r7, #32
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b08a      	sub	sp, #40	@ 0x28
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003812:	2300      	movs	r3, #0
 8003814:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800381c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800381e:	6a3b      	ldr	r3, [r7, #32]
 8003820:	0a1b      	lsrs	r3, r3, #8
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d016      	beq.n	8003858 <HAL_I2C_ER_IRQHandler+0x5e>
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	0a1b      	lsrs	r3, r3, #8
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d010      	beq.n	8003858 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003838:	f043 0301 	orr.w	r3, r3, #1
 800383c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003846:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003856:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003858:	6a3b      	ldr	r3, [r7, #32]
 800385a:	0a5b      	lsrs	r3, r3, #9
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00e      	beq.n	8003882 <HAL_I2C_ER_IRQHandler+0x88>
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	0a1b      	lsrs	r3, r3, #8
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d008      	beq.n	8003882 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003872:	f043 0302 	orr.w	r3, r3, #2
 8003876:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003880:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003882:	6a3b      	ldr	r3, [r7, #32]
 8003884:	0a9b      	lsrs	r3, r3, #10
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b00      	cmp	r3, #0
 800388c:	d03f      	beq.n	800390e <HAL_I2C_ER_IRQHandler+0x114>
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	0a1b      	lsrs	r3, r3, #8
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	d039      	beq.n	800390e <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800389a:	7efb      	ldrb	r3, [r7, #27]
 800389c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038ac:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80038b4:	7ebb      	ldrb	r3, [r7, #26]
 80038b6:	2b20      	cmp	r3, #32
 80038b8:	d112      	bne.n	80038e0 <HAL_I2C_ER_IRQHandler+0xe6>
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10f      	bne.n	80038e0 <HAL_I2C_ER_IRQHandler+0xe6>
 80038c0:	7cfb      	ldrb	r3, [r7, #19]
 80038c2:	2b21      	cmp	r3, #33	@ 0x21
 80038c4:	d008      	beq.n	80038d8 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80038c6:	7cfb      	ldrb	r3, [r7, #19]
 80038c8:	2b29      	cmp	r3, #41	@ 0x29
 80038ca:	d005      	beq.n	80038d8 <HAL_I2C_ER_IRQHandler+0xde>
 80038cc:	7cfb      	ldrb	r3, [r7, #19]
 80038ce:	2b28      	cmp	r3, #40	@ 0x28
 80038d0:	d106      	bne.n	80038e0 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2b21      	cmp	r3, #33	@ 0x21
 80038d6:	d103      	bne.n	80038e0 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f001 f86b 	bl	80049b4 <I2C_Slave_AF>
 80038de:	e016      	b.n	800390e <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038e8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80038ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ec:	f043 0304 	orr.w	r3, r3, #4
 80038f0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80038f2:	7efb      	ldrb	r3, [r7, #27]
 80038f4:	2b10      	cmp	r3, #16
 80038f6:	d002      	beq.n	80038fe <HAL_I2C_ER_IRQHandler+0x104>
 80038f8:	7efb      	ldrb	r3, [r7, #27]
 80038fa:	2b40      	cmp	r3, #64	@ 0x40
 80038fc:	d107      	bne.n	800390e <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800390c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800390e:	6a3b      	ldr	r3, [r7, #32]
 8003910:	0adb      	lsrs	r3, r3, #11
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00e      	beq.n	8003938 <HAL_I2C_ER_IRQHandler+0x13e>
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	0a1b      	lsrs	r3, r3, #8
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b00      	cmp	r3, #0
 8003924:	d008      	beq.n	8003938 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	f043 0308 	orr.w	r3, r3, #8
 800392c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003936:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393a:	2b00      	cmp	r3, #0
 800393c:	d008      	beq.n	8003950 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003944:	431a      	orrs	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f001 f8a6 	bl	8004a9c <I2C_ITError>
  }
}
 8003950:	bf00      	nop
 8003952:	3728      	adds	r7, #40	@ 0x28
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	bc80      	pop	{r7}
 8003968:	4770      	bx	lr

0800396a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800396a:	b480      	push	{r7}
 800396c:	b083      	sub	sp, #12
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr

0800397c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003984:	bf00      	nop
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	bc80      	pop	{r7}
 800398c:	4770      	bx	lr

0800398e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003996:	bf00      	nop
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr

080039a0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	460b      	mov	r3, r1
 80039aa:	70fb      	strb	r3, [r7, #3]
 80039ac:	4613      	mov	r3, r2
 80039ae:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80039b0:	bf00      	nop
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr

080039ba <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b083      	sub	sp, #12
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bc80      	pop	{r7}
 80039ca:	4770      	bx	lr

080039cc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	bc80      	pop	{r7}
 80039dc:	4770      	bx	lr

080039de <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr

080039f0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039fe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a06:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d150      	bne.n	8003ab8 <I2C_MasterTransmit_TXE+0xc8>
 8003a16:	7bfb      	ldrb	r3, [r7, #15]
 8003a18:	2b21      	cmp	r3, #33	@ 0x21
 8003a1a:	d14d      	bne.n	8003ab8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b08      	cmp	r3, #8
 8003a20:	d01d      	beq.n	8003a5e <I2C_MasterTransmit_TXE+0x6e>
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b20      	cmp	r3, #32
 8003a26:	d01a      	beq.n	8003a5e <I2C_MasterTransmit_TXE+0x6e>
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a2e:	d016      	beq.n	8003a5e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a3e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2211      	movs	r2, #17
 8003a44:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2220      	movs	r2, #32
 8003a52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f7ff ff7e 	bl	8003958 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a5c:	e060      	b.n	8003b20 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a6c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a7c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2220      	movs	r2, #32
 8003a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b40      	cmp	r3, #64	@ 0x40
 8003a96:	d107      	bne.n	8003aa8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f7fc fffd 	bl	8000aa0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003aa6:	e03b      	b.n	8003b20 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7ff ff51 	bl	8003958 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ab6:	e033      	b.n	8003b20 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	2b21      	cmp	r3, #33	@ 0x21
 8003abc:	d005      	beq.n	8003aca <I2C_MasterTransmit_TXE+0xda>
 8003abe:	7bbb      	ldrb	r3, [r7, #14]
 8003ac0:	2b40      	cmp	r3, #64	@ 0x40
 8003ac2:	d12d      	bne.n	8003b20 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003ac4:	7bfb      	ldrb	r3, [r7, #15]
 8003ac6:	2b22      	cmp	r3, #34	@ 0x22
 8003ac8:	d12a      	bne.n	8003b20 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d108      	bne.n	8003ae6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ae2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003ae4:	e01c      	b.n	8003b20 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b40      	cmp	r3, #64	@ 0x40
 8003af0:	d103      	bne.n	8003afa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f88e 	bl	8003c14 <I2C_MemoryTransmit_TXE_BTF>
}
 8003af8:	e012      	b.n	8003b20 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afe:	781a      	ldrb	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0a:	1c5a      	adds	r2, r3, #1
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	3b01      	subs	r3, #1
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003b1e:	e7ff      	b.n	8003b20 <I2C_MasterTransmit_TXE+0x130>
 8003b20:	bf00      	nop
 8003b22:	3710      	adds	r7, #16
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b34:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b21      	cmp	r3, #33	@ 0x21
 8003b40:	d164      	bne.n	8003c0c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d012      	beq.n	8003b72 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b50:	781a      	ldrb	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5c:	1c5a      	adds	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003b70:	e04c      	b.n	8003c0c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d01d      	beq.n	8003bb4 <I2C_MasterTransmit_BTF+0x8c>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2b20      	cmp	r3, #32
 8003b7c:	d01a      	beq.n	8003bb4 <I2C_MasterTransmit_BTF+0x8c>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b84:	d016      	beq.n	8003bb4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b94:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2211      	movs	r2, #17
 8003b9a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f7ff fed3 	bl	8003958 <HAL_I2C_MasterTxCpltCallback>
}
 8003bb2:	e02b      	b.n	8003c0c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003bc2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bd2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2220      	movs	r2, #32
 8003bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b40      	cmp	r3, #64	@ 0x40
 8003bec:	d107      	bne.n	8003bfe <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7fc ff52 	bl	8000aa0 <HAL_I2C_MemTxCpltCallback>
}
 8003bfc:	e006      	b.n	8003c0c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7ff fea6 	bl	8003958 <HAL_I2C_MasterTxCpltCallback>
}
 8003c0c:	bf00      	nop
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c22:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d11d      	bne.n	8003c68 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d10b      	bne.n	8003c4c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c44:	1c9a      	adds	r2, r3, #2
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003c4a:	e077      	b.n	8003d3c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	121b      	asrs	r3, r3, #8
 8003c54:	b2da      	uxtb	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c66:	e069      	b.n	8003d3c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d10b      	bne.n	8003c88 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c74:	b2da      	uxtb	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c80:	1c5a      	adds	r2, r3, #1
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c86:	e059      	b.n	8003d3c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d152      	bne.n	8003d36 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003c90:	7bfb      	ldrb	r3, [r7, #15]
 8003c92:	2b22      	cmp	r3, #34	@ 0x22
 8003c94:	d10d      	bne.n	8003cb2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ca4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003cb0:	e044      	b.n	8003d3c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d015      	beq.n	8003ce8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
 8003cbe:	2b21      	cmp	r3, #33	@ 0x21
 8003cc0:	d112      	bne.n	8003ce8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc6:	781a      	ldrb	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd2:	1c5a      	adds	r2, r3, #1
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003ce6:	e029      	b.n	8003d3c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d124      	bne.n	8003d3c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
 8003cf4:	2b21      	cmp	r3, #33	@ 0x21
 8003cf6:	d121      	bne.n	8003d3c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d06:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d16:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2220      	movs	r2, #32
 8003d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7fc feb6 	bl	8000aa0 <HAL_I2C_MemTxCpltCallback>
}
 8003d34:	e002      	b.n	8003d3c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7ff f970 	bl	800301c <I2C_Flush_DR>
}
 8003d3c:	bf00      	nop
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b22      	cmp	r3, #34	@ 0x22
 8003d56:	f040 80b9 	bne.w	8003ecc <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	2b03      	cmp	r3, #3
 8003d6c:	d921      	bls.n	8003db2 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	691a      	ldr	r2, [r3, #16]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d78:	b2d2      	uxtb	r2, r2
 8003d7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d80:	1c5a      	adds	r2, r3, #1
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	2b03      	cmp	r3, #3
 8003d9c:	f040 8096 	bne.w	8003ecc <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dae:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003db0:	e08c      	b.n	8003ecc <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d07f      	beq.n	8003eba <I2C_MasterReceive_RXNE+0x176>
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d002      	beq.n	8003dc6 <I2C_MasterReceive_RXNE+0x82>
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d179      	bne.n	8003eba <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f001 fb98 	bl	80054fc <I2C_WaitOnSTOPRequestThroughIT>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d14c      	bne.n	8003e6c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003de0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685a      	ldr	r2, [r3, #4]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003df0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	691a      	ldr	r2, [r3, #16]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfc:	b2d2      	uxtb	r2, r2
 8003dfe:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e04:	1c5a      	adds	r2, r3, #1
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	3b01      	subs	r3, #1
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b40      	cmp	r3, #64	@ 0x40
 8003e2a:	d10a      	bne.n	8003e42 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f7ff fdc6 	bl	80039cc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003e40:	e044      	b.n	8003ecc <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d002      	beq.n	8003e56 <I2C_MasterReceive_RXNE+0x112>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	d103      	bne.n	8003e5e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e5c:	e002      	b.n	8003e64 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2212      	movs	r2, #18
 8003e62:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff fd80 	bl	800396a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003e6a:	e02f      	b.n	8003ecc <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e7a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	691a      	ldr	r2, [r3, #16]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8e:	1c5a      	adds	r2, r3, #1
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7fc fe1e 	bl	8000af4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003eb8:	e008      	b.n	8003ecc <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ec8:	605a      	str	r2, [r3, #4]
}
 8003eca:	e7ff      	b.n	8003ecc <I2C_MasterReceive_RXNE+0x188>
 8003ecc:	bf00      	nop
 8003ece:	3710      	adds	r7, #16
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	2b04      	cmp	r3, #4
 8003eea:	d11b      	bne.n	8003f24 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003efa:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	691a      	ldr	r2, [r3, #16]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f06:	b2d2      	uxtb	r2, r2
 8003f08:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0e:	1c5a      	adds	r2, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003f22:	e0c4      	b.n	80040ae <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	2b03      	cmp	r3, #3
 8003f2c:	d129      	bne.n	8003f82 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685a      	ldr	r2, [r3, #4]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f3c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d00a      	beq.n	8003f5a <I2C_MasterReceive_BTF+0x86>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d007      	beq.n	8003f5a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f58:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	691a      	ldr	r2, [r3, #16]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f64:	b2d2      	uxtb	r2, r2
 8003f66:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6c:	1c5a      	adds	r2, r3, #1
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003f80:	e095      	b.n	80040ae <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d17d      	bne.n	8004088 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d002      	beq.n	8003f98 <I2C_MasterReceive_BTF+0xc4>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b10      	cmp	r3, #16
 8003f96:	d108      	bne.n	8003faa <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	e016      	b.n	8003fd8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2b04      	cmp	r3, #4
 8003fae:	d002      	beq.n	8003fb6 <I2C_MasterReceive_BTF+0xe2>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d108      	bne.n	8003fc8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e007      	b.n	8003fd8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	691a      	ldr	r2, [r3, #16]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe2:	b2d2      	uxtb	r2, r2
 8003fe4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fea:	1c5a      	adds	r2, r3, #1
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	691a      	ldr	r2, [r3, #16]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004008:	b2d2      	uxtb	r2, r2
 800400a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800401a:	b29b      	uxth	r3, r3
 800401c:	3b01      	subs	r3, #1
 800401e:	b29a      	uxth	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004032:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2220      	movs	r2, #32
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b40      	cmp	r3, #64	@ 0x40
 8004046:	d10a      	bne.n	800405e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7ff fcb8 	bl	80039cc <HAL_I2C_MemRxCpltCallback>
}
 800405c:	e027      	b.n	80040ae <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2b08      	cmp	r3, #8
 800406a:	d002      	beq.n	8004072 <I2C_MasterReceive_BTF+0x19e>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2b20      	cmp	r3, #32
 8004070:	d103      	bne.n	800407a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	631a      	str	r2, [r3, #48]	@ 0x30
 8004078:	e002      	b.n	8004080 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2212      	movs	r2, #18
 800407e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f7ff fc72 	bl	800396a <HAL_I2C_MasterRxCpltCallback>
}
 8004086:	e012      	b.n	80040ae <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	691a      	ldr	r2, [r3, #16]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	1c5a      	adds	r2, r3, #1
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	3b01      	subs	r3, #1
 80040a8:	b29a      	uxth	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80040ae:	bf00      	nop
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80040b6:	b480      	push	{r7}
 80040b8:	b083      	sub	sp, #12
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b40      	cmp	r3, #64	@ 0x40
 80040c8:	d117      	bne.n	80040fa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d109      	bne.n	80040e6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	461a      	mov	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040e2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80040e4:	e067      	b.n	80041b6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	f043 0301 	orr.w	r3, r3, #1
 80040f0:	b2da      	uxtb	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	611a      	str	r2, [r3, #16]
}
 80040f8:	e05d      	b.n	80041b6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004102:	d133      	bne.n	800416c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b21      	cmp	r3, #33	@ 0x21
 800410e:	d109      	bne.n	8004124 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004114:	b2db      	uxtb	r3, r3
 8004116:	461a      	mov	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004120:	611a      	str	r2, [r3, #16]
 8004122:	e008      	b.n	8004136 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004128:	b2db      	uxtb	r3, r3
 800412a:	f043 0301 	orr.w	r3, r3, #1
 800412e:	b2da      	uxtb	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800413a:	2b00      	cmp	r3, #0
 800413c:	d004      	beq.n	8004148 <I2C_Master_SB+0x92>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004144:	2b00      	cmp	r3, #0
 8004146:	d108      	bne.n	800415a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800414c:	2b00      	cmp	r3, #0
 800414e:	d032      	beq.n	80041b6 <I2C_Master_SB+0x100>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004156:	2b00      	cmp	r3, #0
 8004158:	d02d      	beq.n	80041b6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004168:	605a      	str	r2, [r3, #4]
}
 800416a:	e024      	b.n	80041b6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004170:	2b00      	cmp	r3, #0
 8004172:	d10e      	bne.n	8004192 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004178:	b29b      	uxth	r3, r3
 800417a:	11db      	asrs	r3, r3, #7
 800417c:	b2db      	uxtb	r3, r3
 800417e:	f003 0306 	and.w	r3, r3, #6
 8004182:	b2db      	uxtb	r3, r3
 8004184:	f063 030f 	orn	r3, r3, #15
 8004188:	b2da      	uxtb	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	611a      	str	r2, [r3, #16]
}
 8004190:	e011      	b.n	80041b6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004196:	2b01      	cmp	r3, #1
 8004198:	d10d      	bne.n	80041b6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419e:	b29b      	uxth	r3, r3
 80041a0:	11db      	asrs	r3, r3, #7
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	f003 0306 	and.w	r3, r3, #6
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	f063 030e 	orn	r3, r3, #14
 80041ae:	b2da      	uxtb	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	611a      	str	r2, [r3, #16]
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bc80      	pop	{r7}
 80041be:	4770      	bx	lr

080041c0 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041cc:	b2da      	uxtb	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d004      	beq.n	80041e6 <I2C_Master_ADD10+0x26>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d108      	bne.n	80041f8 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00c      	beq.n	8004208 <I2C_Master_ADD10+0x48>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d007      	beq.n	8004208 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004206:	605a      	str	r2, [r3, #4]
  }
}
 8004208:	bf00      	nop
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	bc80      	pop	{r7}
 8004210:	4770      	bx	lr

08004212 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004212:	b480      	push	{r7}
 8004214:	b091      	sub	sp, #68	@ 0x44
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004220:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004228:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b22      	cmp	r3, #34	@ 0x22
 800423a:	f040 8174 	bne.w	8004526 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004242:	2b00      	cmp	r3, #0
 8004244:	d10f      	bne.n	8004266 <I2C_Master_ADDR+0x54>
 8004246:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800424a:	2b40      	cmp	r3, #64	@ 0x40
 800424c:	d10b      	bne.n	8004266 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800424e:	2300      	movs	r3, #0
 8004250:	633b      	str	r3, [r7, #48]	@ 0x30
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	633b      	str	r3, [r7, #48]	@ 0x30
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	633b      	str	r3, [r7, #48]	@ 0x30
 8004262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004264:	e16b      	b.n	800453e <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800426a:	2b00      	cmp	r3, #0
 800426c:	d11d      	bne.n	80042aa <I2C_Master_ADDR+0x98>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004276:	d118      	bne.n	80042aa <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004278:	2300      	movs	r3, #0
 800427a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	699b      	ldr	r3, [r3, #24]
 800428a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800428c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800429c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	651a      	str	r2, [r3, #80]	@ 0x50
 80042a8:	e149      	b.n	800453e <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d113      	bne.n	80042dc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042b4:	2300      	movs	r3, #0
 80042b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042d8:	601a      	str	r2, [r3, #0]
 80042da:	e120      	b.n	800451e <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	f040 808a 	bne.w	80043fc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80042e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042ee:	d137      	bne.n	8004360 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042fe:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800430a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800430e:	d113      	bne.n	8004338 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800431e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004320:	2300      	movs	r3, #0
 8004322:	627b      	str	r3, [r7, #36]	@ 0x24
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	627b      	str	r3, [r7, #36]	@ 0x24
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	627b      	str	r3, [r7, #36]	@ 0x24
 8004334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004336:	e0f2      	b.n	800451e <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004338:	2300      	movs	r3, #0
 800433a:	623b      	str	r3, [r7, #32]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	623b      	str	r3, [r7, #32]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	623b      	str	r3, [r7, #32]
 800434c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	e0de      	b.n	800451e <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004362:	2b08      	cmp	r3, #8
 8004364:	d02e      	beq.n	80043c4 <I2C_Master_ADDR+0x1b2>
 8004366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004368:	2b20      	cmp	r3, #32
 800436a:	d02b      	beq.n	80043c4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800436c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800436e:	2b12      	cmp	r3, #18
 8004370:	d102      	bne.n	8004378 <I2C_Master_ADDR+0x166>
 8004372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004374:	2b01      	cmp	r3, #1
 8004376:	d125      	bne.n	80043c4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800437a:	2b04      	cmp	r3, #4
 800437c:	d00e      	beq.n	800439c <I2C_Master_ADDR+0x18a>
 800437e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004380:	2b02      	cmp	r3, #2
 8004382:	d00b      	beq.n	800439c <I2C_Master_ADDR+0x18a>
 8004384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004386:	2b10      	cmp	r3, #16
 8004388:	d008      	beq.n	800439c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	e007      	b.n	80043ac <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043aa:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ac:	2300      	movs	r3, #0
 80043ae:	61fb      	str	r3, [r7, #28]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	61fb      	str	r3, [r7, #28]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	61fb      	str	r3, [r7, #28]
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	e0ac      	b.n	800451e <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043d2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043d4:	2300      	movs	r3, #0
 80043d6:	61bb      	str	r3, [r7, #24]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	61bb      	str	r3, [r7, #24]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	61bb      	str	r3, [r7, #24]
 80043e8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043f8:	601a      	str	r2, [r3, #0]
 80043fa:	e090      	b.n	800451e <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004400:	b29b      	uxth	r3, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d158      	bne.n	80044b8 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004408:	2b04      	cmp	r3, #4
 800440a:	d021      	beq.n	8004450 <I2C_Master_ADDR+0x23e>
 800440c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800440e:	2b02      	cmp	r3, #2
 8004410:	d01e      	beq.n	8004450 <I2C_Master_ADDR+0x23e>
 8004412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004414:	2b10      	cmp	r3, #16
 8004416:	d01b      	beq.n	8004450 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004426:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004428:	2300      	movs	r3, #0
 800442a:	617b      	str	r3, [r7, #20]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	617b      	str	r3, [r7, #20]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	699b      	ldr	r3, [r3, #24]
 800443a:	617b      	str	r3, [r7, #20]
 800443c:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800444c:	601a      	str	r2, [r3, #0]
 800444e:	e012      	b.n	8004476 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800445e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004460:	2300      	movs	r3, #0
 8004462:	613b      	str	r3, [r7, #16]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	613b      	str	r3, [r7, #16]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	613b      	str	r3, [r7, #16]
 8004474:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004480:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004484:	d14b      	bne.n	800451e <I2C_Master_ADDR+0x30c>
 8004486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004488:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800448c:	d00b      	beq.n	80044a6 <I2C_Master_ADDR+0x294>
 800448e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004490:	2b01      	cmp	r3, #1
 8004492:	d008      	beq.n	80044a6 <I2C_Master_ADDR+0x294>
 8004494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004496:	2b08      	cmp	r3, #8
 8004498:	d005      	beq.n	80044a6 <I2C_Master_ADDR+0x294>
 800449a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800449c:	2b10      	cmp	r3, #16
 800449e:	d002      	beq.n	80044a6 <I2C_Master_ADDR+0x294>
 80044a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a2:	2b20      	cmp	r3, #32
 80044a4:	d13b      	bne.n	800451e <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685a      	ldr	r2, [r3, #4]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80044b4:	605a      	str	r2, [r3, #4]
 80044b6:	e032      	b.n	800451e <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044c6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044d6:	d117      	bne.n	8004508 <I2C_Master_ADDR+0x2f6>
 80044d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044da:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044de:	d00b      	beq.n	80044f8 <I2C_Master_ADDR+0x2e6>
 80044e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d008      	beq.n	80044f8 <I2C_Master_ADDR+0x2e6>
 80044e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e8:	2b08      	cmp	r3, #8
 80044ea:	d005      	beq.n	80044f8 <I2C_Master_ADDR+0x2e6>
 80044ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ee:	2b10      	cmp	r3, #16
 80044f0:	d002      	beq.n	80044f8 <I2C_Master_ADDR+0x2e6>
 80044f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f4:	2b20      	cmp	r3, #32
 80044f6:	d107      	bne.n	8004508 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	685a      	ldr	r2, [r3, #4]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004506:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004508:	2300      	movs	r3, #0
 800450a:	60fb      	str	r3, [r7, #12]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	60fb      	str	r3, [r7, #12]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	60fb      	str	r3, [r7, #12]
 800451c:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004524:	e00b      	b.n	800453e <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004526:	2300      	movs	r3, #0
 8004528:	60bb      	str	r3, [r7, #8]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	60bb      	str	r3, [r7, #8]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	68bb      	ldr	r3, [r7, #8]
}
 800453c:	e7ff      	b.n	800453e <I2C_Master_ADDR+0x32c>
 800453e:	bf00      	nop
 8004540:	3744      	adds	r7, #68	@ 0x44
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr

08004548 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004556:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455c:	b29b      	uxth	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d02b      	beq.n	80045ba <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	781a      	ldrb	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004572:	1c5a      	adds	r2, r3, #1
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800458a:	b29b      	uxth	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	d114      	bne.n	80045ba <I2C_SlaveTransmit_TXE+0x72>
 8004590:	7bfb      	ldrb	r3, [r7, #15]
 8004592:	2b29      	cmp	r3, #41	@ 0x29
 8004594:	d111      	bne.n	80045ba <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685a      	ldr	r2, [r3, #4]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045a4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2221      	movs	r2, #33	@ 0x21
 80045aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2228      	movs	r2, #40	@ 0x28
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f7ff f9e1 	bl	800397c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80045ba:	bf00      	nop
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80045c2:	b480      	push	{r7}
 80045c4:	b083      	sub	sp, #12
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d011      	beq.n	80045f8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	781a      	ldrb	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e4:	1c5a      	adds	r2, r3, #1
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	3b01      	subs	r3, #1
 80045f2:	b29a      	uxth	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bc80      	pop	{r7}
 8004600:	4770      	bx	lr

08004602 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004602:	b580      	push	{r7, lr}
 8004604:	b084      	sub	sp, #16
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004610:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004616:	b29b      	uxth	r3, r3
 8004618:	2b00      	cmp	r3, #0
 800461a:	d02c      	beq.n	8004676 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	691a      	ldr	r2, [r3, #16]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004626:	b2d2      	uxtb	r2, r2
 8004628:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462e:	1c5a      	adds	r2, r3, #1
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004638:	b29b      	uxth	r3, r3
 800463a:	3b01      	subs	r3, #1
 800463c:	b29a      	uxth	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004646:	b29b      	uxth	r3, r3
 8004648:	2b00      	cmp	r3, #0
 800464a:	d114      	bne.n	8004676 <I2C_SlaveReceive_RXNE+0x74>
 800464c:	7bfb      	ldrb	r3, [r7, #15]
 800464e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004650:	d111      	bne.n	8004676 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	685a      	ldr	r2, [r3, #4]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004660:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2222      	movs	r2, #34	@ 0x22
 8004666:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2228      	movs	r2, #40	@ 0x28
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f7ff f98c 	bl	800398e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004676:	bf00      	nop
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d012      	beq.n	80046b6 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	691a      	ldr	r2, [r3, #16]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800469a:	b2d2      	uxtb	r2, r2
 800469c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a2:	1c5a      	adds	r2, r3, #1
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	3b01      	subs	r3, #1
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bc80      	pop	{r7}
 80046be:	4770      	bx	lr

080046c0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80046ca:	2300      	movs	r3, #0
 80046cc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80046da:	2b28      	cmp	r3, #40	@ 0x28
 80046dc:	d127      	bne.n	800472e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	685a      	ldr	r2, [r3, #4]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046ec:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	089b      	lsrs	r3, r3, #2
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80046fa:	2301      	movs	r3, #1
 80046fc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	09db      	lsrs	r3, r3, #7
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d103      	bne.n	8004712 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	81bb      	strh	r3, [r7, #12]
 8004710:	e002      	b.n	8004718 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004720:	89ba      	ldrh	r2, [r7, #12]
 8004722:	7bfb      	ldrb	r3, [r7, #15]
 8004724:	4619      	mov	r1, r3
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f7ff f93a 	bl	80039a0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800472c:	e00e      	b.n	800474c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800472e:	2300      	movs	r3, #0
 8004730:	60bb      	str	r3, [r7, #8]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	60bb      	str	r3, [r7, #8]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	60bb      	str	r3, [r7, #8]
 8004742:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800474c:	bf00      	nop
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004762:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	685a      	ldr	r2, [r3, #4]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004772:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004774:	2300      	movs	r3, #0
 8004776:	60bb      	str	r3, [r7, #8]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	60bb      	str	r3, [r7, #8]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0201 	orr.w	r2, r2, #1
 800478e:	601a      	str	r2, [r3, #0]
 8004790:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047a0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047b0:	d172      	bne.n	8004898 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
 80047b4:	2b22      	cmp	r3, #34	@ 0x22
 80047b6:	d002      	beq.n	80047be <I2C_Slave_STOPF+0x6a>
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
 80047ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80047bc:	d135      	bne.n	800482a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	b29a      	uxth	r2, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d005      	beq.n	80047e2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047da:	f043 0204 	orr.w	r2, r3, #4
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047f0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7fd ff42 	bl	8002680 <HAL_DMA_GetState>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d049      	beq.n	8004896 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004806:	4a69      	ldr	r2, [pc, #420]	@ (80049ac <I2C_Slave_STOPF+0x258>)
 8004808:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480e:	4618      	mov	r0, r3
 8004810:	f7fd fdb8 	bl	8002384 <HAL_DMA_Abort_IT>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d03d      	beq.n	8004896 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004824:	4610      	mov	r0, r2
 8004826:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004828:	e035      	b.n	8004896 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	b29a      	uxth	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483c:	b29b      	uxth	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d005      	beq.n	800484e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004846:	f043 0204 	orr.w	r2, r3, #4
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800485c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004862:	4618      	mov	r0, r3
 8004864:	f7fd ff0c 	bl	8002680 <HAL_DMA_GetState>
 8004868:	4603      	mov	r3, r0
 800486a:	2b01      	cmp	r3, #1
 800486c:	d014      	beq.n	8004898 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004872:	4a4e      	ldr	r2, [pc, #312]	@ (80049ac <I2C_Slave_STOPF+0x258>)
 8004874:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800487a:	4618      	mov	r0, r3
 800487c:	f7fd fd82 	bl	8002384 <HAL_DMA_Abort_IT>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d008      	beq.n	8004898 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800488a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004890:	4610      	mov	r0, r2
 8004892:	4798      	blx	r3
 8004894:	e000      	b.n	8004898 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004896:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800489c:	b29b      	uxth	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d03e      	beq.n	8004920 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	695b      	ldr	r3, [r3, #20]
 80048a8:	f003 0304 	and.w	r3, r3, #4
 80048ac:	2b04      	cmp	r3, #4
 80048ae:	d112      	bne.n	80048d6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	691a      	ldr	r2, [r3, #16]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ba:	b2d2      	uxtb	r2, r2
 80048bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c2:	1c5a      	adds	r2, r3, #1
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	3b01      	subs	r3, #1
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	695b      	ldr	r3, [r3, #20]
 80048dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048e0:	2b40      	cmp	r3, #64	@ 0x40
 80048e2:	d112      	bne.n	800490a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	b2d2      	uxtb	r2, r2
 80048f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f6:	1c5a      	adds	r2, r3, #1
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004900:	b29b      	uxth	r3, r3
 8004902:	3b01      	subs	r3, #1
 8004904:	b29a      	uxth	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800490e:	b29b      	uxth	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	d005      	beq.n	8004920 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004918:	f043 0204 	orr.w	r2, r3, #4
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004924:	2b00      	cmp	r3, #0
 8004926:	d003      	beq.n	8004930 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 f8b7 	bl	8004a9c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800492e:	e039      	b.n	80049a4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004930:	7bfb      	ldrb	r3, [r7, #15]
 8004932:	2b2a      	cmp	r3, #42	@ 0x2a
 8004934:	d109      	bne.n	800494a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2228      	movs	r2, #40	@ 0x28
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f7ff f822 	bl	800398e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b28      	cmp	r3, #40	@ 0x28
 8004954:	d111      	bne.n	800497a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a15      	ldr	r2, [pc, #84]	@ (80049b0 <I2C_Slave_STOPF+0x25c>)
 800495a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2220      	movs	r2, #32
 8004966:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7ff f821 	bl	80039ba <HAL_I2C_ListenCpltCallback>
}
 8004978:	e014      	b.n	80049a4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497e:	2b22      	cmp	r3, #34	@ 0x22
 8004980:	d002      	beq.n	8004988 <I2C_Slave_STOPF+0x234>
 8004982:	7bfb      	ldrb	r3, [r7, #15]
 8004984:	2b22      	cmp	r3, #34	@ 0x22
 8004986:	d10d      	bne.n	80049a4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7fe fff5 	bl	800398e <HAL_I2C_SlaveRxCpltCallback>
}
 80049a4:	bf00      	nop
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	08005059 	.word	0x08005059
 80049b0:	ffff0000 	.word	0xffff0000

080049b4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049c2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	2b08      	cmp	r3, #8
 80049ce:	d002      	beq.n	80049d6 <I2C_Slave_AF+0x22>
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	2b20      	cmp	r3, #32
 80049d4:	d129      	bne.n	8004a2a <I2C_Slave_AF+0x76>
 80049d6:	7bfb      	ldrb	r3, [r7, #15]
 80049d8:	2b28      	cmp	r3, #40	@ 0x28
 80049da:	d126      	bne.n	8004a2a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a2e      	ldr	r2, [pc, #184]	@ (8004a98 <I2C_Slave_AF+0xe4>)
 80049e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049f0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049fa:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a0a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2220      	movs	r2, #32
 8004a16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7fe ffc9 	bl	80039ba <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004a28:	e031      	b.n	8004a8e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004a2a:	7bfb      	ldrb	r3, [r7, #15]
 8004a2c:	2b21      	cmp	r3, #33	@ 0x21
 8004a2e:	d129      	bne.n	8004a84 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a19      	ldr	r2, [pc, #100]	@ (8004a98 <I2C_Slave_AF+0xe4>)
 8004a34:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2221      	movs	r2, #33	@ 0x21
 8004a3a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a5a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a64:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a74:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fe fad0 	bl	800301c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7fe ff7d 	bl	800397c <HAL_I2C_SlaveTxCpltCallback>
}
 8004a82:	e004      	b.n	8004a8e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a8c:	615a      	str	r2, [r3, #20]
}
 8004a8e:	bf00      	nop
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	ffff0000 	.word	0xffff0000

08004a9c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aaa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ab2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004ab4:	7bbb      	ldrb	r3, [r7, #14]
 8004ab6:	2b10      	cmp	r3, #16
 8004ab8:	d002      	beq.n	8004ac0 <I2C_ITError+0x24>
 8004aba:	7bbb      	ldrb	r3, [r7, #14]
 8004abc:	2b40      	cmp	r3, #64	@ 0x40
 8004abe:	d10a      	bne.n	8004ad6 <I2C_ITError+0x3a>
 8004ac0:	7bfb      	ldrb	r3, [r7, #15]
 8004ac2:	2b22      	cmp	r3, #34	@ 0x22
 8004ac4:	d107      	bne.n	8004ad6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ad4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004adc:	2b28      	cmp	r3, #40	@ 0x28
 8004ade:	d107      	bne.n	8004af0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2228      	movs	r2, #40	@ 0x28
 8004aea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004aee:	e015      	b.n	8004b1c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004afa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004afe:	d00a      	beq.n	8004b16 <I2C_ITError+0x7a>
 8004b00:	7bfb      	ldrb	r3, [r7, #15]
 8004b02:	2b60      	cmp	r3, #96	@ 0x60
 8004b04:	d007      	beq.n	8004b16 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b2a:	d162      	bne.n	8004bf2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b3a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b40:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d020      	beq.n	8004b8c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b4e:	4a6a      	ldr	r2, [pc, #424]	@ (8004cf8 <I2C_ITError+0x25c>)
 8004b50:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b56:	4618      	mov	r0, r3
 8004b58:	f7fd fc14 	bl	8002384 <HAL_DMA_Abort_IT>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f000 8089 	beq.w	8004c76 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f022 0201 	bic.w	r2, r2, #1
 8004b72:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b86:	4610      	mov	r0, r2
 8004b88:	4798      	blx	r3
 8004b8a:	e074      	b.n	8004c76 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b90:	4a59      	ldr	r2, [pc, #356]	@ (8004cf8 <I2C_ITError+0x25c>)
 8004b92:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7fd fbf3 	bl	8002384 <HAL_DMA_Abort_IT>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d068      	beq.n	8004c76 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bae:	2b40      	cmp	r3, #64	@ 0x40
 8004bb0:	d10b      	bne.n	8004bca <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	691a      	ldr	r2, [r3, #16]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bbc:	b2d2      	uxtb	r2, r2
 8004bbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc4:	1c5a      	adds	r2, r3, #1
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 0201 	bic.w	r2, r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bec:	4610      	mov	r0, r2
 8004bee:	4798      	blx	r3
 8004bf0:	e041      	b.n	8004c76 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b60      	cmp	r3, #96	@ 0x60
 8004bfc:	d125      	bne.n	8004c4a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2220      	movs	r2, #32
 8004c02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c16:	2b40      	cmp	r3, #64	@ 0x40
 8004c18:	d10b      	bne.n	8004c32 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c24:	b2d2      	uxtb	r2, r2
 8004c26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2c:	1c5a      	adds	r2, r3, #1
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f022 0201 	bic.w	r2, r2, #1
 8004c40:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f7fe fecb 	bl	80039de <HAL_I2C_AbortCpltCallback>
 8004c48:	e015      	b.n	8004c76 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c54:	2b40      	cmp	r3, #64	@ 0x40
 8004c56:	d10b      	bne.n	8004c70 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	691a      	ldr	r2, [r3, #16]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c62:	b2d2      	uxtb	r2, r2
 8004c64:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c6a:	1c5a      	adds	r2, r3, #1
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f7fb ff3f 	bl	8000af4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d10e      	bne.n	8004ca4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d109      	bne.n	8004ca4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d104      	bne.n	8004ca4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d007      	beq.n	8004cb4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	685a      	ldr	r2, [r3, #4]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004cb2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cba:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc0:	f003 0304 	and.w	r3, r3, #4
 8004cc4:	2b04      	cmp	r3, #4
 8004cc6:	d113      	bne.n	8004cf0 <I2C_ITError+0x254>
 8004cc8:	7bfb      	ldrb	r3, [r7, #15]
 8004cca:	2b28      	cmp	r3, #40	@ 0x28
 8004ccc:	d110      	bne.n	8004cf0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8004cfc <I2C_ITError+0x260>)
 8004cd2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2220      	movs	r2, #32
 8004cde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f7fe fe65 	bl	80039ba <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004cf0:	bf00      	nop
 8004cf2:	3710      	adds	r7, #16
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	08005059 	.word	0x08005059
 8004cfc:	ffff0000 	.word	0xffff0000

08004d00 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b088      	sub	sp, #32
 8004d04:	af02      	add	r7, sp, #8
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	4608      	mov	r0, r1
 8004d0a:	4611      	mov	r1, r2
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	4603      	mov	r3, r0
 8004d10:	817b      	strh	r3, [r7, #10]
 8004d12:	460b      	mov	r3, r1
 8004d14:	813b      	strh	r3, [r7, #8]
 8004d16:	4613      	mov	r3, r2
 8004d18:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	6a3b      	ldr	r3, [r7, #32]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 fa36 	bl	80051a8 <I2C_WaitOnFlagUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00d      	beq.n	8004d5e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d50:	d103      	bne.n	8004d5a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d58:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e05f      	b.n	8004e1e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d5e:	897b      	ldrh	r3, [r7, #10]
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	461a      	mov	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d70:	6a3a      	ldr	r2, [r7, #32]
 8004d72:	492d      	ldr	r1, [pc, #180]	@ (8004e28 <I2C_RequestMemoryWrite+0x128>)
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f000 fa91 	bl	800529c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e04c      	b.n	8004e1e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d84:	2300      	movs	r3, #0
 8004d86:	617b      	str	r3, [r7, #20]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	617b      	str	r3, [r7, #20]
 8004d98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d9c:	6a39      	ldr	r1, [r7, #32]
 8004d9e:	68f8      	ldr	r0, [r7, #12]
 8004da0:	f000 fb1c 	bl	80053dc <I2C_WaitOnTXEFlagUntilTimeout>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00d      	beq.n	8004dc6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dae:	2b04      	cmp	r3, #4
 8004db0:	d107      	bne.n	8004dc2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dc0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e02b      	b.n	8004e1e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004dc6:	88fb      	ldrh	r3, [r7, #6]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d105      	bne.n	8004dd8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004dcc:	893b      	ldrh	r3, [r7, #8]
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	611a      	str	r2, [r3, #16]
 8004dd6:	e021      	b.n	8004e1c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004dd8:	893b      	ldrh	r3, [r7, #8]
 8004dda:	0a1b      	lsrs	r3, r3, #8
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004de8:	6a39      	ldr	r1, [r7, #32]
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 faf6 	bl	80053dc <I2C_WaitOnTXEFlagUntilTimeout>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00d      	beq.n	8004e12 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	d107      	bne.n	8004e0e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e0c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e005      	b.n	8004e1e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e12:	893b      	ldrh	r3, [r7, #8]
 8004e14:	b2da      	uxtb	r2, r3
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3718      	adds	r7, #24
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	00010002 	.word	0x00010002

08004e2c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b086      	sub	sp, #24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e38:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e40:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e48:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004e5e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d003      	beq.n	8004e70 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d003      	beq.n	8004e80 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004e80:	7cfb      	ldrb	r3, [r7, #19]
 8004e82:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004e86:	2b21      	cmp	r3, #33	@ 0x21
 8004e88:	d007      	beq.n	8004e9a <I2C_DMAXferCplt+0x6e>
 8004e8a:	7cfb      	ldrb	r3, [r7, #19]
 8004e8c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004e90:	2b22      	cmp	r3, #34	@ 0x22
 8004e92:	d131      	bne.n	8004ef8 <I2C_DMAXferCplt+0xcc>
 8004e94:	7cbb      	ldrb	r3, [r7, #18]
 8004e96:	2b20      	cmp	r3, #32
 8004e98:	d12e      	bne.n	8004ef8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ea8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	2200      	movs	r2, #0
 8004eae:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004eb0:	7cfb      	ldrb	r3, [r7, #19]
 8004eb2:	2b29      	cmp	r3, #41	@ 0x29
 8004eb4:	d10a      	bne.n	8004ecc <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	2221      	movs	r2, #33	@ 0x21
 8004eba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	2228      	movs	r2, #40	@ 0x28
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004ec4:	6978      	ldr	r0, [r7, #20]
 8004ec6:	f7fe fd59 	bl	800397c <HAL_I2C_SlaveTxCpltCallback>
 8004eca:	e00c      	b.n	8004ee6 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004ecc:	7cfb      	ldrb	r3, [r7, #19]
 8004ece:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ed0:	d109      	bne.n	8004ee6 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	2222      	movs	r2, #34	@ 0x22
 8004ed6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	2228      	movs	r2, #40	@ 0x28
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ee0:	6978      	ldr	r0, [r7, #20]
 8004ee2:	f7fe fd54 	bl	800398e <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685a      	ldr	r2, [r3, #4]
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004ef4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004ef6:	e074      	b.n	8004fe2 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d06e      	beq.n	8004fe2 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d107      	bne.n	8004f1e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f1c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004f2c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004f34:	d009      	beq.n	8004f4a <I2C_DMAXferCplt+0x11e>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2b08      	cmp	r3, #8
 8004f3a:	d006      	beq.n	8004f4a <I2C_DMAXferCplt+0x11e>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004f42:	d002      	beq.n	8004f4a <I2C_DMAXferCplt+0x11e>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2b20      	cmp	r3, #32
 8004f48:	d107      	bne.n	8004f5a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f58:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	685a      	ldr	r2, [r3, #4]
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004f68:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f78:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d003      	beq.n	8004f90 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004f88:	6978      	ldr	r0, [r7, #20]
 8004f8a:	f7fb fdb3 	bl	8000af4 <HAL_I2C_ErrorCallback>
}
 8004f8e:	e028      	b.n	8004fe2 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	2220      	movs	r2, #32
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	2b40      	cmp	r3, #64	@ 0x40
 8004fa2:	d10a      	bne.n	8004fba <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004fb2:	6978      	ldr	r0, [r7, #20]
 8004fb4:	f7fe fd0a 	bl	80039cc <HAL_I2C_MemRxCpltCallback>
}
 8004fb8:	e013      	b.n	8004fe2 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2b08      	cmp	r3, #8
 8004fc6:	d002      	beq.n	8004fce <I2C_DMAXferCplt+0x1a2>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2b20      	cmp	r3, #32
 8004fcc:	d103      	bne.n	8004fd6 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	631a      	str	r2, [r3, #48]	@ 0x30
 8004fd4:	e002      	b.n	8004fdc <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	2212      	movs	r2, #18
 8004fda:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004fdc:	6978      	ldr	r0, [r7, #20]
 8004fde:	f7fe fcc4 	bl	800396a <HAL_I2C_MasterRxCpltCallback>
}
 8004fe2:	bf00      	nop
 8004fe4:	3718      	adds	r7, #24
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b084      	sub	sp, #16
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d003      	beq.n	8005008 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005004:	2200      	movs	r2, #0
 8005006:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500c:	2b00      	cmp	r3, #0
 800500e:	d003      	beq.n	8005018 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005014:	2200      	movs	r2, #0
 8005016:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005026:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2220      	movs	r2, #32
 8005032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005042:	f043 0210 	orr.w	r2, r3, #16
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f7fb fd52 	bl	8000af4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005050:	bf00      	nop
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005060:	2300      	movs	r3, #0
 8005062:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005068:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005070:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005072:	4b4b      	ldr	r3, [pc, #300]	@ (80051a0 <I2C_DMAAbort+0x148>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	08db      	lsrs	r3, r3, #3
 8005078:	4a4a      	ldr	r2, [pc, #296]	@ (80051a4 <I2C_DMAAbort+0x14c>)
 800507a:	fba2 2303 	umull	r2, r3, r2, r3
 800507e:	0a1a      	lsrs	r2, r3, #8
 8005080:	4613      	mov	r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	4413      	add	r3, r2
 8005086:	00da      	lsls	r2, r3, #3
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d106      	bne.n	80050a0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005096:	f043 0220 	orr.w	r2, r3, #32
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800509e:	e00a      	b.n	80050b6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	3b01      	subs	r3, #1
 80050a4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050b4:	d0ea      	beq.n	800508c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d003      	beq.n	80050c6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050c2:	2200      	movs	r2, #0
 80050c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d2:	2200      	movs	r2, #0
 80050d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050e4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	2200      	movs	r2, #0
 80050ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d003      	beq.n	80050fc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f8:	2200      	movs	r2, #0
 80050fa:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005100:	2b00      	cmp	r3, #0
 8005102:	d003      	beq.n	800510c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005108:	2200      	movs	r2, #0
 800510a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f022 0201 	bic.w	r2, r2, #1
 800511a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005122:	b2db      	uxtb	r3, r3
 8005124:	2b60      	cmp	r3, #96	@ 0x60
 8005126:	d10e      	bne.n	8005146 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	2220      	movs	r2, #32
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	2200      	movs	r2, #0
 800513c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800513e:	6978      	ldr	r0, [r7, #20]
 8005140:	f7fe fc4d 	bl	80039de <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005144:	e027      	b.n	8005196 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005146:	7cfb      	ldrb	r3, [r7, #19]
 8005148:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800514c:	2b28      	cmp	r3, #40	@ 0x28
 800514e:	d117      	bne.n	8005180 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f042 0201 	orr.w	r2, r2, #1
 800515e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800516e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	2200      	movs	r2, #0
 8005174:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	2228      	movs	r2, #40	@ 0x28
 800517a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800517e:	e007      	b.n	8005190 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	2220      	movs	r2, #32
 8005184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005190:	6978      	ldr	r0, [r7, #20]
 8005192:	f7fb fcaf 	bl	8000af4 <HAL_I2C_ErrorCallback>
}
 8005196:	bf00      	nop
 8005198:	3718      	adds	r7, #24
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20000018 	.word	0x20000018
 80051a4:	14f8b589 	.word	0x14f8b589

080051a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	603b      	str	r3, [r7, #0]
 80051b4:	4613      	mov	r3, r2
 80051b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051b8:	e048      	b.n	800524c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c0:	d044      	beq.n	800524c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051c2:	f7fc fe35 	bl	8001e30 <HAL_GetTick>
 80051c6:	4602      	mov	r2, r0
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	683a      	ldr	r2, [r7, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d302      	bcc.n	80051d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d139      	bne.n	800524c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	0c1b      	lsrs	r3, r3, #16
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d10d      	bne.n	80051fe <I2C_WaitOnFlagUntilTimeout+0x56>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	695b      	ldr	r3, [r3, #20]
 80051e8:	43da      	mvns	r2, r3
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	4013      	ands	r3, r2
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	bf0c      	ite	eq
 80051f4:	2301      	moveq	r3, #1
 80051f6:	2300      	movne	r3, #0
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	461a      	mov	r2, r3
 80051fc:	e00c      	b.n	8005218 <I2C_WaitOnFlagUntilTimeout+0x70>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	699b      	ldr	r3, [r3, #24]
 8005204:	43da      	mvns	r2, r3
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	4013      	ands	r3, r2
 800520a:	b29b      	uxth	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	bf0c      	ite	eq
 8005210:	2301      	moveq	r3, #1
 8005212:	2300      	movne	r3, #0
 8005214:	b2db      	uxtb	r3, r3
 8005216:	461a      	mov	r2, r3
 8005218:	79fb      	ldrb	r3, [r7, #7]
 800521a:	429a      	cmp	r2, r3
 800521c:	d116      	bne.n	800524c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2220      	movs	r2, #32
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005238:	f043 0220 	orr.w	r2, r3, #32
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e023      	b.n	8005294 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	0c1b      	lsrs	r3, r3, #16
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b01      	cmp	r3, #1
 8005254:	d10d      	bne.n	8005272 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	695b      	ldr	r3, [r3, #20]
 800525c:	43da      	mvns	r2, r3
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	4013      	ands	r3, r2
 8005262:	b29b      	uxth	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	bf0c      	ite	eq
 8005268:	2301      	moveq	r3, #1
 800526a:	2300      	movne	r3, #0
 800526c:	b2db      	uxtb	r3, r3
 800526e:	461a      	mov	r2, r3
 8005270:	e00c      	b.n	800528c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	43da      	mvns	r2, r3
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	4013      	ands	r3, r2
 800527e:	b29b      	uxth	r3, r3
 8005280:	2b00      	cmp	r3, #0
 8005282:	bf0c      	ite	eq
 8005284:	2301      	moveq	r3, #1
 8005286:	2300      	movne	r3, #0
 8005288:	b2db      	uxtb	r3, r3
 800528a:	461a      	mov	r2, r3
 800528c:	79fb      	ldrb	r3, [r7, #7]
 800528e:	429a      	cmp	r2, r3
 8005290:	d093      	beq.n	80051ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005292:	2300      	movs	r3, #0
}
 8005294:	4618      	mov	r0, r3
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	60b9      	str	r1, [r7, #8]
 80052a6:	607a      	str	r2, [r7, #4]
 80052a8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052aa:	e071      	b.n	8005390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ba:	d123      	bne.n	8005304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f0:	f043 0204 	orr.w	r2, r3, #4
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e067      	b.n	80053d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800530a:	d041      	beq.n	8005390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800530c:	f7fc fd90 	bl	8001e30 <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	429a      	cmp	r2, r3
 800531a:	d302      	bcc.n	8005322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d136      	bne.n	8005390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	0c1b      	lsrs	r3, r3, #16
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b01      	cmp	r3, #1
 800532a:	d10c      	bne.n	8005346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	43da      	mvns	r2, r3
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	4013      	ands	r3, r2
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	bf14      	ite	ne
 800533e:	2301      	movne	r3, #1
 8005340:	2300      	moveq	r3, #0
 8005342:	b2db      	uxtb	r3, r3
 8005344:	e00b      	b.n	800535e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	43da      	mvns	r2, r3
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	4013      	ands	r3, r2
 8005352:	b29b      	uxth	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	bf14      	ite	ne
 8005358:	2301      	movne	r3, #1
 800535a:	2300      	moveq	r3, #0
 800535c:	b2db      	uxtb	r3, r3
 800535e:	2b00      	cmp	r3, #0
 8005360:	d016      	beq.n	8005390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2220      	movs	r2, #32
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2200      	movs	r2, #0
 8005374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537c:	f043 0220 	orr.w	r2, r3, #32
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e021      	b.n	80053d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	0c1b      	lsrs	r3, r3, #16
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b01      	cmp	r3, #1
 8005398:	d10c      	bne.n	80053b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	695b      	ldr	r3, [r3, #20]
 80053a0:	43da      	mvns	r2, r3
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	4013      	ands	r3, r2
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	bf14      	ite	ne
 80053ac:	2301      	movne	r3, #1
 80053ae:	2300      	moveq	r3, #0
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	e00b      	b.n	80053cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	43da      	mvns	r2, r3
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	4013      	ands	r3, r2
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	bf14      	ite	ne
 80053c6:	2301      	movne	r3, #1
 80053c8:	2300      	moveq	r3, #0
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f47f af6d 	bne.w	80052ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3710      	adds	r7, #16
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053e8:	e034      	b.n	8005454 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053ea:	68f8      	ldr	r0, [r7, #12]
 80053ec:	f000 f8b8 	bl	8005560 <I2C_IsAcknowledgeFailed>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e034      	b.n	8005464 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005400:	d028      	beq.n	8005454 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005402:	f7fc fd15 	bl	8001e30 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	429a      	cmp	r2, r3
 8005410:	d302      	bcc.n	8005418 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d11d      	bne.n	8005454 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005422:	2b80      	cmp	r3, #128	@ 0x80
 8005424:	d016      	beq.n	8005454 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2220      	movs	r2, #32
 8005430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005440:	f043 0220 	orr.w	r2, r3, #32
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e007      	b.n	8005464 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	695b      	ldr	r3, [r3, #20]
 800545a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545e:	2b80      	cmp	r3, #128	@ 0x80
 8005460:	d1c3      	bne.n	80053ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3710      	adds	r7, #16
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005478:	e034      	b.n	80054e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f000 f870 	bl	8005560 <I2C_IsAcknowledgeFailed>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e034      	b.n	80054f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005490:	d028      	beq.n	80054e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005492:	f7fc fccd 	bl	8001e30 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	68ba      	ldr	r2, [r7, #8]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d302      	bcc.n	80054a8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d11d      	bne.n	80054e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	f003 0304 	and.w	r3, r3, #4
 80054b2:	2b04      	cmp	r3, #4
 80054b4:	d016      	beq.n	80054e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2220      	movs	r2, #32
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d0:	f043 0220 	orr.w	r2, r3, #32
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e007      	b.n	80054f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	f003 0304 	and.w	r3, r3, #4
 80054ee:	2b04      	cmp	r3, #4
 80054f0:	d1c3      	bne.n	800547a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005504:	2300      	movs	r3, #0
 8005506:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005508:	4b13      	ldr	r3, [pc, #76]	@ (8005558 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	08db      	lsrs	r3, r3, #3
 800550e:	4a13      	ldr	r2, [pc, #76]	@ (800555c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005510:	fba2 2303 	umull	r2, r3, r2, r3
 8005514:	0a1a      	lsrs	r2, r3, #8
 8005516:	4613      	mov	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	4413      	add	r3, r2
 800551c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	3b01      	subs	r3, #1
 8005522:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d107      	bne.n	800553a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552e:	f043 0220 	orr.w	r2, r3, #32
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e008      	b.n	800554c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005548:	d0e9      	beq.n	800551e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3714      	adds	r7, #20
 8005550:	46bd      	mov	sp, r7
 8005552:	bc80      	pop	{r7}
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	20000018 	.word	0x20000018
 800555c:	14f8b589 	.word	0x14f8b589

08005560 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005576:	d11b      	bne.n	80055b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005580:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2220      	movs	r2, #32
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800559c:	f043 0204 	orr.w	r2, r3, #4
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e000      	b.n	80055b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	370c      	adds	r7, #12
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bc80      	pop	{r7}
 80055ba:	4770      	bx	lr

080055bc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80055bc:	b480      	push	{r7}
 80055be:	b083      	sub	sp, #12
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80055cc:	d103      	bne.n	80055d6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80055d4:	e007      	b.n	80055e6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055da:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80055de:	d102      	bne.n	80055e6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2208      	movs	r2, #8
 80055e4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80055e6:	bf00      	nop
 80055e8:	370c      	adds	r7, #12
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bc80      	pop	{r7}
 80055ee:	4770      	bx	lr

080055f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b086      	sub	sp, #24
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e35a      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d01c      	beq.n	8005644 <HAL_RCC_OscConfig+0x54>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d116      	bne.n	8005644 <HAL_RCC_OscConfig+0x54>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0302 	and.w	r3, r3, #2
 800561e:	2b00      	cmp	r3, #0
 8005620:	d110      	bne.n	8005644 <HAL_RCC_OscConfig+0x54>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0308 	and.w	r3, r3, #8
 800562a:	2b00      	cmp	r3, #0
 800562c:	d10a      	bne.n	8005644 <HAL_RCC_OscConfig+0x54>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0304 	and.w	r3, r3, #4
 8005636:	2b00      	cmp	r3, #0
 8005638:	d104      	bne.n	8005644 <HAL_RCC_OscConfig+0x54>
 800563a:	f240 1165 	movw	r1, #357	@ 0x165
 800563e:	488f      	ldr	r0, [pc, #572]	@ (800587c <HAL_RCC_OscConfig+0x28c>)
 8005640:	f7fb fa9e 	bl	8000b80 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	f000 809a 	beq.w	8005786 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00e      	beq.n	8005678 <HAL_RCC_OscConfig+0x88>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005662:	d009      	beq.n	8005678 <HAL_RCC_OscConfig+0x88>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800566c:	d004      	beq.n	8005678 <HAL_RCC_OscConfig+0x88>
 800566e:	f240 116b 	movw	r1, #363	@ 0x16b
 8005672:	4882      	ldr	r0, [pc, #520]	@ (800587c <HAL_RCC_OscConfig+0x28c>)
 8005674:	f7fb fa84 	bl	8000b80 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005678:	4b81      	ldr	r3, [pc, #516]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f003 030c 	and.w	r3, r3, #12
 8005680:	2b04      	cmp	r3, #4
 8005682:	d00c      	beq.n	800569e <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005684:	4b7e      	ldr	r3, [pc, #504]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f003 030c 	and.w	r3, r3, #12
 800568c:	2b08      	cmp	r3, #8
 800568e:	d112      	bne.n	80056b6 <HAL_RCC_OscConfig+0xc6>
 8005690:	4b7b      	ldr	r3, [pc, #492]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800569c:	d10b      	bne.n	80056b6 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800569e:	4b78      	ldr	r3, [pc, #480]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d06c      	beq.n	8005784 <HAL_RCC_OscConfig+0x194>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d168      	bne.n	8005784 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e300      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056be:	d106      	bne.n	80056ce <HAL_RCC_OscConfig+0xde>
 80056c0:	4b6f      	ldr	r3, [pc, #444]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a6e      	ldr	r2, [pc, #440]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80056c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056ca:	6013      	str	r3, [r2, #0]
 80056cc:	e02e      	b.n	800572c <HAL_RCC_OscConfig+0x13c>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10c      	bne.n	80056f0 <HAL_RCC_OscConfig+0x100>
 80056d6:	4b6a      	ldr	r3, [pc, #424]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a69      	ldr	r2, [pc, #420]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80056dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056e0:	6013      	str	r3, [r2, #0]
 80056e2:	4b67      	ldr	r3, [pc, #412]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a66      	ldr	r2, [pc, #408]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80056e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056ec:	6013      	str	r3, [r2, #0]
 80056ee:	e01d      	b.n	800572c <HAL_RCC_OscConfig+0x13c>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056f8:	d10c      	bne.n	8005714 <HAL_RCC_OscConfig+0x124>
 80056fa:	4b61      	ldr	r3, [pc, #388]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a60      	ldr	r2, [pc, #384]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005700:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	4b5e      	ldr	r3, [pc, #376]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a5d      	ldr	r2, [pc, #372]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 800570c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005710:	6013      	str	r3, [r2, #0]
 8005712:	e00b      	b.n	800572c <HAL_RCC_OscConfig+0x13c>
 8005714:	4b5a      	ldr	r3, [pc, #360]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a59      	ldr	r2, [pc, #356]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 800571a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800571e:	6013      	str	r3, [r2, #0]
 8005720:	4b57      	ldr	r3, [pc, #348]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a56      	ldr	r2, [pc, #344]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005726:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800572a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d013      	beq.n	800575c <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005734:	f7fc fb7c 	bl	8001e30 <HAL_GetTick>
 8005738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800573a:	e008      	b.n	800574e <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800573c:	f7fc fb78 	bl	8001e30 <HAL_GetTick>
 8005740:	4602      	mov	r2, r0
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	2b64      	cmp	r3, #100	@ 0x64
 8005748:	d901      	bls.n	800574e <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e2b4      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800574e:	4b4c      	ldr	r3, [pc, #304]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d0f0      	beq.n	800573c <HAL_RCC_OscConfig+0x14c>
 800575a:	e014      	b.n	8005786 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800575c:	f7fc fb68 	bl	8001e30 <HAL_GetTick>
 8005760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005762:	e008      	b.n	8005776 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005764:	f7fc fb64 	bl	8001e30 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b64      	cmp	r3, #100	@ 0x64
 8005770:	d901      	bls.n	8005776 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e2a0      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005776:	4b42      	ldr	r3, [pc, #264]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1f0      	bne.n	8005764 <HAL_RCC_OscConfig+0x174>
 8005782:	e000      	b.n	8005786 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005784:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b00      	cmp	r3, #0
 8005790:	f000 8080 	beq.w	8005894 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d008      	beq.n	80057ae <HAL_RCC_OscConfig+0x1be>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d004      	beq.n	80057ae <HAL_RCC_OscConfig+0x1be>
 80057a4:	f240 119f 	movw	r1, #415	@ 0x19f
 80057a8:	4834      	ldr	r0, [pc, #208]	@ (800587c <HAL_RCC_OscConfig+0x28c>)
 80057aa:	f7fb f9e9 	bl	8000b80 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	2b1f      	cmp	r3, #31
 80057b4:	d904      	bls.n	80057c0 <HAL_RCC_OscConfig+0x1d0>
 80057b6:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 80057ba:	4830      	ldr	r0, [pc, #192]	@ (800587c <HAL_RCC_OscConfig+0x28c>)
 80057bc:	f7fb f9e0 	bl	8000b80 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057c0:	4b2f      	ldr	r3, [pc, #188]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f003 030c 	and.w	r3, r3, #12
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00b      	beq.n	80057e4 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80057cc:	4b2c      	ldr	r3, [pc, #176]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f003 030c 	and.w	r3, r3, #12
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d11c      	bne.n	8005812 <HAL_RCC_OscConfig+0x222>
 80057d8:	4b29      	ldr	r3, [pc, #164]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d116      	bne.n	8005812 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057e4:	4b26      	ldr	r3, [pc, #152]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0302 	and.w	r3, r3, #2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d005      	beq.n	80057fc <HAL_RCC_OscConfig+0x20c>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d001      	beq.n	80057fc <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e25d      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057fc:	4b20      	ldr	r3, [pc, #128]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	695b      	ldr	r3, [r3, #20]
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	491d      	ldr	r1, [pc, #116]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 800580c:	4313      	orrs	r3, r2
 800580e:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005810:	e040      	b.n	8005894 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d020      	beq.n	800585c <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800581a:	4b1a      	ldr	r3, [pc, #104]	@ (8005884 <HAL_RCC_OscConfig+0x294>)
 800581c:	2201      	movs	r2, #1
 800581e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005820:	f7fc fb06 	bl	8001e30 <HAL_GetTick>
 8005824:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005826:	e008      	b.n	800583a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005828:	f7fc fb02 	bl	8001e30 <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	2b02      	cmp	r3, #2
 8005834:	d901      	bls.n	800583a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	e23e      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800583a:	4b11      	ldr	r3, [pc, #68]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0f0      	beq.n	8005828 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005846:	4b0e      	ldr	r3, [pc, #56]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	490a      	ldr	r1, [pc, #40]	@ (8005880 <HAL_RCC_OscConfig+0x290>)
 8005856:	4313      	orrs	r3, r2
 8005858:	600b      	str	r3, [r1, #0]
 800585a:	e01b      	b.n	8005894 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800585c:	4b09      	ldr	r3, [pc, #36]	@ (8005884 <HAL_RCC_OscConfig+0x294>)
 800585e:	2200      	movs	r2, #0
 8005860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005862:	f7fc fae5 	bl	8001e30 <HAL_GetTick>
 8005866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005868:	e00e      	b.n	8005888 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800586a:	f7fc fae1 	bl	8001e30 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	2b02      	cmp	r3, #2
 8005876:	d907      	bls.n	8005888 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e21d      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
 800587c:	0800a9d0 	.word	0x0800a9d0
 8005880:	40021000 	.word	0x40021000
 8005884:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005888:	4b7d      	ldr	r3, [pc, #500]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0302 	and.w	r3, r3, #2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1ea      	bne.n	800586a <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0308 	and.w	r3, r3, #8
 800589c:	2b00      	cmp	r3, #0
 800589e:	d040      	beq.n	8005922 <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d008      	beq.n	80058ba <HAL_RCC_OscConfig+0x2ca>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d004      	beq.n	80058ba <HAL_RCC_OscConfig+0x2ca>
 80058b0:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80058b4:	4873      	ldr	r0, [pc, #460]	@ (8005a84 <HAL_RCC_OscConfig+0x494>)
 80058b6:	f7fb f963 	bl	8000b80 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d019      	beq.n	80058f6 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058c2:	4b71      	ldr	r3, [pc, #452]	@ (8005a88 <HAL_RCC_OscConfig+0x498>)
 80058c4:	2201      	movs	r2, #1
 80058c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058c8:	f7fc fab2 	bl	8001e30 <HAL_GetTick>
 80058cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ce:	e008      	b.n	80058e2 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058d0:	f7fc faae 	bl	8001e30 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e1ea      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058e2:	4b67      	ldr	r3, [pc, #412]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 80058e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d0f0      	beq.n	80058d0 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80058ee:	2001      	movs	r0, #1
 80058f0:	f000 fc30 	bl	8006154 <RCC_Delay>
 80058f4:	e015      	b.n	8005922 <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058f6:	4b64      	ldr	r3, [pc, #400]	@ (8005a88 <HAL_RCC_OscConfig+0x498>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058fc:	f7fc fa98 	bl	8001e30 <HAL_GetTick>
 8005900:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005902:	e008      	b.n	8005916 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005904:	f7fc fa94 	bl	8001e30 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b02      	cmp	r3, #2
 8005910:	d901      	bls.n	8005916 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e1d0      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005916:	4b5a      	ldr	r3, [pc, #360]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591a:	f003 0302 	and.w	r3, r3, #2
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1f0      	bne.n	8005904 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0304 	and.w	r3, r3, #4
 800592a:	2b00      	cmp	r3, #0
 800592c:	f000 80bf 	beq.w	8005aae <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005930:	2300      	movs	r3, #0
 8005932:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d00c      	beq.n	8005956 <HAL_RCC_OscConfig+0x366>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d008      	beq.n	8005956 <HAL_RCC_OscConfig+0x366>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	2b05      	cmp	r3, #5
 800594a:	d004      	beq.n	8005956 <HAL_RCC_OscConfig+0x366>
 800594c:	f240 210f 	movw	r1, #527	@ 0x20f
 8005950:	484c      	ldr	r0, [pc, #304]	@ (8005a84 <HAL_RCC_OscConfig+0x494>)
 8005952:	f7fb f915 	bl	8000b80 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005956:	4b4a      	ldr	r3, [pc, #296]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005958:	69db      	ldr	r3, [r3, #28]
 800595a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10d      	bne.n	800597e <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005962:	4b47      	ldr	r3, [pc, #284]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	4a46      	ldr	r2, [pc, #280]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800596c:	61d3      	str	r3, [r2, #28]
 800596e:	4b44      	ldr	r3, [pc, #272]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005970:	69db      	ldr	r3, [r3, #28]
 8005972:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005976:	60bb      	str	r3, [r7, #8]
 8005978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800597a:	2301      	movs	r3, #1
 800597c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800597e:	4b43      	ldr	r3, [pc, #268]	@ (8005a8c <HAL_RCC_OscConfig+0x49c>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005986:	2b00      	cmp	r3, #0
 8005988:	d118      	bne.n	80059bc <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800598a:	4b40      	ldr	r3, [pc, #256]	@ (8005a8c <HAL_RCC_OscConfig+0x49c>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a3f      	ldr	r2, [pc, #252]	@ (8005a8c <HAL_RCC_OscConfig+0x49c>)
 8005990:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005994:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005996:	f7fc fa4b 	bl	8001e30 <HAL_GetTick>
 800599a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800599c:	e008      	b.n	80059b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800599e:	f7fc fa47 	bl	8001e30 <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b64      	cmp	r3, #100	@ 0x64
 80059aa:	d901      	bls.n	80059b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e183      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b0:	4b36      	ldr	r3, [pc, #216]	@ (8005a8c <HAL_RCC_OscConfig+0x49c>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d0f0      	beq.n	800599e <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d106      	bne.n	80059d2 <HAL_RCC_OscConfig+0x3e2>
 80059c4:	4b2e      	ldr	r3, [pc, #184]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	4a2d      	ldr	r2, [pc, #180]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 80059ca:	f043 0301 	orr.w	r3, r3, #1
 80059ce:	6213      	str	r3, [r2, #32]
 80059d0:	e02d      	b.n	8005a2e <HAL_RCC_OscConfig+0x43e>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d10c      	bne.n	80059f4 <HAL_RCC_OscConfig+0x404>
 80059da:	4b29      	ldr	r3, [pc, #164]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	4a28      	ldr	r2, [pc, #160]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 80059e0:	f023 0301 	bic.w	r3, r3, #1
 80059e4:	6213      	str	r3, [r2, #32]
 80059e6:	4b26      	ldr	r3, [pc, #152]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 80059e8:	6a1b      	ldr	r3, [r3, #32]
 80059ea:	4a25      	ldr	r2, [pc, #148]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 80059ec:	f023 0304 	bic.w	r3, r3, #4
 80059f0:	6213      	str	r3, [r2, #32]
 80059f2:	e01c      	b.n	8005a2e <HAL_RCC_OscConfig+0x43e>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	2b05      	cmp	r3, #5
 80059fa:	d10c      	bne.n	8005a16 <HAL_RCC_OscConfig+0x426>
 80059fc:	4b20      	ldr	r3, [pc, #128]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	4a1f      	ldr	r2, [pc, #124]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005a02:	f043 0304 	orr.w	r3, r3, #4
 8005a06:	6213      	str	r3, [r2, #32]
 8005a08:	4b1d      	ldr	r3, [pc, #116]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	4a1c      	ldr	r2, [pc, #112]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005a0e:	f043 0301 	orr.w	r3, r3, #1
 8005a12:	6213      	str	r3, [r2, #32]
 8005a14:	e00b      	b.n	8005a2e <HAL_RCC_OscConfig+0x43e>
 8005a16:	4b1a      	ldr	r3, [pc, #104]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005a18:	6a1b      	ldr	r3, [r3, #32]
 8005a1a:	4a19      	ldr	r2, [pc, #100]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005a1c:	f023 0301 	bic.w	r3, r3, #1
 8005a20:	6213      	str	r3, [r2, #32]
 8005a22:	4b17      	ldr	r3, [pc, #92]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	4a16      	ldr	r2, [pc, #88]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005a28:	f023 0304 	bic.w	r3, r3, #4
 8005a2c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d015      	beq.n	8005a62 <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a36:	f7fc f9fb 	bl	8001e30 <HAL_GetTick>
 8005a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a3c:	e00a      	b.n	8005a54 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a3e:	f7fc f9f7 	bl	8001e30 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d901      	bls.n	8005a54 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e131      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a54:	4b0a      	ldr	r3, [pc, #40]	@ (8005a80 <HAL_RCC_OscConfig+0x490>)
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d0ee      	beq.n	8005a3e <HAL_RCC_OscConfig+0x44e>
 8005a60:	e01c      	b.n	8005a9c <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a62:	f7fc f9e5 	bl	8001e30 <HAL_GetTick>
 8005a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a68:	e012      	b.n	8005a90 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a6a:	f7fc f9e1 	bl	8001e30 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d909      	bls.n	8005a90 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e11b      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
 8005a80:	40021000 	.word	0x40021000
 8005a84:	0800a9d0 	.word	0x0800a9d0
 8005a88:	42420480 	.word	0x42420480
 8005a8c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a90:	4b8b      	ldr	r3, [pc, #556]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005a92:	6a1b      	ldr	r3, [r3, #32]
 8005a94:	f003 0302 	and.w	r3, r3, #2
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d1e6      	bne.n	8005a6a <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a9c:	7dfb      	ldrb	r3, [r7, #23]
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d105      	bne.n	8005aae <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005aa2:	4b87      	ldr	r3, [pc, #540]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005aa4:	69db      	ldr	r3, [r3, #28]
 8005aa6:	4a86      	ldr	r2, [pc, #536]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005aa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005aac:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	69db      	ldr	r3, [r3, #28]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00c      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x4e0>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	69db      	ldr	r3, [r3, #28]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d008      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x4e0>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	69db      	ldr	r3, [r3, #28]
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d004      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x4e0>
 8005ac6:	f240 21ad 	movw	r1, #685	@ 0x2ad
 8005aca:	487e      	ldr	r0, [pc, #504]	@ (8005cc4 <HAL_RCC_OscConfig+0x6d4>)
 8005acc:	f7fb f858 	bl	8000b80 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	69db      	ldr	r3, [r3, #28]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	f000 80ee 	beq.w	8005cb6 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ada:	4b79      	ldr	r3, [pc, #484]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	f003 030c 	and.w	r3, r3, #12
 8005ae2:	2b08      	cmp	r3, #8
 8005ae4:	f000 80ce 	beq.w	8005c84 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	69db      	ldr	r3, [r3, #28]
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	f040 80b2 	bne.w	8005c56 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a1b      	ldr	r3, [r3, #32]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d009      	beq.n	8005b0e <HAL_RCC_OscConfig+0x51e>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b02:	d004      	beq.n	8005b0e <HAL_RCC_OscConfig+0x51e>
 8005b04:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8005b08:	486e      	ldr	r0, [pc, #440]	@ (8005cc4 <HAL_RCC_OscConfig+0x6d4>)
 8005b0a:	f7fb f839 	bl	8000b80 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d04a      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b1e:	d045      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b24:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b28:	d040      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b32:	d03b      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b3c:	d036      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b42:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005b46:	d031      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005b50:	d02c      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b56:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005b5a:	d027      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b64:	d022      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005b6e:	d01d      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b74:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005b78:	d018      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005b82:	d013      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b88:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b8c:	d00e      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b92:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8005b96:	d009      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b9c:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8005ba0:	d004      	beq.n	8005bac <HAL_RCC_OscConfig+0x5bc>
 8005ba2:	f240 21b7 	movw	r1, #695	@ 0x2b7
 8005ba6:	4847      	ldr	r0, [pc, #284]	@ (8005cc4 <HAL_RCC_OscConfig+0x6d4>)
 8005ba8:	f7fa ffea 	bl	8000b80 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bac:	4b46      	ldr	r3, [pc, #280]	@ (8005cc8 <HAL_RCC_OscConfig+0x6d8>)
 8005bae:	2200      	movs	r2, #0
 8005bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bb2:	f7fc f93d 	bl	8001e30 <HAL_GetTick>
 8005bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bb8:	e008      	b.n	8005bcc <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bba:	f7fc f939 	bl	8001e30 <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d901      	bls.n	8005bcc <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e075      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bcc:	4b3c      	ldr	r3, [pc, #240]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1f0      	bne.n	8005bba <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a1b      	ldr	r3, [r3, #32]
 8005bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005be0:	d116      	bne.n	8005c10 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d009      	beq.n	8005bfe <HAL_RCC_OscConfig+0x60e>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bf2:	d004      	beq.n	8005bfe <HAL_RCC_OscConfig+0x60e>
 8005bf4:	f240 21cd 	movw	r1, #717	@ 0x2cd
 8005bf8:	4832      	ldr	r0, [pc, #200]	@ (8005cc4 <HAL_RCC_OscConfig+0x6d4>)
 8005bfa:	f7fa ffc1 	bl	8000b80 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005bfe:	4b30      	ldr	r3, [pc, #192]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	492d      	ldr	r1, [pc, #180]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c10:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a19      	ldr	r1, [r3, #32]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c20:	430b      	orrs	r3, r1
 8005c22:	4927      	ldr	r1, [pc, #156]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c28:	4b27      	ldr	r3, [pc, #156]	@ (8005cc8 <HAL_RCC_OscConfig+0x6d8>)
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c2e:	f7fc f8ff 	bl	8001e30 <HAL_GetTick>
 8005c32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c34:	e008      	b.n	8005c48 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c36:	f7fc f8fb 	bl	8001e30 <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d901      	bls.n	8005c48 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e037      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c48:	4b1d      	ldr	r3, [pc, #116]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d0f0      	beq.n	8005c36 <HAL_RCC_OscConfig+0x646>
 8005c54:	e02f      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c56:	4b1c      	ldr	r3, [pc, #112]	@ (8005cc8 <HAL_RCC_OscConfig+0x6d8>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c5c:	f7fc f8e8 	bl	8001e30 <HAL_GetTick>
 8005c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c62:	e008      	b.n	8005c76 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c64:	f7fc f8e4 	bl	8001e30 <HAL_GetTick>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d901      	bls.n	8005c76 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e020      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c76:	4b12      	ldr	r3, [pc, #72]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d1f0      	bne.n	8005c64 <HAL_RCC_OscConfig+0x674>
 8005c82:	e018      	b.n	8005cb6 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	69db      	ldr	r3, [r3, #28]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d101      	bne.n	8005c90 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e013      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005c90:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc0 <HAL_RCC_OscConfig+0x6d0>)
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a1b      	ldr	r3, [r3, #32]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d106      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d001      	beq.n	8005cb6 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e000      	b.n	8005cb8 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3718      	adds	r7, #24
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	40021000 	.word	0x40021000
 8005cc4:	0800a9d0 	.word	0x0800a9d0
 8005cc8:	42420060 	.word	0x42420060

08005ccc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d101      	bne.n	8005ce0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e176      	b.n	8005fce <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 0301 	and.w	r3, r3, #1
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d116      	bne.n	8005d1a <HAL_RCC_ClockConfig+0x4e>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0302 	and.w	r3, r3, #2
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d110      	bne.n	8005d1a <HAL_RCC_ClockConfig+0x4e>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0304 	and.w	r3, r3, #4
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d10a      	bne.n	8005d1a <HAL_RCC_ClockConfig+0x4e>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0308 	and.w	r3, r3, #8
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d104      	bne.n	8005d1a <HAL_RCC_ClockConfig+0x4e>
 8005d10:	f240 3136 	movw	r1, #822	@ 0x336
 8005d14:	4874      	ldr	r0, [pc, #464]	@ (8005ee8 <HAL_RCC_ClockConfig+0x21c>)
 8005d16:	f7fa ff33 	bl	8000b80 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00a      	beq.n	8005d36 <HAL_RCC_ClockConfig+0x6a>
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d007      	beq.n	8005d36 <HAL_RCC_ClockConfig+0x6a>
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d004      	beq.n	8005d36 <HAL_RCC_ClockConfig+0x6a>
 8005d2c:	f240 3137 	movw	r1, #823	@ 0x337
 8005d30:	486d      	ldr	r0, [pc, #436]	@ (8005ee8 <HAL_RCC_ClockConfig+0x21c>)
 8005d32:	f7fa ff25 	bl	8000b80 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d36:	4b6d      	ldr	r3, [pc, #436]	@ (8005eec <HAL_RCC_ClockConfig+0x220>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 0307 	and.w	r3, r3, #7
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d910      	bls.n	8005d66 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d44:	4b69      	ldr	r3, [pc, #420]	@ (8005eec <HAL_RCC_ClockConfig+0x220>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f023 0207 	bic.w	r2, r3, #7
 8005d4c:	4967      	ldr	r1, [pc, #412]	@ (8005eec <HAL_RCC_ClockConfig+0x220>)
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d54:	4b65      	ldr	r3, [pc, #404]	@ (8005eec <HAL_RCC_ClockConfig+0x220>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0307 	and.w	r3, r3, #7
 8005d5c:	683a      	ldr	r2, [r7, #0]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d001      	beq.n	8005d66 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e133      	b.n	8005fce <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d049      	beq.n	8005e06 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 0304 	and.w	r3, r3, #4
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d005      	beq.n	8005d8a <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d7e:	4b5c      	ldr	r3, [pc, #368]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	4a5b      	ldr	r2, [pc, #364]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005d84:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005d88:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0308 	and.w	r3, r3, #8
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d005      	beq.n	8005da2 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d96:	4b56      	ldr	r3, [pc, #344]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	4a55      	ldr	r2, [pc, #340]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005d9c:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005da0:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d024      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x128>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	2b80      	cmp	r3, #128	@ 0x80
 8005db0:	d020      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x128>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	2b90      	cmp	r3, #144	@ 0x90
 8005db8:	d01c      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x128>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	2ba0      	cmp	r3, #160	@ 0xa0
 8005dc0:	d018      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x128>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	2bb0      	cmp	r3, #176	@ 0xb0
 8005dc8:	d014      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x128>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	2bc0      	cmp	r3, #192	@ 0xc0
 8005dd0:	d010      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x128>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	2bd0      	cmp	r3, #208	@ 0xd0
 8005dd8:	d00c      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x128>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	2be0      	cmp	r3, #224	@ 0xe0
 8005de0:	d008      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x128>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	2bf0      	cmp	r3, #240	@ 0xf0
 8005de8:	d004      	beq.n	8005df4 <HAL_RCC_ClockConfig+0x128>
 8005dea:	f240 315d 	movw	r1, #861	@ 0x35d
 8005dee:	483e      	ldr	r0, [pc, #248]	@ (8005ee8 <HAL_RCC_ClockConfig+0x21c>)
 8005df0:	f7fa fec6 	bl	8000b80 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005df4:	4b3e      	ldr	r3, [pc, #248]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	493b      	ldr	r1, [pc, #236]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005e02:	4313      	orrs	r3, r2
 8005e04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0301 	and.w	r3, r3, #1
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d051      	beq.n	8005eb6 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00c      	beq.n	8005e34 <HAL_RCC_ClockConfig+0x168>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d008      	beq.n	8005e34 <HAL_RCC_ClockConfig+0x168>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d004      	beq.n	8005e34 <HAL_RCC_ClockConfig+0x168>
 8005e2a:	f44f 7159 	mov.w	r1, #868	@ 0x364
 8005e2e:	482e      	ldr	r0, [pc, #184]	@ (8005ee8 <HAL_RCC_ClockConfig+0x21c>)
 8005e30:	f7fa fea6 	bl	8000b80 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d107      	bne.n	8005e4c <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e3c:	4b2c      	ldr	r3, [pc, #176]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d115      	bne.n	8005e74 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e0c0      	b.n	8005fce <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d107      	bne.n	8005e64 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e54:	4b26      	ldr	r3, [pc, #152]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d109      	bne.n	8005e74 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e0b4      	b.n	8005fce <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e64:	4b22      	ldr	r3, [pc, #136]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d101      	bne.n	8005e74 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e0ac      	b.n	8005fce <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e74:	4b1e      	ldr	r3, [pc, #120]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	f023 0203 	bic.w	r2, r3, #3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	491b      	ldr	r1, [pc, #108]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e86:	f7fb ffd3 	bl	8001e30 <HAL_GetTick>
 8005e8a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e8c:	e00a      	b.n	8005ea4 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e8e:	f7fb ffcf 	bl	8001e30 <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d901      	bls.n	8005ea4 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e094      	b.n	8005fce <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ea4:	4b12      	ldr	r3, [pc, #72]	@ (8005ef0 <HAL_RCC_ClockConfig+0x224>)
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	f003 020c 	and.w	r2, r3, #12
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d1eb      	bne.n	8005e8e <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005eec <HAL_RCC_ClockConfig+0x220>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0307 	and.w	r3, r3, #7
 8005ebe:	683a      	ldr	r2, [r7, #0]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d217      	bcs.n	8005ef4 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ec4:	4b09      	ldr	r3, [pc, #36]	@ (8005eec <HAL_RCC_ClockConfig+0x220>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f023 0207 	bic.w	r2, r3, #7
 8005ecc:	4907      	ldr	r1, [pc, #28]	@ (8005eec <HAL_RCC_ClockConfig+0x220>)
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ed4:	4b05      	ldr	r3, [pc, #20]	@ (8005eec <HAL_RCC_ClockConfig+0x220>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0307 	and.w	r3, r3, #7
 8005edc:	683a      	ldr	r2, [r7, #0]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d008      	beq.n	8005ef4 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e073      	b.n	8005fce <HAL_RCC_ClockConfig+0x302>
 8005ee6:	bf00      	nop
 8005ee8:	0800a9d0 	.word	0x0800a9d0
 8005eec:	40022000 	.word	0x40022000
 8005ef0:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0304 	and.w	r3, r3, #4
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d025      	beq.n	8005f4c <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d018      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x26e>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f10:	d013      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x26e>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005f1a:	d00e      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x26e>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005f24:	d009      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x26e>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f2e:	d004      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x26e>
 8005f30:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8005f34:	4828      	ldr	r0, [pc, #160]	@ (8005fd8 <HAL_RCC_ClockConfig+0x30c>)
 8005f36:	f7fa fe23 	bl	8000b80 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f3a:	4b28      	ldr	r3, [pc, #160]	@ (8005fdc <HAL_RCC_ClockConfig+0x310>)
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	4925      	ldr	r1, [pc, #148]	@ (8005fdc <HAL_RCC_ClockConfig+0x310>)
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0308 	and.w	r3, r3, #8
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d026      	beq.n	8005fa6 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d018      	beq.n	8005f92 <HAL_RCC_ClockConfig+0x2c6>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f68:	d013      	beq.n	8005f92 <HAL_RCC_ClockConfig+0x2c6>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005f72:	d00e      	beq.n	8005f92 <HAL_RCC_ClockConfig+0x2c6>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005f7c:	d009      	beq.n	8005f92 <HAL_RCC_ClockConfig+0x2c6>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f86:	d004      	beq.n	8005f92 <HAL_RCC_ClockConfig+0x2c6>
 8005f88:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8005f8c:	4812      	ldr	r0, [pc, #72]	@ (8005fd8 <HAL_RCC_ClockConfig+0x30c>)
 8005f8e:	f7fa fdf7 	bl	8000b80 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005f92:	4b12      	ldr	r3, [pc, #72]	@ (8005fdc <HAL_RCC_ClockConfig+0x310>)
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	00db      	lsls	r3, r3, #3
 8005fa0:	490e      	ldr	r1, [pc, #56]	@ (8005fdc <HAL_RCC_ClockConfig+0x310>)
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005fa6:	f000 f821 	bl	8005fec <HAL_RCC_GetSysClockFreq>
 8005faa:	4602      	mov	r2, r0
 8005fac:	4b0b      	ldr	r3, [pc, #44]	@ (8005fdc <HAL_RCC_ClockConfig+0x310>)
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	091b      	lsrs	r3, r3, #4
 8005fb2:	f003 030f 	and.w	r3, r3, #15
 8005fb6:	490a      	ldr	r1, [pc, #40]	@ (8005fe0 <HAL_RCC_ClockConfig+0x314>)
 8005fb8:	5ccb      	ldrb	r3, [r1, r3]
 8005fba:	fa22 f303 	lsr.w	r3, r2, r3
 8005fbe:	4a09      	ldr	r2, [pc, #36]	@ (8005fe4 <HAL_RCC_ClockConfig+0x318>)
 8005fc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005fc2:	4b09      	ldr	r3, [pc, #36]	@ (8005fe8 <HAL_RCC_ClockConfig+0x31c>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fb fdb8 	bl	8001b3c <HAL_InitTick>

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3710      	adds	r7, #16
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	0800a9d0 	.word	0x0800a9d0
 8005fdc:	40021000 	.word	0x40021000
 8005fe0:	0800ba4c 	.word	0x0800ba4c
 8005fe4:	20000018 	.word	0x20000018
 8005fe8:	2000001c 	.word	0x2000001c

08005fec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	60fb      	str	r3, [r7, #12]
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	60bb      	str	r3, [r7, #8]
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	617b      	str	r3, [r7, #20]
 8005ffe:	2300      	movs	r3, #0
 8006000:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006002:	2300      	movs	r3, #0
 8006004:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006006:	4b1e      	ldr	r3, [pc, #120]	@ (8006080 <HAL_RCC_GetSysClockFreq+0x94>)
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f003 030c 	and.w	r3, r3, #12
 8006012:	2b04      	cmp	r3, #4
 8006014:	d002      	beq.n	800601c <HAL_RCC_GetSysClockFreq+0x30>
 8006016:	2b08      	cmp	r3, #8
 8006018:	d003      	beq.n	8006022 <HAL_RCC_GetSysClockFreq+0x36>
 800601a:	e027      	b.n	800606c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800601c:	4b19      	ldr	r3, [pc, #100]	@ (8006084 <HAL_RCC_GetSysClockFreq+0x98>)
 800601e:	613b      	str	r3, [r7, #16]
      break;
 8006020:	e027      	b.n	8006072 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	0c9b      	lsrs	r3, r3, #18
 8006026:	f003 030f 	and.w	r3, r3, #15
 800602a:	4a17      	ldr	r2, [pc, #92]	@ (8006088 <HAL_RCC_GetSysClockFreq+0x9c>)
 800602c:	5cd3      	ldrb	r3, [r2, r3]
 800602e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d010      	beq.n	800605c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800603a:	4b11      	ldr	r3, [pc, #68]	@ (8006080 <HAL_RCC_GetSysClockFreq+0x94>)
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	0c5b      	lsrs	r3, r3, #17
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	4a11      	ldr	r2, [pc, #68]	@ (800608c <HAL_RCC_GetSysClockFreq+0xa0>)
 8006046:	5cd3      	ldrb	r3, [r2, r3]
 8006048:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a0d      	ldr	r2, [pc, #52]	@ (8006084 <HAL_RCC_GetSysClockFreq+0x98>)
 800604e:	fb03 f202 	mul.w	r2, r3, r2
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	fbb2 f3f3 	udiv	r3, r2, r3
 8006058:	617b      	str	r3, [r7, #20]
 800605a:	e004      	b.n	8006066 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a0c      	ldr	r2, [pc, #48]	@ (8006090 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006060:	fb02 f303 	mul.w	r3, r2, r3
 8006064:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	613b      	str	r3, [r7, #16]
      break;
 800606a:	e002      	b.n	8006072 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800606c:	4b05      	ldr	r3, [pc, #20]	@ (8006084 <HAL_RCC_GetSysClockFreq+0x98>)
 800606e:	613b      	str	r3, [r7, #16]
      break;
 8006070:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006072:	693b      	ldr	r3, [r7, #16]
}
 8006074:	4618      	mov	r0, r3
 8006076:	371c      	adds	r7, #28
 8006078:	46bd      	mov	sp, r7
 800607a:	bc80      	pop	{r7}
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop
 8006080:	40021000 	.word	0x40021000
 8006084:	007a1200 	.word	0x007a1200
 8006088:	0800ba64 	.word	0x0800ba64
 800608c:	0800ba74 	.word	0x0800ba74
 8006090:	003d0900 	.word	0x003d0900

08006094 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006094:	b480      	push	{r7}
 8006096:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006098:	4b02      	ldr	r3, [pc, #8]	@ (80060a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800609a:	681b      	ldr	r3, [r3, #0]
}
 800609c:	4618      	mov	r0, r3
 800609e:	46bd      	mov	sp, r7
 80060a0:	bc80      	pop	{r7}
 80060a2:	4770      	bx	lr
 80060a4:	20000018 	.word	0x20000018

080060a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80060ac:	f7ff fff2 	bl	8006094 <HAL_RCC_GetHCLKFreq>
 80060b0:	4602      	mov	r2, r0
 80060b2:	4b05      	ldr	r3, [pc, #20]	@ (80060c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	0a1b      	lsrs	r3, r3, #8
 80060b8:	f003 0307 	and.w	r3, r3, #7
 80060bc:	4903      	ldr	r1, [pc, #12]	@ (80060cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80060be:	5ccb      	ldrb	r3, [r1, r3]
 80060c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	40021000 	.word	0x40021000
 80060cc:	0800ba5c 	.word	0x0800ba5c

080060d0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d104      	bne.n	80060ea <HAL_RCC_GetClockConfig+0x1a>
 80060e0:	f240 5121 	movw	r1, #1313	@ 0x521
 80060e4:	4818      	ldr	r0, [pc, #96]	@ (8006148 <HAL_RCC_GetClockConfig+0x78>)
 80060e6:	f7fa fd4b 	bl	8000b80 <assert_failed>
  assert_param(pFLatency != NULL);
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d104      	bne.n	80060fa <HAL_RCC_GetClockConfig+0x2a>
 80060f0:	f240 5122 	movw	r1, #1314	@ 0x522
 80060f4:	4814      	ldr	r0, [pc, #80]	@ (8006148 <HAL_RCC_GetClockConfig+0x78>)
 80060f6:	f7fa fd43 	bl	8000b80 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	220f      	movs	r2, #15
 80060fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006100:	4b12      	ldr	r3, [pc, #72]	@ (800614c <HAL_RCC_GetClockConfig+0x7c>)
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	f003 0203 	and.w	r2, r3, #3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800610c:	4b0f      	ldr	r3, [pc, #60]	@ (800614c <HAL_RCC_GetClockConfig+0x7c>)
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006118:	4b0c      	ldr	r3, [pc, #48]	@ (800614c <HAL_RCC_GetClockConfig+0x7c>)
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006124:	4b09      	ldr	r3, [pc, #36]	@ (800614c <HAL_RCC_GetClockConfig+0x7c>)
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	08db      	lsrs	r3, r3, #3
 800612a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006132:	4b07      	ldr	r3, [pc, #28]	@ (8006150 <HAL_RCC_GetClockConfig+0x80>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0207 	and.w	r2, r3, #7
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800613e:	bf00      	nop
 8006140:	3708      	adds	r7, #8
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	0800a9d0 	.word	0x0800a9d0
 800614c:	40021000 	.word	0x40021000
 8006150:	40022000 	.word	0x40022000

08006154 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006154:	b480      	push	{r7}
 8006156:	b085      	sub	sp, #20
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800615c:	4b0a      	ldr	r3, [pc, #40]	@ (8006188 <RCC_Delay+0x34>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a0a      	ldr	r2, [pc, #40]	@ (800618c <RCC_Delay+0x38>)
 8006162:	fba2 2303 	umull	r2, r3, r2, r3
 8006166:	0a5b      	lsrs	r3, r3, #9
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	fb02 f303 	mul.w	r3, r2, r3
 800616e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006170:	bf00      	nop
  }
  while (Delay --);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	1e5a      	subs	r2, r3, #1
 8006176:	60fa      	str	r2, [r7, #12]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d1f9      	bne.n	8006170 <RCC_Delay+0x1c>
}
 800617c:	bf00      	nop
 800617e:	bf00      	nop
 8006180:	3714      	adds	r7, #20
 8006182:	46bd      	mov	sp, r7
 8006184:	bc80      	pop	{r7}
 8006186:	4770      	bx	lr
 8006188:	20000018 	.word	0x20000018
 800618c:	10624dd3 	.word	0x10624dd3

08006190 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d101      	bne.n	80061a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e16d      	b.n	800647e <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a6b      	ldr	r2, [pc, #428]	@ (8006354 <HAL_SPI_Init+0x1c4>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d009      	beq.n	80061c0 <HAL_SPI_Init+0x30>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a69      	ldr	r2, [pc, #420]	@ (8006358 <HAL_SPI_Init+0x1c8>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d004      	beq.n	80061c0 <HAL_SPI_Init+0x30>
 80061b6:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 80061ba:	4868      	ldr	r0, [pc, #416]	@ (800635c <HAL_SPI_Init+0x1cc>)
 80061bc:	f7fa fce0 	bl	8000b80 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d009      	beq.n	80061dc <HAL_SPI_Init+0x4c>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061d0:	d004      	beq.n	80061dc <HAL_SPI_Init+0x4c>
 80061d2:	f240 1159 	movw	r1, #345	@ 0x159
 80061d6:	4861      	ldr	r0, [pc, #388]	@ (800635c <HAL_SPI_Init+0x1cc>)
 80061d8:	f7fa fcd2 	bl	8000b80 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00e      	beq.n	8006202 <HAL_SPI_Init+0x72>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061ec:	d009      	beq.n	8006202 <HAL_SPI_Init+0x72>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061f6:	d004      	beq.n	8006202 <HAL_SPI_Init+0x72>
 80061f8:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 80061fc:	4857      	ldr	r0, [pc, #348]	@ (800635c <HAL_SPI_Init+0x1cc>)
 80061fe:	f7fa fcbf 	bl	8000b80 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800620a:	d008      	beq.n	800621e <HAL_SPI_Init+0x8e>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d004      	beq.n	800621e <HAL_SPI_Init+0x8e>
 8006214:	f240 115b 	movw	r1, #347	@ 0x15b
 8006218:	4850      	ldr	r0, [pc, #320]	@ (800635c <HAL_SPI_Init+0x1cc>)
 800621a:	f7fa fcb1 	bl	8000b80 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006226:	d00d      	beq.n	8006244 <HAL_SPI_Init+0xb4>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	699b      	ldr	r3, [r3, #24]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d009      	beq.n	8006244 <HAL_SPI_Init+0xb4>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	699b      	ldr	r3, [r3, #24]
 8006234:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006238:	d004      	beq.n	8006244 <HAL_SPI_Init+0xb4>
 800623a:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 800623e:	4847      	ldr	r0, [pc, #284]	@ (800635c <HAL_SPI_Init+0x1cc>)
 8006240:	f7fa fc9e 	bl	8000b80 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	69db      	ldr	r3, [r3, #28]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d020      	beq.n	800628e <HAL_SPI_Init+0xfe>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	69db      	ldr	r3, [r3, #28]
 8006250:	2b08      	cmp	r3, #8
 8006252:	d01c      	beq.n	800628e <HAL_SPI_Init+0xfe>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	69db      	ldr	r3, [r3, #28]
 8006258:	2b10      	cmp	r3, #16
 800625a:	d018      	beq.n	800628e <HAL_SPI_Init+0xfe>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	69db      	ldr	r3, [r3, #28]
 8006260:	2b18      	cmp	r3, #24
 8006262:	d014      	beq.n	800628e <HAL_SPI_Init+0xfe>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	69db      	ldr	r3, [r3, #28]
 8006268:	2b20      	cmp	r3, #32
 800626a:	d010      	beq.n	800628e <HAL_SPI_Init+0xfe>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	69db      	ldr	r3, [r3, #28]
 8006270:	2b28      	cmp	r3, #40	@ 0x28
 8006272:	d00c      	beq.n	800628e <HAL_SPI_Init+0xfe>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	69db      	ldr	r3, [r3, #28]
 8006278:	2b30      	cmp	r3, #48	@ 0x30
 800627a:	d008      	beq.n	800628e <HAL_SPI_Init+0xfe>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	69db      	ldr	r3, [r3, #28]
 8006280:	2b38      	cmp	r3, #56	@ 0x38
 8006282:	d004      	beq.n	800628e <HAL_SPI_Init+0xfe>
 8006284:	f240 115d 	movw	r1, #349	@ 0x15d
 8006288:	4834      	ldr	r0, [pc, #208]	@ (800635c <HAL_SPI_Init+0x1cc>)
 800628a:	f7fa fc79 	bl	8000b80 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d008      	beq.n	80062a8 <HAL_SPI_Init+0x118>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a1b      	ldr	r3, [r3, #32]
 800629a:	2b80      	cmp	r3, #128	@ 0x80
 800629c:	d004      	beq.n	80062a8 <HAL_SPI_Init+0x118>
 800629e:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 80062a2:	482e      	ldr	r0, [pc, #184]	@ (800635c <HAL_SPI_Init+0x1cc>)
 80062a4:	f7fa fc6c 	bl	8000b80 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d004      	beq.n	80062ba <HAL_SPI_Init+0x12a>
 80062b0:	f240 1161 	movw	r1, #353	@ 0x161
 80062b4:	4829      	ldr	r0, [pc, #164]	@ (800635c <HAL_SPI_Init+0x1cc>)
 80062b6:	f7fa fc63 	bl	8000b80 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d14e      	bne.n	8006360 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d008      	beq.n	80062dc <HAL_SPI_Init+0x14c>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d004      	beq.n	80062dc <HAL_SPI_Init+0x14c>
 80062d2:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 80062d6:	4821      	ldr	r0, [pc, #132]	@ (800635c <HAL_SPI_Init+0x1cc>)
 80062d8:	f7fa fc52 	bl	8000b80 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	695b      	ldr	r3, [r3, #20]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d008      	beq.n	80062f6 <HAL_SPI_Init+0x166>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	695b      	ldr	r3, [r3, #20]
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d004      	beq.n	80062f6 <HAL_SPI_Init+0x166>
 80062ec:	f240 1165 	movw	r1, #357	@ 0x165
 80062f0:	481a      	ldr	r0, [pc, #104]	@ (800635c <HAL_SPI_Init+0x1cc>)
 80062f2:	f7fa fc45 	bl	8000b80 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062fe:	d125      	bne.n	800634c <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	69db      	ldr	r3, [r3, #28]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d056      	beq.n	80063b6 <HAL_SPI_Init+0x226>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	69db      	ldr	r3, [r3, #28]
 800630c:	2b08      	cmp	r3, #8
 800630e:	d052      	beq.n	80063b6 <HAL_SPI_Init+0x226>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	69db      	ldr	r3, [r3, #28]
 8006314:	2b10      	cmp	r3, #16
 8006316:	d04e      	beq.n	80063b6 <HAL_SPI_Init+0x226>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	69db      	ldr	r3, [r3, #28]
 800631c:	2b18      	cmp	r3, #24
 800631e:	d04a      	beq.n	80063b6 <HAL_SPI_Init+0x226>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	69db      	ldr	r3, [r3, #28]
 8006324:	2b20      	cmp	r3, #32
 8006326:	d046      	beq.n	80063b6 <HAL_SPI_Init+0x226>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	2b28      	cmp	r3, #40	@ 0x28
 800632e:	d042      	beq.n	80063b6 <HAL_SPI_Init+0x226>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	69db      	ldr	r3, [r3, #28]
 8006334:	2b30      	cmp	r3, #48	@ 0x30
 8006336:	d03e      	beq.n	80063b6 <HAL_SPI_Init+0x226>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	69db      	ldr	r3, [r3, #28]
 800633c:	2b38      	cmp	r3, #56	@ 0x38
 800633e:	d03a      	beq.n	80063b6 <HAL_SPI_Init+0x226>
 8006340:	f240 1169 	movw	r1, #361	@ 0x169
 8006344:	4805      	ldr	r0, [pc, #20]	@ (800635c <HAL_SPI_Init+0x1cc>)
 8006346:	f7fa fc1b 	bl	8000b80 <assert_failed>
 800634a:	e034      	b.n	80063b6 <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	61da      	str	r2, [r3, #28]
 8006352:	e030      	b.n	80063b6 <HAL_SPI_Init+0x226>
 8006354:	40013000 	.word	0x40013000
 8006358:	40003800 	.word	0x40003800
 800635c:	0800aa08 	.word	0x0800aa08
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	69db      	ldr	r3, [r3, #28]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d020      	beq.n	80063aa <HAL_SPI_Init+0x21a>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	69db      	ldr	r3, [r3, #28]
 800636c:	2b08      	cmp	r3, #8
 800636e:	d01c      	beq.n	80063aa <HAL_SPI_Init+0x21a>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	69db      	ldr	r3, [r3, #28]
 8006374:	2b10      	cmp	r3, #16
 8006376:	d018      	beq.n	80063aa <HAL_SPI_Init+0x21a>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	69db      	ldr	r3, [r3, #28]
 800637c:	2b18      	cmp	r3, #24
 800637e:	d014      	beq.n	80063aa <HAL_SPI_Init+0x21a>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	69db      	ldr	r3, [r3, #28]
 8006384:	2b20      	cmp	r3, #32
 8006386:	d010      	beq.n	80063aa <HAL_SPI_Init+0x21a>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	69db      	ldr	r3, [r3, #28]
 800638c:	2b28      	cmp	r3, #40	@ 0x28
 800638e:	d00c      	beq.n	80063aa <HAL_SPI_Init+0x21a>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	69db      	ldr	r3, [r3, #28]
 8006394:	2b30      	cmp	r3, #48	@ 0x30
 8006396:	d008      	beq.n	80063aa <HAL_SPI_Init+0x21a>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	69db      	ldr	r3, [r3, #28]
 800639c:	2b38      	cmp	r3, #56	@ 0x38
 800639e:	d004      	beq.n	80063aa <HAL_SPI_Init+0x21a>
 80063a0:	f240 1173 	movw	r1, #371	@ 0x173
 80063a4:	4838      	ldr	r0, [pc, #224]	@ (8006488 <HAL_SPI_Init+0x2f8>)
 80063a6:	f7fa fbeb 	bl	8000b80 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d106      	bne.n	80063d6 <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f7fa ffbf 	bl	8001354 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2202      	movs	r2, #2
 80063da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063ec:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80063fe:	431a      	orrs	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006408:	431a      	orrs	r2, r3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	431a      	orrs	r2, r3
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	695b      	ldr	r3, [r3, #20]
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	431a      	orrs	r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006426:	431a      	orrs	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	69db      	ldr	r3, [r3, #28]
 800642c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006430:	431a      	orrs	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800643a:	ea42 0103 	orr.w	r1, r2, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006442:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	430a      	orrs	r2, r1
 800644c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	0c1a      	lsrs	r2, r3, #16
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f002 0204 	and.w	r2, r2, #4
 800645c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	69da      	ldr	r2, [r3, #28]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800646c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	0800aa08 	.word	0x0800aa08

0800648c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b088      	sub	sp, #32
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	603b      	str	r3, [r7, #0]
 8006498:	4613      	mov	r3, r2
 800649a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d009      	beq.n	80064b8 <HAL_SPI_Transmit+0x2c>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064ac:	d004      	beq.n	80064b8 <HAL_SPI_Transmit+0x2c>
 80064ae:	f240 3121 	movw	r1, #801	@ 0x321
 80064b2:	4886      	ldr	r0, [pc, #536]	@ (80066cc <HAL_SPI_Transmit+0x240>)
 80064b4:	f7fa fb64 	bl	8000b80 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064b8:	f7fb fcba 	bl	8001e30 <HAL_GetTick>
 80064bc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80064be:	88fb      	ldrh	r3, [r7, #6]
 80064c0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d001      	beq.n	80064d2 <HAL_SPI_Transmit+0x46>
  {
    return HAL_BUSY;
 80064ce:	2302      	movs	r3, #2
 80064d0:	e12c      	b.n	800672c <HAL_SPI_Transmit+0x2a0>
  }

  if ((pData == NULL) || (Size == 0U))
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d002      	beq.n	80064de <HAL_SPI_Transmit+0x52>
 80064d8:	88fb      	ldrh	r3, [r7, #6]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <HAL_SPI_Transmit+0x56>
  {
    return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e124      	b.n	800672c <HAL_SPI_Transmit+0x2a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d101      	bne.n	80064f0 <HAL_SPI_Transmit+0x64>
 80064ec:	2302      	movs	r3, #2
 80064ee:	e11d      	b.n	800672c <HAL_SPI_Transmit+0x2a0>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2203      	movs	r2, #3
 80064fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	68ba      	ldr	r2, [r7, #8]
 800650a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	88fa      	ldrh	r2, [r7, #6]
 8006510:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	88fa      	ldrh	r2, [r7, #6]
 8006516:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800653e:	d10f      	bne.n	8006560 <HAL_SPI_Transmit+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800654e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800655e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800656a:	2b40      	cmp	r3, #64	@ 0x40
 800656c:	d007      	beq.n	800657e <HAL_SPI_Transmit+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800657c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006586:	d152      	bne.n	800662e <HAL_SPI_Transmit+0x1a2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d002      	beq.n	8006596 <HAL_SPI_Transmit+0x10a>
 8006590:	8b7b      	ldrh	r3, [r7, #26]
 8006592:	2b01      	cmp	r3, #1
 8006594:	d145      	bne.n	8006622 <HAL_SPI_Transmit+0x196>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800659a:	881a      	ldrh	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065a6:	1c9a      	adds	r2, r3, #2
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	3b01      	subs	r3, #1
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80065ba:	e032      	b.n	8006622 <HAL_SPI_Transmit+0x196>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d112      	bne.n	80065f0 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ce:	881a      	ldrh	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065da:	1c9a      	adds	r2, r3, #2
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	3b01      	subs	r3, #1
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	86da      	strh	r2, [r3, #54]	@ 0x36
 80065ee:	e018      	b.n	8006622 <HAL_SPI_Transmit+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065f0:	f7fb fc1e 	bl	8001e30 <HAL_GetTick>
 80065f4:	4602      	mov	r2, r0
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	1ad3      	subs	r3, r2, r3
 80065fa:	683a      	ldr	r2, [r7, #0]
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d803      	bhi.n	8006608 <HAL_SPI_Transmit+0x17c>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006606:	d102      	bne.n	800660e <HAL_SPI_Transmit+0x182>
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d109      	bne.n	8006622 <HAL_SPI_Transmit+0x196>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2201      	movs	r2, #1
 8006612:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e084      	b.n	800672c <HAL_SPI_Transmit+0x2a0>
    while (hspi->TxXferCount > 0U)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006626:	b29b      	uxth	r3, r3
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1c7      	bne.n	80065bc <HAL_SPI_Transmit+0x130>
 800662c:	e055      	b.n	80066da <HAL_SPI_Transmit+0x24e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d002      	beq.n	800663c <HAL_SPI_Transmit+0x1b0>
 8006636:	8b7b      	ldrh	r3, [r7, #26]
 8006638:	2b01      	cmp	r3, #1
 800663a:	d149      	bne.n	80066d0 <HAL_SPI_Transmit+0x244>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	330c      	adds	r3, #12
 8006646:	7812      	ldrb	r2, [r2, #0]
 8006648:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800664e:	1c5a      	adds	r2, r3, #1
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006658:	b29b      	uxth	r3, r3
 800665a:	3b01      	subs	r3, #1
 800665c:	b29a      	uxth	r2, r3
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006662:	e035      	b.n	80066d0 <HAL_SPI_Transmit+0x244>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	f003 0302 	and.w	r3, r3, #2
 800666e:	2b02      	cmp	r3, #2
 8006670:	d113      	bne.n	800669a <HAL_SPI_Transmit+0x20e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	330c      	adds	r3, #12
 800667c:	7812      	ldrb	r2, [r2, #0]
 800667e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006684:	1c5a      	adds	r2, r3, #1
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800668e:	b29b      	uxth	r3, r3
 8006690:	3b01      	subs	r3, #1
 8006692:	b29a      	uxth	r2, r3
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006698:	e01a      	b.n	80066d0 <HAL_SPI_Transmit+0x244>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800669a:	f7fb fbc9 	bl	8001e30 <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	683a      	ldr	r2, [r7, #0]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d803      	bhi.n	80066b2 <HAL_SPI_Transmit+0x226>
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b0:	d102      	bne.n	80066b8 <HAL_SPI_Transmit+0x22c>
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10b      	bne.n	80066d0 <HAL_SPI_Transmit+0x244>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	e02f      	b.n	800672c <HAL_SPI_Transmit+0x2a0>
 80066cc:	0800aa08 	.word	0x0800aa08
    while (hspi->TxXferCount > 0U)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1c4      	bne.n	8006664 <HAL_SPI_Transmit+0x1d8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066da:	69fa      	ldr	r2, [r7, #28]
 80066dc:	6839      	ldr	r1, [r7, #0]
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f000 fbd2 	bl	8006e88 <SPI_EndRxTxTransaction>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d002      	beq.n	80066f0 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2220      	movs	r2, #32
 80066ee:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10a      	bne.n	800670e <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066f8:	2300      	movs	r3, #0
 80066fa:	617b      	str	r3, [r7, #20]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68db      	ldr	r3, [r3, #12]
 8006702:	617b      	str	r3, [r7, #20]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	617b      	str	r3, [r7, #20]
 800670c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006722:	2b00      	cmp	r3, #0
 8006724:	d001      	beq.n	800672a <HAL_SPI_Transmit+0x29e>
  {
    return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e000      	b.n	800672c <HAL_SPI_Transmit+0x2a0>
  }
  else
  {
    return HAL_OK;
 800672a:	2300      	movs	r3, #0
  }
}
 800672c:	4618      	mov	r0, r3
 800672e:	3720      	adds	r7, #32
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}

08006734 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b088      	sub	sp, #32
 8006738:	af02      	add	r7, sp, #8
 800673a:	60f8      	str	r0, [r7, #12]
 800673c:	60b9      	str	r1, [r7, #8]
 800673e:	603b      	str	r3, [r7, #0]
 8006740:	4613      	mov	r3, r2
 8006742:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800674a:	b2db      	uxtb	r3, r3
 800674c:	2b01      	cmp	r3, #1
 800674e:	d001      	beq.n	8006754 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006750:	2302      	movs	r3, #2
 8006752:	e104      	b.n	800695e <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800675c:	d112      	bne.n	8006784 <HAL_SPI_Receive+0x50>
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d10e      	bne.n	8006784 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2204      	movs	r2, #4
 800676a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800676e:	88fa      	ldrh	r2, [r7, #6]
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	4613      	mov	r3, r2
 8006776:	68ba      	ldr	r2, [r7, #8]
 8006778:	68b9      	ldr	r1, [r7, #8]
 800677a:	68f8      	ldr	r0, [r7, #12]
 800677c:	f000 f8f4 	bl	8006968 <HAL_SPI_TransmitReceive>
 8006780:	4603      	mov	r3, r0
 8006782:	e0ec      	b.n	800695e <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006784:	f7fb fb54 	bl	8001e30 <HAL_GetTick>
 8006788:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d002      	beq.n	8006796 <HAL_SPI_Receive+0x62>
 8006790:	88fb      	ldrh	r3, [r7, #6]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d101      	bne.n	800679a <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e0e1      	b.n	800695e <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d101      	bne.n	80067a8 <HAL_SPI_Receive+0x74>
 80067a4:	2302      	movs	r3, #2
 80067a6:	e0da      	b.n	800695e <HAL_SPI_Receive+0x22a>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2204      	movs	r2, #4
 80067b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	68ba      	ldr	r2, [r7, #8]
 80067c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	88fa      	ldrh	r2, [r7, #6]
 80067c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	88fa      	ldrh	r2, [r7, #6]
 80067ce:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2200      	movs	r2, #0
 80067da:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067f6:	d10f      	bne.n	8006818 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006806:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006816:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006822:	2b40      	cmp	r3, #64	@ 0x40
 8006824:	d007      	beq.n	8006836 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006834:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d170      	bne.n	8006920 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800683e:	e035      	b.n	80068ac <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b01      	cmp	r3, #1
 800684c:	d115      	bne.n	800687a <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f103 020c 	add.w	r2, r3, #12
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685a:	7812      	ldrb	r2, [r2, #0]
 800685c:	b2d2      	uxtb	r2, r2
 800685e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006864:	1c5a      	adds	r2, r3, #1
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800686e:	b29b      	uxth	r3, r3
 8006870:	3b01      	subs	r3, #1
 8006872:	b29a      	uxth	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006878:	e018      	b.n	80068ac <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800687a:	f7fb fad9 	bl	8001e30 <HAL_GetTick>
 800687e:	4602      	mov	r2, r0
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	683a      	ldr	r2, [r7, #0]
 8006886:	429a      	cmp	r2, r3
 8006888:	d803      	bhi.n	8006892 <HAL_SPI_Receive+0x15e>
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006890:	d102      	bne.n	8006898 <HAL_SPI_Receive+0x164>
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d109      	bne.n	80068ac <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e058      	b.n	800695e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1c4      	bne.n	8006840 <HAL_SPI_Receive+0x10c>
 80068b6:	e038      	b.n	800692a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	f003 0301 	and.w	r3, r3, #1
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d113      	bne.n	80068ee <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68da      	ldr	r2, [r3, #12]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d0:	b292      	uxth	r2, r2
 80068d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d8:	1c9a      	adds	r2, r3, #2
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	3b01      	subs	r3, #1
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068ec:	e018      	b.n	8006920 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068ee:	f7fb fa9f 	bl	8001e30 <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	683a      	ldr	r2, [r7, #0]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d803      	bhi.n	8006906 <HAL_SPI_Receive+0x1d2>
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006904:	d102      	bne.n	800690c <HAL_SPI_Receive+0x1d8>
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d109      	bne.n	8006920 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2200      	movs	r2, #0
 8006918:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e01e      	b.n	800695e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006924:	b29b      	uxth	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1c6      	bne.n	80068b8 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	6839      	ldr	r1, [r7, #0]
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f000 fa58 	bl	8006de4 <SPI_EndRxTransaction>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d002      	beq.n	8006940 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2220      	movs	r2, #32
 800693e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006954:	2b00      	cmp	r3, #0
 8006956:	d001      	beq.n	800695c <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e000      	b.n	800695e <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800695c:	2300      	movs	r3, #0
  }
}
 800695e:	4618      	mov	r0, r3
 8006960:	3718      	adds	r7, #24
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
	...

08006968 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08a      	sub	sp, #40	@ 0x28
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
 8006974:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006976:	2301      	movs	r3, #1
 8006978:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d004      	beq.n	800698c <HAL_SPI_TransmitReceive+0x24>
 8006982:	f44f 6195 	mov.w	r1, #1192	@ 0x4a8
 8006986:	4884      	ldr	r0, [pc, #528]	@ (8006b98 <HAL_SPI_TransmitReceive+0x230>)
 8006988:	f7fa f8fa 	bl	8000b80 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800698c:	f7fb fa50 	bl	8001e30 <HAL_GetTick>
 8006990:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006998:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80069a0:	887b      	ldrh	r3, [r7, #2]
 80069a2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80069a4:	7ffb      	ldrb	r3, [r7, #31]
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d00c      	beq.n	80069c4 <HAL_SPI_TransmitReceive+0x5c>
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069b0:	d106      	bne.n	80069c0 <HAL_SPI_TransmitReceive+0x58>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d102      	bne.n	80069c0 <HAL_SPI_TransmitReceive+0x58>
 80069ba:	7ffb      	ldrb	r3, [r7, #31]
 80069bc:	2b04      	cmp	r3, #4
 80069be:	d001      	beq.n	80069c4 <HAL_SPI_TransmitReceive+0x5c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80069c0:	2302      	movs	r3, #2
 80069c2:	e182      	b.n	8006cca <HAL_SPI_TransmitReceive+0x362>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d005      	beq.n	80069d6 <HAL_SPI_TransmitReceive+0x6e>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d002      	beq.n	80069d6 <HAL_SPI_TransmitReceive+0x6e>
 80069d0:	887b      	ldrh	r3, [r7, #2]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d101      	bne.n	80069da <HAL_SPI_TransmitReceive+0x72>
  {
    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e177      	b.n	8006cca <HAL_SPI_TransmitReceive+0x362>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d101      	bne.n	80069e8 <HAL_SPI_TransmitReceive+0x80>
 80069e4:	2302      	movs	r3, #2
 80069e6:	e170      	b.n	8006cca <HAL_SPI_TransmitReceive+0x362>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	2b04      	cmp	r3, #4
 80069fa:	d003      	beq.n	8006a04 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2205      	movs	r2, #5
 8006a00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2200      	movs	r2, #0
 8006a08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	887a      	ldrh	r2, [r7, #2]
 8006a14:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	887a      	ldrh	r2, [r7, #2]
 8006a1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	68ba      	ldr	r2, [r7, #8]
 8006a20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	887a      	ldrh	r2, [r7, #2]
 8006a26:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	887a      	ldrh	r2, [r7, #2]
 8006a2c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2200      	movs	r2, #0
 8006a32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a44:	2b40      	cmp	r3, #64	@ 0x40
 8006a46:	d007      	beq.n	8006a58 <HAL_SPI_TransmitReceive+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a60:	d17e      	bne.n	8006b60 <HAL_SPI_TransmitReceive+0x1f8>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <HAL_SPI_TransmitReceive+0x108>
 8006a6a:	8afb      	ldrh	r3, [r7, #22]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d16c      	bne.n	8006b4a <HAL_SPI_TransmitReceive+0x1e2>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a74:	881a      	ldrh	r2, [r3, #0]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a80:	1c9a      	adds	r2, r3, #2
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a94:	e059      	b.n	8006b4a <HAL_SPI_TransmitReceive+0x1e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f003 0302 	and.w	r3, r3, #2
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d11b      	bne.n	8006adc <HAL_SPI_TransmitReceive+0x174>
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d016      	beq.n	8006adc <HAL_SPI_TransmitReceive+0x174>
 8006aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d113      	bne.n	8006adc <HAL_SPI_TransmitReceive+0x174>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab8:	881a      	ldrh	r2, [r3, #0]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ac4:	1c9a      	adds	r2, r3, #2
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d119      	bne.n	8006b1e <HAL_SPI_TransmitReceive+0x1b6>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d014      	beq.n	8006b1e <HAL_SPI_TransmitReceive+0x1b6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68da      	ldr	r2, [r3, #12]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afe:	b292      	uxth	r2, r2
 8006b00:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b06:	1c9a      	adds	r2, r3, #2
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	3b01      	subs	r3, #1
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b1e:	f7fb f987 	bl	8001e30 <HAL_GetTick>
 8006b22:	4602      	mov	r2, r0
 8006b24:	6a3b      	ldr	r3, [r7, #32]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d80d      	bhi.n	8006b4a <HAL_SPI_TransmitReceive+0x1e2>
 8006b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b34:	d009      	beq.n	8006b4a <HAL_SPI_TransmitReceive+0x1e2>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006b46:	2303      	movs	r3, #3
 8006b48:	e0bf      	b.n	8006cca <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1a0      	bne.n	8006a96 <HAL_SPI_TransmitReceive+0x12e>
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d19b      	bne.n	8006a96 <HAL_SPI_TransmitReceive+0x12e>
 8006b5e:	e085      	b.n	8006c6c <HAL_SPI_TransmitReceive+0x304>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d002      	beq.n	8006b6e <HAL_SPI_TransmitReceive+0x206>
 8006b68:	8afb      	ldrh	r3, [r7, #22]
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d174      	bne.n	8006c58 <HAL_SPI_TransmitReceive+0x2f0>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	330c      	adds	r3, #12
 8006b78:	7812      	ldrb	r2, [r2, #0]
 8006b7a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b80:	1c5a      	adds	r2, r3, #1
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b94:	e060      	b.n	8006c58 <HAL_SPI_TransmitReceive+0x2f0>
 8006b96:	bf00      	nop
 8006b98:	0800aa08 	.word	0x0800aa08
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	f003 0302 	and.w	r3, r3, #2
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d11c      	bne.n	8006be4 <HAL_SPI_TransmitReceive+0x27c>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d017      	beq.n	8006be4 <HAL_SPI_TransmitReceive+0x27c>
 8006bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d114      	bne.n	8006be4 <HAL_SPI_TransmitReceive+0x27c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	330c      	adds	r3, #12
 8006bc4:	7812      	ldrb	r2, [r2, #0]
 8006bc6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bcc:	1c5a      	adds	r2, r3, #1
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	b29a      	uxth	r2, r3
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d119      	bne.n	8006c26 <HAL_SPI_TransmitReceive+0x2be>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d014      	beq.n	8006c26 <HAL_SPI_TransmitReceive+0x2be>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68da      	ldr	r2, [r3, #12]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c06:	b2d2      	uxtb	r2, r2
 8006c08:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c0e:	1c5a      	adds	r2, r3, #1
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	b29a      	uxth	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c22:	2301      	movs	r3, #1
 8006c24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c26:	f7fb f903 	bl	8001e30 <HAL_GetTick>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	6a3b      	ldr	r3, [r7, #32]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d803      	bhi.n	8006c3e <HAL_SPI_TransmitReceive+0x2d6>
 8006c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c3c:	d102      	bne.n	8006c44 <HAL_SPI_TransmitReceive+0x2dc>
 8006c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d109      	bne.n	8006c58 <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e038      	b.n	8006cca <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d19c      	bne.n	8006b9c <HAL_SPI_TransmitReceive+0x234>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d197      	bne.n	8006b9c <HAL_SPI_TransmitReceive+0x234>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c6c:	6a3a      	ldr	r2, [r7, #32]
 8006c6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c70:	68f8      	ldr	r0, [r7, #12]
 8006c72:	f000 f909 	bl	8006e88 <SPI_EndRxTxTransaction>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d008      	beq.n	8006c8e <HAL_SPI_TransmitReceive+0x326>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2220      	movs	r2, #32
 8006c80:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e01d      	b.n	8006cca <HAL_SPI_TransmitReceive+0x362>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10a      	bne.n	8006cac <HAL_SPI_TransmitReceive+0x344>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c96:	2300      	movs	r3, #0
 8006c98:	613b      	str	r3, [r7, #16]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	613b      	str	r3, [r7, #16]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	613b      	str	r3, [r7, #16]
 8006caa:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d001      	beq.n	8006cc8 <HAL_SPI_TransmitReceive+0x360>
  {
    return HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e000      	b.n	8006cca <HAL_SPI_TransmitReceive+0x362>
  }
  else
  {
    return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
  }
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3728      	adds	r7, #40	@ 0x28
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop

08006cd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b088      	sub	sp, #32
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	603b      	str	r3, [r7, #0]
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006ce4:	f7fb f8a4 	bl	8001e30 <HAL_GetTick>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cec:	1a9b      	subs	r3, r3, r2
 8006cee:	683a      	ldr	r2, [r7, #0]
 8006cf0:	4413      	add	r3, r2
 8006cf2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006cf4:	f7fb f89c 	bl	8001e30 <HAL_GetTick>
 8006cf8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006cfa:	4b39      	ldr	r3, [pc, #228]	@ (8006de0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	015b      	lsls	r3, r3, #5
 8006d00:	0d1b      	lsrs	r3, r3, #20
 8006d02:	69fa      	ldr	r2, [r7, #28]
 8006d04:	fb02 f303 	mul.w	r3, r2, r3
 8006d08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d0a:	e054      	b.n	8006db6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d12:	d050      	beq.n	8006db6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d14:	f7fb f88c 	bl	8001e30 <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	69fa      	ldr	r2, [r7, #28]
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d902      	bls.n	8006d2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d24:	69fb      	ldr	r3, [r7, #28]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d13d      	bne.n	8006da6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	685a      	ldr	r2, [r3, #4]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006d38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d42:	d111      	bne.n	8006d68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d4c:	d004      	beq.n	8006d58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d56:	d107      	bne.n	8006d68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d70:	d10f      	bne.n	8006d92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d80:	601a      	str	r2, [r3, #0]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e017      	b.n	8006dd6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d101      	bne.n	8006db0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006dac:	2300      	movs	r3, #0
 8006dae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	3b01      	subs	r3, #1
 8006db4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	689a      	ldr	r2, [r3, #8]
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	68ba      	ldr	r2, [r7, #8]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	bf0c      	ite	eq
 8006dc6:	2301      	moveq	r3, #1
 8006dc8:	2300      	movne	r3, #0
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	461a      	mov	r2, r3
 8006dce:	79fb      	ldrb	r3, [r7, #7]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d19b      	bne.n	8006d0c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3720      	adds	r7, #32
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	bf00      	nop
 8006de0:	20000018 	.word	0x20000018

08006de4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b086      	sub	sp, #24
 8006de8:	af02      	add	r7, sp, #8
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	60b9      	str	r1, [r7, #8]
 8006dee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006df8:	d111      	bne.n	8006e1e <SPI_EndRxTransaction+0x3a>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e02:	d004      	beq.n	8006e0e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e0c:	d107      	bne.n	8006e1e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e1c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e26:	d117      	bne.n	8006e58 <SPI_EndRxTransaction+0x74>
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e30:	d112      	bne.n	8006e58 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	9300      	str	r3, [sp, #0]
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	2101      	movs	r1, #1
 8006e3c:	68f8      	ldr	r0, [r7, #12]
 8006e3e:	f7ff ff49 	bl	8006cd4 <SPI_WaitFlagStateUntilTimeout>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d01a      	beq.n	8006e7e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e4c:	f043 0220 	orr.w	r2, r3, #32
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006e54:	2303      	movs	r3, #3
 8006e56:	e013      	b.n	8006e80 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	9300      	str	r3, [sp, #0]
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	2180      	movs	r1, #128	@ 0x80
 8006e62:	68f8      	ldr	r0, [r7, #12]
 8006e64:	f7ff ff36 	bl	8006cd4 <SPI_WaitFlagStateUntilTimeout>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d007      	beq.n	8006e7e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e72:	f043 0220 	orr.w	r2, r3, #32
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e000      	b.n	8006e80 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b086      	sub	sp, #24
 8006e8c:	af02      	add	r7, sp, #8
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	9300      	str	r3, [sp, #0]
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	2102      	movs	r1, #2
 8006e9e:	68f8      	ldr	r0, [r7, #12]
 8006ea0:	f7ff ff18 	bl	8006cd4 <SPI_WaitFlagStateUntilTimeout>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d007      	beq.n	8006eba <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eae:	f043 0220 	orr.w	r2, r3, #32
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e013      	b.n	8006ee2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	9300      	str	r3, [sp, #0]
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	2180      	movs	r1, #128	@ 0x80
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f7ff ff05 	bl	8006cd4 <SPI_WaitFlagStateUntilTimeout>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d007      	beq.n	8006ee0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ed4:	f043 0220 	orr.w	r2, r3, #32
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006edc:	2303      	movs	r3, #3
 8006ede:	e000      	b.n	8006ee2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3710      	adds	r7, #16
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
	...

08006eec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b082      	sub	sp, #8
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d101      	bne.n	8006efe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e0a1      	b.n	8007042 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a52      	ldr	r2, [pc, #328]	@ (800704c <HAL_TIM_Base_Init+0x160>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d013      	beq.n	8006f30 <HAL_TIM_Base_Init+0x44>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f10:	d00e      	beq.n	8006f30 <HAL_TIM_Base_Init+0x44>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a4e      	ldr	r2, [pc, #312]	@ (8007050 <HAL_TIM_Base_Init+0x164>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d009      	beq.n	8006f30 <HAL_TIM_Base_Init+0x44>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a4c      	ldr	r2, [pc, #304]	@ (8007054 <HAL_TIM_Base_Init+0x168>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d004      	beq.n	8006f30 <HAL_TIM_Base_Init+0x44>
 8006f26:	f240 1113 	movw	r1, #275	@ 0x113
 8006f2a:	484b      	ldr	r0, [pc, #300]	@ (8007058 <HAL_TIM_Base_Init+0x16c>)
 8006f2c:	f7f9 fe28 	bl	8000b80 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d014      	beq.n	8006f62 <HAL_TIM_Base_Init+0x76>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	2b10      	cmp	r3, #16
 8006f3e:	d010      	beq.n	8006f62 <HAL_TIM_Base_Init+0x76>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	2b20      	cmp	r3, #32
 8006f46:	d00c      	beq.n	8006f62 <HAL_TIM_Base_Init+0x76>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	2b40      	cmp	r3, #64	@ 0x40
 8006f4e:	d008      	beq.n	8006f62 <HAL_TIM_Base_Init+0x76>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	2b60      	cmp	r3, #96	@ 0x60
 8006f56:	d004      	beq.n	8006f62 <HAL_TIM_Base_Init+0x76>
 8006f58:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8006f5c:	483e      	ldr	r0, [pc, #248]	@ (8007058 <HAL_TIM_Base_Init+0x16c>)
 8006f5e:	f7f9 fe0f 	bl	8000b80 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d00e      	beq.n	8006f88 <HAL_TIM_Base_Init+0x9c>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f72:	d009      	beq.n	8006f88 <HAL_TIM_Base_Init+0x9c>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	691b      	ldr	r3, [r3, #16]
 8006f78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f7c:	d004      	beq.n	8006f88 <HAL_TIM_Base_Init+0x9c>
 8006f7e:	f240 1115 	movw	r1, #277	@ 0x115
 8006f82:	4835      	ldr	r0, [pc, #212]	@ (8007058 <HAL_TIM_Base_Init+0x16c>)
 8006f84:	f7f9 fdfc 	bl	8000b80 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d004      	beq.n	8006f9a <HAL_TIM_Base_Init+0xae>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f98:	d304      	bcc.n	8006fa4 <HAL_TIM_Base_Init+0xb8>
 8006f9a:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8006f9e:	482e      	ldr	r0, [pc, #184]	@ (8007058 <HAL_TIM_Base_Init+0x16c>)
 8006fa0:	f7f9 fdee 	bl	8000b80 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	699b      	ldr	r3, [r3, #24]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d008      	beq.n	8006fbe <HAL_TIM_Base_Init+0xd2>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	699b      	ldr	r3, [r3, #24]
 8006fb0:	2b80      	cmp	r3, #128	@ 0x80
 8006fb2:	d004      	beq.n	8006fbe <HAL_TIM_Base_Init+0xd2>
 8006fb4:	f240 1117 	movw	r1, #279	@ 0x117
 8006fb8:	4827      	ldr	r0, [pc, #156]	@ (8007058 <HAL_TIM_Base_Init+0x16c>)
 8006fba:	f7f9 fde1 	bl	8000b80 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d106      	bne.n	8006fd8 <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f842 	bl	800705c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2202      	movs	r2, #2
 8006fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	3304      	adds	r3, #4
 8006fe8:	4619      	mov	r1, r3
 8006fea:	4610      	mov	r0, r2
 8006fec:	f000 f9c0 	bl	8007370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3708      	adds	r7, #8
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	40012c00 	.word	0x40012c00
 8007050:	40000400 	.word	0x40000400
 8007054:	40000800 	.word	0x40000800
 8007058:	0800aa40 	.word	0x0800aa40

0800705c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	bc80      	pop	{r7}
 800706c:	4770      	bx	lr
	...

08007070 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a2e      	ldr	r2, [pc, #184]	@ (8007138 <HAL_TIM_Base_Start_IT+0xc8>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d013      	beq.n	80070aa <HAL_TIM_Base_Start_IT+0x3a>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800708a:	d00e      	beq.n	80070aa <HAL_TIM_Base_Start_IT+0x3a>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a2a      	ldr	r2, [pc, #168]	@ (800713c <HAL_TIM_Base_Start_IT+0xcc>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d009      	beq.n	80070aa <HAL_TIM_Base_Start_IT+0x3a>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a29      	ldr	r2, [pc, #164]	@ (8007140 <HAL_TIM_Base_Start_IT+0xd0>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d004      	beq.n	80070aa <HAL_TIM_Base_Start_IT+0x3a>
 80070a0:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 80070a4:	4827      	ldr	r0, [pc, #156]	@ (8007144 <HAL_TIM_Base_Start_IT+0xd4>)
 80070a6:	f7f9 fd6b 	bl	8000b80 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d001      	beq.n	80070ba <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e03a      	b.n	8007130 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2202      	movs	r2, #2
 80070be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	68da      	ldr	r2, [r3, #12]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f042 0201 	orr.w	r2, r2, #1
 80070d0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a18      	ldr	r2, [pc, #96]	@ (8007138 <HAL_TIM_Base_Start_IT+0xc8>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d00e      	beq.n	80070fa <HAL_TIM_Base_Start_IT+0x8a>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070e4:	d009      	beq.n	80070fa <HAL_TIM_Base_Start_IT+0x8a>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a14      	ldr	r2, [pc, #80]	@ (800713c <HAL_TIM_Base_Start_IT+0xcc>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d004      	beq.n	80070fa <HAL_TIM_Base_Start_IT+0x8a>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a12      	ldr	r2, [pc, #72]	@ (8007140 <HAL_TIM_Base_Start_IT+0xd0>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d111      	bne.n	800711e <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	f003 0307 	and.w	r3, r3, #7
 8007104:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2b06      	cmp	r3, #6
 800710a:	d010      	beq.n	800712e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f042 0201 	orr.w	r2, r2, #1
 800711a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800711c:	e007      	b.n	800712e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f042 0201 	orr.w	r2, r2, #1
 800712c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800712e:	2300      	movs	r3, #0
}
 8007130:	4618      	mov	r0, r3
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	40012c00 	.word	0x40012c00
 800713c:	40000400 	.word	0x40000400
 8007140:	40000800 	.word	0x40000800
 8007144:	0800aa40 	.word	0x0800aa40

08007148 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	f003 0302 	and.w	r3, r3, #2
 8007166:	2b00      	cmp	r3, #0
 8007168:	d020      	beq.n	80071ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f003 0302 	and.w	r3, r3, #2
 8007170:	2b00      	cmp	r3, #0
 8007172:	d01b      	beq.n	80071ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f06f 0202 	mvn.w	r2, #2
 800717c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2201      	movs	r2, #1
 8007182:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	699b      	ldr	r3, [r3, #24]
 800718a:	f003 0303 	and.w	r3, r3, #3
 800718e:	2b00      	cmp	r3, #0
 8007190:	d003      	beq.n	800719a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f8d1 	bl	800733a <HAL_TIM_IC_CaptureCallback>
 8007198:	e005      	b.n	80071a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f8c4 	bl	8007328 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 f8d3 	bl	800734c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	f003 0304 	and.w	r3, r3, #4
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d020      	beq.n	80071f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f003 0304 	and.w	r3, r3, #4
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d01b      	beq.n	80071f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f06f 0204 	mvn.w	r2, #4
 80071c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2202      	movs	r2, #2
 80071ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	699b      	ldr	r3, [r3, #24]
 80071d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d003      	beq.n	80071e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f8ab 	bl	800733a <HAL_TIM_IC_CaptureCallback>
 80071e4:	e005      	b.n	80071f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 f89e 	bl	8007328 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f8ad 	bl	800734c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	f003 0308 	and.w	r3, r3, #8
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d020      	beq.n	8007244 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f003 0308 	and.w	r3, r3, #8
 8007208:	2b00      	cmp	r3, #0
 800720a:	d01b      	beq.n	8007244 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f06f 0208 	mvn.w	r2, #8
 8007214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2204      	movs	r2, #4
 800721a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	69db      	ldr	r3, [r3, #28]
 8007222:	f003 0303 	and.w	r3, r3, #3
 8007226:	2b00      	cmp	r3, #0
 8007228:	d003      	beq.n	8007232 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 f885 	bl	800733a <HAL_TIM_IC_CaptureCallback>
 8007230:	e005      	b.n	800723e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f000 f878 	bl	8007328 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 f887 	bl	800734c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	f003 0310 	and.w	r3, r3, #16
 800724a:	2b00      	cmp	r3, #0
 800724c:	d020      	beq.n	8007290 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f003 0310 	and.w	r3, r3, #16
 8007254:	2b00      	cmp	r3, #0
 8007256:	d01b      	beq.n	8007290 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f06f 0210 	mvn.w	r2, #16
 8007260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2208      	movs	r2, #8
 8007266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	69db      	ldr	r3, [r3, #28]
 800726e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007272:	2b00      	cmp	r3, #0
 8007274:	d003      	beq.n	800727e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 f85f 	bl	800733a <HAL_TIM_IC_CaptureCallback>
 800727c:	e005      	b.n	800728a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f852 	bl	8007328 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f000 f861 	bl	800734c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	f003 0301 	and.w	r3, r3, #1
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00c      	beq.n	80072b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f003 0301 	and.w	r3, r3, #1
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d007      	beq.n	80072b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f06f 0201 	mvn.w	r2, #1
 80072ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f7f9 fc4e 	bl	8000b50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00c      	beq.n	80072d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d007      	beq.n	80072d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80072d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	f000 f8c3 	bl	800745e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d00c      	beq.n	80072fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d007      	beq.n	80072fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 f831 	bl	800735e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	f003 0320 	and.w	r3, r3, #32
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00c      	beq.n	8007320 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f003 0320 	and.w	r3, r3, #32
 800730c:	2b00      	cmp	r3, #0
 800730e:	d007      	beq.n	8007320 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f06f 0220 	mvn.w	r2, #32
 8007318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 f896 	bl	800744c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007320:	bf00      	nop
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	bc80      	pop	{r7}
 8007338:	4770      	bx	lr

0800733a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800733a:	b480      	push	{r7}
 800733c:	b083      	sub	sp, #12
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007342:	bf00      	nop
 8007344:	370c      	adds	r7, #12
 8007346:	46bd      	mov	sp, r7
 8007348:	bc80      	pop	{r7}
 800734a:	4770      	bx	lr

0800734c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007354:	bf00      	nop
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	bc80      	pop	{r7}
 800735c:	4770      	bx	lr

0800735e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800735e:	b480      	push	{r7}
 8007360:	b083      	sub	sp, #12
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	bc80      	pop	{r7}
 800736e:	4770      	bx	lr

08007370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	4a2f      	ldr	r2, [pc, #188]	@ (8007440 <TIM_Base_SetConfig+0xd0>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d00b      	beq.n	80073a0 <TIM_Base_SetConfig+0x30>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800738e:	d007      	beq.n	80073a0 <TIM_Base_SetConfig+0x30>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a2c      	ldr	r2, [pc, #176]	@ (8007444 <TIM_Base_SetConfig+0xd4>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d003      	beq.n	80073a0 <TIM_Base_SetConfig+0x30>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a2b      	ldr	r2, [pc, #172]	@ (8007448 <TIM_Base_SetConfig+0xd8>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d108      	bne.n	80073b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	68fa      	ldr	r2, [r7, #12]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a22      	ldr	r2, [pc, #136]	@ (8007440 <TIM_Base_SetConfig+0xd0>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d00b      	beq.n	80073d2 <TIM_Base_SetConfig+0x62>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073c0:	d007      	beq.n	80073d2 <TIM_Base_SetConfig+0x62>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007444 <TIM_Base_SetConfig+0xd4>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d003      	beq.n	80073d2 <TIM_Base_SetConfig+0x62>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a1e      	ldr	r2, [pc, #120]	@ (8007448 <TIM_Base_SetConfig+0xd8>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d108      	bne.n	80073e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	689a      	ldr	r2, [r3, #8]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a0d      	ldr	r2, [pc, #52]	@ (8007440 <TIM_Base_SetConfig+0xd0>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d103      	bne.n	8007418 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	691a      	ldr	r2, [r3, #16]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d005      	beq.n	8007436 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	f023 0201 	bic.w	r2, r3, #1
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	611a      	str	r2, [r3, #16]
  }
}
 8007436:	bf00      	nop
 8007438:	3714      	adds	r7, #20
 800743a:	46bd      	mov	sp, r7
 800743c:	bc80      	pop	{r7}
 800743e:	4770      	bx	lr
 8007440:	40012c00 	.word	0x40012c00
 8007444:	40000400 	.word	0x40000400
 8007448:	40000800 	.word	0x40000800

0800744c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800744c:	b480      	push	{r7}
 800744e:	b083      	sub	sp, #12
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007454:	bf00      	nop
 8007456:	370c      	adds	r7, #12
 8007458:	46bd      	mov	sp, r7
 800745a:	bc80      	pop	{r7}
 800745c:	4770      	bx	lr

0800745e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800745e:	b480      	push	{r7}
 8007460:	b083      	sub	sp, #12
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007466:	bf00      	nop
 8007468:	370c      	adds	r7, #12
 800746a:	46bd      	mov	sp, r7
 800746c:	bc80      	pop	{r7}
 800746e:	4770      	bx	lr

08007470 <__NVIC_SetPriority>:
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	4603      	mov	r3, r0
 8007478:	6039      	str	r1, [r7, #0]
 800747a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800747c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007480:	2b00      	cmp	r3, #0
 8007482:	db0a      	blt.n	800749a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	b2da      	uxtb	r2, r3
 8007488:	490c      	ldr	r1, [pc, #48]	@ (80074bc <__NVIC_SetPriority+0x4c>)
 800748a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800748e:	0112      	lsls	r2, r2, #4
 8007490:	b2d2      	uxtb	r2, r2
 8007492:	440b      	add	r3, r1
 8007494:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007498:	e00a      	b.n	80074b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	b2da      	uxtb	r2, r3
 800749e:	4908      	ldr	r1, [pc, #32]	@ (80074c0 <__NVIC_SetPriority+0x50>)
 80074a0:	79fb      	ldrb	r3, [r7, #7]
 80074a2:	f003 030f 	and.w	r3, r3, #15
 80074a6:	3b04      	subs	r3, #4
 80074a8:	0112      	lsls	r2, r2, #4
 80074aa:	b2d2      	uxtb	r2, r2
 80074ac:	440b      	add	r3, r1
 80074ae:	761a      	strb	r2, [r3, #24]
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bc80      	pop	{r7}
 80074b8:	4770      	bx	lr
 80074ba:	bf00      	nop
 80074bc:	e000e100 	.word	0xe000e100
 80074c0:	e000ed00 	.word	0xe000ed00

080074c4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80074c4:	b580      	push	{r7, lr}
 80074c6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80074c8:	4b05      	ldr	r3, [pc, #20]	@ (80074e0 <SysTick_Handler+0x1c>)
 80074ca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80074cc:	f001 ffa0 	bl	8009410 <xTaskGetSchedulerState>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d001      	beq.n	80074da <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80074d6:	f002 fe47 	bl	800a168 <xPortSysTickHandler>
  }
}
 80074da:	bf00      	nop
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	e000e010 	.word	0xe000e010

080074e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80074e4:	b580      	push	{r7, lr}
 80074e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80074e8:	2100      	movs	r1, #0
 80074ea:	f06f 0004 	mvn.w	r0, #4
 80074ee:	f7ff ffbf 	bl	8007470 <__NVIC_SetPriority>
#endif
}
 80074f2:	bf00      	nop
 80074f4:	bd80      	pop	{r7, pc}
	...

080074f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074fe:	f3ef 8305 	mrs	r3, IPSR
 8007502:	603b      	str	r3, [r7, #0]
  return(result);
 8007504:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007506:	2b00      	cmp	r3, #0
 8007508:	d003      	beq.n	8007512 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800750a:	f06f 0305 	mvn.w	r3, #5
 800750e:	607b      	str	r3, [r7, #4]
 8007510:	e00c      	b.n	800752c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007512:	4b09      	ldr	r3, [pc, #36]	@ (8007538 <osKernelInitialize+0x40>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d105      	bne.n	8007526 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800751a:	4b07      	ldr	r3, [pc, #28]	@ (8007538 <osKernelInitialize+0x40>)
 800751c:	2201      	movs	r2, #1
 800751e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007520:	2300      	movs	r3, #0
 8007522:	607b      	str	r3, [r7, #4]
 8007524:	e002      	b.n	800752c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007526:	f04f 33ff 	mov.w	r3, #4294967295
 800752a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800752c:	687b      	ldr	r3, [r7, #4]
}
 800752e:	4618      	mov	r0, r3
 8007530:	370c      	adds	r7, #12
 8007532:	46bd      	mov	sp, r7
 8007534:	bc80      	pop	{r7}
 8007536:	4770      	bx	lr
 8007538:	200006f0 	.word	0x200006f0

0800753c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007542:	f3ef 8305 	mrs	r3, IPSR
 8007546:	603b      	str	r3, [r7, #0]
  return(result);
 8007548:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <osKernelStart+0x1a>
    stat = osErrorISR;
 800754e:	f06f 0305 	mvn.w	r3, #5
 8007552:	607b      	str	r3, [r7, #4]
 8007554:	e010      	b.n	8007578 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007556:	4b0b      	ldr	r3, [pc, #44]	@ (8007584 <osKernelStart+0x48>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2b01      	cmp	r3, #1
 800755c:	d109      	bne.n	8007572 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800755e:	f7ff ffc1 	bl	80074e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007562:	4b08      	ldr	r3, [pc, #32]	@ (8007584 <osKernelStart+0x48>)
 8007564:	2202      	movs	r2, #2
 8007566:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007568:	f001 faf2 	bl	8008b50 <vTaskStartScheduler>
      stat = osOK;
 800756c:	2300      	movs	r3, #0
 800756e:	607b      	str	r3, [r7, #4]
 8007570:	e002      	b.n	8007578 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007572:	f04f 33ff 	mov.w	r3, #4294967295
 8007576:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007578:	687b      	ldr	r3, [r7, #4]
}
 800757a:	4618      	mov	r0, r3
 800757c:	3708      	adds	r7, #8
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	200006f0 	.word	0x200006f0

08007588 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007588:	b580      	push	{r7, lr}
 800758a:	b08e      	sub	sp, #56	@ 0x38
 800758c:	af04      	add	r7, sp, #16
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007594:	2300      	movs	r3, #0
 8007596:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007598:	f3ef 8305 	mrs	r3, IPSR
 800759c:	617b      	str	r3, [r7, #20]
  return(result);
 800759e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d17e      	bne.n	80076a2 <osThreadNew+0x11a>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d07b      	beq.n	80076a2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80075aa:	2380      	movs	r3, #128	@ 0x80
 80075ac:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80075ae:	2318      	movs	r3, #24
 80075b0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80075b2:	2300      	movs	r3, #0
 80075b4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80075b6:	f04f 33ff 	mov.w	r3, #4294967295
 80075ba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d045      	beq.n	800764e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d002      	beq.n	80075d0 <osThreadNew+0x48>
        name = attr->name;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	699b      	ldr	r3, [r3, #24]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d002      	beq.n	80075de <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	699b      	ldr	r3, [r3, #24]
 80075dc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d008      	beq.n	80075f6 <osThreadNew+0x6e>
 80075e4:	69fb      	ldr	r3, [r7, #28]
 80075e6:	2b38      	cmp	r3, #56	@ 0x38
 80075e8:	d805      	bhi.n	80075f6 <osThreadNew+0x6e>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <osThreadNew+0x72>
        return (NULL);
 80075f6:	2300      	movs	r3, #0
 80075f8:	e054      	b.n	80076a4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	695b      	ldr	r3, [r3, #20]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d003      	beq.n	800760a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	695b      	ldr	r3, [r3, #20]
 8007606:	089b      	lsrs	r3, r3, #2
 8007608:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00e      	beq.n	8007630 <osThreadNew+0xa8>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	2ba7      	cmp	r3, #167	@ 0xa7
 8007618:	d90a      	bls.n	8007630 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800761e:	2b00      	cmp	r3, #0
 8007620:	d006      	beq.n	8007630 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d002      	beq.n	8007630 <osThreadNew+0xa8>
        mem = 1;
 800762a:	2301      	movs	r3, #1
 800762c:	61bb      	str	r3, [r7, #24]
 800762e:	e010      	b.n	8007652 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d10c      	bne.n	8007652 <osThreadNew+0xca>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d108      	bne.n	8007652 <osThreadNew+0xca>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	691b      	ldr	r3, [r3, #16]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d104      	bne.n	8007652 <osThreadNew+0xca>
          mem = 0;
 8007648:	2300      	movs	r3, #0
 800764a:	61bb      	str	r3, [r7, #24]
 800764c:	e001      	b.n	8007652 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800764e:	2300      	movs	r3, #0
 8007650:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	2b01      	cmp	r3, #1
 8007656:	d110      	bne.n	800767a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007660:	9202      	str	r2, [sp, #8]
 8007662:	9301      	str	r3, [sp, #4]
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	6a3a      	ldr	r2, [r7, #32]
 800766c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800766e:	68f8      	ldr	r0, [r7, #12]
 8007670:	f001 f806 	bl	8008680 <xTaskCreateStatic>
 8007674:	4603      	mov	r3, r0
 8007676:	613b      	str	r3, [r7, #16]
 8007678:	e013      	b.n	80076a2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800767a:	69bb      	ldr	r3, [r7, #24]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d110      	bne.n	80076a2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007680:	6a3b      	ldr	r3, [r7, #32]
 8007682:	b29a      	uxth	r2, r3
 8007684:	f107 0310 	add.w	r3, r7, #16
 8007688:	9301      	str	r3, [sp, #4]
 800768a:	69fb      	ldr	r3, [r7, #28]
 800768c:	9300      	str	r3, [sp, #0]
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f001 f854 	bl	8008740 <xTaskCreate>
 8007698:	4603      	mov	r3, r0
 800769a:	2b01      	cmp	r3, #1
 800769c:	d001      	beq.n	80076a2 <osThreadNew+0x11a>
            hTask = NULL;
 800769e:	2300      	movs	r3, #0
 80076a0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80076a2:	693b      	ldr	r3, [r7, #16]
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3728      	adds	r7, #40	@ 0x28
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076b4:	f3ef 8305 	mrs	r3, IPSR
 80076b8:	60bb      	str	r3, [r7, #8]
  return(result);
 80076ba:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <osDelay+0x1c>
    stat = osErrorISR;
 80076c0:	f06f 0305 	mvn.w	r3, #5
 80076c4:	60fb      	str	r3, [r7, #12]
 80076c6:	e007      	b.n	80076d8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80076c8:	2300      	movs	r3, #0
 80076ca:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d002      	beq.n	80076d8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f001 fa06 	bl	8008ae4 <vTaskDelay>
    }
  }

  return (stat);
 80076d8:	68fb      	ldr	r3, [r7, #12]
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3710      	adds	r7, #16
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
	...

080076e4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80076e4:	b480      	push	{r7}
 80076e6:	b085      	sub	sp, #20
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	4a06      	ldr	r2, [pc, #24]	@ (800770c <vApplicationGetIdleTaskMemory+0x28>)
 80076f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	4a05      	ldr	r2, [pc, #20]	@ (8007710 <vApplicationGetIdleTaskMemory+0x2c>)
 80076fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2280      	movs	r2, #128	@ 0x80
 8007700:	601a      	str	r2, [r3, #0]
}
 8007702:	bf00      	nop
 8007704:	3714      	adds	r7, #20
 8007706:	46bd      	mov	sp, r7
 8007708:	bc80      	pop	{r7}
 800770a:	4770      	bx	lr
 800770c:	200006f4 	.word	0x200006f4
 8007710:	2000079c 	.word	0x2000079c

08007714 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	60f8      	str	r0, [r7, #12]
 800771c:	60b9      	str	r1, [r7, #8]
 800771e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	4a07      	ldr	r2, [pc, #28]	@ (8007740 <vApplicationGetTimerTaskMemory+0x2c>)
 8007724:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	4a06      	ldr	r2, [pc, #24]	@ (8007744 <vApplicationGetTimerTaskMemory+0x30>)
 800772a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007732:	601a      	str	r2, [r3, #0]
}
 8007734:	bf00      	nop
 8007736:	3714      	adds	r7, #20
 8007738:	46bd      	mov	sp, r7
 800773a:	bc80      	pop	{r7}
 800773c:	4770      	bx	lr
 800773e:	bf00      	nop
 8007740:	2000099c 	.word	0x2000099c
 8007744:	20000a44 	.word	0x20000a44

08007748 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f103 0208 	add.w	r2, r3, #8
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f04f 32ff 	mov.w	r2, #4294967295
 8007760:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f103 0208 	add.w	r2, r3, #8
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f103 0208 	add.w	r2, r3, #8
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800777c:	bf00      	nop
 800777e:	370c      	adds	r7, #12
 8007780:	46bd      	mov	sp, r7
 8007782:	bc80      	pop	{r7}
 8007784:	4770      	bx	lr

08007786 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007786:	b480      	push	{r7}
 8007788:	b083      	sub	sp, #12
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007794:	bf00      	nop
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	bc80      	pop	{r7}
 800779c:	4770      	bx	lr

0800779e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800779e:	b480      	push	{r7}
 80077a0:	b085      	sub	sp, #20
 80077a2:	af00      	add	r7, sp, #0
 80077a4:	6078      	str	r0, [r7, #4]
 80077a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	689a      	ldr	r2, [r3, #8]
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	683a      	ldr	r2, [r7, #0]
 80077c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	683a      	ldr	r2, [r7, #0]
 80077c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	1c5a      	adds	r2, r3, #1
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	601a      	str	r2, [r3, #0]
}
 80077da:	bf00      	nop
 80077dc:	3714      	adds	r7, #20
 80077de:	46bd      	mov	sp, r7
 80077e0:	bc80      	pop	{r7}
 80077e2:	4770      	bx	lr

080077e4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80077e4:	b480      	push	{r7}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077fa:	d103      	bne.n	8007804 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	691b      	ldr	r3, [r3, #16]
 8007800:	60fb      	str	r3, [r7, #12]
 8007802:	e00c      	b.n	800781e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	3308      	adds	r3, #8
 8007808:	60fb      	str	r3, [r7, #12]
 800780a:	e002      	b.n	8007812 <vListInsert+0x2e>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	60fb      	str	r3, [r7, #12]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68ba      	ldr	r2, [r7, #8]
 800781a:	429a      	cmp	r2, r3
 800781c:	d2f6      	bcs.n	800780c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	683a      	ldr	r2, [r7, #0]
 8007838:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	1c5a      	adds	r2, r3, #1
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	601a      	str	r2, [r3, #0]
}
 800784a:	bf00      	nop
 800784c:	3714      	adds	r7, #20
 800784e:	46bd      	mov	sp, r7
 8007850:	bc80      	pop	{r7}
 8007852:	4770      	bx	lr

08007854 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007854:	b480      	push	{r7}
 8007856:	b085      	sub	sp, #20
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	6892      	ldr	r2, [r2, #8]
 800786a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	6852      	ldr	r2, [r2, #4]
 8007874:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	429a      	cmp	r2, r3
 800787e:	d103      	bne.n	8007888 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	689a      	ldr	r2, [r3, #8]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	1e5a      	subs	r2, r3, #1
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
}
 800789c:	4618      	mov	r0, r3
 800789e:	3714      	adds	r7, #20
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bc80      	pop	{r7}
 80078a4:	4770      	bx	lr
	...

080078a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b084      	sub	sp, #16
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10b      	bne.n	80078d4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80078ce:	bf00      	nop
 80078d0:	bf00      	nop
 80078d2:	e7fd      	b.n	80078d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80078d4:	f002 fbca 	bl	800a06c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078e0:	68f9      	ldr	r1, [r7, #12]
 80078e2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80078e4:	fb01 f303 	mul.w	r3, r1, r3
 80078e8:	441a      	add	r2, r3
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2200      	movs	r2, #0
 80078f2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007904:	3b01      	subs	r3, #1
 8007906:	68f9      	ldr	r1, [r7, #12]
 8007908:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800790a:	fb01 f303 	mul.w	r3, r1, r3
 800790e:	441a      	add	r2, r3
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	22ff      	movs	r2, #255	@ 0xff
 8007918:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	22ff      	movs	r2, #255	@ 0xff
 8007920:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d114      	bne.n	8007954 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d01a      	beq.n	8007968 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	3310      	adds	r3, #16
 8007936:	4618      	mov	r0, r3
 8007938:	f001 fba4 	bl	8009084 <xTaskRemoveFromEventList>
 800793c:	4603      	mov	r3, r0
 800793e:	2b00      	cmp	r3, #0
 8007940:	d012      	beq.n	8007968 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007942:	4b0d      	ldr	r3, [pc, #52]	@ (8007978 <xQueueGenericReset+0xd0>)
 8007944:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007948:	601a      	str	r2, [r3, #0]
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	f3bf 8f6f 	isb	sy
 8007952:	e009      	b.n	8007968 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	3310      	adds	r3, #16
 8007958:	4618      	mov	r0, r3
 800795a:	f7ff fef5 	bl	8007748 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	3324      	adds	r3, #36	@ 0x24
 8007962:	4618      	mov	r0, r3
 8007964:	f7ff fef0 	bl	8007748 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007968:	f002 fbb0 	bl	800a0cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800796c:	2301      	movs	r3, #1
}
 800796e:	4618      	mov	r0, r3
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	e000ed04 	.word	0xe000ed04

0800797c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800797c:	b580      	push	{r7, lr}
 800797e:	b08e      	sub	sp, #56	@ 0x38
 8007980:	af02      	add	r7, sp, #8
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	607a      	str	r2, [r7, #4]
 8007988:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d10b      	bne.n	80079a8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007994:	f383 8811 	msr	BASEPRI, r3
 8007998:	f3bf 8f6f 	isb	sy
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80079a2:	bf00      	nop
 80079a4:	bf00      	nop
 80079a6:	e7fd      	b.n	80079a4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d10b      	bne.n	80079c6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80079ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b2:	f383 8811 	msr	BASEPRI, r3
 80079b6:	f3bf 8f6f 	isb	sy
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079c0:	bf00      	nop
 80079c2:	bf00      	nop
 80079c4:	e7fd      	b.n	80079c2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d002      	beq.n	80079d2 <xQueueGenericCreateStatic+0x56>
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d001      	beq.n	80079d6 <xQueueGenericCreateStatic+0x5a>
 80079d2:	2301      	movs	r3, #1
 80079d4:	e000      	b.n	80079d8 <xQueueGenericCreateStatic+0x5c>
 80079d6:	2300      	movs	r3, #0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d10b      	bne.n	80079f4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80079dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e0:	f383 8811 	msr	BASEPRI, r3
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	f3bf 8f4f 	dsb	sy
 80079ec:	623b      	str	r3, [r7, #32]
}
 80079ee:	bf00      	nop
 80079f0:	bf00      	nop
 80079f2:	e7fd      	b.n	80079f0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d102      	bne.n	8007a00 <xQueueGenericCreateStatic+0x84>
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d101      	bne.n	8007a04 <xQueueGenericCreateStatic+0x88>
 8007a00:	2301      	movs	r3, #1
 8007a02:	e000      	b.n	8007a06 <xQueueGenericCreateStatic+0x8a>
 8007a04:	2300      	movs	r3, #0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d10b      	bne.n	8007a22 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a0e:	f383 8811 	msr	BASEPRI, r3
 8007a12:	f3bf 8f6f 	isb	sy
 8007a16:	f3bf 8f4f 	dsb	sy
 8007a1a:	61fb      	str	r3, [r7, #28]
}
 8007a1c:	bf00      	nop
 8007a1e:	bf00      	nop
 8007a20:	e7fd      	b.n	8007a1e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007a22:	2350      	movs	r3, #80	@ 0x50
 8007a24:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	2b50      	cmp	r3, #80	@ 0x50
 8007a2a:	d00b      	beq.n	8007a44 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a30:	f383 8811 	msr	BASEPRI, r3
 8007a34:	f3bf 8f6f 	isb	sy
 8007a38:	f3bf 8f4f 	dsb	sy
 8007a3c:	61bb      	str	r3, [r7, #24]
}
 8007a3e:	bf00      	nop
 8007a40:	bf00      	nop
 8007a42:	e7fd      	b.n	8007a40 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007a44:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d00d      	beq.n	8007a6c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a58:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a5e:	9300      	str	r3, [sp, #0]
 8007a60:	4613      	mov	r3, r2
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	68b9      	ldr	r1, [r7, #8]
 8007a66:	68f8      	ldr	r0, [r7, #12]
 8007a68:	f000 f840 	bl	8007aec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3730      	adds	r7, #48	@ 0x30
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}

08007a76 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007a76:	b580      	push	{r7, lr}
 8007a78:	b08a      	sub	sp, #40	@ 0x28
 8007a7a:	af02      	add	r7, sp, #8
 8007a7c:	60f8      	str	r0, [r7, #12]
 8007a7e:	60b9      	str	r1, [r7, #8]
 8007a80:	4613      	mov	r3, r2
 8007a82:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d10b      	bne.n	8007aa2 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a8e:	f383 8811 	msr	BASEPRI, r3
 8007a92:	f3bf 8f6f 	isb	sy
 8007a96:	f3bf 8f4f 	dsb	sy
 8007a9a:	613b      	str	r3, [r7, #16]
}
 8007a9c:	bf00      	nop
 8007a9e:	bf00      	nop
 8007aa0:	e7fd      	b.n	8007a9e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	68ba      	ldr	r2, [r7, #8]
 8007aa6:	fb02 f303 	mul.w	r3, r2, r3
 8007aaa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007aac:	69fb      	ldr	r3, [r7, #28]
 8007aae:	3350      	adds	r3, #80	@ 0x50
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f002 fbdd 	bl	800a270 <pvPortMalloc>
 8007ab6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d011      	beq.n	8007ae2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	3350      	adds	r3, #80	@ 0x50
 8007ac6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ad0:	79fa      	ldrb	r2, [r7, #7]
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	9300      	str	r3, [sp, #0]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	697a      	ldr	r2, [r7, #20]
 8007ada:	68b9      	ldr	r1, [r7, #8]
 8007adc:	68f8      	ldr	r0, [r7, #12]
 8007ade:	f000 f805 	bl	8007aec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007ae2:	69bb      	ldr	r3, [r7, #24]
	}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3720      	adds	r7, #32
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	607a      	str	r2, [r7, #4]
 8007af8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d103      	bne.n	8007b08 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007b00:	69bb      	ldr	r3, [r7, #24]
 8007b02:	69ba      	ldr	r2, [r7, #24]
 8007b04:	601a      	str	r2, [r3, #0]
 8007b06:	e002      	b.n	8007b0e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	68fa      	ldr	r2, [r7, #12]
 8007b12:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007b14:	69bb      	ldr	r3, [r7, #24]
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007b1a:	2101      	movs	r1, #1
 8007b1c:	69b8      	ldr	r0, [r7, #24]
 8007b1e:	f7ff fec3 	bl	80078a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	78fa      	ldrb	r2, [r7, #3]
 8007b26:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007b2a:	bf00      	nop
 8007b2c:	3710      	adds	r7, #16
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
	...

08007b34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b08e      	sub	sp, #56	@ 0x38
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	607a      	str	r2, [r7, #4]
 8007b40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007b42:	2300      	movs	r3, #0
 8007b44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d10b      	bne.n	8007b68 <xQueueGenericSend+0x34>
	__asm volatile
 8007b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b54:	f383 8811 	msr	BASEPRI, r3
 8007b58:	f3bf 8f6f 	isb	sy
 8007b5c:	f3bf 8f4f 	dsb	sy
 8007b60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b62:	bf00      	nop
 8007b64:	bf00      	nop
 8007b66:	e7fd      	b.n	8007b64 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d103      	bne.n	8007b76 <xQueueGenericSend+0x42>
 8007b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d101      	bne.n	8007b7a <xQueueGenericSend+0x46>
 8007b76:	2301      	movs	r3, #1
 8007b78:	e000      	b.n	8007b7c <xQueueGenericSend+0x48>
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d10b      	bne.n	8007b98 <xQueueGenericSend+0x64>
	__asm volatile
 8007b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b84:	f383 8811 	msr	BASEPRI, r3
 8007b88:	f3bf 8f6f 	isb	sy
 8007b8c:	f3bf 8f4f 	dsb	sy
 8007b90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007b92:	bf00      	nop
 8007b94:	bf00      	nop
 8007b96:	e7fd      	b.n	8007b94 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	2b02      	cmp	r3, #2
 8007b9c:	d103      	bne.n	8007ba6 <xQueueGenericSend+0x72>
 8007b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d101      	bne.n	8007baa <xQueueGenericSend+0x76>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e000      	b.n	8007bac <xQueueGenericSend+0x78>
 8007baa:	2300      	movs	r3, #0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d10b      	bne.n	8007bc8 <xQueueGenericSend+0x94>
	__asm volatile
 8007bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb4:	f383 8811 	msr	BASEPRI, r3
 8007bb8:	f3bf 8f6f 	isb	sy
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	623b      	str	r3, [r7, #32]
}
 8007bc2:	bf00      	nop
 8007bc4:	bf00      	nop
 8007bc6:	e7fd      	b.n	8007bc4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007bc8:	f001 fc22 	bl	8009410 <xTaskGetSchedulerState>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d102      	bne.n	8007bd8 <xQueueGenericSend+0xa4>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d101      	bne.n	8007bdc <xQueueGenericSend+0xa8>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e000      	b.n	8007bde <xQueueGenericSend+0xaa>
 8007bdc:	2300      	movs	r3, #0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d10b      	bne.n	8007bfa <xQueueGenericSend+0xc6>
	__asm volatile
 8007be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be6:	f383 8811 	msr	BASEPRI, r3
 8007bea:	f3bf 8f6f 	isb	sy
 8007bee:	f3bf 8f4f 	dsb	sy
 8007bf2:	61fb      	str	r3, [r7, #28]
}
 8007bf4:	bf00      	nop
 8007bf6:	bf00      	nop
 8007bf8:	e7fd      	b.n	8007bf6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007bfa:	f002 fa37 	bl	800a06c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d302      	bcc.n	8007c10 <xQueueGenericSend+0xdc>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2b02      	cmp	r3, #2
 8007c0e:	d129      	bne.n	8007c64 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c10:	683a      	ldr	r2, [r7, #0]
 8007c12:	68b9      	ldr	r1, [r7, #8]
 8007c14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c16:	f000 fbc6 	bl	80083a6 <prvCopyDataToQueue>
 8007c1a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d010      	beq.n	8007c46 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c26:	3324      	adds	r3, #36	@ 0x24
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f001 fa2b 	bl	8009084 <xTaskRemoveFromEventList>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d013      	beq.n	8007c5c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007c34:	4b3f      	ldr	r3, [pc, #252]	@ (8007d34 <xQueueGenericSend+0x200>)
 8007c36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c3a:	601a      	str	r2, [r3, #0]
 8007c3c:	f3bf 8f4f 	dsb	sy
 8007c40:	f3bf 8f6f 	isb	sy
 8007c44:	e00a      	b.n	8007c5c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d007      	beq.n	8007c5c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007c4c:	4b39      	ldr	r3, [pc, #228]	@ (8007d34 <xQueueGenericSend+0x200>)
 8007c4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c52:	601a      	str	r2, [r3, #0]
 8007c54:	f3bf 8f4f 	dsb	sy
 8007c58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007c5c:	f002 fa36 	bl	800a0cc <vPortExitCritical>
				return pdPASS;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e063      	b.n	8007d2c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d103      	bne.n	8007c72 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007c6a:	f002 fa2f 	bl	800a0cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	e05c      	b.n	8007d2c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d106      	bne.n	8007c86 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c78:	f107 0314 	add.w	r3, r7, #20
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f001 fa65 	bl	800914c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c82:	2301      	movs	r3, #1
 8007c84:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c86:	f002 fa21 	bl	800a0cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c8a:	f000 ffd1 	bl	8008c30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c8e:	f002 f9ed 	bl	800a06c <vPortEnterCritical>
 8007c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c98:	b25b      	sxtb	r3, r3
 8007c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9e:	d103      	bne.n	8007ca8 <xQueueGenericSend+0x174>
 8007ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007caa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cae:	b25b      	sxtb	r3, r3
 8007cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cb4:	d103      	bne.n	8007cbe <xQueueGenericSend+0x18a>
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007cbe:	f002 fa05 	bl	800a0cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007cc2:	1d3a      	adds	r2, r7, #4
 8007cc4:	f107 0314 	add.w	r3, r7, #20
 8007cc8:	4611      	mov	r1, r2
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f001 fa54 	bl	8009178 <xTaskCheckForTimeOut>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d124      	bne.n	8007d20 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007cd6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cd8:	f000 fc5d 	bl	8008596 <prvIsQueueFull>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d018      	beq.n	8007d14 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce4:	3310      	adds	r3, #16
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	4611      	mov	r1, r2
 8007cea:	4618      	mov	r0, r3
 8007cec:	f001 f978 	bl	8008fe0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007cf0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cf2:	f000 fbe8 	bl	80084c6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007cf6:	f000 ffa9 	bl	8008c4c <xTaskResumeAll>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f47f af7c 	bne.w	8007bfa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007d02:	4b0c      	ldr	r3, [pc, #48]	@ (8007d34 <xQueueGenericSend+0x200>)
 8007d04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d08:	601a      	str	r2, [r3, #0]
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	f3bf 8f6f 	isb	sy
 8007d12:	e772      	b.n	8007bfa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007d14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d16:	f000 fbd6 	bl	80084c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007d1a:	f000 ff97 	bl	8008c4c <xTaskResumeAll>
 8007d1e:	e76c      	b.n	8007bfa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007d20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d22:	f000 fbd0 	bl	80084c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007d26:	f000 ff91 	bl	8008c4c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007d2a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3738      	adds	r7, #56	@ 0x38
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	e000ed04 	.word	0xe000ed04

08007d38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b090      	sub	sp, #64	@ 0x40
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	607a      	str	r2, [r7, #4]
 8007d44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d10b      	bne.n	8007d68 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d54:	f383 8811 	msr	BASEPRI, r3
 8007d58:	f3bf 8f6f 	isb	sy
 8007d5c:	f3bf 8f4f 	dsb	sy
 8007d60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007d62:	bf00      	nop
 8007d64:	bf00      	nop
 8007d66:	e7fd      	b.n	8007d64 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d103      	bne.n	8007d76 <xQueueGenericSendFromISR+0x3e>
 8007d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d101      	bne.n	8007d7a <xQueueGenericSendFromISR+0x42>
 8007d76:	2301      	movs	r3, #1
 8007d78:	e000      	b.n	8007d7c <xQueueGenericSendFromISR+0x44>
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d10b      	bne.n	8007d98 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d84:	f383 8811 	msr	BASEPRI, r3
 8007d88:	f3bf 8f6f 	isb	sy
 8007d8c:	f3bf 8f4f 	dsb	sy
 8007d90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007d92:	bf00      	nop
 8007d94:	bf00      	nop
 8007d96:	e7fd      	b.n	8007d94 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	2b02      	cmp	r3, #2
 8007d9c:	d103      	bne.n	8007da6 <xQueueGenericSendFromISR+0x6e>
 8007d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d101      	bne.n	8007daa <xQueueGenericSendFromISR+0x72>
 8007da6:	2301      	movs	r3, #1
 8007da8:	e000      	b.n	8007dac <xQueueGenericSendFromISR+0x74>
 8007daa:	2300      	movs	r3, #0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10b      	bne.n	8007dc8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db4:	f383 8811 	msr	BASEPRI, r3
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	623b      	str	r3, [r7, #32]
}
 8007dc2:	bf00      	nop
 8007dc4:	bf00      	nop
 8007dc6:	e7fd      	b.n	8007dc4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007dc8:	f002 fa12 	bl	800a1f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007dcc:	f3ef 8211 	mrs	r2, BASEPRI
 8007dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd4:	f383 8811 	msr	BASEPRI, r3
 8007dd8:	f3bf 8f6f 	isb	sy
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	61fa      	str	r2, [r7, #28]
 8007de2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007de4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007de6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d302      	bcc.n	8007dfa <xQueueGenericSendFromISR+0xc2>
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	2b02      	cmp	r3, #2
 8007df8:	d12f      	bne.n	8007e5a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dfc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e0a:	683a      	ldr	r2, [r7, #0]
 8007e0c:	68b9      	ldr	r1, [r7, #8]
 8007e0e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007e10:	f000 fac9 	bl	80083a6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007e14:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e1c:	d112      	bne.n	8007e44 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d016      	beq.n	8007e54 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e28:	3324      	adds	r3, #36	@ 0x24
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f001 f92a 	bl	8009084 <xTaskRemoveFromEventList>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d00e      	beq.n	8007e54 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d00b      	beq.n	8007e54 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	601a      	str	r2, [r3, #0]
 8007e42:	e007      	b.n	8007e54 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e44:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007e48:	3301      	adds	r3, #1
 8007e4a:	b2db      	uxtb	r3, r3
 8007e4c:	b25a      	sxtb	r2, r3
 8007e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007e54:	2301      	movs	r3, #1
 8007e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007e58:	e001      	b.n	8007e5e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e60:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007e68:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3740      	adds	r7, #64	@ 0x40
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b08e      	sub	sp, #56	@ 0x38
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d10b      	bne.n	8007ea0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8c:	f383 8811 	msr	BASEPRI, r3
 8007e90:	f3bf 8f6f 	isb	sy
 8007e94:	f3bf 8f4f 	dsb	sy
 8007e98:	623b      	str	r3, [r7, #32]
}
 8007e9a:	bf00      	nop
 8007e9c:	bf00      	nop
 8007e9e:	e7fd      	b.n	8007e9c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d00b      	beq.n	8007ec0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eac:	f383 8811 	msr	BASEPRI, r3
 8007eb0:	f3bf 8f6f 	isb	sy
 8007eb4:	f3bf 8f4f 	dsb	sy
 8007eb8:	61fb      	str	r3, [r7, #28]
}
 8007eba:	bf00      	nop
 8007ebc:	bf00      	nop
 8007ebe:	e7fd      	b.n	8007ebc <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d103      	bne.n	8007ed0 <xQueueGiveFromISR+0x5c>
 8007ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d101      	bne.n	8007ed4 <xQueueGiveFromISR+0x60>
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e000      	b.n	8007ed6 <xQueueGiveFromISR+0x62>
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d10b      	bne.n	8007ef2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ede:	f383 8811 	msr	BASEPRI, r3
 8007ee2:	f3bf 8f6f 	isb	sy
 8007ee6:	f3bf 8f4f 	dsb	sy
 8007eea:	61bb      	str	r3, [r7, #24]
}
 8007eec:	bf00      	nop
 8007eee:	bf00      	nop
 8007ef0:	e7fd      	b.n	8007eee <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ef2:	f002 f97d 	bl	800a1f0 <vPortValidateInterruptPriority>
	__asm volatile
 8007ef6:	f3ef 8211 	mrs	r2, BASEPRI
 8007efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efe:	f383 8811 	msr	BASEPRI, r3
 8007f02:	f3bf 8f6f 	isb	sy
 8007f06:	f3bf 8f4f 	dsb	sy
 8007f0a:	617a      	str	r2, [r7, #20]
 8007f0c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007f0e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f16:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d22b      	bcs.n	8007f7a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2e:	1c5a      	adds	r2, r3, #1
 8007f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f32:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f34:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f3c:	d112      	bne.n	8007f64 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d016      	beq.n	8007f74 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f48:	3324      	adds	r3, #36	@ 0x24
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f001 f89a 	bl	8009084 <xTaskRemoveFromEventList>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00e      	beq.n	8007f74 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d00b      	beq.n	8007f74 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	601a      	str	r2, [r3, #0]
 8007f62:	e007      	b.n	8007f74 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f68:	3301      	adds	r3, #1
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	b25a      	sxtb	r2, r3
 8007f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007f74:	2301      	movs	r3, #1
 8007f76:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f78:	e001      	b.n	8007f7e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f80:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f383 8811 	msr	BASEPRI, r3
}
 8007f88:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3738      	adds	r7, #56	@ 0x38
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b08c      	sub	sp, #48	@ 0x30
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10b      	bne.n	8007fc6 <xQueueReceive+0x32>
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	623b      	str	r3, [r7, #32]
}
 8007fc0:	bf00      	nop
 8007fc2:	bf00      	nop
 8007fc4:	e7fd      	b.n	8007fc2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d103      	bne.n	8007fd4 <xQueueReceive+0x40>
 8007fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d101      	bne.n	8007fd8 <xQueueReceive+0x44>
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	e000      	b.n	8007fda <xQueueReceive+0x46>
 8007fd8:	2300      	movs	r3, #0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d10b      	bne.n	8007ff6 <xQueueReceive+0x62>
	__asm volatile
 8007fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe2:	f383 8811 	msr	BASEPRI, r3
 8007fe6:	f3bf 8f6f 	isb	sy
 8007fea:	f3bf 8f4f 	dsb	sy
 8007fee:	61fb      	str	r3, [r7, #28]
}
 8007ff0:	bf00      	nop
 8007ff2:	bf00      	nop
 8007ff4:	e7fd      	b.n	8007ff2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ff6:	f001 fa0b 	bl	8009410 <xTaskGetSchedulerState>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d102      	bne.n	8008006 <xQueueReceive+0x72>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d101      	bne.n	800800a <xQueueReceive+0x76>
 8008006:	2301      	movs	r3, #1
 8008008:	e000      	b.n	800800c <xQueueReceive+0x78>
 800800a:	2300      	movs	r3, #0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10b      	bne.n	8008028 <xQueueReceive+0x94>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	61bb      	str	r3, [r7, #24]
}
 8008022:	bf00      	nop
 8008024:	bf00      	nop
 8008026:	e7fd      	b.n	8008024 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008028:	f002 f820 	bl	800a06c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800802c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800802e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008030:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008034:	2b00      	cmp	r3, #0
 8008036:	d01f      	beq.n	8008078 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008038:	68b9      	ldr	r1, [r7, #8]
 800803a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800803c:	f000 fa1d 	bl	800847a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008042:	1e5a      	subs	r2, r3, #1
 8008044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008046:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800804a:	691b      	ldr	r3, [r3, #16]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00f      	beq.n	8008070 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008052:	3310      	adds	r3, #16
 8008054:	4618      	mov	r0, r3
 8008056:	f001 f815 	bl	8009084 <xTaskRemoveFromEventList>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d007      	beq.n	8008070 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008060:	4b3c      	ldr	r3, [pc, #240]	@ (8008154 <xQueueReceive+0x1c0>)
 8008062:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008066:	601a      	str	r2, [r3, #0]
 8008068:	f3bf 8f4f 	dsb	sy
 800806c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008070:	f002 f82c 	bl	800a0cc <vPortExitCritical>
				return pdPASS;
 8008074:	2301      	movs	r3, #1
 8008076:	e069      	b.n	800814c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d103      	bne.n	8008086 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800807e:	f002 f825 	bl	800a0cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008082:	2300      	movs	r3, #0
 8008084:	e062      	b.n	800814c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008088:	2b00      	cmp	r3, #0
 800808a:	d106      	bne.n	800809a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800808c:	f107 0310 	add.w	r3, r7, #16
 8008090:	4618      	mov	r0, r3
 8008092:	f001 f85b 	bl	800914c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008096:	2301      	movs	r3, #1
 8008098:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800809a:	f002 f817 	bl	800a0cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800809e:	f000 fdc7 	bl	8008c30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080a2:	f001 ffe3 	bl	800a06c <vPortEnterCritical>
 80080a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080ac:	b25b      	sxtb	r3, r3
 80080ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b2:	d103      	bne.n	80080bc <xQueueReceive+0x128>
 80080b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080c2:	b25b      	sxtb	r3, r3
 80080c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080c8:	d103      	bne.n	80080d2 <xQueueReceive+0x13e>
 80080ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080cc:	2200      	movs	r2, #0
 80080ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080d2:	f001 fffb 	bl	800a0cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080d6:	1d3a      	adds	r2, r7, #4
 80080d8:	f107 0310 	add.w	r3, r7, #16
 80080dc:	4611      	mov	r1, r2
 80080de:	4618      	mov	r0, r3
 80080e0:	f001 f84a 	bl	8009178 <xTaskCheckForTimeOut>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d123      	bne.n	8008132 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080ec:	f000 fa3d 	bl	800856a <prvIsQueueEmpty>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d017      	beq.n	8008126 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f8:	3324      	adds	r3, #36	@ 0x24
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	4611      	mov	r1, r2
 80080fe:	4618      	mov	r0, r3
 8008100:	f000 ff6e 	bl	8008fe0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008104:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008106:	f000 f9de 	bl	80084c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800810a:	f000 fd9f 	bl	8008c4c <xTaskResumeAll>
 800810e:	4603      	mov	r3, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d189      	bne.n	8008028 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008114:	4b0f      	ldr	r3, [pc, #60]	@ (8008154 <xQueueReceive+0x1c0>)
 8008116:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800811a:	601a      	str	r2, [r3, #0]
 800811c:	f3bf 8f4f 	dsb	sy
 8008120:	f3bf 8f6f 	isb	sy
 8008124:	e780      	b.n	8008028 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008126:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008128:	f000 f9cd 	bl	80084c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800812c:	f000 fd8e 	bl	8008c4c <xTaskResumeAll>
 8008130:	e77a      	b.n	8008028 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008132:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008134:	f000 f9c7 	bl	80084c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008138:	f000 fd88 	bl	8008c4c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800813c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800813e:	f000 fa14 	bl	800856a <prvIsQueueEmpty>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	f43f af6f 	beq.w	8008028 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800814a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800814c:	4618      	mov	r0, r3
 800814e:	3730      	adds	r7, #48	@ 0x30
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}
 8008154:	e000ed04 	.word	0xe000ed04

08008158 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b08e      	sub	sp, #56	@ 0x38
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008162:	2300      	movs	r3, #0
 8008164:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800816a:	2300      	movs	r3, #0
 800816c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800816e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008170:	2b00      	cmp	r3, #0
 8008172:	d10b      	bne.n	800818c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008178:	f383 8811 	msr	BASEPRI, r3
 800817c:	f3bf 8f6f 	isb	sy
 8008180:	f3bf 8f4f 	dsb	sy
 8008184:	623b      	str	r3, [r7, #32]
}
 8008186:	bf00      	nop
 8008188:	bf00      	nop
 800818a:	e7fd      	b.n	8008188 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800818c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800818e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008190:	2b00      	cmp	r3, #0
 8008192:	d00b      	beq.n	80081ac <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008198:	f383 8811 	msr	BASEPRI, r3
 800819c:	f3bf 8f6f 	isb	sy
 80081a0:	f3bf 8f4f 	dsb	sy
 80081a4:	61fb      	str	r3, [r7, #28]
}
 80081a6:	bf00      	nop
 80081a8:	bf00      	nop
 80081aa:	e7fd      	b.n	80081a8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80081ac:	f001 f930 	bl	8009410 <xTaskGetSchedulerState>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d102      	bne.n	80081bc <xQueueSemaphoreTake+0x64>
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d101      	bne.n	80081c0 <xQueueSemaphoreTake+0x68>
 80081bc:	2301      	movs	r3, #1
 80081be:	e000      	b.n	80081c2 <xQueueSemaphoreTake+0x6a>
 80081c0:	2300      	movs	r3, #0
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d10b      	bne.n	80081de <xQueueSemaphoreTake+0x86>
	__asm volatile
 80081c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ca:	f383 8811 	msr	BASEPRI, r3
 80081ce:	f3bf 8f6f 	isb	sy
 80081d2:	f3bf 8f4f 	dsb	sy
 80081d6:	61bb      	str	r3, [r7, #24]
}
 80081d8:	bf00      	nop
 80081da:	bf00      	nop
 80081dc:	e7fd      	b.n	80081da <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80081de:	f001 ff45 	bl	800a06c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80081e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081e6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80081e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d024      	beq.n	8008238 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80081ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f0:	1e5a      	subs	r2, r3, #1
 80081f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d104      	bne.n	8008208 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80081fe:	f001 fa81 	bl	8009704 <pvTaskIncrementMutexHeldCount>
 8008202:	4602      	mov	r2, r0
 8008204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008206:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d00f      	beq.n	8008230 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008212:	3310      	adds	r3, #16
 8008214:	4618      	mov	r0, r3
 8008216:	f000 ff35 	bl	8009084 <xTaskRemoveFromEventList>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d007      	beq.n	8008230 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008220:	4b54      	ldr	r3, [pc, #336]	@ (8008374 <xQueueSemaphoreTake+0x21c>)
 8008222:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008226:	601a      	str	r2, [r3, #0]
 8008228:	f3bf 8f4f 	dsb	sy
 800822c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008230:	f001 ff4c 	bl	800a0cc <vPortExitCritical>
				return pdPASS;
 8008234:	2301      	movs	r3, #1
 8008236:	e098      	b.n	800836a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d112      	bne.n	8008264 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800823e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00b      	beq.n	800825c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008248:	f383 8811 	msr	BASEPRI, r3
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	f3bf 8f4f 	dsb	sy
 8008254:	617b      	str	r3, [r7, #20]
}
 8008256:	bf00      	nop
 8008258:	bf00      	nop
 800825a:	e7fd      	b.n	8008258 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800825c:	f001 ff36 	bl	800a0cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008260:	2300      	movs	r3, #0
 8008262:	e082      	b.n	800836a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008266:	2b00      	cmp	r3, #0
 8008268:	d106      	bne.n	8008278 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800826a:	f107 030c 	add.w	r3, r7, #12
 800826e:	4618      	mov	r0, r3
 8008270:	f000 ff6c 	bl	800914c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008274:	2301      	movs	r3, #1
 8008276:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008278:	f001 ff28 	bl	800a0cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800827c:	f000 fcd8 	bl	8008c30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008280:	f001 fef4 	bl	800a06c <vPortEnterCritical>
 8008284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008286:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800828a:	b25b      	sxtb	r3, r3
 800828c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008290:	d103      	bne.n	800829a <xQueueSemaphoreTake+0x142>
 8008292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008294:	2200      	movs	r2, #0
 8008296:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800829a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800829c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082a0:	b25b      	sxtb	r3, r3
 80082a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a6:	d103      	bne.n	80082b0 <xQueueSemaphoreTake+0x158>
 80082a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082aa:	2200      	movs	r2, #0
 80082ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082b0:	f001 ff0c 	bl	800a0cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80082b4:	463a      	mov	r2, r7
 80082b6:	f107 030c 	add.w	r3, r7, #12
 80082ba:	4611      	mov	r1, r2
 80082bc:	4618      	mov	r0, r3
 80082be:	f000 ff5b 	bl	8009178 <xTaskCheckForTimeOut>
 80082c2:	4603      	mov	r3, r0
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d132      	bne.n	800832e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80082c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082ca:	f000 f94e 	bl	800856a <prvIsQueueEmpty>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d026      	beq.n	8008322 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d109      	bne.n	80082f0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80082dc:	f001 fec6 	bl	800a06c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80082e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	4618      	mov	r0, r3
 80082e6:	f001 f8b1 	bl	800944c <xTaskPriorityInherit>
 80082ea:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80082ec:	f001 feee 	bl	800a0cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80082f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082f2:	3324      	adds	r3, #36	@ 0x24
 80082f4:	683a      	ldr	r2, [r7, #0]
 80082f6:	4611      	mov	r1, r2
 80082f8:	4618      	mov	r0, r3
 80082fa:	f000 fe71 	bl	8008fe0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80082fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008300:	f000 f8e1 	bl	80084c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008304:	f000 fca2 	bl	8008c4c <xTaskResumeAll>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	f47f af67 	bne.w	80081de <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008310:	4b18      	ldr	r3, [pc, #96]	@ (8008374 <xQueueSemaphoreTake+0x21c>)
 8008312:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008316:	601a      	str	r2, [r3, #0]
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	f3bf 8f6f 	isb	sy
 8008320:	e75d      	b.n	80081de <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008322:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008324:	f000 f8cf 	bl	80084c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008328:	f000 fc90 	bl	8008c4c <xTaskResumeAll>
 800832c:	e757      	b.n	80081de <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800832e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008330:	f000 f8c9 	bl	80084c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008334:	f000 fc8a 	bl	8008c4c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008338:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800833a:	f000 f916 	bl	800856a <prvIsQueueEmpty>
 800833e:	4603      	mov	r3, r0
 8008340:	2b00      	cmp	r3, #0
 8008342:	f43f af4c 	beq.w	80081de <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008348:	2b00      	cmp	r3, #0
 800834a:	d00d      	beq.n	8008368 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800834c:	f001 fe8e 	bl	800a06c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008350:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008352:	f000 f811 	bl	8008378 <prvGetDisinheritPriorityAfterTimeout>
 8008356:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800835a:	689b      	ldr	r3, [r3, #8]
 800835c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800835e:	4618      	mov	r0, r3
 8008360:	f001 f94c 	bl	80095fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008364:	f001 feb2 	bl	800a0cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008368:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800836a:	4618      	mov	r0, r3
 800836c:	3738      	adds	r7, #56	@ 0x38
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
 8008372:	bf00      	nop
 8008374:	e000ed04 	.word	0xe000ed04

08008378 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008384:	2b00      	cmp	r3, #0
 8008386:	d006      	beq.n	8008396 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008392:	60fb      	str	r3, [r7, #12]
 8008394:	e001      	b.n	800839a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008396:	2300      	movs	r3, #0
 8008398:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800839a:	68fb      	ldr	r3, [r7, #12]
	}
 800839c:	4618      	mov	r0, r3
 800839e:	3714      	adds	r7, #20
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bc80      	pop	{r7}
 80083a4:	4770      	bx	lr

080083a6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80083a6:	b580      	push	{r7, lr}
 80083a8:	b086      	sub	sp, #24
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	60f8      	str	r0, [r7, #12]
 80083ae:	60b9      	str	r1, [r7, #8]
 80083b0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80083b2:	2300      	movs	r3, #0
 80083b4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ba:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d10d      	bne.n	80083e0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d14d      	bne.n	8008468 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	4618      	mov	r0, r3
 80083d2:	f001 f8a3 	bl	800951c <xTaskPriorityDisinherit>
 80083d6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	609a      	str	r2, [r3, #8]
 80083de:	e043      	b.n	8008468 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d119      	bne.n	800841a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	6858      	ldr	r0, [r3, #4]
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ee:	461a      	mov	r2, r3
 80083f0:	68b9      	ldr	r1, [r7, #8]
 80083f2:	f002 f9c9 	bl	800a788 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	685a      	ldr	r2, [r3, #4]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083fe:	441a      	add	r2, r3
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	685a      	ldr	r2, [r3, #4]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	429a      	cmp	r2, r3
 800840e:	d32b      	bcc.n	8008468 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681a      	ldr	r2, [r3, #0]
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	605a      	str	r2, [r3, #4]
 8008418:	e026      	b.n	8008468 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	68d8      	ldr	r0, [r3, #12]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008422:	461a      	mov	r2, r3
 8008424:	68b9      	ldr	r1, [r7, #8]
 8008426:	f002 f9af 	bl	800a788 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	68da      	ldr	r2, [r3, #12]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008432:	425b      	negs	r3, r3
 8008434:	441a      	add	r2, r3
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	68da      	ldr	r2, [r3, #12]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	429a      	cmp	r2, r3
 8008444:	d207      	bcs.n	8008456 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	689a      	ldr	r2, [r3, #8]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800844e:	425b      	negs	r3, r3
 8008450:	441a      	add	r2, r3
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2b02      	cmp	r3, #2
 800845a:	d105      	bne.n	8008468 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d002      	beq.n	8008468 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	3b01      	subs	r3, #1
 8008466:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	1c5a      	adds	r2, r3, #1
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008470:	697b      	ldr	r3, [r7, #20]
}
 8008472:	4618      	mov	r0, r3
 8008474:	3718      	adds	r7, #24
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}

0800847a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800847a:	b580      	push	{r7, lr}
 800847c:	b082      	sub	sp, #8
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
 8008482:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008488:	2b00      	cmp	r3, #0
 800848a:	d018      	beq.n	80084be <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	68da      	ldr	r2, [r3, #12]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008494:	441a      	add	r2, r3
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	68da      	ldr	r2, [r3, #12]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	d303      	bcc.n	80084ae <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	68d9      	ldr	r1, [r3, #12]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b6:	461a      	mov	r2, r3
 80084b8:	6838      	ldr	r0, [r7, #0]
 80084ba:	f002 f965 	bl	800a788 <memcpy>
	}
}
 80084be:	bf00      	nop
 80084c0:	3708      	adds	r7, #8
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b084      	sub	sp, #16
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80084ce:	f001 fdcd 	bl	800a06c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80084d8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80084da:	e011      	b.n	8008500 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d012      	beq.n	800850a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	3324      	adds	r3, #36	@ 0x24
 80084e8:	4618      	mov	r0, r3
 80084ea:	f000 fdcb 	bl	8009084 <xTaskRemoveFromEventList>
 80084ee:	4603      	mov	r3, r0
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d001      	beq.n	80084f8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80084f4:	f000 fea4 	bl	8009240 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80084f8:	7bfb      	ldrb	r3, [r7, #15]
 80084fa:	3b01      	subs	r3, #1
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008500:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008504:	2b00      	cmp	r3, #0
 8008506:	dce9      	bgt.n	80084dc <prvUnlockQueue+0x16>
 8008508:	e000      	b.n	800850c <prvUnlockQueue+0x46>
					break;
 800850a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	22ff      	movs	r2, #255	@ 0xff
 8008510:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008514:	f001 fdda 	bl	800a0cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008518:	f001 fda8 	bl	800a06c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008522:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008524:	e011      	b.n	800854a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	691b      	ldr	r3, [r3, #16]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d012      	beq.n	8008554 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	3310      	adds	r3, #16
 8008532:	4618      	mov	r0, r3
 8008534:	f000 fda6 	bl	8009084 <xTaskRemoveFromEventList>
 8008538:	4603      	mov	r3, r0
 800853a:	2b00      	cmp	r3, #0
 800853c:	d001      	beq.n	8008542 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800853e:	f000 fe7f 	bl	8009240 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008542:	7bbb      	ldrb	r3, [r7, #14]
 8008544:	3b01      	subs	r3, #1
 8008546:	b2db      	uxtb	r3, r3
 8008548:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800854a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800854e:	2b00      	cmp	r3, #0
 8008550:	dce9      	bgt.n	8008526 <prvUnlockQueue+0x60>
 8008552:	e000      	b.n	8008556 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008554:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	22ff      	movs	r2, #255	@ 0xff
 800855a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800855e:	f001 fdb5 	bl	800a0cc <vPortExitCritical>
}
 8008562:	bf00      	nop
 8008564:	3710      	adds	r7, #16
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}

0800856a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800856a:	b580      	push	{r7, lr}
 800856c:	b084      	sub	sp, #16
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008572:	f001 fd7b 	bl	800a06c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800857a:	2b00      	cmp	r3, #0
 800857c:	d102      	bne.n	8008584 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800857e:	2301      	movs	r3, #1
 8008580:	60fb      	str	r3, [r7, #12]
 8008582:	e001      	b.n	8008588 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008584:	2300      	movs	r3, #0
 8008586:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008588:	f001 fda0 	bl	800a0cc <vPortExitCritical>

	return xReturn;
 800858c:	68fb      	ldr	r3, [r7, #12]
}
 800858e:	4618      	mov	r0, r3
 8008590:	3710      	adds	r7, #16
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}

08008596 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008596:	b580      	push	{r7, lr}
 8008598:	b084      	sub	sp, #16
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800859e:	f001 fd65 	bl	800a06c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d102      	bne.n	80085b4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80085ae:	2301      	movs	r3, #1
 80085b0:	60fb      	str	r3, [r7, #12]
 80085b2:	e001      	b.n	80085b8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80085b4:	2300      	movs	r3, #0
 80085b6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80085b8:	f001 fd88 	bl	800a0cc <vPortExitCritical>

	return xReturn;
 80085bc:	68fb      	ldr	r3, [r7, #12]
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
	...

080085c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80085c8:	b480      	push	{r7}
 80085ca:	b085      	sub	sp, #20
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085d2:	2300      	movs	r3, #0
 80085d4:	60fb      	str	r3, [r7, #12]
 80085d6:	e014      	b.n	8008602 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80085d8:	4a0e      	ldr	r2, [pc, #56]	@ (8008614 <vQueueAddToRegistry+0x4c>)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d10b      	bne.n	80085fc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80085e4:	490b      	ldr	r1, [pc, #44]	@ (8008614 <vQueueAddToRegistry+0x4c>)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	683a      	ldr	r2, [r7, #0]
 80085ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80085ee:	4a09      	ldr	r2, [pc, #36]	@ (8008614 <vQueueAddToRegistry+0x4c>)
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	00db      	lsls	r3, r3, #3
 80085f4:	4413      	add	r3, r2
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80085fa:	e006      	b.n	800860a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	3301      	adds	r3, #1
 8008600:	60fb      	str	r3, [r7, #12]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2b07      	cmp	r3, #7
 8008606:	d9e7      	bls.n	80085d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008608:	bf00      	nop
 800860a:	bf00      	nop
 800860c:	3714      	adds	r7, #20
 800860e:	46bd      	mov	sp, r7
 8008610:	bc80      	pop	{r7}
 8008612:	4770      	bx	lr
 8008614:	20000e44 	.word	0x20000e44

08008618 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008618:	b580      	push	{r7, lr}
 800861a:	b086      	sub	sp, #24
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008628:	f001 fd20 	bl	800a06c <vPortEnterCritical>
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008632:	b25b      	sxtb	r3, r3
 8008634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008638:	d103      	bne.n	8008642 <vQueueWaitForMessageRestricted+0x2a>
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	2200      	movs	r2, #0
 800863e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008648:	b25b      	sxtb	r3, r3
 800864a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800864e:	d103      	bne.n	8008658 <vQueueWaitForMessageRestricted+0x40>
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	2200      	movs	r2, #0
 8008654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008658:	f001 fd38 	bl	800a0cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008660:	2b00      	cmp	r3, #0
 8008662:	d106      	bne.n	8008672 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	3324      	adds	r3, #36	@ 0x24
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	68b9      	ldr	r1, [r7, #8]
 800866c:	4618      	mov	r0, r3
 800866e:	f000 fcdd 	bl	800902c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008672:	6978      	ldr	r0, [r7, #20]
 8008674:	f7ff ff27 	bl	80084c6 <prvUnlockQueue>
	}
 8008678:	bf00      	nop
 800867a:	3718      	adds	r7, #24
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008680:	b580      	push	{r7, lr}
 8008682:	b08e      	sub	sp, #56	@ 0x38
 8008684:	af04      	add	r7, sp, #16
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	60b9      	str	r1, [r7, #8]
 800868a:	607a      	str	r2, [r7, #4]
 800868c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800868e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10b      	bne.n	80086ac <xTaskCreateStatic+0x2c>
	__asm volatile
 8008694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008698:	f383 8811 	msr	BASEPRI, r3
 800869c:	f3bf 8f6f 	isb	sy
 80086a0:	f3bf 8f4f 	dsb	sy
 80086a4:	623b      	str	r3, [r7, #32]
}
 80086a6:	bf00      	nop
 80086a8:	bf00      	nop
 80086aa:	e7fd      	b.n	80086a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80086ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d10b      	bne.n	80086ca <xTaskCreateStatic+0x4a>
	__asm volatile
 80086b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b6:	f383 8811 	msr	BASEPRI, r3
 80086ba:	f3bf 8f6f 	isb	sy
 80086be:	f3bf 8f4f 	dsb	sy
 80086c2:	61fb      	str	r3, [r7, #28]
}
 80086c4:	bf00      	nop
 80086c6:	bf00      	nop
 80086c8:	e7fd      	b.n	80086c6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80086ca:	23a8      	movs	r3, #168	@ 0xa8
 80086cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	2ba8      	cmp	r3, #168	@ 0xa8
 80086d2:	d00b      	beq.n	80086ec <xTaskCreateStatic+0x6c>
	__asm volatile
 80086d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d8:	f383 8811 	msr	BASEPRI, r3
 80086dc:	f3bf 8f6f 	isb	sy
 80086e0:	f3bf 8f4f 	dsb	sy
 80086e4:	61bb      	str	r3, [r7, #24]
}
 80086e6:	bf00      	nop
 80086e8:	bf00      	nop
 80086ea:	e7fd      	b.n	80086e8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80086ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80086ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d01e      	beq.n	8008732 <xTaskCreateStatic+0xb2>
 80086f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d01b      	beq.n	8008732 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80086fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086fc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80086fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008700:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008702:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008706:	2202      	movs	r2, #2
 8008708:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800870c:	2300      	movs	r3, #0
 800870e:	9303      	str	r3, [sp, #12]
 8008710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008712:	9302      	str	r3, [sp, #8]
 8008714:	f107 0314 	add.w	r3, r7, #20
 8008718:	9301      	str	r3, [sp, #4]
 800871a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	68b9      	ldr	r1, [r7, #8]
 8008724:	68f8      	ldr	r0, [r7, #12]
 8008726:	f000 f851 	bl	80087cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800872a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800872c:	f000 f8f6 	bl	800891c <prvAddNewTaskToReadyList>
 8008730:	e001      	b.n	8008736 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008732:	2300      	movs	r3, #0
 8008734:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008736:	697b      	ldr	r3, [r7, #20]
	}
 8008738:	4618      	mov	r0, r3
 800873a:	3728      	adds	r7, #40	@ 0x28
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}

08008740 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008740:	b580      	push	{r7, lr}
 8008742:	b08c      	sub	sp, #48	@ 0x30
 8008744:	af04      	add	r7, sp, #16
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	60b9      	str	r1, [r7, #8]
 800874a:	603b      	str	r3, [r7, #0]
 800874c:	4613      	mov	r3, r2
 800874e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008750:	88fb      	ldrh	r3, [r7, #6]
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4618      	mov	r0, r3
 8008756:	f001 fd8b 	bl	800a270 <pvPortMalloc>
 800875a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00e      	beq.n	8008780 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008762:	20a8      	movs	r0, #168	@ 0xa8
 8008764:	f001 fd84 	bl	800a270 <pvPortMalloc>
 8008768:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800876a:	69fb      	ldr	r3, [r7, #28]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d003      	beq.n	8008778 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008770:	69fb      	ldr	r3, [r7, #28]
 8008772:	697a      	ldr	r2, [r7, #20]
 8008774:	631a      	str	r2, [r3, #48]	@ 0x30
 8008776:	e005      	b.n	8008784 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008778:	6978      	ldr	r0, [r7, #20]
 800877a:	f001 fe47 	bl	800a40c <vPortFree>
 800877e:	e001      	b.n	8008784 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008780:	2300      	movs	r3, #0
 8008782:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008784:	69fb      	ldr	r3, [r7, #28]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d017      	beq.n	80087ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	2200      	movs	r2, #0
 800878e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008792:	88fa      	ldrh	r2, [r7, #6]
 8008794:	2300      	movs	r3, #0
 8008796:	9303      	str	r3, [sp, #12]
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	9302      	str	r3, [sp, #8]
 800879c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800879e:	9301      	str	r3, [sp, #4]
 80087a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a2:	9300      	str	r3, [sp, #0]
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	68b9      	ldr	r1, [r7, #8]
 80087a8:	68f8      	ldr	r0, [r7, #12]
 80087aa:	f000 f80f 	bl	80087cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087ae:	69f8      	ldr	r0, [r7, #28]
 80087b0:	f000 f8b4 	bl	800891c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80087b4:	2301      	movs	r3, #1
 80087b6:	61bb      	str	r3, [r7, #24]
 80087b8:	e002      	b.n	80087c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80087ba:	f04f 33ff 	mov.w	r3, #4294967295
 80087be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80087c0:	69bb      	ldr	r3, [r7, #24]
	}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3720      	adds	r7, #32
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
	...

080087cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b088      	sub	sp, #32
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	607a      	str	r2, [r7, #4]
 80087d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80087da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087dc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	461a      	mov	r2, r3
 80087e4:	21a5      	movs	r1, #165	@ 0xa5
 80087e6:	f001 ff2f 	bl	800a648 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80087ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80087f4:	3b01      	subs	r3, #1
 80087f6:	009b      	lsls	r3, r3, #2
 80087f8:	4413      	add	r3, r2
 80087fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	f023 0307 	bic.w	r3, r3, #7
 8008802:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	f003 0307 	and.w	r3, r3, #7
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00b      	beq.n	8008826 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800880e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008812:	f383 8811 	msr	BASEPRI, r3
 8008816:	f3bf 8f6f 	isb	sy
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	617b      	str	r3, [r7, #20]
}
 8008820:	bf00      	nop
 8008822:	bf00      	nop
 8008824:	e7fd      	b.n	8008822 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d01f      	beq.n	800886c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800882c:	2300      	movs	r3, #0
 800882e:	61fb      	str	r3, [r7, #28]
 8008830:	e012      	b.n	8008858 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008832:	68ba      	ldr	r2, [r7, #8]
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	4413      	add	r3, r2
 8008838:	7819      	ldrb	r1, [r3, #0]
 800883a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800883c:	69fb      	ldr	r3, [r7, #28]
 800883e:	4413      	add	r3, r2
 8008840:	3334      	adds	r3, #52	@ 0x34
 8008842:	460a      	mov	r2, r1
 8008844:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008846:	68ba      	ldr	r2, [r7, #8]
 8008848:	69fb      	ldr	r3, [r7, #28]
 800884a:	4413      	add	r3, r2
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d006      	beq.n	8008860 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008852:	69fb      	ldr	r3, [r7, #28]
 8008854:	3301      	adds	r3, #1
 8008856:	61fb      	str	r3, [r7, #28]
 8008858:	69fb      	ldr	r3, [r7, #28]
 800885a:	2b0f      	cmp	r3, #15
 800885c:	d9e9      	bls.n	8008832 <prvInitialiseNewTask+0x66>
 800885e:	e000      	b.n	8008862 <prvInitialiseNewTask+0x96>
			{
				break;
 8008860:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008864:	2200      	movs	r2, #0
 8008866:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800886a:	e003      	b.n	8008874 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800886c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886e:	2200      	movs	r2, #0
 8008870:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008876:	2b37      	cmp	r3, #55	@ 0x37
 8008878:	d901      	bls.n	800887e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800887a:	2337      	movs	r3, #55	@ 0x37
 800887c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800887e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008880:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008882:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008886:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008888:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800888a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888c:	2200      	movs	r2, #0
 800888e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008892:	3304      	adds	r3, #4
 8008894:	4618      	mov	r0, r3
 8008896:	f7fe ff76 	bl	8007786 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800889a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889c:	3318      	adds	r3, #24
 800889e:	4618      	mov	r0, r3
 80088a0:	f7fe ff71 	bl	8007786 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80088a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088a8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ac:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80088b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80088b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088b8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80088ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088bc:	2200      	movs	r2, #0
 80088be:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80088c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c4:	2200      	movs	r2, #0
 80088c6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80088ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088cc:	3354      	adds	r3, #84	@ 0x54
 80088ce:	224c      	movs	r2, #76	@ 0x4c
 80088d0:	2100      	movs	r1, #0
 80088d2:	4618      	mov	r0, r3
 80088d4:	f001 feb8 	bl	800a648 <memset>
 80088d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088da:	4a0d      	ldr	r2, [pc, #52]	@ (8008910 <prvInitialiseNewTask+0x144>)
 80088dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80088de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e0:	4a0c      	ldr	r2, [pc, #48]	@ (8008914 <prvInitialiseNewTask+0x148>)
 80088e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80088e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e6:	4a0c      	ldr	r2, [pc, #48]	@ (8008918 <prvInitialiseNewTask+0x14c>)
 80088e8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	68f9      	ldr	r1, [r7, #12]
 80088ee:	69b8      	ldr	r0, [r7, #24]
 80088f0:	f001 fac8 	bl	8009e84 <pxPortInitialiseStack>
 80088f4:	4602      	mov	r2, r0
 80088f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80088fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d002      	beq.n	8008906 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008904:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008906:	bf00      	nop
 8008908:	3720      	adds	r7, #32
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	20002cd8 	.word	0x20002cd8
 8008914:	20002d40 	.word	0x20002d40
 8008918:	20002da8 	.word	0x20002da8

0800891c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b082      	sub	sp, #8
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008924:	f001 fba2 	bl	800a06c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008928:	4b2d      	ldr	r3, [pc, #180]	@ (80089e0 <prvAddNewTaskToReadyList+0xc4>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	3301      	adds	r3, #1
 800892e:	4a2c      	ldr	r2, [pc, #176]	@ (80089e0 <prvAddNewTaskToReadyList+0xc4>)
 8008930:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008932:	4b2c      	ldr	r3, [pc, #176]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d109      	bne.n	800894e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800893a:	4a2a      	ldr	r2, [pc, #168]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008940:	4b27      	ldr	r3, [pc, #156]	@ (80089e0 <prvAddNewTaskToReadyList+0xc4>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	2b01      	cmp	r3, #1
 8008946:	d110      	bne.n	800896a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008948:	f000 fc9e 	bl	8009288 <prvInitialiseTaskLists>
 800894c:	e00d      	b.n	800896a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800894e:	4b26      	ldr	r3, [pc, #152]	@ (80089e8 <prvAddNewTaskToReadyList+0xcc>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d109      	bne.n	800896a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008956:	4b23      	ldr	r3, [pc, #140]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008960:	429a      	cmp	r2, r3
 8008962:	d802      	bhi.n	800896a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008964:	4a1f      	ldr	r2, [pc, #124]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800896a:	4b20      	ldr	r3, [pc, #128]	@ (80089ec <prvAddNewTaskToReadyList+0xd0>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	3301      	adds	r3, #1
 8008970:	4a1e      	ldr	r2, [pc, #120]	@ (80089ec <prvAddNewTaskToReadyList+0xd0>)
 8008972:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008974:	4b1d      	ldr	r3, [pc, #116]	@ (80089ec <prvAddNewTaskToReadyList+0xd0>)
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008980:	4b1b      	ldr	r3, [pc, #108]	@ (80089f0 <prvAddNewTaskToReadyList+0xd4>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	429a      	cmp	r2, r3
 8008986:	d903      	bls.n	8008990 <prvAddNewTaskToReadyList+0x74>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800898c:	4a18      	ldr	r2, [pc, #96]	@ (80089f0 <prvAddNewTaskToReadyList+0xd4>)
 800898e:	6013      	str	r3, [r2, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008994:	4613      	mov	r3, r2
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	4413      	add	r3, r2
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	4a15      	ldr	r2, [pc, #84]	@ (80089f4 <prvAddNewTaskToReadyList+0xd8>)
 800899e:	441a      	add	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	3304      	adds	r3, #4
 80089a4:	4619      	mov	r1, r3
 80089a6:	4610      	mov	r0, r2
 80089a8:	f7fe fef9 	bl	800779e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80089ac:	f001 fb8e 	bl	800a0cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80089b0:	4b0d      	ldr	r3, [pc, #52]	@ (80089e8 <prvAddNewTaskToReadyList+0xcc>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d00e      	beq.n	80089d6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80089b8:	4b0a      	ldr	r3, [pc, #40]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d207      	bcs.n	80089d6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80089c6:	4b0c      	ldr	r3, [pc, #48]	@ (80089f8 <prvAddNewTaskToReadyList+0xdc>)
 80089c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089cc:	601a      	str	r2, [r3, #0]
 80089ce:	f3bf 8f4f 	dsb	sy
 80089d2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089d6:	bf00      	nop
 80089d8:	3708      	adds	r7, #8
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	20001358 	.word	0x20001358
 80089e4:	20000e84 	.word	0x20000e84
 80089e8:	20001364 	.word	0x20001364
 80089ec:	20001374 	.word	0x20001374
 80089f0:	20001360 	.word	0x20001360
 80089f4:	20000e88 	.word	0x20000e88
 80089f8:	e000ed04 	.word	0xe000ed04

080089fc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008a04:	f001 fb32 	bl	800a06c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d102      	bne.n	8008a14 <vTaskDelete+0x18>
 8008a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8008ac4 <vTaskDelete+0xc8>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	e000      	b.n	8008a16 <vTaskDelete+0x1a>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	3304      	adds	r3, #4
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f7fe ff19 	bl	8007854 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d004      	beq.n	8008a34 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	3318      	adds	r3, #24
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7fe ff10 	bl	8007854 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8008a34:	4b24      	ldr	r3, [pc, #144]	@ (8008ac8 <vTaskDelete+0xcc>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	4a23      	ldr	r2, [pc, #140]	@ (8008ac8 <vTaskDelete+0xcc>)
 8008a3c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8008a3e:	4b21      	ldr	r3, [pc, #132]	@ (8008ac4 <vTaskDelete+0xc8>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68fa      	ldr	r2, [r7, #12]
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d10b      	bne.n	8008a60 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	3304      	adds	r3, #4
 8008a4c:	4619      	mov	r1, r3
 8008a4e:	481f      	ldr	r0, [pc, #124]	@ (8008acc <vTaskDelete+0xd0>)
 8008a50:	f7fe fea5 	bl	800779e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8008a54:	4b1e      	ldr	r3, [pc, #120]	@ (8008ad0 <vTaskDelete+0xd4>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	3301      	adds	r3, #1
 8008a5a:	4a1d      	ldr	r2, [pc, #116]	@ (8008ad0 <vTaskDelete+0xd4>)
 8008a5c:	6013      	str	r3, [r2, #0]
 8008a5e:	e009      	b.n	8008a74 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8008a60:	4b1c      	ldr	r3, [pc, #112]	@ (8008ad4 <vTaskDelete+0xd8>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	3b01      	subs	r3, #1
 8008a66:	4a1b      	ldr	r2, [pc, #108]	@ (8008ad4 <vTaskDelete+0xd8>)
 8008a68:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8008a6a:	68f8      	ldr	r0, [r7, #12]
 8008a6c:	f000 fc7a 	bl	8009364 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8008a70:	f000 fcae 	bl	80093d0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8008a74:	f001 fb2a 	bl	800a0cc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008a78:	4b17      	ldr	r3, [pc, #92]	@ (8008ad8 <vTaskDelete+0xdc>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d01c      	beq.n	8008aba <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8008a80:	4b10      	ldr	r3, [pc, #64]	@ (8008ac4 <vTaskDelete+0xc8>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d117      	bne.n	8008aba <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8008a8a:	4b14      	ldr	r3, [pc, #80]	@ (8008adc <vTaskDelete+0xe0>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d00b      	beq.n	8008aaa <vTaskDelete+0xae>
	__asm volatile
 8008a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a96:	f383 8811 	msr	BASEPRI, r3
 8008a9a:	f3bf 8f6f 	isb	sy
 8008a9e:	f3bf 8f4f 	dsb	sy
 8008aa2:	60bb      	str	r3, [r7, #8]
}
 8008aa4:	bf00      	nop
 8008aa6:	bf00      	nop
 8008aa8:	e7fd      	b.n	8008aa6 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8008aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8008ae0 <vTaskDelete+0xe4>)
 8008aac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ab0:	601a      	str	r2, [r3, #0]
 8008ab2:	f3bf 8f4f 	dsb	sy
 8008ab6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008aba:	bf00      	nop
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}
 8008ac2:	bf00      	nop
 8008ac4:	20000e84 	.word	0x20000e84
 8008ac8:	20001374 	.word	0x20001374
 8008acc:	2000132c 	.word	0x2000132c
 8008ad0:	20001340 	.word	0x20001340
 8008ad4:	20001358 	.word	0x20001358
 8008ad8:	20001364 	.word	0x20001364
 8008adc:	20001380 	.word	0x20001380
 8008ae0:	e000ed04 	.word	0xe000ed04

08008ae4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008aec:	2300      	movs	r3, #0
 8008aee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d018      	beq.n	8008b28 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008af6:	4b14      	ldr	r3, [pc, #80]	@ (8008b48 <vTaskDelay+0x64>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00b      	beq.n	8008b16 <vTaskDelay+0x32>
	__asm volatile
 8008afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b02:	f383 8811 	msr	BASEPRI, r3
 8008b06:	f3bf 8f6f 	isb	sy
 8008b0a:	f3bf 8f4f 	dsb	sy
 8008b0e:	60bb      	str	r3, [r7, #8]
}
 8008b10:	bf00      	nop
 8008b12:	bf00      	nop
 8008b14:	e7fd      	b.n	8008b12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008b16:	f000 f88b 	bl	8008c30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008b1a:	2100      	movs	r1, #0
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 fe05 	bl	800972c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008b22:	f000 f893 	bl	8008c4c <xTaskResumeAll>
 8008b26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d107      	bne.n	8008b3e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008b2e:	4b07      	ldr	r3, [pc, #28]	@ (8008b4c <vTaskDelay+0x68>)
 8008b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b34:	601a      	str	r2, [r3, #0]
 8008b36:	f3bf 8f4f 	dsb	sy
 8008b3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b3e:	bf00      	nop
 8008b40:	3710      	adds	r7, #16
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}
 8008b46:	bf00      	nop
 8008b48:	20001380 	.word	0x20001380
 8008b4c:	e000ed04 	.word	0xe000ed04

08008b50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b08a      	sub	sp, #40	@ 0x28
 8008b54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008b56:	2300      	movs	r3, #0
 8008b58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008b5e:	463a      	mov	r2, r7
 8008b60:	1d39      	adds	r1, r7, #4
 8008b62:	f107 0308 	add.w	r3, r7, #8
 8008b66:	4618      	mov	r0, r3
 8008b68:	f7fe fdbc 	bl	80076e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008b6c:	6839      	ldr	r1, [r7, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	9202      	str	r2, [sp, #8]
 8008b74:	9301      	str	r3, [sp, #4]
 8008b76:	2300      	movs	r3, #0
 8008b78:	9300      	str	r3, [sp, #0]
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	460a      	mov	r2, r1
 8008b7e:	4924      	ldr	r1, [pc, #144]	@ (8008c10 <vTaskStartScheduler+0xc0>)
 8008b80:	4824      	ldr	r0, [pc, #144]	@ (8008c14 <vTaskStartScheduler+0xc4>)
 8008b82:	f7ff fd7d 	bl	8008680 <xTaskCreateStatic>
 8008b86:	4603      	mov	r3, r0
 8008b88:	4a23      	ldr	r2, [pc, #140]	@ (8008c18 <vTaskStartScheduler+0xc8>)
 8008b8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008b8c:	4b22      	ldr	r3, [pc, #136]	@ (8008c18 <vTaskStartScheduler+0xc8>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d002      	beq.n	8008b9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008b94:	2301      	movs	r3, #1
 8008b96:	617b      	str	r3, [r7, #20]
 8008b98:	e001      	b.n	8008b9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d102      	bne.n	8008baa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008ba4:	f000 fe16 	bl	80097d4 <xTimerCreateTimerTask>
 8008ba8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d11b      	bne.n	8008be8 <vTaskStartScheduler+0x98>
	__asm volatile
 8008bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	613b      	str	r3, [r7, #16]
}
 8008bc2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008bc4:	4b15      	ldr	r3, [pc, #84]	@ (8008c1c <vTaskStartScheduler+0xcc>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	3354      	adds	r3, #84	@ 0x54
 8008bca:	4a15      	ldr	r2, [pc, #84]	@ (8008c20 <vTaskStartScheduler+0xd0>)
 8008bcc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008bce:	4b15      	ldr	r3, [pc, #84]	@ (8008c24 <vTaskStartScheduler+0xd4>)
 8008bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008bd6:	4b14      	ldr	r3, [pc, #80]	@ (8008c28 <vTaskStartScheduler+0xd8>)
 8008bd8:	2201      	movs	r2, #1
 8008bda:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008bdc:	4b13      	ldr	r3, [pc, #76]	@ (8008c2c <vTaskStartScheduler+0xdc>)
 8008bde:	2200      	movs	r2, #0
 8008be0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008be2:	f001 f9d1 	bl	8009f88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008be6:	e00f      	b.n	8008c08 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bee:	d10b      	bne.n	8008c08 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf4:	f383 8811 	msr	BASEPRI, r3
 8008bf8:	f3bf 8f6f 	isb	sy
 8008bfc:	f3bf 8f4f 	dsb	sy
 8008c00:	60fb      	str	r3, [r7, #12]
}
 8008c02:	bf00      	nop
 8008c04:	bf00      	nop
 8008c06:	e7fd      	b.n	8008c04 <vTaskStartScheduler+0xb4>
}
 8008c08:	bf00      	nop
 8008c0a:	3718      	adds	r7, #24
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}
 8008c10:	0800aa78 	.word	0x0800aa78
 8008c14:	08009259 	.word	0x08009259
 8008c18:	2000137c 	.word	0x2000137c
 8008c1c:	20000e84 	.word	0x20000e84
 8008c20:	20000028 	.word	0x20000028
 8008c24:	20001378 	.word	0x20001378
 8008c28:	20001364 	.word	0x20001364
 8008c2c:	2000135c 	.word	0x2000135c

08008c30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008c30:	b480      	push	{r7}
 8008c32:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008c34:	4b04      	ldr	r3, [pc, #16]	@ (8008c48 <vTaskSuspendAll+0x18>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	3301      	adds	r3, #1
 8008c3a:	4a03      	ldr	r2, [pc, #12]	@ (8008c48 <vTaskSuspendAll+0x18>)
 8008c3c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008c3e:	bf00      	nop
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bc80      	pop	{r7}
 8008c44:	4770      	bx	lr
 8008c46:	bf00      	nop
 8008c48:	20001380 	.word	0x20001380

08008c4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b084      	sub	sp, #16
 8008c50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008c52:	2300      	movs	r3, #0
 8008c54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008c56:	2300      	movs	r3, #0
 8008c58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008c5a:	4b42      	ldr	r3, [pc, #264]	@ (8008d64 <xTaskResumeAll+0x118>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d10b      	bne.n	8008c7a <xTaskResumeAll+0x2e>
	__asm volatile
 8008c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c66:	f383 8811 	msr	BASEPRI, r3
 8008c6a:	f3bf 8f6f 	isb	sy
 8008c6e:	f3bf 8f4f 	dsb	sy
 8008c72:	603b      	str	r3, [r7, #0]
}
 8008c74:	bf00      	nop
 8008c76:	bf00      	nop
 8008c78:	e7fd      	b.n	8008c76 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008c7a:	f001 f9f7 	bl	800a06c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008c7e:	4b39      	ldr	r3, [pc, #228]	@ (8008d64 <xTaskResumeAll+0x118>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	3b01      	subs	r3, #1
 8008c84:	4a37      	ldr	r2, [pc, #220]	@ (8008d64 <xTaskResumeAll+0x118>)
 8008c86:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c88:	4b36      	ldr	r3, [pc, #216]	@ (8008d64 <xTaskResumeAll+0x118>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d162      	bne.n	8008d56 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c90:	4b35      	ldr	r3, [pc, #212]	@ (8008d68 <xTaskResumeAll+0x11c>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d05e      	beq.n	8008d56 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c98:	e02f      	b.n	8008cfa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c9a:	4b34      	ldr	r3, [pc, #208]	@ (8008d6c <xTaskResumeAll+0x120>)
 8008c9c:	68db      	ldr	r3, [r3, #12]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	3318      	adds	r3, #24
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7fe fdd4 	bl	8007854 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	3304      	adds	r3, #4
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f7fe fdcf 	bl	8007854 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cba:	4b2d      	ldr	r3, [pc, #180]	@ (8008d70 <xTaskResumeAll+0x124>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d903      	bls.n	8008cca <xTaskResumeAll+0x7e>
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8008d70 <xTaskResumeAll+0x124>)
 8008cc8:	6013      	str	r3, [r2, #0]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cce:	4613      	mov	r3, r2
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	4413      	add	r3, r2
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	4a27      	ldr	r2, [pc, #156]	@ (8008d74 <xTaskResumeAll+0x128>)
 8008cd8:	441a      	add	r2, r3
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	3304      	adds	r3, #4
 8008cde:	4619      	mov	r1, r3
 8008ce0:	4610      	mov	r0, r2
 8008ce2:	f7fe fd5c 	bl	800779e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cea:	4b23      	ldr	r3, [pc, #140]	@ (8008d78 <xTaskResumeAll+0x12c>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d302      	bcc.n	8008cfa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008cf4:	4b21      	ldr	r3, [pc, #132]	@ (8008d7c <xTaskResumeAll+0x130>)
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008cfa:	4b1c      	ldr	r3, [pc, #112]	@ (8008d6c <xTaskResumeAll+0x120>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1cb      	bne.n	8008c9a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d001      	beq.n	8008d0c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008d08:	f000 fb62 	bl	80093d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8008d80 <xTaskResumeAll+0x134>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d010      	beq.n	8008d3a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008d18:	f000 f844 	bl	8008da4 <xTaskIncrementTick>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d002      	beq.n	8008d28 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008d22:	4b16      	ldr	r3, [pc, #88]	@ (8008d7c <xTaskResumeAll+0x130>)
 8008d24:	2201      	movs	r2, #1
 8008d26:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	3b01      	subs	r3, #1
 8008d2c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1f1      	bne.n	8008d18 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008d34:	4b12      	ldr	r3, [pc, #72]	@ (8008d80 <xTaskResumeAll+0x134>)
 8008d36:	2200      	movs	r2, #0
 8008d38:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008d3a:	4b10      	ldr	r3, [pc, #64]	@ (8008d7c <xTaskResumeAll+0x130>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d009      	beq.n	8008d56 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008d42:	2301      	movs	r3, #1
 8008d44:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008d46:	4b0f      	ldr	r3, [pc, #60]	@ (8008d84 <xTaskResumeAll+0x138>)
 8008d48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d4c:	601a      	str	r2, [r3, #0]
 8008d4e:	f3bf 8f4f 	dsb	sy
 8008d52:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008d56:	f001 f9b9 	bl	800a0cc <vPortExitCritical>

	return xAlreadyYielded;
 8008d5a:	68bb      	ldr	r3, [r7, #8]
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}
 8008d64:	20001380 	.word	0x20001380
 8008d68:	20001358 	.word	0x20001358
 8008d6c:	20001318 	.word	0x20001318
 8008d70:	20001360 	.word	0x20001360
 8008d74:	20000e88 	.word	0x20000e88
 8008d78:	20000e84 	.word	0x20000e84
 8008d7c:	2000136c 	.word	0x2000136c
 8008d80:	20001368 	.word	0x20001368
 8008d84:	e000ed04 	.word	0xe000ed04

08008d88 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008d8e:	4b04      	ldr	r3, [pc, #16]	@ (8008da0 <xTaskGetTickCount+0x18>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008d94:	687b      	ldr	r3, [r7, #4]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	370c      	adds	r7, #12
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bc80      	pop	{r7}
 8008d9e:	4770      	bx	lr
 8008da0:	2000135c 	.word	0x2000135c

08008da4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b086      	sub	sp, #24
 8008da8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008daa:	2300      	movs	r3, #0
 8008dac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008dae:	4b4f      	ldr	r3, [pc, #316]	@ (8008eec <xTaskIncrementTick+0x148>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	f040 8090 	bne.w	8008ed8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008db8:	4b4d      	ldr	r3, [pc, #308]	@ (8008ef0 <xTaskIncrementTick+0x14c>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008dc0:	4a4b      	ldr	r2, [pc, #300]	@ (8008ef0 <xTaskIncrementTick+0x14c>)
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d121      	bne.n	8008e10 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008dcc:	4b49      	ldr	r3, [pc, #292]	@ (8008ef4 <xTaskIncrementTick+0x150>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d00b      	beq.n	8008dee <xTaskIncrementTick+0x4a>
	__asm volatile
 8008dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dda:	f383 8811 	msr	BASEPRI, r3
 8008dde:	f3bf 8f6f 	isb	sy
 8008de2:	f3bf 8f4f 	dsb	sy
 8008de6:	603b      	str	r3, [r7, #0]
}
 8008de8:	bf00      	nop
 8008dea:	bf00      	nop
 8008dec:	e7fd      	b.n	8008dea <xTaskIncrementTick+0x46>
 8008dee:	4b41      	ldr	r3, [pc, #260]	@ (8008ef4 <xTaskIncrementTick+0x150>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	60fb      	str	r3, [r7, #12]
 8008df4:	4b40      	ldr	r3, [pc, #256]	@ (8008ef8 <xTaskIncrementTick+0x154>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4a3e      	ldr	r2, [pc, #248]	@ (8008ef4 <xTaskIncrementTick+0x150>)
 8008dfa:	6013      	str	r3, [r2, #0]
 8008dfc:	4a3e      	ldr	r2, [pc, #248]	@ (8008ef8 <xTaskIncrementTick+0x154>)
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6013      	str	r3, [r2, #0]
 8008e02:	4b3e      	ldr	r3, [pc, #248]	@ (8008efc <xTaskIncrementTick+0x158>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	3301      	adds	r3, #1
 8008e08:	4a3c      	ldr	r2, [pc, #240]	@ (8008efc <xTaskIncrementTick+0x158>)
 8008e0a:	6013      	str	r3, [r2, #0]
 8008e0c:	f000 fae0 	bl	80093d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008e10:	4b3b      	ldr	r3, [pc, #236]	@ (8008f00 <xTaskIncrementTick+0x15c>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	693a      	ldr	r2, [r7, #16]
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d349      	bcc.n	8008eae <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e1a:	4b36      	ldr	r3, [pc, #216]	@ (8008ef4 <xTaskIncrementTick+0x150>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d104      	bne.n	8008e2e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e24:	4b36      	ldr	r3, [pc, #216]	@ (8008f00 <xTaskIncrementTick+0x15c>)
 8008e26:	f04f 32ff 	mov.w	r2, #4294967295
 8008e2a:	601a      	str	r2, [r3, #0]
					break;
 8008e2c:	e03f      	b.n	8008eae <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e2e:	4b31      	ldr	r3, [pc, #196]	@ (8008ef4 <xTaskIncrementTick+0x150>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68db      	ldr	r3, [r3, #12]
 8008e34:	68db      	ldr	r3, [r3, #12]
 8008e36:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008e3e:	693a      	ldr	r2, [r7, #16]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d203      	bcs.n	8008e4e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008e46:	4a2e      	ldr	r2, [pc, #184]	@ (8008f00 <xTaskIncrementTick+0x15c>)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008e4c:	e02f      	b.n	8008eae <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	3304      	adds	r3, #4
 8008e52:	4618      	mov	r0, r3
 8008e54:	f7fe fcfe 	bl	8007854 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d004      	beq.n	8008e6a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	3318      	adds	r3, #24
 8008e64:	4618      	mov	r0, r3
 8008e66:	f7fe fcf5 	bl	8007854 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e6e:	4b25      	ldr	r3, [pc, #148]	@ (8008f04 <xTaskIncrementTick+0x160>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d903      	bls.n	8008e7e <xTaskIncrementTick+0xda>
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e7a:	4a22      	ldr	r2, [pc, #136]	@ (8008f04 <xTaskIncrementTick+0x160>)
 8008e7c:	6013      	str	r3, [r2, #0]
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e82:	4613      	mov	r3, r2
 8008e84:	009b      	lsls	r3, r3, #2
 8008e86:	4413      	add	r3, r2
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	4a1f      	ldr	r2, [pc, #124]	@ (8008f08 <xTaskIncrementTick+0x164>)
 8008e8c:	441a      	add	r2, r3
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	3304      	adds	r3, #4
 8008e92:	4619      	mov	r1, r3
 8008e94:	4610      	mov	r0, r2
 8008e96:	f7fe fc82 	bl	800779e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e9e:	4b1b      	ldr	r3, [pc, #108]	@ (8008f0c <xTaskIncrementTick+0x168>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d3b8      	bcc.n	8008e1a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008eac:	e7b5      	b.n	8008e1a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008eae:	4b17      	ldr	r3, [pc, #92]	@ (8008f0c <xTaskIncrementTick+0x168>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eb4:	4914      	ldr	r1, [pc, #80]	@ (8008f08 <xTaskIncrementTick+0x164>)
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	009b      	lsls	r3, r3, #2
 8008eba:	4413      	add	r3, r2
 8008ebc:	009b      	lsls	r3, r3, #2
 8008ebe:	440b      	add	r3, r1
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d901      	bls.n	8008eca <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008eca:	4b11      	ldr	r3, [pc, #68]	@ (8008f10 <xTaskIncrementTick+0x16c>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d007      	beq.n	8008ee2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	617b      	str	r3, [r7, #20]
 8008ed6:	e004      	b.n	8008ee2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8008f14 <xTaskIncrementTick+0x170>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	3301      	adds	r3, #1
 8008ede:	4a0d      	ldr	r2, [pc, #52]	@ (8008f14 <xTaskIncrementTick+0x170>)
 8008ee0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008ee2:	697b      	ldr	r3, [r7, #20]
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3718      	adds	r7, #24
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}
 8008eec:	20001380 	.word	0x20001380
 8008ef0:	2000135c 	.word	0x2000135c
 8008ef4:	20001310 	.word	0x20001310
 8008ef8:	20001314 	.word	0x20001314
 8008efc:	20001370 	.word	0x20001370
 8008f00:	20001378 	.word	0x20001378
 8008f04:	20001360 	.word	0x20001360
 8008f08:	20000e88 	.word	0x20000e88
 8008f0c:	20000e84 	.word	0x20000e84
 8008f10:	2000136c 	.word	0x2000136c
 8008f14:	20001368 	.word	0x20001368

08008f18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b085      	sub	sp, #20
 8008f1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008f1e:	4b2a      	ldr	r3, [pc, #168]	@ (8008fc8 <vTaskSwitchContext+0xb0>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d003      	beq.n	8008f2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008f26:	4b29      	ldr	r3, [pc, #164]	@ (8008fcc <vTaskSwitchContext+0xb4>)
 8008f28:	2201      	movs	r2, #1
 8008f2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008f2c:	e047      	b.n	8008fbe <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008f2e:	4b27      	ldr	r3, [pc, #156]	@ (8008fcc <vTaskSwitchContext+0xb4>)
 8008f30:	2200      	movs	r2, #0
 8008f32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f34:	4b26      	ldr	r3, [pc, #152]	@ (8008fd0 <vTaskSwitchContext+0xb8>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	60fb      	str	r3, [r7, #12]
 8008f3a:	e011      	b.n	8008f60 <vTaskSwitchContext+0x48>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d10b      	bne.n	8008f5a <vTaskSwitchContext+0x42>
	__asm volatile
 8008f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f46:	f383 8811 	msr	BASEPRI, r3
 8008f4a:	f3bf 8f6f 	isb	sy
 8008f4e:	f3bf 8f4f 	dsb	sy
 8008f52:	607b      	str	r3, [r7, #4]
}
 8008f54:	bf00      	nop
 8008f56:	bf00      	nop
 8008f58:	e7fd      	b.n	8008f56 <vTaskSwitchContext+0x3e>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	3b01      	subs	r3, #1
 8008f5e:	60fb      	str	r3, [r7, #12]
 8008f60:	491c      	ldr	r1, [pc, #112]	@ (8008fd4 <vTaskSwitchContext+0xbc>)
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	4613      	mov	r3, r2
 8008f66:	009b      	lsls	r3, r3, #2
 8008f68:	4413      	add	r3, r2
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	440b      	add	r3, r1
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d0e3      	beq.n	8008f3c <vTaskSwitchContext+0x24>
 8008f74:	68fa      	ldr	r2, [r7, #12]
 8008f76:	4613      	mov	r3, r2
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	4413      	add	r3, r2
 8008f7c:	009b      	lsls	r3, r3, #2
 8008f7e:	4a15      	ldr	r2, [pc, #84]	@ (8008fd4 <vTaskSwitchContext+0xbc>)
 8008f80:	4413      	add	r3, r2
 8008f82:	60bb      	str	r3, [r7, #8]
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	685b      	ldr	r3, [r3, #4]
 8008f88:	685a      	ldr	r2, [r3, #4]
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	605a      	str	r2, [r3, #4]
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	685a      	ldr	r2, [r3, #4]
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	3308      	adds	r3, #8
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d104      	bne.n	8008fa4 <vTaskSwitchContext+0x8c>
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	685a      	ldr	r2, [r3, #4]
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	605a      	str	r2, [r3, #4]
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	4a0b      	ldr	r2, [pc, #44]	@ (8008fd8 <vTaskSwitchContext+0xc0>)
 8008fac:	6013      	str	r3, [r2, #0]
 8008fae:	4a08      	ldr	r2, [pc, #32]	@ (8008fd0 <vTaskSwitchContext+0xb8>)
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008fb4:	4b08      	ldr	r3, [pc, #32]	@ (8008fd8 <vTaskSwitchContext+0xc0>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	3354      	adds	r3, #84	@ 0x54
 8008fba:	4a08      	ldr	r2, [pc, #32]	@ (8008fdc <vTaskSwitchContext+0xc4>)
 8008fbc:	6013      	str	r3, [r2, #0]
}
 8008fbe:	bf00      	nop
 8008fc0:	3714      	adds	r7, #20
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bc80      	pop	{r7}
 8008fc6:	4770      	bx	lr
 8008fc8:	20001380 	.word	0x20001380
 8008fcc:	2000136c 	.word	0x2000136c
 8008fd0:	20001360 	.word	0x20001360
 8008fd4:	20000e88 	.word	0x20000e88
 8008fd8:	20000e84 	.word	0x20000e84
 8008fdc:	20000028 	.word	0x20000028

08008fe0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d10b      	bne.n	8009008 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff4:	f383 8811 	msr	BASEPRI, r3
 8008ff8:	f3bf 8f6f 	isb	sy
 8008ffc:	f3bf 8f4f 	dsb	sy
 8009000:	60fb      	str	r3, [r7, #12]
}
 8009002:	bf00      	nop
 8009004:	bf00      	nop
 8009006:	e7fd      	b.n	8009004 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009008:	4b07      	ldr	r3, [pc, #28]	@ (8009028 <vTaskPlaceOnEventList+0x48>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	3318      	adds	r3, #24
 800900e:	4619      	mov	r1, r3
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f7fe fbe7 	bl	80077e4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009016:	2101      	movs	r1, #1
 8009018:	6838      	ldr	r0, [r7, #0]
 800901a:	f000 fb87 	bl	800972c <prvAddCurrentTaskToDelayedList>
}
 800901e:	bf00      	nop
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop
 8009028:	20000e84 	.word	0x20000e84

0800902c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800902c:	b580      	push	{r7, lr}
 800902e:	b086      	sub	sp, #24
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d10b      	bne.n	8009056 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800903e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009042:	f383 8811 	msr	BASEPRI, r3
 8009046:	f3bf 8f6f 	isb	sy
 800904a:	f3bf 8f4f 	dsb	sy
 800904e:	617b      	str	r3, [r7, #20]
}
 8009050:	bf00      	nop
 8009052:	bf00      	nop
 8009054:	e7fd      	b.n	8009052 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009056:	4b0a      	ldr	r3, [pc, #40]	@ (8009080 <vTaskPlaceOnEventListRestricted+0x54>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	3318      	adds	r3, #24
 800905c:	4619      	mov	r1, r3
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f7fe fb9d 	bl	800779e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d002      	beq.n	8009070 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800906a:	f04f 33ff 	mov.w	r3, #4294967295
 800906e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009070:	6879      	ldr	r1, [r7, #4]
 8009072:	68b8      	ldr	r0, [r7, #8]
 8009074:	f000 fb5a 	bl	800972c <prvAddCurrentTaskToDelayedList>
	}
 8009078:	bf00      	nop
 800907a:	3718      	adds	r7, #24
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}
 8009080:	20000e84 	.word	0x20000e84

08009084 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b086      	sub	sp, #24
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	68db      	ldr	r3, [r3, #12]
 8009090:	68db      	ldr	r3, [r3, #12]
 8009092:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d10b      	bne.n	80090b2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800909a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800909e:	f383 8811 	msr	BASEPRI, r3
 80090a2:	f3bf 8f6f 	isb	sy
 80090a6:	f3bf 8f4f 	dsb	sy
 80090aa:	60fb      	str	r3, [r7, #12]
}
 80090ac:	bf00      	nop
 80090ae:	bf00      	nop
 80090b0:	e7fd      	b.n	80090ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	3318      	adds	r3, #24
 80090b6:	4618      	mov	r0, r3
 80090b8:	f7fe fbcc 	bl	8007854 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090bc:	4b1d      	ldr	r3, [pc, #116]	@ (8009134 <xTaskRemoveFromEventList+0xb0>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d11d      	bne.n	8009100 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80090c4:	693b      	ldr	r3, [r7, #16]
 80090c6:	3304      	adds	r3, #4
 80090c8:	4618      	mov	r0, r3
 80090ca:	f7fe fbc3 	bl	8007854 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090d2:	4b19      	ldr	r3, [pc, #100]	@ (8009138 <xTaskRemoveFromEventList+0xb4>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	429a      	cmp	r2, r3
 80090d8:	d903      	bls.n	80090e2 <xTaskRemoveFromEventList+0x5e>
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090de:	4a16      	ldr	r2, [pc, #88]	@ (8009138 <xTaskRemoveFromEventList+0xb4>)
 80090e0:	6013      	str	r3, [r2, #0]
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090e6:	4613      	mov	r3, r2
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	4413      	add	r3, r2
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	4a13      	ldr	r2, [pc, #76]	@ (800913c <xTaskRemoveFromEventList+0xb8>)
 80090f0:	441a      	add	r2, r3
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	3304      	adds	r3, #4
 80090f6:	4619      	mov	r1, r3
 80090f8:	4610      	mov	r0, r2
 80090fa:	f7fe fb50 	bl	800779e <vListInsertEnd>
 80090fe:	e005      	b.n	800910c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	3318      	adds	r3, #24
 8009104:	4619      	mov	r1, r3
 8009106:	480e      	ldr	r0, [pc, #56]	@ (8009140 <xTaskRemoveFromEventList+0xbc>)
 8009108:	f7fe fb49 	bl	800779e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009110:	4b0c      	ldr	r3, [pc, #48]	@ (8009144 <xTaskRemoveFromEventList+0xc0>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009116:	429a      	cmp	r2, r3
 8009118:	d905      	bls.n	8009126 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800911a:	2301      	movs	r3, #1
 800911c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800911e:	4b0a      	ldr	r3, [pc, #40]	@ (8009148 <xTaskRemoveFromEventList+0xc4>)
 8009120:	2201      	movs	r2, #1
 8009122:	601a      	str	r2, [r3, #0]
 8009124:	e001      	b.n	800912a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009126:	2300      	movs	r3, #0
 8009128:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800912a:	697b      	ldr	r3, [r7, #20]
}
 800912c:	4618      	mov	r0, r3
 800912e:	3718      	adds	r7, #24
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}
 8009134:	20001380 	.word	0x20001380
 8009138:	20001360 	.word	0x20001360
 800913c:	20000e88 	.word	0x20000e88
 8009140:	20001318 	.word	0x20001318
 8009144:	20000e84 	.word	0x20000e84
 8009148:	2000136c 	.word	0x2000136c

0800914c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009154:	4b06      	ldr	r3, [pc, #24]	@ (8009170 <vTaskInternalSetTimeOutState+0x24>)
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800915c:	4b05      	ldr	r3, [pc, #20]	@ (8009174 <vTaskInternalSetTimeOutState+0x28>)
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	605a      	str	r2, [r3, #4]
}
 8009164:	bf00      	nop
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	bc80      	pop	{r7}
 800916c:	4770      	bx	lr
 800916e:	bf00      	nop
 8009170:	20001370 	.word	0x20001370
 8009174:	2000135c 	.word	0x2000135c

08009178 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b088      	sub	sp, #32
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d10b      	bne.n	80091a0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918c:	f383 8811 	msr	BASEPRI, r3
 8009190:	f3bf 8f6f 	isb	sy
 8009194:	f3bf 8f4f 	dsb	sy
 8009198:	613b      	str	r3, [r7, #16]
}
 800919a:	bf00      	nop
 800919c:	bf00      	nop
 800919e:	e7fd      	b.n	800919c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d10b      	bne.n	80091be <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80091a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091aa:	f383 8811 	msr	BASEPRI, r3
 80091ae:	f3bf 8f6f 	isb	sy
 80091b2:	f3bf 8f4f 	dsb	sy
 80091b6:	60fb      	str	r3, [r7, #12]
}
 80091b8:	bf00      	nop
 80091ba:	bf00      	nop
 80091bc:	e7fd      	b.n	80091ba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80091be:	f000 ff55 	bl	800a06c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80091c2:	4b1d      	ldr	r3, [pc, #116]	@ (8009238 <xTaskCheckForTimeOut+0xc0>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	685b      	ldr	r3, [r3, #4]
 80091cc:	69ba      	ldr	r2, [r7, #24]
 80091ce:	1ad3      	subs	r3, r2, r3
 80091d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091da:	d102      	bne.n	80091e2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80091dc:	2300      	movs	r3, #0
 80091de:	61fb      	str	r3, [r7, #28]
 80091e0:	e023      	b.n	800922a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681a      	ldr	r2, [r3, #0]
 80091e6:	4b15      	ldr	r3, [pc, #84]	@ (800923c <xTaskCheckForTimeOut+0xc4>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d007      	beq.n	80091fe <xTaskCheckForTimeOut+0x86>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	69ba      	ldr	r2, [r7, #24]
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d302      	bcc.n	80091fe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80091f8:	2301      	movs	r3, #1
 80091fa:	61fb      	str	r3, [r7, #28]
 80091fc:	e015      	b.n	800922a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	697a      	ldr	r2, [r7, #20]
 8009204:	429a      	cmp	r2, r3
 8009206:	d20b      	bcs.n	8009220 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	681a      	ldr	r2, [r3, #0]
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	1ad2      	subs	r2, r2, r3
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f7ff ff99 	bl	800914c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800921a:	2300      	movs	r3, #0
 800921c:	61fb      	str	r3, [r7, #28]
 800921e:	e004      	b.n	800922a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	2200      	movs	r2, #0
 8009224:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009226:	2301      	movs	r3, #1
 8009228:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800922a:	f000 ff4f 	bl	800a0cc <vPortExitCritical>

	return xReturn;
 800922e:	69fb      	ldr	r3, [r7, #28]
}
 8009230:	4618      	mov	r0, r3
 8009232:	3720      	adds	r7, #32
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}
 8009238:	2000135c 	.word	0x2000135c
 800923c:	20001370 	.word	0x20001370

08009240 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009240:	b480      	push	{r7}
 8009242:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009244:	4b03      	ldr	r3, [pc, #12]	@ (8009254 <vTaskMissedYield+0x14>)
 8009246:	2201      	movs	r2, #1
 8009248:	601a      	str	r2, [r3, #0]
}
 800924a:	bf00      	nop
 800924c:	46bd      	mov	sp, r7
 800924e:	bc80      	pop	{r7}
 8009250:	4770      	bx	lr
 8009252:	bf00      	nop
 8009254:	2000136c 	.word	0x2000136c

08009258 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b082      	sub	sp, #8
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009260:	f000 f852 	bl	8009308 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009264:	4b06      	ldr	r3, [pc, #24]	@ (8009280 <prvIdleTask+0x28>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	2b01      	cmp	r3, #1
 800926a:	d9f9      	bls.n	8009260 <prvIdleTask+0x8>
			{
				taskYIELD();
 800926c:	4b05      	ldr	r3, [pc, #20]	@ (8009284 <prvIdleTask+0x2c>)
 800926e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009272:	601a      	str	r2, [r3, #0]
 8009274:	f3bf 8f4f 	dsb	sy
 8009278:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800927c:	e7f0      	b.n	8009260 <prvIdleTask+0x8>
 800927e:	bf00      	nop
 8009280:	20000e88 	.word	0x20000e88
 8009284:	e000ed04 	.word	0xe000ed04

08009288 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b082      	sub	sp, #8
 800928c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800928e:	2300      	movs	r3, #0
 8009290:	607b      	str	r3, [r7, #4]
 8009292:	e00c      	b.n	80092ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	4613      	mov	r3, r2
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	4413      	add	r3, r2
 800929c:	009b      	lsls	r3, r3, #2
 800929e:	4a12      	ldr	r2, [pc, #72]	@ (80092e8 <prvInitialiseTaskLists+0x60>)
 80092a0:	4413      	add	r3, r2
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7fe fa50 	bl	8007748 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	3301      	adds	r3, #1
 80092ac:	607b      	str	r3, [r7, #4]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2b37      	cmp	r3, #55	@ 0x37
 80092b2:	d9ef      	bls.n	8009294 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80092b4:	480d      	ldr	r0, [pc, #52]	@ (80092ec <prvInitialiseTaskLists+0x64>)
 80092b6:	f7fe fa47 	bl	8007748 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80092ba:	480d      	ldr	r0, [pc, #52]	@ (80092f0 <prvInitialiseTaskLists+0x68>)
 80092bc:	f7fe fa44 	bl	8007748 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80092c0:	480c      	ldr	r0, [pc, #48]	@ (80092f4 <prvInitialiseTaskLists+0x6c>)
 80092c2:	f7fe fa41 	bl	8007748 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80092c6:	480c      	ldr	r0, [pc, #48]	@ (80092f8 <prvInitialiseTaskLists+0x70>)
 80092c8:	f7fe fa3e 	bl	8007748 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80092cc:	480b      	ldr	r0, [pc, #44]	@ (80092fc <prvInitialiseTaskLists+0x74>)
 80092ce:	f7fe fa3b 	bl	8007748 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80092d2:	4b0b      	ldr	r3, [pc, #44]	@ (8009300 <prvInitialiseTaskLists+0x78>)
 80092d4:	4a05      	ldr	r2, [pc, #20]	@ (80092ec <prvInitialiseTaskLists+0x64>)
 80092d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80092d8:	4b0a      	ldr	r3, [pc, #40]	@ (8009304 <prvInitialiseTaskLists+0x7c>)
 80092da:	4a05      	ldr	r2, [pc, #20]	@ (80092f0 <prvInitialiseTaskLists+0x68>)
 80092dc:	601a      	str	r2, [r3, #0]
}
 80092de:	bf00      	nop
 80092e0:	3708      	adds	r7, #8
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	bf00      	nop
 80092e8:	20000e88 	.word	0x20000e88
 80092ec:	200012e8 	.word	0x200012e8
 80092f0:	200012fc 	.word	0x200012fc
 80092f4:	20001318 	.word	0x20001318
 80092f8:	2000132c 	.word	0x2000132c
 80092fc:	20001344 	.word	0x20001344
 8009300:	20001310 	.word	0x20001310
 8009304:	20001314 	.word	0x20001314

08009308 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b082      	sub	sp, #8
 800930c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800930e:	e019      	b.n	8009344 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009310:	f000 feac 	bl	800a06c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009314:	4b10      	ldr	r3, [pc, #64]	@ (8009358 <prvCheckTasksWaitingTermination+0x50>)
 8009316:	68db      	ldr	r3, [r3, #12]
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	3304      	adds	r3, #4
 8009320:	4618      	mov	r0, r3
 8009322:	f7fe fa97 	bl	8007854 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009326:	4b0d      	ldr	r3, [pc, #52]	@ (800935c <prvCheckTasksWaitingTermination+0x54>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	3b01      	subs	r3, #1
 800932c:	4a0b      	ldr	r2, [pc, #44]	@ (800935c <prvCheckTasksWaitingTermination+0x54>)
 800932e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009330:	4b0b      	ldr	r3, [pc, #44]	@ (8009360 <prvCheckTasksWaitingTermination+0x58>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	3b01      	subs	r3, #1
 8009336:	4a0a      	ldr	r2, [pc, #40]	@ (8009360 <prvCheckTasksWaitingTermination+0x58>)
 8009338:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800933a:	f000 fec7 	bl	800a0cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 f810 	bl	8009364 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009344:	4b06      	ldr	r3, [pc, #24]	@ (8009360 <prvCheckTasksWaitingTermination+0x58>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d1e1      	bne.n	8009310 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800934c:	bf00      	nop
 800934e:	bf00      	nop
 8009350:	3708      	adds	r7, #8
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
 8009356:	bf00      	nop
 8009358:	2000132c 	.word	0x2000132c
 800935c:	20001358 	.word	0x20001358
 8009360:	20001340 	.word	0x20001340

08009364 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009364:	b580      	push	{r7, lr}
 8009366:	b084      	sub	sp, #16
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	3354      	adds	r3, #84	@ 0x54
 8009370:	4618      	mov	r0, r3
 8009372:	f001 f985 	bl	800a680 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800937c:	2b00      	cmp	r3, #0
 800937e:	d108      	bne.n	8009392 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009384:	4618      	mov	r0, r3
 8009386:	f001 f841 	bl	800a40c <vPortFree>
				vPortFree( pxTCB );
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f001 f83e 	bl	800a40c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009390:	e019      	b.n	80093c6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009398:	2b01      	cmp	r3, #1
 800939a:	d103      	bne.n	80093a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f001 f835 	bl	800a40c <vPortFree>
	}
 80093a2:	e010      	b.n	80093c6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80093aa:	2b02      	cmp	r3, #2
 80093ac:	d00b      	beq.n	80093c6 <prvDeleteTCB+0x62>
	__asm volatile
 80093ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b2:	f383 8811 	msr	BASEPRI, r3
 80093b6:	f3bf 8f6f 	isb	sy
 80093ba:	f3bf 8f4f 	dsb	sy
 80093be:	60fb      	str	r3, [r7, #12]
}
 80093c0:	bf00      	nop
 80093c2:	bf00      	nop
 80093c4:	e7fd      	b.n	80093c2 <prvDeleteTCB+0x5e>
	}
 80093c6:	bf00      	nop
 80093c8:	3710      	adds	r7, #16
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}
	...

080093d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093d6:	4b0c      	ldr	r3, [pc, #48]	@ (8009408 <prvResetNextTaskUnblockTime+0x38>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d104      	bne.n	80093ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80093e0:	4b0a      	ldr	r3, [pc, #40]	@ (800940c <prvResetNextTaskUnblockTime+0x3c>)
 80093e2:	f04f 32ff 	mov.w	r2, #4294967295
 80093e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80093e8:	e008      	b.n	80093fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093ea:	4b07      	ldr	r3, [pc, #28]	@ (8009408 <prvResetNextTaskUnblockTime+0x38>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	68db      	ldr	r3, [r3, #12]
 80093f0:	68db      	ldr	r3, [r3, #12]
 80093f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	4a04      	ldr	r2, [pc, #16]	@ (800940c <prvResetNextTaskUnblockTime+0x3c>)
 80093fa:	6013      	str	r3, [r2, #0]
}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	bc80      	pop	{r7}
 8009404:	4770      	bx	lr
 8009406:	bf00      	nop
 8009408:	20001310 	.word	0x20001310
 800940c:	20001378 	.word	0x20001378

08009410 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009416:	4b0b      	ldr	r3, [pc, #44]	@ (8009444 <xTaskGetSchedulerState+0x34>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d102      	bne.n	8009424 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800941e:	2301      	movs	r3, #1
 8009420:	607b      	str	r3, [r7, #4]
 8009422:	e008      	b.n	8009436 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009424:	4b08      	ldr	r3, [pc, #32]	@ (8009448 <xTaskGetSchedulerState+0x38>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d102      	bne.n	8009432 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800942c:	2302      	movs	r3, #2
 800942e:	607b      	str	r3, [r7, #4]
 8009430:	e001      	b.n	8009436 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009432:	2300      	movs	r3, #0
 8009434:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009436:	687b      	ldr	r3, [r7, #4]
	}
 8009438:	4618      	mov	r0, r3
 800943a:	370c      	adds	r7, #12
 800943c:	46bd      	mov	sp, r7
 800943e:	bc80      	pop	{r7}
 8009440:	4770      	bx	lr
 8009442:	bf00      	nop
 8009444:	20001364 	.word	0x20001364
 8009448:	20001380 	.word	0x20001380

0800944c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009458:	2300      	movs	r3, #0
 800945a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d051      	beq.n	8009506 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009466:	4b2a      	ldr	r3, [pc, #168]	@ (8009510 <xTaskPriorityInherit+0xc4>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800946c:	429a      	cmp	r2, r3
 800946e:	d241      	bcs.n	80094f4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	699b      	ldr	r3, [r3, #24]
 8009474:	2b00      	cmp	r3, #0
 8009476:	db06      	blt.n	8009486 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009478:	4b25      	ldr	r3, [pc, #148]	@ (8009510 <xTaskPriorityInherit+0xc4>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800947e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	6959      	ldr	r1, [r3, #20]
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800948e:	4613      	mov	r3, r2
 8009490:	009b      	lsls	r3, r3, #2
 8009492:	4413      	add	r3, r2
 8009494:	009b      	lsls	r3, r3, #2
 8009496:	4a1f      	ldr	r2, [pc, #124]	@ (8009514 <xTaskPriorityInherit+0xc8>)
 8009498:	4413      	add	r3, r2
 800949a:	4299      	cmp	r1, r3
 800949c:	d122      	bne.n	80094e4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	3304      	adds	r3, #4
 80094a2:	4618      	mov	r0, r3
 80094a4:	f7fe f9d6 	bl	8007854 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80094a8:	4b19      	ldr	r3, [pc, #100]	@ (8009510 <xTaskPriorityInherit+0xc4>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094b6:	4b18      	ldr	r3, [pc, #96]	@ (8009518 <xTaskPriorityInherit+0xcc>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d903      	bls.n	80094c6 <xTaskPriorityInherit+0x7a>
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094c2:	4a15      	ldr	r2, [pc, #84]	@ (8009518 <xTaskPriorityInherit+0xcc>)
 80094c4:	6013      	str	r3, [r2, #0]
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ca:	4613      	mov	r3, r2
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	4413      	add	r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	4a10      	ldr	r2, [pc, #64]	@ (8009514 <xTaskPriorityInherit+0xc8>)
 80094d4:	441a      	add	r2, r3
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	3304      	adds	r3, #4
 80094da:	4619      	mov	r1, r3
 80094dc:	4610      	mov	r0, r2
 80094de:	f7fe f95e 	bl	800779e <vListInsertEnd>
 80094e2:	e004      	b.n	80094ee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80094e4:	4b0a      	ldr	r3, [pc, #40]	@ (8009510 <xTaskPriorityInherit+0xc4>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80094ee:	2301      	movs	r3, #1
 80094f0:	60fb      	str	r3, [r7, #12]
 80094f2:	e008      	b.n	8009506 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80094f8:	4b05      	ldr	r3, [pc, #20]	@ (8009510 <xTaskPriorityInherit+0xc4>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094fe:	429a      	cmp	r2, r3
 8009500:	d201      	bcs.n	8009506 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009502:	2301      	movs	r3, #1
 8009504:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009506:	68fb      	ldr	r3, [r7, #12]
	}
 8009508:	4618      	mov	r0, r3
 800950a:	3710      	adds	r7, #16
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}
 8009510:	20000e84 	.word	0x20000e84
 8009514:	20000e88 	.word	0x20000e88
 8009518:	20001360 	.word	0x20001360

0800951c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800951c:	b580      	push	{r7, lr}
 800951e:	b086      	sub	sp, #24
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009528:	2300      	movs	r3, #0
 800952a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d058      	beq.n	80095e4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009532:	4b2f      	ldr	r3, [pc, #188]	@ (80095f0 <xTaskPriorityDisinherit+0xd4>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	429a      	cmp	r2, r3
 800953a:	d00b      	beq.n	8009554 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800953c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009540:	f383 8811 	msr	BASEPRI, r3
 8009544:	f3bf 8f6f 	isb	sy
 8009548:	f3bf 8f4f 	dsb	sy
 800954c:	60fb      	str	r3, [r7, #12]
}
 800954e:	bf00      	nop
 8009550:	bf00      	nop
 8009552:	e7fd      	b.n	8009550 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009558:	2b00      	cmp	r3, #0
 800955a:	d10b      	bne.n	8009574 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800955c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009560:	f383 8811 	msr	BASEPRI, r3
 8009564:	f3bf 8f6f 	isb	sy
 8009568:	f3bf 8f4f 	dsb	sy
 800956c:	60bb      	str	r3, [r7, #8]
}
 800956e:	bf00      	nop
 8009570:	bf00      	nop
 8009572:	e7fd      	b.n	8009570 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009578:	1e5a      	subs	r2, r3, #1
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009586:	429a      	cmp	r2, r3
 8009588:	d02c      	beq.n	80095e4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800958e:	2b00      	cmp	r3, #0
 8009590:	d128      	bne.n	80095e4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	3304      	adds	r3, #4
 8009596:	4618      	mov	r0, r3
 8009598:	f7fe f95c 	bl	8007854 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095ac:	693b      	ldr	r3, [r7, #16]
 80095ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095b4:	4b0f      	ldr	r3, [pc, #60]	@ (80095f4 <xTaskPriorityDisinherit+0xd8>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d903      	bls.n	80095c4 <xTaskPriorityDisinherit+0xa8>
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c0:	4a0c      	ldr	r2, [pc, #48]	@ (80095f4 <xTaskPriorityDisinherit+0xd8>)
 80095c2:	6013      	str	r3, [r2, #0]
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c8:	4613      	mov	r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	4413      	add	r3, r2
 80095ce:	009b      	lsls	r3, r3, #2
 80095d0:	4a09      	ldr	r2, [pc, #36]	@ (80095f8 <xTaskPriorityDisinherit+0xdc>)
 80095d2:	441a      	add	r2, r3
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	3304      	adds	r3, #4
 80095d8:	4619      	mov	r1, r3
 80095da:	4610      	mov	r0, r2
 80095dc:	f7fe f8df 	bl	800779e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80095e0:	2301      	movs	r3, #1
 80095e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80095e4:	697b      	ldr	r3, [r7, #20]
	}
 80095e6:	4618      	mov	r0, r3
 80095e8:	3718      	adds	r7, #24
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd80      	pop	{r7, pc}
 80095ee:	bf00      	nop
 80095f0:	20000e84 	.word	0x20000e84
 80095f4:	20001360 	.word	0x20001360
 80095f8:	20000e88 	.word	0x20000e88

080095fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b088      	sub	sp, #32
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800960a:	2301      	movs	r3, #1
 800960c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d06c      	beq.n	80096ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009614:	69bb      	ldr	r3, [r7, #24]
 8009616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009618:	2b00      	cmp	r3, #0
 800961a:	d10b      	bne.n	8009634 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800961c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009620:	f383 8811 	msr	BASEPRI, r3
 8009624:	f3bf 8f6f 	isb	sy
 8009628:	f3bf 8f4f 	dsb	sy
 800962c:	60fb      	str	r3, [r7, #12]
}
 800962e:	bf00      	nop
 8009630:	bf00      	nop
 8009632:	e7fd      	b.n	8009630 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009634:	69bb      	ldr	r3, [r7, #24]
 8009636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009638:	683a      	ldr	r2, [r7, #0]
 800963a:	429a      	cmp	r2, r3
 800963c:	d902      	bls.n	8009644 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	61fb      	str	r3, [r7, #28]
 8009642:	e002      	b.n	800964a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009644:	69bb      	ldr	r3, [r7, #24]
 8009646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009648:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800964e:	69fa      	ldr	r2, [r7, #28]
 8009650:	429a      	cmp	r2, r3
 8009652:	d04c      	beq.n	80096ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009654:	69bb      	ldr	r3, [r7, #24]
 8009656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009658:	697a      	ldr	r2, [r7, #20]
 800965a:	429a      	cmp	r2, r3
 800965c:	d147      	bne.n	80096ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800965e:	4b26      	ldr	r3, [pc, #152]	@ (80096f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	69ba      	ldr	r2, [r7, #24]
 8009664:	429a      	cmp	r2, r3
 8009666:	d10b      	bne.n	8009680 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800966c:	f383 8811 	msr	BASEPRI, r3
 8009670:	f3bf 8f6f 	isb	sy
 8009674:	f3bf 8f4f 	dsb	sy
 8009678:	60bb      	str	r3, [r7, #8]
}
 800967a:	bf00      	nop
 800967c:	bf00      	nop
 800967e:	e7fd      	b.n	800967c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009680:	69bb      	ldr	r3, [r7, #24]
 8009682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009684:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009686:	69bb      	ldr	r3, [r7, #24]
 8009688:	69fa      	ldr	r2, [r7, #28]
 800968a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	699b      	ldr	r3, [r3, #24]
 8009690:	2b00      	cmp	r3, #0
 8009692:	db04      	blt.n	800969e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009694:	69fb      	ldr	r3, [r7, #28]
 8009696:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800969a:	69bb      	ldr	r3, [r7, #24]
 800969c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	6959      	ldr	r1, [r3, #20]
 80096a2:	693a      	ldr	r2, [r7, #16]
 80096a4:	4613      	mov	r3, r2
 80096a6:	009b      	lsls	r3, r3, #2
 80096a8:	4413      	add	r3, r2
 80096aa:	009b      	lsls	r3, r3, #2
 80096ac:	4a13      	ldr	r2, [pc, #76]	@ (80096fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80096ae:	4413      	add	r3, r2
 80096b0:	4299      	cmp	r1, r3
 80096b2:	d11c      	bne.n	80096ee <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096b4:	69bb      	ldr	r3, [r7, #24]
 80096b6:	3304      	adds	r3, #4
 80096b8:	4618      	mov	r0, r3
 80096ba:	f7fe f8cb 	bl	8007854 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80096be:	69bb      	ldr	r3, [r7, #24]
 80096c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009700 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	429a      	cmp	r2, r3
 80096c8:	d903      	bls.n	80096d2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ce:	4a0c      	ldr	r2, [pc, #48]	@ (8009700 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80096d0:	6013      	str	r3, [r2, #0]
 80096d2:	69bb      	ldr	r3, [r7, #24]
 80096d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096d6:	4613      	mov	r3, r2
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	4413      	add	r3, r2
 80096dc:	009b      	lsls	r3, r3, #2
 80096de:	4a07      	ldr	r2, [pc, #28]	@ (80096fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80096e0:	441a      	add	r2, r3
 80096e2:	69bb      	ldr	r3, [r7, #24]
 80096e4:	3304      	adds	r3, #4
 80096e6:	4619      	mov	r1, r3
 80096e8:	4610      	mov	r0, r2
 80096ea:	f7fe f858 	bl	800779e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80096ee:	bf00      	nop
 80096f0:	3720      	adds	r7, #32
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	20000e84 	.word	0x20000e84
 80096fc:	20000e88 	.word	0x20000e88
 8009700:	20001360 	.word	0x20001360

08009704 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009704:	b480      	push	{r7}
 8009706:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009708:	4b07      	ldr	r3, [pc, #28]	@ (8009728 <pvTaskIncrementMutexHeldCount+0x24>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d004      	beq.n	800971a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009710:	4b05      	ldr	r3, [pc, #20]	@ (8009728 <pvTaskIncrementMutexHeldCount+0x24>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009716:	3201      	adds	r2, #1
 8009718:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800971a:	4b03      	ldr	r3, [pc, #12]	@ (8009728 <pvTaskIncrementMutexHeldCount+0x24>)
 800971c:	681b      	ldr	r3, [r3, #0]
	}
 800971e:	4618      	mov	r0, r3
 8009720:	46bd      	mov	sp, r7
 8009722:	bc80      	pop	{r7}
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	20000e84 	.word	0x20000e84

0800972c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009736:	4b21      	ldr	r3, [pc, #132]	@ (80097bc <prvAddCurrentTaskToDelayedList+0x90>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800973c:	4b20      	ldr	r3, [pc, #128]	@ (80097c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	3304      	adds	r3, #4
 8009742:	4618      	mov	r0, r3
 8009744:	f7fe f886 	bl	8007854 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800974e:	d10a      	bne.n	8009766 <prvAddCurrentTaskToDelayedList+0x3a>
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d007      	beq.n	8009766 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009756:	4b1a      	ldr	r3, [pc, #104]	@ (80097c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	3304      	adds	r3, #4
 800975c:	4619      	mov	r1, r3
 800975e:	4819      	ldr	r0, [pc, #100]	@ (80097c4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009760:	f7fe f81d 	bl	800779e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009764:	e026      	b.n	80097b4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009766:	68fa      	ldr	r2, [r7, #12]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	4413      	add	r3, r2
 800976c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800976e:	4b14      	ldr	r3, [pc, #80]	@ (80097c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	68ba      	ldr	r2, [r7, #8]
 8009774:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009776:	68ba      	ldr	r2, [r7, #8]
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	429a      	cmp	r2, r3
 800977c:	d209      	bcs.n	8009792 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800977e:	4b12      	ldr	r3, [pc, #72]	@ (80097c8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	4b0f      	ldr	r3, [pc, #60]	@ (80097c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	3304      	adds	r3, #4
 8009788:	4619      	mov	r1, r3
 800978a:	4610      	mov	r0, r2
 800978c:	f7fe f82a 	bl	80077e4 <vListInsert>
}
 8009790:	e010      	b.n	80097b4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009792:	4b0e      	ldr	r3, [pc, #56]	@ (80097cc <prvAddCurrentTaskToDelayedList+0xa0>)
 8009794:	681a      	ldr	r2, [r3, #0]
 8009796:	4b0a      	ldr	r3, [pc, #40]	@ (80097c0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	3304      	adds	r3, #4
 800979c:	4619      	mov	r1, r3
 800979e:	4610      	mov	r0, r2
 80097a0:	f7fe f820 	bl	80077e4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80097a4:	4b0a      	ldr	r3, [pc, #40]	@ (80097d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	68ba      	ldr	r2, [r7, #8]
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d202      	bcs.n	80097b4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80097ae:	4a08      	ldr	r2, [pc, #32]	@ (80097d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	6013      	str	r3, [r2, #0]
}
 80097b4:	bf00      	nop
 80097b6:	3710      	adds	r7, #16
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}
 80097bc:	2000135c 	.word	0x2000135c
 80097c0:	20000e84 	.word	0x20000e84
 80097c4:	20001344 	.word	0x20001344
 80097c8:	20001314 	.word	0x20001314
 80097cc:	20001310 	.word	0x20001310
 80097d0:	20001378 	.word	0x20001378

080097d4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b08a      	sub	sp, #40	@ 0x28
 80097d8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80097da:	2300      	movs	r3, #0
 80097dc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80097de:	f000 fb11 	bl	8009e04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80097e2:	4b1d      	ldr	r3, [pc, #116]	@ (8009858 <xTimerCreateTimerTask+0x84>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d021      	beq.n	800982e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80097ea:	2300      	movs	r3, #0
 80097ec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80097ee:	2300      	movs	r3, #0
 80097f0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80097f2:	1d3a      	adds	r2, r7, #4
 80097f4:	f107 0108 	add.w	r1, r7, #8
 80097f8:	f107 030c 	add.w	r3, r7, #12
 80097fc:	4618      	mov	r0, r3
 80097fe:	f7fd ff89 	bl	8007714 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009802:	6879      	ldr	r1, [r7, #4]
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	9202      	str	r2, [sp, #8]
 800980a:	9301      	str	r3, [sp, #4]
 800980c:	2302      	movs	r3, #2
 800980e:	9300      	str	r3, [sp, #0]
 8009810:	2300      	movs	r3, #0
 8009812:	460a      	mov	r2, r1
 8009814:	4911      	ldr	r1, [pc, #68]	@ (800985c <xTimerCreateTimerTask+0x88>)
 8009816:	4812      	ldr	r0, [pc, #72]	@ (8009860 <xTimerCreateTimerTask+0x8c>)
 8009818:	f7fe ff32 	bl	8008680 <xTaskCreateStatic>
 800981c:	4603      	mov	r3, r0
 800981e:	4a11      	ldr	r2, [pc, #68]	@ (8009864 <xTimerCreateTimerTask+0x90>)
 8009820:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009822:	4b10      	ldr	r3, [pc, #64]	@ (8009864 <xTimerCreateTimerTask+0x90>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d001      	beq.n	800982e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800982a:	2301      	movs	r3, #1
 800982c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d10b      	bne.n	800984c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009838:	f383 8811 	msr	BASEPRI, r3
 800983c:	f3bf 8f6f 	isb	sy
 8009840:	f3bf 8f4f 	dsb	sy
 8009844:	613b      	str	r3, [r7, #16]
}
 8009846:	bf00      	nop
 8009848:	bf00      	nop
 800984a:	e7fd      	b.n	8009848 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800984c:	697b      	ldr	r3, [r7, #20]
}
 800984e:	4618      	mov	r0, r3
 8009850:	3718      	adds	r7, #24
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	200013b4 	.word	0x200013b4
 800985c:	0800aa80 	.word	0x0800aa80
 8009860:	080099a1 	.word	0x080099a1
 8009864:	200013b8 	.word	0x200013b8

08009868 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b08a      	sub	sp, #40	@ 0x28
 800986c:	af00      	add	r7, sp, #0
 800986e:	60f8      	str	r0, [r7, #12]
 8009870:	60b9      	str	r1, [r7, #8]
 8009872:	607a      	str	r2, [r7, #4]
 8009874:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009876:	2300      	movs	r3, #0
 8009878:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d10b      	bne.n	8009898 <xTimerGenericCommand+0x30>
	__asm volatile
 8009880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009884:	f383 8811 	msr	BASEPRI, r3
 8009888:	f3bf 8f6f 	isb	sy
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	623b      	str	r3, [r7, #32]
}
 8009892:	bf00      	nop
 8009894:	bf00      	nop
 8009896:	e7fd      	b.n	8009894 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009898:	4b19      	ldr	r3, [pc, #100]	@ (8009900 <xTimerGenericCommand+0x98>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d02a      	beq.n	80098f6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	2b05      	cmp	r3, #5
 80098b0:	dc18      	bgt.n	80098e4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80098b2:	f7ff fdad 	bl	8009410 <xTaskGetSchedulerState>
 80098b6:	4603      	mov	r3, r0
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	d109      	bne.n	80098d0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80098bc:	4b10      	ldr	r3, [pc, #64]	@ (8009900 <xTimerGenericCommand+0x98>)
 80098be:	6818      	ldr	r0, [r3, #0]
 80098c0:	f107 0110 	add.w	r1, r7, #16
 80098c4:	2300      	movs	r3, #0
 80098c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098c8:	f7fe f934 	bl	8007b34 <xQueueGenericSend>
 80098cc:	6278      	str	r0, [r7, #36]	@ 0x24
 80098ce:	e012      	b.n	80098f6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80098d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009900 <xTimerGenericCommand+0x98>)
 80098d2:	6818      	ldr	r0, [r3, #0]
 80098d4:	f107 0110 	add.w	r1, r7, #16
 80098d8:	2300      	movs	r3, #0
 80098da:	2200      	movs	r2, #0
 80098dc:	f7fe f92a 	bl	8007b34 <xQueueGenericSend>
 80098e0:	6278      	str	r0, [r7, #36]	@ 0x24
 80098e2:	e008      	b.n	80098f6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80098e4:	4b06      	ldr	r3, [pc, #24]	@ (8009900 <xTimerGenericCommand+0x98>)
 80098e6:	6818      	ldr	r0, [r3, #0]
 80098e8:	f107 0110 	add.w	r1, r7, #16
 80098ec:	2300      	movs	r3, #0
 80098ee:	683a      	ldr	r2, [r7, #0]
 80098f0:	f7fe fa22 	bl	8007d38 <xQueueGenericSendFromISR>
 80098f4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80098f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3728      	adds	r7, #40	@ 0x28
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}
 8009900:	200013b4 	.word	0x200013b4

08009904 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b088      	sub	sp, #32
 8009908:	af02      	add	r7, sp, #8
 800990a:	6078      	str	r0, [r7, #4]
 800990c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800990e:	4b23      	ldr	r3, [pc, #140]	@ (800999c <prvProcessExpiredTimer+0x98>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	68db      	ldr	r3, [r3, #12]
 8009914:	68db      	ldr	r3, [r3, #12]
 8009916:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	3304      	adds	r3, #4
 800991c:	4618      	mov	r0, r3
 800991e:	f7fd ff99 	bl	8007854 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009928:	f003 0304 	and.w	r3, r3, #4
 800992c:	2b00      	cmp	r3, #0
 800992e:	d023      	beq.n	8009978 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	699a      	ldr	r2, [r3, #24]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	18d1      	adds	r1, r2, r3
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	683a      	ldr	r2, [r7, #0]
 800993c:	6978      	ldr	r0, [r7, #20]
 800993e:	f000 f8d3 	bl	8009ae8 <prvInsertTimerInActiveList>
 8009942:	4603      	mov	r3, r0
 8009944:	2b00      	cmp	r3, #0
 8009946:	d020      	beq.n	800998a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009948:	2300      	movs	r3, #0
 800994a:	9300      	str	r3, [sp, #0]
 800994c:	2300      	movs	r3, #0
 800994e:	687a      	ldr	r2, [r7, #4]
 8009950:	2100      	movs	r1, #0
 8009952:	6978      	ldr	r0, [r7, #20]
 8009954:	f7ff ff88 	bl	8009868 <xTimerGenericCommand>
 8009958:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d114      	bne.n	800998a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009964:	f383 8811 	msr	BASEPRI, r3
 8009968:	f3bf 8f6f 	isb	sy
 800996c:	f3bf 8f4f 	dsb	sy
 8009970:	60fb      	str	r3, [r7, #12]
}
 8009972:	bf00      	nop
 8009974:	bf00      	nop
 8009976:	e7fd      	b.n	8009974 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800997e:	f023 0301 	bic.w	r3, r3, #1
 8009982:	b2da      	uxtb	r2, r3
 8009984:	697b      	ldr	r3, [r7, #20]
 8009986:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	6a1b      	ldr	r3, [r3, #32]
 800998e:	6978      	ldr	r0, [r7, #20]
 8009990:	4798      	blx	r3
}
 8009992:	bf00      	nop
 8009994:	3718      	adds	r7, #24
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
 800999a:	bf00      	nop
 800999c:	200013ac 	.word	0x200013ac

080099a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b084      	sub	sp, #16
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099a8:	f107 0308 	add.w	r3, r7, #8
 80099ac:	4618      	mov	r0, r3
 80099ae:	f000 f859 	bl	8009a64 <prvGetNextExpireTime>
 80099b2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	4619      	mov	r1, r3
 80099b8:	68f8      	ldr	r0, [r7, #12]
 80099ba:	f000 f805 	bl	80099c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80099be:	f000 f8d5 	bl	8009b6c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099c2:	bf00      	nop
 80099c4:	e7f0      	b.n	80099a8 <prvTimerTask+0x8>
	...

080099c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b084      	sub	sp, #16
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
 80099d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80099d2:	f7ff f92d 	bl	8008c30 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80099d6:	f107 0308 	add.w	r3, r7, #8
 80099da:	4618      	mov	r0, r3
 80099dc:	f000 f864 	bl	8009aa8 <prvSampleTimeNow>
 80099e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d130      	bne.n	8009a4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d10a      	bne.n	8009a04 <prvProcessTimerOrBlockTask+0x3c>
 80099ee:	687a      	ldr	r2, [r7, #4]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	429a      	cmp	r2, r3
 80099f4:	d806      	bhi.n	8009a04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80099f6:	f7ff f929 	bl	8008c4c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80099fa:	68f9      	ldr	r1, [r7, #12]
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f7ff ff81 	bl	8009904 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009a02:	e024      	b.n	8009a4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d008      	beq.n	8009a1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009a0a:	4b13      	ldr	r3, [pc, #76]	@ (8009a58 <prvProcessTimerOrBlockTask+0x90>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d101      	bne.n	8009a18 <prvProcessTimerOrBlockTask+0x50>
 8009a14:	2301      	movs	r3, #1
 8009a16:	e000      	b.n	8009a1a <prvProcessTimerOrBlockTask+0x52>
 8009a18:	2300      	movs	r3, #0
 8009a1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8009a5c <prvProcessTimerOrBlockTask+0x94>)
 8009a1e:	6818      	ldr	r0, [r3, #0]
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	1ad3      	subs	r3, r2, r3
 8009a26:	683a      	ldr	r2, [r7, #0]
 8009a28:	4619      	mov	r1, r3
 8009a2a:	f7fe fdf5 	bl	8008618 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009a2e:	f7ff f90d 	bl	8008c4c <xTaskResumeAll>
 8009a32:	4603      	mov	r3, r0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d10a      	bne.n	8009a4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009a38:	4b09      	ldr	r3, [pc, #36]	@ (8009a60 <prvProcessTimerOrBlockTask+0x98>)
 8009a3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a3e:	601a      	str	r2, [r3, #0]
 8009a40:	f3bf 8f4f 	dsb	sy
 8009a44:	f3bf 8f6f 	isb	sy
}
 8009a48:	e001      	b.n	8009a4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009a4a:	f7ff f8ff 	bl	8008c4c <xTaskResumeAll>
}
 8009a4e:	bf00      	nop
 8009a50:	3710      	adds	r7, #16
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
 8009a56:	bf00      	nop
 8009a58:	200013b0 	.word	0x200013b0
 8009a5c:	200013b4 	.word	0x200013b4
 8009a60:	e000ed04 	.word	0xe000ed04

08009a64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009a64:	b480      	push	{r7}
 8009a66:	b085      	sub	sp, #20
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8009aa4 <prvGetNextExpireTime+0x40>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d101      	bne.n	8009a7a <prvGetNextExpireTime+0x16>
 8009a76:	2201      	movs	r2, #1
 8009a78:	e000      	b.n	8009a7c <prvGetNextExpireTime+0x18>
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d105      	bne.n	8009a94 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a88:	4b06      	ldr	r3, [pc, #24]	@ (8009aa4 <prvGetNextExpireTime+0x40>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	60fb      	str	r3, [r7, #12]
 8009a92:	e001      	b.n	8009a98 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009a94:	2300      	movs	r3, #0
 8009a96:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009a98:	68fb      	ldr	r3, [r7, #12]
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3714      	adds	r7, #20
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bc80      	pop	{r7}
 8009aa2:	4770      	bx	lr
 8009aa4:	200013ac 	.word	0x200013ac

08009aa8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b084      	sub	sp, #16
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009ab0:	f7ff f96a 	bl	8008d88 <xTaskGetTickCount>
 8009ab4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ae4 <prvSampleTimeNow+0x3c>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d205      	bcs.n	8009acc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009ac0:	f000 f93a 	bl	8009d38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	601a      	str	r2, [r3, #0]
 8009aca:	e002      	b.n	8009ad2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009ad2:	4a04      	ldr	r2, [pc, #16]	@ (8009ae4 <prvSampleTimeNow+0x3c>)
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	200013bc 	.word	0x200013bc

08009ae8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b086      	sub	sp, #24
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	60f8      	str	r0, [r7, #12]
 8009af0:	60b9      	str	r1, [r7, #8]
 8009af2:	607a      	str	r2, [r7, #4]
 8009af4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009af6:	2300      	movs	r3, #0
 8009af8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	68ba      	ldr	r2, [r7, #8]
 8009afe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	68fa      	ldr	r2, [r7, #12]
 8009b04:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009b06:	68ba      	ldr	r2, [r7, #8]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d812      	bhi.n	8009b34 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	1ad2      	subs	r2, r2, r3
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	699b      	ldr	r3, [r3, #24]
 8009b18:	429a      	cmp	r2, r3
 8009b1a:	d302      	bcc.n	8009b22 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	617b      	str	r3, [r7, #20]
 8009b20:	e01b      	b.n	8009b5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009b22:	4b10      	ldr	r3, [pc, #64]	@ (8009b64 <prvInsertTimerInActiveList+0x7c>)
 8009b24:	681a      	ldr	r2, [r3, #0]
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	3304      	adds	r3, #4
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	4610      	mov	r0, r2
 8009b2e:	f7fd fe59 	bl	80077e4 <vListInsert>
 8009b32:	e012      	b.n	8009b5a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009b34:	687a      	ldr	r2, [r7, #4]
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d206      	bcs.n	8009b4a <prvInsertTimerInActiveList+0x62>
 8009b3c:	68ba      	ldr	r2, [r7, #8]
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	429a      	cmp	r2, r3
 8009b42:	d302      	bcc.n	8009b4a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009b44:	2301      	movs	r3, #1
 8009b46:	617b      	str	r3, [r7, #20]
 8009b48:	e007      	b.n	8009b5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b4a:	4b07      	ldr	r3, [pc, #28]	@ (8009b68 <prvInsertTimerInActiveList+0x80>)
 8009b4c:	681a      	ldr	r2, [r3, #0]
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	3304      	adds	r3, #4
 8009b52:	4619      	mov	r1, r3
 8009b54:	4610      	mov	r0, r2
 8009b56:	f7fd fe45 	bl	80077e4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009b5a:	697b      	ldr	r3, [r7, #20]
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3718      	adds	r7, #24
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	200013b0 	.word	0x200013b0
 8009b68:	200013ac 	.word	0x200013ac

08009b6c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b08e      	sub	sp, #56	@ 0x38
 8009b70:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b72:	e0ce      	b.n	8009d12 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	da19      	bge.n	8009bae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009b7a:	1d3b      	adds	r3, r7, #4
 8009b7c:	3304      	adds	r3, #4
 8009b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d10b      	bne.n	8009b9e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b8a:	f383 8811 	msr	BASEPRI, r3
 8009b8e:	f3bf 8f6f 	isb	sy
 8009b92:	f3bf 8f4f 	dsb	sy
 8009b96:	61fb      	str	r3, [r7, #28]
}
 8009b98:	bf00      	nop
 8009b9a:	bf00      	nop
 8009b9c:	e7fd      	b.n	8009b9a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ba4:	6850      	ldr	r0, [r2, #4]
 8009ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ba8:	6892      	ldr	r2, [r2, #8]
 8009baa:	4611      	mov	r1, r2
 8009bac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	f2c0 80ae 	blt.w	8009d12 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bbc:	695b      	ldr	r3, [r3, #20]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d004      	beq.n	8009bcc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc4:	3304      	adds	r3, #4
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f7fd fe44 	bl	8007854 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009bcc:	463b      	mov	r3, r7
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f7ff ff6a 	bl	8009aa8 <prvSampleTimeNow>
 8009bd4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2b09      	cmp	r3, #9
 8009bda:	f200 8097 	bhi.w	8009d0c <prvProcessReceivedCommands+0x1a0>
 8009bde:	a201      	add	r2, pc, #4	@ (adr r2, 8009be4 <prvProcessReceivedCommands+0x78>)
 8009be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009be4:	08009c0d 	.word	0x08009c0d
 8009be8:	08009c0d 	.word	0x08009c0d
 8009bec:	08009c0d 	.word	0x08009c0d
 8009bf0:	08009c83 	.word	0x08009c83
 8009bf4:	08009c97 	.word	0x08009c97
 8009bf8:	08009ce3 	.word	0x08009ce3
 8009bfc:	08009c0d 	.word	0x08009c0d
 8009c00:	08009c0d 	.word	0x08009c0d
 8009c04:	08009c83 	.word	0x08009c83
 8009c08:	08009c97 	.word	0x08009c97
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c12:	f043 0301 	orr.w	r3, r3, #1
 8009c16:	b2da      	uxtb	r2, r3
 8009c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009c1e:	68ba      	ldr	r2, [r7, #8]
 8009c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c22:	699b      	ldr	r3, [r3, #24]
 8009c24:	18d1      	adds	r1, r2, r3
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c2c:	f7ff ff5c 	bl	8009ae8 <prvInsertTimerInActiveList>
 8009c30:	4603      	mov	r3, r0
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d06c      	beq.n	8009d10 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c38:	6a1b      	ldr	r3, [r3, #32]
 8009c3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c3c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c44:	f003 0304 	and.w	r3, r3, #4
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d061      	beq.n	8009d10 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009c4c:	68ba      	ldr	r2, [r7, #8]
 8009c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c50:	699b      	ldr	r3, [r3, #24]
 8009c52:	441a      	add	r2, r3
 8009c54:	2300      	movs	r3, #0
 8009c56:	9300      	str	r3, [sp, #0]
 8009c58:	2300      	movs	r3, #0
 8009c5a:	2100      	movs	r1, #0
 8009c5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c5e:	f7ff fe03 	bl	8009868 <xTimerGenericCommand>
 8009c62:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009c64:	6a3b      	ldr	r3, [r7, #32]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d152      	bne.n	8009d10 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c6e:	f383 8811 	msr	BASEPRI, r3
 8009c72:	f3bf 8f6f 	isb	sy
 8009c76:	f3bf 8f4f 	dsb	sy
 8009c7a:	61bb      	str	r3, [r7, #24]
}
 8009c7c:	bf00      	nop
 8009c7e:	bf00      	nop
 8009c80:	e7fd      	b.n	8009c7e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c88:	f023 0301 	bic.w	r3, r3, #1
 8009c8c:	b2da      	uxtb	r2, r3
 8009c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009c94:	e03d      	b.n	8009d12 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c9c:	f043 0301 	orr.w	r3, r3, #1
 8009ca0:	b2da      	uxtb	r2, r3
 8009ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009ca8:	68ba      	ldr	r2, [r7, #8]
 8009caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb0:	699b      	ldr	r3, [r3, #24]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d10b      	bne.n	8009cce <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cba:	f383 8811 	msr	BASEPRI, r3
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f3bf 8f4f 	dsb	sy
 8009cc6:	617b      	str	r3, [r7, #20]
}
 8009cc8:	bf00      	nop
 8009cca:	bf00      	nop
 8009ccc:	e7fd      	b.n	8009cca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd0:	699a      	ldr	r2, [r3, #24]
 8009cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd4:	18d1      	adds	r1, r2, r3
 8009cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cdc:	f7ff ff04 	bl	8009ae8 <prvInsertTimerInActiveList>
					break;
 8009ce0:	e017      	b.n	8009d12 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ce8:	f003 0302 	and.w	r3, r3, #2
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d103      	bne.n	8009cf8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009cf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cf2:	f000 fb8b 	bl	800a40c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009cf6:	e00c      	b.n	8009d12 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cfa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009cfe:	f023 0301 	bic.w	r3, r3, #1
 8009d02:	b2da      	uxtb	r2, r3
 8009d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009d0a:	e002      	b.n	8009d12 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009d0c:	bf00      	nop
 8009d0e:	e000      	b.n	8009d12 <prvProcessReceivedCommands+0x1a6>
					break;
 8009d10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d12:	4b08      	ldr	r3, [pc, #32]	@ (8009d34 <prvProcessReceivedCommands+0x1c8>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	1d39      	adds	r1, r7, #4
 8009d18:	2200      	movs	r2, #0
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f7fe f93a 	bl	8007f94 <xQueueReceive>
 8009d20:	4603      	mov	r3, r0
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	f47f af26 	bne.w	8009b74 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009d28:	bf00      	nop
 8009d2a:	bf00      	nop
 8009d2c:	3730      	adds	r7, #48	@ 0x30
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
 8009d32:	bf00      	nop
 8009d34:	200013b4 	.word	0x200013b4

08009d38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b088      	sub	sp, #32
 8009d3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d3e:	e049      	b.n	8009dd4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d40:	4b2e      	ldr	r3, [pc, #184]	@ (8009dfc <prvSwitchTimerLists+0xc4>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	68db      	ldr	r3, [r3, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d4a:	4b2c      	ldr	r3, [pc, #176]	@ (8009dfc <prvSwitchTimerLists+0xc4>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	68db      	ldr	r3, [r3, #12]
 8009d50:	68db      	ldr	r3, [r3, #12]
 8009d52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	3304      	adds	r3, #4
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f7fd fd7b 	bl	8007854 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	6a1b      	ldr	r3, [r3, #32]
 8009d62:	68f8      	ldr	r0, [r7, #12]
 8009d64:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d6c:	f003 0304 	and.w	r3, r3, #4
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d02f      	beq.n	8009dd4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	699b      	ldr	r3, [r3, #24]
 8009d78:	693a      	ldr	r2, [r7, #16]
 8009d7a:	4413      	add	r3, r2
 8009d7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009d7e:	68ba      	ldr	r2, [r7, #8]
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	429a      	cmp	r2, r3
 8009d84:	d90e      	bls.n	8009da4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	68ba      	ldr	r2, [r7, #8]
 8009d8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	68fa      	ldr	r2, [r7, #12]
 8009d90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009d92:	4b1a      	ldr	r3, [pc, #104]	@ (8009dfc <prvSwitchTimerLists+0xc4>)
 8009d94:	681a      	ldr	r2, [r3, #0]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	3304      	adds	r3, #4
 8009d9a:	4619      	mov	r1, r3
 8009d9c:	4610      	mov	r0, r2
 8009d9e:	f7fd fd21 	bl	80077e4 <vListInsert>
 8009da2:	e017      	b.n	8009dd4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009da4:	2300      	movs	r3, #0
 8009da6:	9300      	str	r3, [sp, #0]
 8009da8:	2300      	movs	r3, #0
 8009daa:	693a      	ldr	r2, [r7, #16]
 8009dac:	2100      	movs	r1, #0
 8009dae:	68f8      	ldr	r0, [r7, #12]
 8009db0:	f7ff fd5a 	bl	8009868 <xTimerGenericCommand>
 8009db4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d10b      	bne.n	8009dd4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc0:	f383 8811 	msr	BASEPRI, r3
 8009dc4:	f3bf 8f6f 	isb	sy
 8009dc8:	f3bf 8f4f 	dsb	sy
 8009dcc:	603b      	str	r3, [r7, #0]
}
 8009dce:	bf00      	nop
 8009dd0:	bf00      	nop
 8009dd2:	e7fd      	b.n	8009dd0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009dd4:	4b09      	ldr	r3, [pc, #36]	@ (8009dfc <prvSwitchTimerLists+0xc4>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1b0      	bne.n	8009d40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009dde:	4b07      	ldr	r3, [pc, #28]	@ (8009dfc <prvSwitchTimerLists+0xc4>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009de4:	4b06      	ldr	r3, [pc, #24]	@ (8009e00 <prvSwitchTimerLists+0xc8>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a04      	ldr	r2, [pc, #16]	@ (8009dfc <prvSwitchTimerLists+0xc4>)
 8009dea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009dec:	4a04      	ldr	r2, [pc, #16]	@ (8009e00 <prvSwitchTimerLists+0xc8>)
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	6013      	str	r3, [r2, #0]
}
 8009df2:	bf00      	nop
 8009df4:	3718      	adds	r7, #24
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}
 8009dfa:	bf00      	nop
 8009dfc:	200013ac 	.word	0x200013ac
 8009e00:	200013b0 	.word	0x200013b0

08009e04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b082      	sub	sp, #8
 8009e08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009e0a:	f000 f92f 	bl	800a06c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009e0e:	4b15      	ldr	r3, [pc, #84]	@ (8009e64 <prvCheckForValidListAndQueue+0x60>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d120      	bne.n	8009e58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009e16:	4814      	ldr	r0, [pc, #80]	@ (8009e68 <prvCheckForValidListAndQueue+0x64>)
 8009e18:	f7fd fc96 	bl	8007748 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009e1c:	4813      	ldr	r0, [pc, #76]	@ (8009e6c <prvCheckForValidListAndQueue+0x68>)
 8009e1e:	f7fd fc93 	bl	8007748 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009e22:	4b13      	ldr	r3, [pc, #76]	@ (8009e70 <prvCheckForValidListAndQueue+0x6c>)
 8009e24:	4a10      	ldr	r2, [pc, #64]	@ (8009e68 <prvCheckForValidListAndQueue+0x64>)
 8009e26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009e28:	4b12      	ldr	r3, [pc, #72]	@ (8009e74 <prvCheckForValidListAndQueue+0x70>)
 8009e2a:	4a10      	ldr	r2, [pc, #64]	@ (8009e6c <prvCheckForValidListAndQueue+0x68>)
 8009e2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009e2e:	2300      	movs	r3, #0
 8009e30:	9300      	str	r3, [sp, #0]
 8009e32:	4b11      	ldr	r3, [pc, #68]	@ (8009e78 <prvCheckForValidListAndQueue+0x74>)
 8009e34:	4a11      	ldr	r2, [pc, #68]	@ (8009e7c <prvCheckForValidListAndQueue+0x78>)
 8009e36:	2110      	movs	r1, #16
 8009e38:	200a      	movs	r0, #10
 8009e3a:	f7fd fd9f 	bl	800797c <xQueueGenericCreateStatic>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	4a08      	ldr	r2, [pc, #32]	@ (8009e64 <prvCheckForValidListAndQueue+0x60>)
 8009e42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009e44:	4b07      	ldr	r3, [pc, #28]	@ (8009e64 <prvCheckForValidListAndQueue+0x60>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d005      	beq.n	8009e58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009e4c:	4b05      	ldr	r3, [pc, #20]	@ (8009e64 <prvCheckForValidListAndQueue+0x60>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	490b      	ldr	r1, [pc, #44]	@ (8009e80 <prvCheckForValidListAndQueue+0x7c>)
 8009e52:	4618      	mov	r0, r3
 8009e54:	f7fe fbb8 	bl	80085c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e58:	f000 f938 	bl	800a0cc <vPortExitCritical>
}
 8009e5c:	bf00      	nop
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop
 8009e64:	200013b4 	.word	0x200013b4
 8009e68:	20001384 	.word	0x20001384
 8009e6c:	20001398 	.word	0x20001398
 8009e70:	200013ac 	.word	0x200013ac
 8009e74:	200013b0 	.word	0x200013b0
 8009e78:	20001460 	.word	0x20001460
 8009e7c:	200013c0 	.word	0x200013c0
 8009e80:	0800aa88 	.word	0x0800aa88

08009e84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009e84:	b480      	push	{r7}
 8009e86:	b085      	sub	sp, #20
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	60f8      	str	r0, [r7, #12]
 8009e8c:	60b9      	str	r1, [r7, #8]
 8009e8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	3b04      	subs	r3, #4
 8009e94:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009e9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	3b04      	subs	r3, #4
 8009ea2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	f023 0201 	bic.w	r2, r3, #1
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	3b04      	subs	r3, #4
 8009eb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009eb4:	4a08      	ldr	r2, [pc, #32]	@ (8009ed8 <pxPortInitialiseStack+0x54>)
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	3b14      	subs	r3, #20
 8009ebe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009ec0:	687a      	ldr	r2, [r7, #4]
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	3b20      	subs	r3, #32
 8009eca:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3714      	adds	r7, #20
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bc80      	pop	{r7}
 8009ed6:	4770      	bx	lr
 8009ed8:	08009edd 	.word	0x08009edd

08009edc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009edc:	b480      	push	{r7}
 8009ede:	b085      	sub	sp, #20
 8009ee0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009ee6:	4b12      	ldr	r3, [pc, #72]	@ (8009f30 <prvTaskExitError+0x54>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eee:	d00b      	beq.n	8009f08 <prvTaskExitError+0x2c>
	__asm volatile
 8009ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef4:	f383 8811 	msr	BASEPRI, r3
 8009ef8:	f3bf 8f6f 	isb	sy
 8009efc:	f3bf 8f4f 	dsb	sy
 8009f00:	60fb      	str	r3, [r7, #12]
}
 8009f02:	bf00      	nop
 8009f04:	bf00      	nop
 8009f06:	e7fd      	b.n	8009f04 <prvTaskExitError+0x28>
	__asm volatile
 8009f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f0c:	f383 8811 	msr	BASEPRI, r3
 8009f10:	f3bf 8f6f 	isb	sy
 8009f14:	f3bf 8f4f 	dsb	sy
 8009f18:	60bb      	str	r3, [r7, #8]
}
 8009f1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f1c:	bf00      	nop
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d0fc      	beq.n	8009f1e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009f24:	bf00      	nop
 8009f26:	bf00      	nop
 8009f28:	3714      	adds	r7, #20
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bc80      	pop	{r7}
 8009f2e:	4770      	bx	lr
 8009f30:	20000024 	.word	0x20000024
	...

08009f40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009f40:	4b07      	ldr	r3, [pc, #28]	@ (8009f60 <pxCurrentTCBConst2>)
 8009f42:	6819      	ldr	r1, [r3, #0]
 8009f44:	6808      	ldr	r0, [r1, #0]
 8009f46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009f4a:	f380 8809 	msr	PSP, r0
 8009f4e:	f3bf 8f6f 	isb	sy
 8009f52:	f04f 0000 	mov.w	r0, #0
 8009f56:	f380 8811 	msr	BASEPRI, r0
 8009f5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009f5e:	4770      	bx	lr

08009f60 <pxCurrentTCBConst2>:
 8009f60:	20000e84 	.word	0x20000e84
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009f64:	bf00      	nop
 8009f66:	bf00      	nop

08009f68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009f68:	4806      	ldr	r0, [pc, #24]	@ (8009f84 <prvPortStartFirstTask+0x1c>)
 8009f6a:	6800      	ldr	r0, [r0, #0]
 8009f6c:	6800      	ldr	r0, [r0, #0]
 8009f6e:	f380 8808 	msr	MSP, r0
 8009f72:	b662      	cpsie	i
 8009f74:	b661      	cpsie	f
 8009f76:	f3bf 8f4f 	dsb	sy
 8009f7a:	f3bf 8f6f 	isb	sy
 8009f7e:	df00      	svc	0
 8009f80:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009f82:	bf00      	nop
 8009f84:	e000ed08 	.word	0xe000ed08

08009f88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009f8e:	4b32      	ldr	r3, [pc, #200]	@ (800a058 <xPortStartScheduler+0xd0>)
 8009f90:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	781b      	ldrb	r3, [r3, #0]
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	22ff      	movs	r2, #255	@ 0xff
 8009f9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	781b      	ldrb	r3, [r3, #0]
 8009fa4:	b2db      	uxtb	r3, r3
 8009fa6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009fa8:	78fb      	ldrb	r3, [r7, #3]
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009fb0:	b2da      	uxtb	r2, r3
 8009fb2:	4b2a      	ldr	r3, [pc, #168]	@ (800a05c <xPortStartScheduler+0xd4>)
 8009fb4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009fb6:	4b2a      	ldr	r3, [pc, #168]	@ (800a060 <xPortStartScheduler+0xd8>)
 8009fb8:	2207      	movs	r2, #7
 8009fba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009fbc:	e009      	b.n	8009fd2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009fbe:	4b28      	ldr	r3, [pc, #160]	@ (800a060 <xPortStartScheduler+0xd8>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	3b01      	subs	r3, #1
 8009fc4:	4a26      	ldr	r2, [pc, #152]	@ (800a060 <xPortStartScheduler+0xd8>)
 8009fc6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009fc8:	78fb      	ldrb	r3, [r7, #3]
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	005b      	lsls	r3, r3, #1
 8009fce:	b2db      	uxtb	r3, r3
 8009fd0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009fd2:	78fb      	ldrb	r3, [r7, #3]
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fda:	2b80      	cmp	r3, #128	@ 0x80
 8009fdc:	d0ef      	beq.n	8009fbe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009fde:	4b20      	ldr	r3, [pc, #128]	@ (800a060 <xPortStartScheduler+0xd8>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f1c3 0307 	rsb	r3, r3, #7
 8009fe6:	2b04      	cmp	r3, #4
 8009fe8:	d00b      	beq.n	800a002 <xPortStartScheduler+0x7a>
	__asm volatile
 8009fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fee:	f383 8811 	msr	BASEPRI, r3
 8009ff2:	f3bf 8f6f 	isb	sy
 8009ff6:	f3bf 8f4f 	dsb	sy
 8009ffa:	60bb      	str	r3, [r7, #8]
}
 8009ffc:	bf00      	nop
 8009ffe:	bf00      	nop
 800a000:	e7fd      	b.n	8009ffe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a002:	4b17      	ldr	r3, [pc, #92]	@ (800a060 <xPortStartScheduler+0xd8>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	021b      	lsls	r3, r3, #8
 800a008:	4a15      	ldr	r2, [pc, #84]	@ (800a060 <xPortStartScheduler+0xd8>)
 800a00a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a00c:	4b14      	ldr	r3, [pc, #80]	@ (800a060 <xPortStartScheduler+0xd8>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a014:	4a12      	ldr	r2, [pc, #72]	@ (800a060 <xPortStartScheduler+0xd8>)
 800a016:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	b2da      	uxtb	r2, r3
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a020:	4b10      	ldr	r3, [pc, #64]	@ (800a064 <xPortStartScheduler+0xdc>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	4a0f      	ldr	r2, [pc, #60]	@ (800a064 <xPortStartScheduler+0xdc>)
 800a026:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a02a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a02c:	4b0d      	ldr	r3, [pc, #52]	@ (800a064 <xPortStartScheduler+0xdc>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4a0c      	ldr	r2, [pc, #48]	@ (800a064 <xPortStartScheduler+0xdc>)
 800a032:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a036:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a038:	f000 f8b8 	bl	800a1ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a03c:	4b0a      	ldr	r3, [pc, #40]	@ (800a068 <xPortStartScheduler+0xe0>)
 800a03e:	2200      	movs	r2, #0
 800a040:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a042:	f7ff ff91 	bl	8009f68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a046:	f7fe ff67 	bl	8008f18 <vTaskSwitchContext>
	prvTaskExitError();
 800a04a:	f7ff ff47 	bl	8009edc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a04e:	2300      	movs	r3, #0
}
 800a050:	4618      	mov	r0, r3
 800a052:	3710      	adds	r7, #16
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	e000e400 	.word	0xe000e400
 800a05c:	200014b0 	.word	0x200014b0
 800a060:	200014b4 	.word	0x200014b4
 800a064:	e000ed20 	.word	0xe000ed20
 800a068:	20000024 	.word	0x20000024

0800a06c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
	__asm volatile
 800a072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a076:	f383 8811 	msr	BASEPRI, r3
 800a07a:	f3bf 8f6f 	isb	sy
 800a07e:	f3bf 8f4f 	dsb	sy
 800a082:	607b      	str	r3, [r7, #4]
}
 800a084:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a086:	4b0f      	ldr	r3, [pc, #60]	@ (800a0c4 <vPortEnterCritical+0x58>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	3301      	adds	r3, #1
 800a08c:	4a0d      	ldr	r2, [pc, #52]	@ (800a0c4 <vPortEnterCritical+0x58>)
 800a08e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a090:	4b0c      	ldr	r3, [pc, #48]	@ (800a0c4 <vPortEnterCritical+0x58>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2b01      	cmp	r3, #1
 800a096:	d110      	bne.n	800a0ba <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a098:	4b0b      	ldr	r3, [pc, #44]	@ (800a0c8 <vPortEnterCritical+0x5c>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d00b      	beq.n	800a0ba <vPortEnterCritical+0x4e>
	__asm volatile
 800a0a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0a6:	f383 8811 	msr	BASEPRI, r3
 800a0aa:	f3bf 8f6f 	isb	sy
 800a0ae:	f3bf 8f4f 	dsb	sy
 800a0b2:	603b      	str	r3, [r7, #0]
}
 800a0b4:	bf00      	nop
 800a0b6:	bf00      	nop
 800a0b8:	e7fd      	b.n	800a0b6 <vPortEnterCritical+0x4a>
	}
}
 800a0ba:	bf00      	nop
 800a0bc:	370c      	adds	r7, #12
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bc80      	pop	{r7}
 800a0c2:	4770      	bx	lr
 800a0c4:	20000024 	.word	0x20000024
 800a0c8:	e000ed04 	.word	0xe000ed04

0800a0cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b083      	sub	sp, #12
 800a0d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a0d2:	4b12      	ldr	r3, [pc, #72]	@ (800a11c <vPortExitCritical+0x50>)
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d10b      	bne.n	800a0f2 <vPortExitCritical+0x26>
	__asm volatile
 800a0da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0de:	f383 8811 	msr	BASEPRI, r3
 800a0e2:	f3bf 8f6f 	isb	sy
 800a0e6:	f3bf 8f4f 	dsb	sy
 800a0ea:	607b      	str	r3, [r7, #4]
}
 800a0ec:	bf00      	nop
 800a0ee:	bf00      	nop
 800a0f0:	e7fd      	b.n	800a0ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a0f2:	4b0a      	ldr	r3, [pc, #40]	@ (800a11c <vPortExitCritical+0x50>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	3b01      	subs	r3, #1
 800a0f8:	4a08      	ldr	r2, [pc, #32]	@ (800a11c <vPortExitCritical+0x50>)
 800a0fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a0fc:	4b07      	ldr	r3, [pc, #28]	@ (800a11c <vPortExitCritical+0x50>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d105      	bne.n	800a110 <vPortExitCritical+0x44>
 800a104:	2300      	movs	r3, #0
 800a106:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	f383 8811 	msr	BASEPRI, r3
}
 800a10e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a110:	bf00      	nop
 800a112:	370c      	adds	r7, #12
 800a114:	46bd      	mov	sp, r7
 800a116:	bc80      	pop	{r7}
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	20000024 	.word	0x20000024

0800a120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a120:	f3ef 8009 	mrs	r0, PSP
 800a124:	f3bf 8f6f 	isb	sy
 800a128:	4b0d      	ldr	r3, [pc, #52]	@ (800a160 <pxCurrentTCBConst>)
 800a12a:	681a      	ldr	r2, [r3, #0]
 800a12c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a130:	6010      	str	r0, [r2, #0]
 800a132:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a136:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a13a:	f380 8811 	msr	BASEPRI, r0
 800a13e:	f7fe feeb 	bl	8008f18 <vTaskSwitchContext>
 800a142:	f04f 0000 	mov.w	r0, #0
 800a146:	f380 8811 	msr	BASEPRI, r0
 800a14a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a14e:	6819      	ldr	r1, [r3, #0]
 800a150:	6808      	ldr	r0, [r1, #0]
 800a152:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a156:	f380 8809 	msr	PSP, r0
 800a15a:	f3bf 8f6f 	isb	sy
 800a15e:	4770      	bx	lr

0800a160 <pxCurrentTCBConst>:
 800a160:	20000e84 	.word	0x20000e84
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a164:	bf00      	nop
 800a166:	bf00      	nop

0800a168 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b082      	sub	sp, #8
 800a16c:	af00      	add	r7, sp, #0
	__asm volatile
 800a16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a172:	f383 8811 	msr	BASEPRI, r3
 800a176:	f3bf 8f6f 	isb	sy
 800a17a:	f3bf 8f4f 	dsb	sy
 800a17e:	607b      	str	r3, [r7, #4]
}
 800a180:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a182:	f7fe fe0f 	bl	8008da4 <xTaskIncrementTick>
 800a186:	4603      	mov	r3, r0
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d003      	beq.n	800a194 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a18c:	4b06      	ldr	r3, [pc, #24]	@ (800a1a8 <xPortSysTickHandler+0x40>)
 800a18e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a192:	601a      	str	r2, [r3, #0]
 800a194:	2300      	movs	r3, #0
 800a196:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	f383 8811 	msr	BASEPRI, r3
}
 800a19e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a1a0:	bf00      	nop
 800a1a2:	3708      	adds	r7, #8
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	e000ed04 	.word	0xe000ed04

0800a1ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a1b0:	4b0a      	ldr	r3, [pc, #40]	@ (800a1dc <vPortSetupTimerInterrupt+0x30>)
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a1b6:	4b0a      	ldr	r3, [pc, #40]	@ (800a1e0 <vPortSetupTimerInterrupt+0x34>)
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a1bc:	4b09      	ldr	r3, [pc, #36]	@ (800a1e4 <vPortSetupTimerInterrupt+0x38>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4a09      	ldr	r2, [pc, #36]	@ (800a1e8 <vPortSetupTimerInterrupt+0x3c>)
 800a1c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a1c6:	099b      	lsrs	r3, r3, #6
 800a1c8:	4a08      	ldr	r2, [pc, #32]	@ (800a1ec <vPortSetupTimerInterrupt+0x40>)
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a1ce:	4b03      	ldr	r3, [pc, #12]	@ (800a1dc <vPortSetupTimerInterrupt+0x30>)
 800a1d0:	2207      	movs	r2, #7
 800a1d2:	601a      	str	r2, [r3, #0]
}
 800a1d4:	bf00      	nop
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bc80      	pop	{r7}
 800a1da:	4770      	bx	lr
 800a1dc:	e000e010 	.word	0xe000e010
 800a1e0:	e000e018 	.word	0xe000e018
 800a1e4:	20000018 	.word	0x20000018
 800a1e8:	10624dd3 	.word	0x10624dd3
 800a1ec:	e000e014 	.word	0xe000e014

0800a1f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b085      	sub	sp, #20
 800a1f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a1f6:	f3ef 8305 	mrs	r3, IPSR
 800a1fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2b0f      	cmp	r3, #15
 800a200:	d915      	bls.n	800a22e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a202:	4a17      	ldr	r2, [pc, #92]	@ (800a260 <vPortValidateInterruptPriority+0x70>)
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	4413      	add	r3, r2
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a20c:	4b15      	ldr	r3, [pc, #84]	@ (800a264 <vPortValidateInterruptPriority+0x74>)
 800a20e:	781b      	ldrb	r3, [r3, #0]
 800a210:	7afa      	ldrb	r2, [r7, #11]
 800a212:	429a      	cmp	r2, r3
 800a214:	d20b      	bcs.n	800a22e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a21a:	f383 8811 	msr	BASEPRI, r3
 800a21e:	f3bf 8f6f 	isb	sy
 800a222:	f3bf 8f4f 	dsb	sy
 800a226:	607b      	str	r3, [r7, #4]
}
 800a228:	bf00      	nop
 800a22a:	bf00      	nop
 800a22c:	e7fd      	b.n	800a22a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a22e:	4b0e      	ldr	r3, [pc, #56]	@ (800a268 <vPortValidateInterruptPriority+0x78>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a236:	4b0d      	ldr	r3, [pc, #52]	@ (800a26c <vPortValidateInterruptPriority+0x7c>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d90b      	bls.n	800a256 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a23e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a242:	f383 8811 	msr	BASEPRI, r3
 800a246:	f3bf 8f6f 	isb	sy
 800a24a:	f3bf 8f4f 	dsb	sy
 800a24e:	603b      	str	r3, [r7, #0]
}
 800a250:	bf00      	nop
 800a252:	bf00      	nop
 800a254:	e7fd      	b.n	800a252 <vPortValidateInterruptPriority+0x62>
	}
 800a256:	bf00      	nop
 800a258:	3714      	adds	r7, #20
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bc80      	pop	{r7}
 800a25e:	4770      	bx	lr
 800a260:	e000e3f0 	.word	0xe000e3f0
 800a264:	200014b0 	.word	0x200014b0
 800a268:	e000ed0c 	.word	0xe000ed0c
 800a26c:	200014b4 	.word	0x200014b4

0800a270 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b08a      	sub	sp, #40	@ 0x28
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a278:	2300      	movs	r3, #0
 800a27a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a27c:	f7fe fcd8 	bl	8008c30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a280:	4b5c      	ldr	r3, [pc, #368]	@ (800a3f4 <pvPortMalloc+0x184>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d101      	bne.n	800a28c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a288:	f000 f924 	bl	800a4d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a28c:	4b5a      	ldr	r3, [pc, #360]	@ (800a3f8 <pvPortMalloc+0x188>)
 800a28e:	681a      	ldr	r2, [r3, #0]
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	4013      	ands	r3, r2
 800a294:	2b00      	cmp	r3, #0
 800a296:	f040 8095 	bne.w	800a3c4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d01e      	beq.n	800a2de <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a2a0:	2208      	movs	r2, #8
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	4413      	add	r3, r2
 800a2a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f003 0307 	and.w	r3, r3, #7
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d015      	beq.n	800a2de <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f023 0307 	bic.w	r3, r3, #7
 800a2b8:	3308      	adds	r3, #8
 800a2ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f003 0307 	and.w	r3, r3, #7
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00b      	beq.n	800a2de <pvPortMalloc+0x6e>
	__asm volatile
 800a2c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ca:	f383 8811 	msr	BASEPRI, r3
 800a2ce:	f3bf 8f6f 	isb	sy
 800a2d2:	f3bf 8f4f 	dsb	sy
 800a2d6:	617b      	str	r3, [r7, #20]
}
 800a2d8:	bf00      	nop
 800a2da:	bf00      	nop
 800a2dc:	e7fd      	b.n	800a2da <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d06f      	beq.n	800a3c4 <pvPortMalloc+0x154>
 800a2e4:	4b45      	ldr	r3, [pc, #276]	@ (800a3fc <pvPortMalloc+0x18c>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d86a      	bhi.n	800a3c4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a2ee:	4b44      	ldr	r3, [pc, #272]	@ (800a400 <pvPortMalloc+0x190>)
 800a2f0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a2f2:	4b43      	ldr	r3, [pc, #268]	@ (800a400 <pvPortMalloc+0x190>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a2f8:	e004      	b.n	800a304 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a2fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2fc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a306:	685b      	ldr	r3, [r3, #4]
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	429a      	cmp	r2, r3
 800a30c:	d903      	bls.n	800a316 <pvPortMalloc+0xa6>
 800a30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d1f1      	bne.n	800a2fa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a316:	4b37      	ldr	r3, [pc, #220]	@ (800a3f4 <pvPortMalloc+0x184>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a31c:	429a      	cmp	r2, r3
 800a31e:	d051      	beq.n	800a3c4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a320:	6a3b      	ldr	r3, [r7, #32]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	2208      	movs	r2, #8
 800a326:	4413      	add	r3, r2
 800a328:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a32c:	681a      	ldr	r2, [r3, #0]
 800a32e:	6a3b      	ldr	r3, [r7, #32]
 800a330:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a334:	685a      	ldr	r2, [r3, #4]
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	1ad2      	subs	r2, r2, r3
 800a33a:	2308      	movs	r3, #8
 800a33c:	005b      	lsls	r3, r3, #1
 800a33e:	429a      	cmp	r2, r3
 800a340:	d920      	bls.n	800a384 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	4413      	add	r3, r2
 800a348:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a34a:	69bb      	ldr	r3, [r7, #24]
 800a34c:	f003 0307 	and.w	r3, r3, #7
 800a350:	2b00      	cmp	r3, #0
 800a352:	d00b      	beq.n	800a36c <pvPortMalloc+0xfc>
	__asm volatile
 800a354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a358:	f383 8811 	msr	BASEPRI, r3
 800a35c:	f3bf 8f6f 	isb	sy
 800a360:	f3bf 8f4f 	dsb	sy
 800a364:	613b      	str	r3, [r7, #16]
}
 800a366:	bf00      	nop
 800a368:	bf00      	nop
 800a36a:	e7fd      	b.n	800a368 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a36e:	685a      	ldr	r2, [r3, #4]
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	1ad2      	subs	r2, r2, r3
 800a374:	69bb      	ldr	r3, [r7, #24]
 800a376:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a37a:	687a      	ldr	r2, [r7, #4]
 800a37c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a37e:	69b8      	ldr	r0, [r7, #24]
 800a380:	f000 f90a 	bl	800a598 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a384:	4b1d      	ldr	r3, [pc, #116]	@ (800a3fc <pvPortMalloc+0x18c>)
 800a386:	681a      	ldr	r2, [r3, #0]
 800a388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a38a:	685b      	ldr	r3, [r3, #4]
 800a38c:	1ad3      	subs	r3, r2, r3
 800a38e:	4a1b      	ldr	r2, [pc, #108]	@ (800a3fc <pvPortMalloc+0x18c>)
 800a390:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a392:	4b1a      	ldr	r3, [pc, #104]	@ (800a3fc <pvPortMalloc+0x18c>)
 800a394:	681a      	ldr	r2, [r3, #0]
 800a396:	4b1b      	ldr	r3, [pc, #108]	@ (800a404 <pvPortMalloc+0x194>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d203      	bcs.n	800a3a6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a39e:	4b17      	ldr	r3, [pc, #92]	@ (800a3fc <pvPortMalloc+0x18c>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4a18      	ldr	r2, [pc, #96]	@ (800a404 <pvPortMalloc+0x194>)
 800a3a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a8:	685a      	ldr	r2, [r3, #4]
 800a3aa:	4b13      	ldr	r3, [pc, #76]	@ (800a3f8 <pvPortMalloc+0x188>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	431a      	orrs	r2, r3
 800a3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a3b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a3ba:	4b13      	ldr	r3, [pc, #76]	@ (800a408 <pvPortMalloc+0x198>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	3301      	adds	r3, #1
 800a3c0:	4a11      	ldr	r2, [pc, #68]	@ (800a408 <pvPortMalloc+0x198>)
 800a3c2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a3c4:	f7fe fc42 	bl	8008c4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3c8:	69fb      	ldr	r3, [r7, #28]
 800a3ca:	f003 0307 	and.w	r3, r3, #7
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d00b      	beq.n	800a3ea <pvPortMalloc+0x17a>
	__asm volatile
 800a3d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d6:	f383 8811 	msr	BASEPRI, r3
 800a3da:	f3bf 8f6f 	isb	sy
 800a3de:	f3bf 8f4f 	dsb	sy
 800a3e2:	60fb      	str	r3, [r7, #12]
}
 800a3e4:	bf00      	nop
 800a3e6:	bf00      	nop
 800a3e8:	e7fd      	b.n	800a3e6 <pvPortMalloc+0x176>
	return pvReturn;
 800a3ea:	69fb      	ldr	r3, [r7, #28]
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3728      	adds	r7, #40	@ 0x28
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	20002cc0 	.word	0x20002cc0
 800a3f8:	20002cd4 	.word	0x20002cd4
 800a3fc:	20002cc4 	.word	0x20002cc4
 800a400:	20002cb8 	.word	0x20002cb8
 800a404:	20002cc8 	.word	0x20002cc8
 800a408:	20002ccc 	.word	0x20002ccc

0800a40c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b086      	sub	sp, #24
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d04f      	beq.n	800a4be <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a41e:	2308      	movs	r3, #8
 800a420:	425b      	negs	r3, r3
 800a422:	697a      	ldr	r2, [r7, #20]
 800a424:	4413      	add	r3, r2
 800a426:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	685a      	ldr	r2, [r3, #4]
 800a430:	4b25      	ldr	r3, [pc, #148]	@ (800a4c8 <vPortFree+0xbc>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4013      	ands	r3, r2
 800a436:	2b00      	cmp	r3, #0
 800a438:	d10b      	bne.n	800a452 <vPortFree+0x46>
	__asm volatile
 800a43a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a43e:	f383 8811 	msr	BASEPRI, r3
 800a442:	f3bf 8f6f 	isb	sy
 800a446:	f3bf 8f4f 	dsb	sy
 800a44a:	60fb      	str	r3, [r7, #12]
}
 800a44c:	bf00      	nop
 800a44e:	bf00      	nop
 800a450:	e7fd      	b.n	800a44e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a452:	693b      	ldr	r3, [r7, #16]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d00b      	beq.n	800a472 <vPortFree+0x66>
	__asm volatile
 800a45a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a45e:	f383 8811 	msr	BASEPRI, r3
 800a462:	f3bf 8f6f 	isb	sy
 800a466:	f3bf 8f4f 	dsb	sy
 800a46a:	60bb      	str	r3, [r7, #8]
}
 800a46c:	bf00      	nop
 800a46e:	bf00      	nop
 800a470:	e7fd      	b.n	800a46e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	685a      	ldr	r2, [r3, #4]
 800a476:	4b14      	ldr	r3, [pc, #80]	@ (800a4c8 <vPortFree+0xbc>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	4013      	ands	r3, r2
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d01e      	beq.n	800a4be <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d11a      	bne.n	800a4be <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	685a      	ldr	r2, [r3, #4]
 800a48c:	4b0e      	ldr	r3, [pc, #56]	@ (800a4c8 <vPortFree+0xbc>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	43db      	mvns	r3, r3
 800a492:	401a      	ands	r2, r3
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a498:	f7fe fbca 	bl	8008c30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	685a      	ldr	r2, [r3, #4]
 800a4a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a4cc <vPortFree+0xc0>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4413      	add	r3, r2
 800a4a6:	4a09      	ldr	r2, [pc, #36]	@ (800a4cc <vPortFree+0xc0>)
 800a4a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a4aa:	6938      	ldr	r0, [r7, #16]
 800a4ac:	f000 f874 	bl	800a598 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a4b0:	4b07      	ldr	r3, [pc, #28]	@ (800a4d0 <vPortFree+0xc4>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	3301      	adds	r3, #1
 800a4b6:	4a06      	ldr	r2, [pc, #24]	@ (800a4d0 <vPortFree+0xc4>)
 800a4b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a4ba:	f7fe fbc7 	bl	8008c4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a4be:	bf00      	nop
 800a4c0:	3718      	adds	r7, #24
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bd80      	pop	{r7, pc}
 800a4c6:	bf00      	nop
 800a4c8:	20002cd4 	.word	0x20002cd4
 800a4cc:	20002cc4 	.word	0x20002cc4
 800a4d0:	20002cd0 	.word	0x20002cd0

0800a4d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b085      	sub	sp, #20
 800a4d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a4da:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a4de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a4e0:	4b27      	ldr	r3, [pc, #156]	@ (800a580 <prvHeapInit+0xac>)
 800a4e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	f003 0307 	and.w	r3, r3, #7
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d00c      	beq.n	800a508 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	3307      	adds	r3, #7
 800a4f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	f023 0307 	bic.w	r3, r3, #7
 800a4fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a4fc:	68ba      	ldr	r2, [r7, #8]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	1ad3      	subs	r3, r2, r3
 800a502:	4a1f      	ldr	r2, [pc, #124]	@ (800a580 <prvHeapInit+0xac>)
 800a504:	4413      	add	r3, r2
 800a506:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a50c:	4a1d      	ldr	r2, [pc, #116]	@ (800a584 <prvHeapInit+0xb0>)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a512:	4b1c      	ldr	r3, [pc, #112]	@ (800a584 <prvHeapInit+0xb0>)
 800a514:	2200      	movs	r2, #0
 800a516:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	68ba      	ldr	r2, [r7, #8]
 800a51c:	4413      	add	r3, r2
 800a51e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a520:	2208      	movs	r2, #8
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	1a9b      	subs	r3, r3, r2
 800a526:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f023 0307 	bic.w	r3, r3, #7
 800a52e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	4a15      	ldr	r2, [pc, #84]	@ (800a588 <prvHeapInit+0xb4>)
 800a534:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a536:	4b14      	ldr	r3, [pc, #80]	@ (800a588 <prvHeapInit+0xb4>)
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	2200      	movs	r2, #0
 800a53c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a53e:	4b12      	ldr	r3, [pc, #72]	@ (800a588 <prvHeapInit+0xb4>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	2200      	movs	r2, #0
 800a544:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	68fa      	ldr	r2, [r7, #12]
 800a54e:	1ad2      	subs	r2, r2, r3
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a554:	4b0c      	ldr	r3, [pc, #48]	@ (800a588 <prvHeapInit+0xb4>)
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	685b      	ldr	r3, [r3, #4]
 800a560:	4a0a      	ldr	r2, [pc, #40]	@ (800a58c <prvHeapInit+0xb8>)
 800a562:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	685b      	ldr	r3, [r3, #4]
 800a568:	4a09      	ldr	r2, [pc, #36]	@ (800a590 <prvHeapInit+0xbc>)
 800a56a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a56c:	4b09      	ldr	r3, [pc, #36]	@ (800a594 <prvHeapInit+0xc0>)
 800a56e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a572:	601a      	str	r2, [r3, #0]
}
 800a574:	bf00      	nop
 800a576:	3714      	adds	r7, #20
 800a578:	46bd      	mov	sp, r7
 800a57a:	bc80      	pop	{r7}
 800a57c:	4770      	bx	lr
 800a57e:	bf00      	nop
 800a580:	200014b8 	.word	0x200014b8
 800a584:	20002cb8 	.word	0x20002cb8
 800a588:	20002cc0 	.word	0x20002cc0
 800a58c:	20002cc8 	.word	0x20002cc8
 800a590:	20002cc4 	.word	0x20002cc4
 800a594:	20002cd4 	.word	0x20002cd4

0800a598 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a598:	b480      	push	{r7}
 800a59a:	b085      	sub	sp, #20
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a5a0:	4b27      	ldr	r3, [pc, #156]	@ (800a640 <prvInsertBlockIntoFreeList+0xa8>)
 800a5a2:	60fb      	str	r3, [r7, #12]
 800a5a4:	e002      	b.n	800a5ac <prvInsertBlockIntoFreeList+0x14>
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	60fb      	str	r3, [r7, #12]
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d8f7      	bhi.n	800a5a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	685b      	ldr	r3, [r3, #4]
 800a5be:	68ba      	ldr	r2, [r7, #8]
 800a5c0:	4413      	add	r3, r2
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d108      	bne.n	800a5da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	685a      	ldr	r2, [r3, #4]
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	441a      	add	r2, r3
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	68ba      	ldr	r2, [r7, #8]
 800a5e4:	441a      	add	r2, r3
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	429a      	cmp	r2, r3
 800a5ec:	d118      	bne.n	800a620 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681a      	ldr	r2, [r3, #0]
 800a5f2:	4b14      	ldr	r3, [pc, #80]	@ (800a644 <prvInsertBlockIntoFreeList+0xac>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d00d      	beq.n	800a616 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	685a      	ldr	r2, [r3, #4]
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	441a      	add	r2, r3
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681a      	ldr	r2, [r3, #0]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	601a      	str	r2, [r3, #0]
 800a614:	e008      	b.n	800a628 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a616:	4b0b      	ldr	r3, [pc, #44]	@ (800a644 <prvInsertBlockIntoFreeList+0xac>)
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	601a      	str	r2, [r3, #0]
 800a61e:	e003      	b.n	800a628 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681a      	ldr	r2, [r3, #0]
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a628:	68fa      	ldr	r2, [r7, #12]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d002      	beq.n	800a636 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	687a      	ldr	r2, [r7, #4]
 800a634:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a636:	bf00      	nop
 800a638:	3714      	adds	r7, #20
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bc80      	pop	{r7}
 800a63e:	4770      	bx	lr
 800a640:	20002cb8 	.word	0x20002cb8
 800a644:	20002cc0 	.word	0x20002cc0

0800a648 <memset>:
 800a648:	4603      	mov	r3, r0
 800a64a:	4402      	add	r2, r0
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d100      	bne.n	800a652 <memset+0xa>
 800a650:	4770      	bx	lr
 800a652:	f803 1b01 	strb.w	r1, [r3], #1
 800a656:	e7f9      	b.n	800a64c <memset+0x4>

0800a658 <strncpy>:
 800a658:	4603      	mov	r3, r0
 800a65a:	b510      	push	{r4, lr}
 800a65c:	3901      	subs	r1, #1
 800a65e:	b132      	cbz	r2, 800a66e <strncpy+0x16>
 800a660:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a664:	3a01      	subs	r2, #1
 800a666:	f803 4b01 	strb.w	r4, [r3], #1
 800a66a:	2c00      	cmp	r4, #0
 800a66c:	d1f7      	bne.n	800a65e <strncpy+0x6>
 800a66e:	2100      	movs	r1, #0
 800a670:	441a      	add	r2, r3
 800a672:	4293      	cmp	r3, r2
 800a674:	d100      	bne.n	800a678 <strncpy+0x20>
 800a676:	bd10      	pop	{r4, pc}
 800a678:	f803 1b01 	strb.w	r1, [r3], #1
 800a67c:	e7f9      	b.n	800a672 <strncpy+0x1a>
	...

0800a680 <_reclaim_reent>:
 800a680:	4b2d      	ldr	r3, [pc, #180]	@ (800a738 <_reclaim_reent+0xb8>)
 800a682:	b570      	push	{r4, r5, r6, lr}
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	4604      	mov	r4, r0
 800a688:	4283      	cmp	r3, r0
 800a68a:	d053      	beq.n	800a734 <_reclaim_reent+0xb4>
 800a68c:	69c3      	ldr	r3, [r0, #28]
 800a68e:	b31b      	cbz	r3, 800a6d8 <_reclaim_reent+0x58>
 800a690:	68db      	ldr	r3, [r3, #12]
 800a692:	b163      	cbz	r3, 800a6ae <_reclaim_reent+0x2e>
 800a694:	2500      	movs	r5, #0
 800a696:	69e3      	ldr	r3, [r4, #28]
 800a698:	68db      	ldr	r3, [r3, #12]
 800a69a:	5959      	ldr	r1, [r3, r5]
 800a69c:	b9b1      	cbnz	r1, 800a6cc <_reclaim_reent+0x4c>
 800a69e:	3504      	adds	r5, #4
 800a6a0:	2d80      	cmp	r5, #128	@ 0x80
 800a6a2:	d1f8      	bne.n	800a696 <_reclaim_reent+0x16>
 800a6a4:	69e3      	ldr	r3, [r4, #28]
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	68d9      	ldr	r1, [r3, #12]
 800a6aa:	f000 f87b 	bl	800a7a4 <_free_r>
 800a6ae:	69e3      	ldr	r3, [r4, #28]
 800a6b0:	6819      	ldr	r1, [r3, #0]
 800a6b2:	b111      	cbz	r1, 800a6ba <_reclaim_reent+0x3a>
 800a6b4:	4620      	mov	r0, r4
 800a6b6:	f000 f875 	bl	800a7a4 <_free_r>
 800a6ba:	69e3      	ldr	r3, [r4, #28]
 800a6bc:	689d      	ldr	r5, [r3, #8]
 800a6be:	b15d      	cbz	r5, 800a6d8 <_reclaim_reent+0x58>
 800a6c0:	4629      	mov	r1, r5
 800a6c2:	4620      	mov	r0, r4
 800a6c4:	682d      	ldr	r5, [r5, #0]
 800a6c6:	f000 f86d 	bl	800a7a4 <_free_r>
 800a6ca:	e7f8      	b.n	800a6be <_reclaim_reent+0x3e>
 800a6cc:	680e      	ldr	r6, [r1, #0]
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	f000 f868 	bl	800a7a4 <_free_r>
 800a6d4:	4631      	mov	r1, r6
 800a6d6:	e7e1      	b.n	800a69c <_reclaim_reent+0x1c>
 800a6d8:	6961      	ldr	r1, [r4, #20]
 800a6da:	b111      	cbz	r1, 800a6e2 <_reclaim_reent+0x62>
 800a6dc:	4620      	mov	r0, r4
 800a6de:	f000 f861 	bl	800a7a4 <_free_r>
 800a6e2:	69e1      	ldr	r1, [r4, #28]
 800a6e4:	b111      	cbz	r1, 800a6ec <_reclaim_reent+0x6c>
 800a6e6:	4620      	mov	r0, r4
 800a6e8:	f000 f85c 	bl	800a7a4 <_free_r>
 800a6ec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a6ee:	b111      	cbz	r1, 800a6f6 <_reclaim_reent+0x76>
 800a6f0:	4620      	mov	r0, r4
 800a6f2:	f000 f857 	bl	800a7a4 <_free_r>
 800a6f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6f8:	b111      	cbz	r1, 800a700 <_reclaim_reent+0x80>
 800a6fa:	4620      	mov	r0, r4
 800a6fc:	f000 f852 	bl	800a7a4 <_free_r>
 800a700:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a702:	b111      	cbz	r1, 800a70a <_reclaim_reent+0x8a>
 800a704:	4620      	mov	r0, r4
 800a706:	f000 f84d 	bl	800a7a4 <_free_r>
 800a70a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a70c:	b111      	cbz	r1, 800a714 <_reclaim_reent+0x94>
 800a70e:	4620      	mov	r0, r4
 800a710:	f000 f848 	bl	800a7a4 <_free_r>
 800a714:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a716:	b111      	cbz	r1, 800a71e <_reclaim_reent+0x9e>
 800a718:	4620      	mov	r0, r4
 800a71a:	f000 f843 	bl	800a7a4 <_free_r>
 800a71e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a720:	b111      	cbz	r1, 800a728 <_reclaim_reent+0xa8>
 800a722:	4620      	mov	r0, r4
 800a724:	f000 f83e 	bl	800a7a4 <_free_r>
 800a728:	6a23      	ldr	r3, [r4, #32]
 800a72a:	b11b      	cbz	r3, 800a734 <_reclaim_reent+0xb4>
 800a72c:	4620      	mov	r0, r4
 800a72e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a732:	4718      	bx	r3
 800a734:	bd70      	pop	{r4, r5, r6, pc}
 800a736:	bf00      	nop
 800a738:	20000028 	.word	0x20000028

0800a73c <__libc_init_array>:
 800a73c:	b570      	push	{r4, r5, r6, lr}
 800a73e:	2600      	movs	r6, #0
 800a740:	4d0c      	ldr	r5, [pc, #48]	@ (800a774 <__libc_init_array+0x38>)
 800a742:	4c0d      	ldr	r4, [pc, #52]	@ (800a778 <__libc_init_array+0x3c>)
 800a744:	1b64      	subs	r4, r4, r5
 800a746:	10a4      	asrs	r4, r4, #2
 800a748:	42a6      	cmp	r6, r4
 800a74a:	d109      	bne.n	800a760 <__libc_init_array+0x24>
 800a74c:	f000 f87e 	bl	800a84c <_init>
 800a750:	2600      	movs	r6, #0
 800a752:	4d0a      	ldr	r5, [pc, #40]	@ (800a77c <__libc_init_array+0x40>)
 800a754:	4c0a      	ldr	r4, [pc, #40]	@ (800a780 <__libc_init_array+0x44>)
 800a756:	1b64      	subs	r4, r4, r5
 800a758:	10a4      	asrs	r4, r4, #2
 800a75a:	42a6      	cmp	r6, r4
 800a75c:	d105      	bne.n	800a76a <__libc_init_array+0x2e>
 800a75e:	bd70      	pop	{r4, r5, r6, pc}
 800a760:	f855 3b04 	ldr.w	r3, [r5], #4
 800a764:	4798      	blx	r3
 800a766:	3601      	adds	r6, #1
 800a768:	e7ee      	b.n	800a748 <__libc_init_array+0xc>
 800a76a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a76e:	4798      	blx	r3
 800a770:	3601      	adds	r6, #1
 800a772:	e7f2      	b.n	800a75a <__libc_init_array+0x1e>
 800a774:	0800ba78 	.word	0x0800ba78
 800a778:	0800ba78 	.word	0x0800ba78
 800a77c:	0800ba78 	.word	0x0800ba78
 800a780:	0800ba88 	.word	0x0800ba88

0800a784 <__retarget_lock_acquire_recursive>:
 800a784:	4770      	bx	lr

0800a786 <__retarget_lock_release_recursive>:
 800a786:	4770      	bx	lr

0800a788 <memcpy>:
 800a788:	440a      	add	r2, r1
 800a78a:	4291      	cmp	r1, r2
 800a78c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a790:	d100      	bne.n	800a794 <memcpy+0xc>
 800a792:	4770      	bx	lr
 800a794:	b510      	push	{r4, lr}
 800a796:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a79a:	4291      	cmp	r1, r2
 800a79c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7a0:	d1f9      	bne.n	800a796 <memcpy+0xe>
 800a7a2:	bd10      	pop	{r4, pc}

0800a7a4 <_free_r>:
 800a7a4:	b538      	push	{r3, r4, r5, lr}
 800a7a6:	4605      	mov	r5, r0
 800a7a8:	2900      	cmp	r1, #0
 800a7aa:	d040      	beq.n	800a82e <_free_r+0x8a>
 800a7ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7b0:	1f0c      	subs	r4, r1, #4
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	bfb8      	it	lt
 800a7b6:	18e4      	addlt	r4, r4, r3
 800a7b8:	f000 f83c 	bl	800a834 <__malloc_lock>
 800a7bc:	4a1c      	ldr	r2, [pc, #112]	@ (800a830 <_free_r+0x8c>)
 800a7be:	6813      	ldr	r3, [r2, #0]
 800a7c0:	b933      	cbnz	r3, 800a7d0 <_free_r+0x2c>
 800a7c2:	6063      	str	r3, [r4, #4]
 800a7c4:	6014      	str	r4, [r2, #0]
 800a7c6:	4628      	mov	r0, r5
 800a7c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7cc:	f000 b838 	b.w	800a840 <__malloc_unlock>
 800a7d0:	42a3      	cmp	r3, r4
 800a7d2:	d908      	bls.n	800a7e6 <_free_r+0x42>
 800a7d4:	6820      	ldr	r0, [r4, #0]
 800a7d6:	1821      	adds	r1, r4, r0
 800a7d8:	428b      	cmp	r3, r1
 800a7da:	bf01      	itttt	eq
 800a7dc:	6819      	ldreq	r1, [r3, #0]
 800a7de:	685b      	ldreq	r3, [r3, #4]
 800a7e0:	1809      	addeq	r1, r1, r0
 800a7e2:	6021      	streq	r1, [r4, #0]
 800a7e4:	e7ed      	b.n	800a7c2 <_free_r+0x1e>
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	685b      	ldr	r3, [r3, #4]
 800a7ea:	b10b      	cbz	r3, 800a7f0 <_free_r+0x4c>
 800a7ec:	42a3      	cmp	r3, r4
 800a7ee:	d9fa      	bls.n	800a7e6 <_free_r+0x42>
 800a7f0:	6811      	ldr	r1, [r2, #0]
 800a7f2:	1850      	adds	r0, r2, r1
 800a7f4:	42a0      	cmp	r0, r4
 800a7f6:	d10b      	bne.n	800a810 <_free_r+0x6c>
 800a7f8:	6820      	ldr	r0, [r4, #0]
 800a7fa:	4401      	add	r1, r0
 800a7fc:	1850      	adds	r0, r2, r1
 800a7fe:	4283      	cmp	r3, r0
 800a800:	6011      	str	r1, [r2, #0]
 800a802:	d1e0      	bne.n	800a7c6 <_free_r+0x22>
 800a804:	6818      	ldr	r0, [r3, #0]
 800a806:	685b      	ldr	r3, [r3, #4]
 800a808:	4408      	add	r0, r1
 800a80a:	6010      	str	r0, [r2, #0]
 800a80c:	6053      	str	r3, [r2, #4]
 800a80e:	e7da      	b.n	800a7c6 <_free_r+0x22>
 800a810:	d902      	bls.n	800a818 <_free_r+0x74>
 800a812:	230c      	movs	r3, #12
 800a814:	602b      	str	r3, [r5, #0]
 800a816:	e7d6      	b.n	800a7c6 <_free_r+0x22>
 800a818:	6820      	ldr	r0, [r4, #0]
 800a81a:	1821      	adds	r1, r4, r0
 800a81c:	428b      	cmp	r3, r1
 800a81e:	bf01      	itttt	eq
 800a820:	6819      	ldreq	r1, [r3, #0]
 800a822:	685b      	ldreq	r3, [r3, #4]
 800a824:	1809      	addeq	r1, r1, r0
 800a826:	6021      	streq	r1, [r4, #0]
 800a828:	6063      	str	r3, [r4, #4]
 800a82a:	6054      	str	r4, [r2, #4]
 800a82c:	e7cb      	b.n	800a7c6 <_free_r+0x22>
 800a82e:	bd38      	pop	{r3, r4, r5, pc}
 800a830:	20002e14 	.word	0x20002e14

0800a834 <__malloc_lock>:
 800a834:	4801      	ldr	r0, [pc, #4]	@ (800a83c <__malloc_lock+0x8>)
 800a836:	f7ff bfa5 	b.w	800a784 <__retarget_lock_acquire_recursive>
 800a83a:	bf00      	nop
 800a83c:	20002e10 	.word	0x20002e10

0800a840 <__malloc_unlock>:
 800a840:	4801      	ldr	r0, [pc, #4]	@ (800a848 <__malloc_unlock+0x8>)
 800a842:	f7ff bfa0 	b.w	800a786 <__retarget_lock_release_recursive>
 800a846:	bf00      	nop
 800a848:	20002e10 	.word	0x20002e10

0800a84c <_init>:
 800a84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a84e:	bf00      	nop
 800a850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a852:	bc08      	pop	{r3}
 800a854:	469e      	mov	lr, r3
 800a856:	4770      	bx	lr

0800a858 <_fini>:
 800a858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a85a:	bf00      	nop
 800a85c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a85e:	bc08      	pop	{r3}
 800a860:	469e      	mov	lr, r3
 800a862:	4770      	bx	lr
