/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_rst9563.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_RST9563_
#define _NTHW_FPGA_REG_DEFS_RST9563_

/* RST9563 */
#define NTHW_MOD_RST9563 (0x385d6d1dUL)
#define RST9563_CTRL (0x8fe7585fUL)
#define RST9563_CTRL_PTP_MMCM_CLKSEL (0xf441b405UL)
#define RST9563_CTRL_TS_CLKSEL (0x210e9a78UL)
#define RST9563_CTRL_TS_CLKSEL_OVERRIDE (0x304bbf3UL)
#define RST9563_POWER (0xdb6d3006UL)
#define RST9563_POWER_PU_NSEB (0x68a55de6UL)
#define RST9563_POWER_PU_PHY (0xdc0b7719UL)
#define RST9563_RST (0x366a2a03UL)
#define RST9563_RST_CORE_MMCM (0x4055af70UL)
#define RST9563_RST_DDR4 (0x367cad64UL)
#define RST9563_RST_MAC_RX (0x46da79e6UL)
#define RST9563_RST_PERIPH (0xd39d53bdUL)
#define RST9563_RST_PHY (0x50c57f90UL)
#define RST9563_RST_PTP (0xcf6e9a69UL)
#define RST9563_RST_PTP_MMCM (0xf69029c8UL)
#define RST9563_RST_RPP (0xa8868b03UL)
#define RST9563_RST_SDC (0x35477bfUL)
#define RST9563_RST_SYS (0xe18f0bc7UL)
#define RST9563_RST_SYS_MMCM (0x9f5c3d45UL)
#define RST9563_RST_TMC (0xd7d9da73UL)
#define RST9563_RST_TS (0x216dd0e7UL)
#define RST9563_RST_TSM_REF_MMCM (0x664f1a24UL)
#define RST9563_RST_TS_MMCM (0xce54ff59UL)
#define RST9563_STAT (0xad7dd604UL)
#define RST9563_STAT_CORE_MMCM_LOCKED (0xfd6d0a5aUL)
#define RST9563_STAT_DDR4_MMCM_LOCKED (0xb902f1d0UL)
#define RST9563_STAT_DDR4_PLL_LOCKED (0xe8a6d1b9UL)
#define RST9563_STAT_PTP_MMCM_LOCKED (0x4e4fd2a9UL)
#define RST9563_STAT_SYS_MMCM_LOCKED (0x5502a445UL)
#define RST9563_STAT_TS_MMCM_LOCKED (0xe6405b02UL)
#define RST9563_STICKY (0x97e2efe3UL)
#define RST9563_STICKY_CORE_MMCM_UNLOCKED (0xac340bb6UL)
#define RST9563_STICKY_DDR4_MMCM_UNLOCKED (0x4737148cUL)
#define RST9563_STICKY_DDR4_PLL_UNLOCKED (0xf9857d1bUL)
#define RST9563_STICKY_PTP_MMCM_UNLOCKED (0x2a4e9819UL)
#define RST9563_STICKY_SYS_MMCM_UNLOCKED (0x61e3ebbdUL)
#define RST9563_STICKY_TS_MMCM_UNLOCKED (0x7e9f941eUL)

#endif	/* _NTHW_FPGA_REG_DEFS_RST9563_ */
