Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Mon Feb 10 14:14:26 2020
| Host             : DESKTOP-FAGG66O running 64-bit major release  (build 9200)
| Command          : report_power -file vio_file_power_routed.rpt -pb vio_file_power_summary_routed.pb -rpx vio_file_power_routed.rpx
| Design           : vio_file
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.098 |
| Dynamic (W)              | 0.005 |
| Device Static (W)        | 0.094 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        4 |       --- |             --- |
| Slice Logic              |     0.002 |     2583 |       --- |             --- |
|   LUT as Logic           |     0.002 |      957 |     63400 |            1.51 |
|   CARRY4                 |    <0.001 |       82 |     15850 |            0.52 |
|   Register               |    <0.001 |     1256 |    126800 |            0.99 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   F7/F8 Muxes            |    <0.001 |        9 |     63400 |            0.01 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       78 |       --- |             --- |
| Signals                  |     0.002 |     1961 |       --- |             --- |
| I/O                      |    <0.001 |        1 |       210 |            0.48 |
| Static Power             |     0.094 |          |           |                 |
| Total                    |     0.098 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.005 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.004 |       0.000 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------+-----------+
| Name                                                | Power (W) |
+-----------------------------------------------------+-----------+
| vio_file                                            |     0.005 |
|   dbg_hub                                           |    <0.001 |
|     inst                                            |    <0.001 |
|       CORE_XSDB.UUT_MASTER                          |    <0.001 |
|         U_ICON_INTERFACE                            |    <0.001 |
|           U_CMD1                                    |    <0.001 |
|           U_CMD2                                    |    <0.001 |
|           U_CMD3                                    |    <0.001 |
|           U_CMD4                                    |    <0.001 |
|           U_CMD5                                    |    <0.001 |
|           U_CMD6_RD                                 |    <0.001 |
|             U_RD_FIFO                               |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst |    <0.001 |
|                 inst_fifo_gen                       |    <0.001 |
|                   gconvfifo.rf                      |    <0.001 |
|                     grf.rf                          |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx    |    <0.001 |
|                         gsync_stage[1].rd_stg_inst  |    <0.001 |
|                         gsync_stage[1].wr_stg_inst  |    <0.001 |
|                         gsync_stage[2].rd_stg_inst  |    <0.001 |
|                         gsync_stage[2].wr_stg_inst  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd      |    <0.001 |
|                         gr1.rfwft                   |    <0.001 |
|                         gras.rsts                   |    <0.001 |
|                         rpntr                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr      |    <0.001 |
|                         gwas.wsts                   |    <0.001 |
|                         wpntr                       |    <0.001 |
|                       gntv_or_sync_fifo.mem         |    <0.001 |
|                         gdm.dm                      |    <0.001 |
|                           RAM_reg_0_15_0_5          |    <0.001 |
|                           RAM_reg_0_15_12_15        |    <0.001 |
|                           RAM_reg_0_15_6_11         |    <0.001 |
|                       rstblk                        |    <0.001 |
|           U_CMD6_WR                                 |    <0.001 |
|             U_WR_FIFO                               |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst |    <0.001 |
|                 inst_fifo_gen                       |    <0.001 |
|                   gconvfifo.rf                      |    <0.001 |
|                     grf.rf                          |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx    |    <0.001 |
|                         gsync_stage[1].rd_stg_inst  |    <0.001 |
|                         gsync_stage[1].wr_stg_inst  |    <0.001 |
|                         gsync_stage[2].rd_stg_inst  |    <0.001 |
|                         gsync_stage[2].wr_stg_inst  |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd      |    <0.001 |
|                         gras.rsts                   |    <0.001 |
|                         rpntr                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr      |    <0.001 |
|                         gwas.wsts                   |    <0.001 |
|                         wpntr                       |    <0.001 |
|                       gntv_or_sync_fifo.mem         |    <0.001 |
|                         gdm.dm                      |    <0.001 |
|                           RAM_reg_0_15_0_5          |    <0.001 |
|                           RAM_reg_0_15_12_15        |    <0.001 |
|                           RAM_reg_0_15_6_11         |    <0.001 |
|                       rstblk                        |    <0.001 |
|           U_CMD7_CTL                                |    <0.001 |
|           U_CMD7_STAT                               |    <0.001 |
|           U_STATIC_STATUS                           |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                   |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER              |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                       |    <0.001 |
|           U_RD_ABORT_FLAG                           |    <0.001 |
|           U_RD_REQ_FLAG                             |    <0.001 |
|           U_TIMER                                   |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE               |    <0.001 |
|       CORE_XSDB.U_ICON                              |    <0.001 |
|         U_CMD                                       |    <0.001 |
|         U_STAT                                      |    <0.001 |
|         U_SYNC                                      |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                        |    <0.001 |
|   o1                                                |     0.003 |
|   obc                                               |    <0.001 |
|     inst                                            |    <0.001 |
|       DECODER_INST                                  |    <0.001 |
|       PROBE_IN_INST                                 |    <0.001 |
|       PROBE_OUT_ALL_INST                            |    <0.001 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST              |    <0.001 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST              |    <0.001 |
|         G_PROBE_OUT[2].PROBE_OUT0_INST              |    <0.001 |
|         G_PROBE_OUT[3].PROBE_OUT0_INST              |    <0.001 |
|         G_PROBE_OUT[4].PROBE_OUT0_INST              |    <0.001 |
|         G_PROBE_OUT[5].PROBE_OUT0_INST              |    <0.001 |
|         G_PROBE_OUT[6].PROBE_OUT0_INST              |    <0.001 |
|         G_PROBE_OUT[7].PROBE_OUT0_INST              |    <0.001 |
|       PROBE_OUT_WIDTH_INST                          |    <0.001 |
|       U_XSDB_SLAVE                                  |    <0.001 |
+-----------------------------------------------------+-----------+


