#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec  7 01:15:50 2021
# Process ID: 843544
# Current directory: /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1
# Command line: vivado -log telemetry_bot_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source telemetry_bot_wrapper.tcl -notrace
# Log file: /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1/telemetry_bot_wrapper.vdi
# Journal file: /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source telemetry_bot_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top telemetry_bot_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.gen/sources_1/bd/telemetry_bot/ip/telemetry_bot_processing_system7_0_0/telemetry_bot_processing_system7_0_0.dcp' for cell 'telemetry_bot_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.gen/sources_1/bd/telemetry_bot/ip/telemetry_bot_top_level_controller_0_0/telemetry_bot_top_level_controller_0_0.dcp' for cell 'telemetry_bot_i/top_level_controller_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2476.164 ; gain = 0.000 ; free physical = 15078 ; free virtual = 27464
INFO: [Netlist 29-17] Analyzing 434 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.gen/sources_1/bd/telemetry_bot/ip/telemetry_bot_processing_system7_0_0/telemetry_bot_processing_system7_0_0.xdc] for cell 'telemetry_bot_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.gen/sources_1/bd/telemetry_bot/ip/telemetry_bot_processing_system7_0_0/telemetry_bot_processing_system7_0_0.xdc] for cell 'telemetry_bot_i/processing_system7_0/inst'
Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/constrs_1/new/zybo_z720_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/constrs_1/new/zybo_z720_constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/constrs_1/new/zybo_z720_constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/constrs_1/new/zybo_z720_constraints.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_clk]'. [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/constrs_1/new/zybo_z720_constraints.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.srcs/constrs_1/new/zybo_z720_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.191 ; gain = 0.000 ; free physical = 15000 ; free virtual = 27378
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2532.191 ; gain = 56.027 ; free physical = 15000 ; free virtual = 27378
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2532.191 ; gain = 0.000 ; free physical = 14986 ; free virtual = 27365

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f525d453

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.164 ; gain = 315.973 ; free physical = 14584 ; free virtual = 26965

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 192ca0b57

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3028.102 ; gain = 0.000 ; free physical = 14419 ; free virtual = 26798
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 25 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1823b3ca8

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3028.102 ; gain = 0.000 ; free physical = 14419 ; free virtual = 26798
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b973e781

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3028.102 ; gain = 0.000 ; free physical = 14415 ; free virtual = 26795
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/bram1_a_mux_reg[17]_i_2_n_0_BUFG_inst to drive 108 load(s) on clock net telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/bram1_a_mux_reg[17]_i_2_n_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 16b90a31f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3028.102 ; gain = 0.000 ; free physical = 14415 ; free virtual = 26795
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16b90a31f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3028.102 ; gain = 0.000 ; free physical = 14415 ; free virtual = 26795
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16b90a31f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3028.102 ; gain = 0.000 ; free physical = 14415 ; free virtual = 26795
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              25  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3028.102 ; gain = 0.000 ; free physical = 14414 ; free virtual = 26794
Ending Logic Optimization Task | Checksum: ba0391c4

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3028.102 ; gain = 0.000 ; free physical = 14414 ; free virtual = 26794

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 13125d602

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14313 ; free virtual = 26729
Ending Power Optimization Task | Checksum: 13125d602

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.922 ; gain = 364.820 ; free physical = 14322 ; free virtual = 26737

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12d0bd10f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14347 ; free virtual = 26748
Ending Final Cleanup Task | Checksum: 12d0bd10f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14348 ; free virtual = 26749

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14348 ; free virtual = 26749
Ending Netlist Obfuscation Task | Checksum: 12d0bd10f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14348 ; free virtual = 26749
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3392.922 ; gain = 860.730 ; free physical = 14348 ; free virtual = 26749
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14341 ; free virtual = 26743
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1/telemetry_bot_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file telemetry_bot_wrapper_drc_opted.rpt -pb telemetry_bot_wrapper_drc_opted.pb -rpx telemetry_bot_wrapper_drc_opted.rpx
Command: report_drc -file telemetry_bot_wrapper_drc_opted.rpt -pb telemetry_bot_wrapper_drc_opted.pb -rpx telemetry_bot_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1/telemetry_bot_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14282 ; free virtual = 26690
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2e006721

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14282 ; free virtual = 26690
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14282 ; free virtual = 26690

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 198171cf3

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14314 ; free virtual = 26723

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a6bfc62a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14329 ; free virtual = 26738

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a6bfc62a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14329 ; free virtual = 26738
Phase 1 Placer Initialization | Checksum: 1a6bfc62a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14329 ; free virtual = 26738

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1eeb7e5f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14307 ; free virtual = 26716

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fc6e874f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14319 ; free virtual = 26728

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 222 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 98 nets or cells. Created 0 new cell, deleted 98 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14213 ; free virtual = 26725

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             98  |                    98  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             98  |                    98  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 149e517b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26725
Phase 2.3 Global Placement Core | Checksum: 1843f5133

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26723
Phase 2 Global Placement | Checksum: 1843f5133

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26723

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cdc0c3b1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26723

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 180f76435

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26722

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8758ad2f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26722

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: dfb22a43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26722

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dfb346ad

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26717

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13486a2f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26717

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18c2929fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14227 ; free virtual = 26717
Phase 3 Detail Placement | Checksum: 18c2929fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14239 ; free virtual = 26718

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20c501b00

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.737 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2434511cd

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14288 ; free virtual = 26750
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2a37907e8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14288 ; free virtual = 26750
Phase 4.1.1.1 BUFG Insertion | Checksum: 20c501b00

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14287 ; free virtual = 26750
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.737. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14287 ; free virtual = 26750
Phase 4.1 Post Commit Optimization | Checksum: 1e50d74f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14287 ; free virtual = 26750

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e50d74f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14288 ; free virtual = 26752

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e50d74f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14290 ; free virtual = 26754
Phase 4.3 Placer Reporting | Checksum: 1e50d74f2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14290 ; free virtual = 26754

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14290 ; free virtual = 26754

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14290 ; free virtual = 26754
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14de1add8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14290 ; free virtual = 26754
Ending Placer Task | Checksum: 10d41d6e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14290 ; free virtual = 26754
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14297 ; free virtual = 26769
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1/telemetry_bot_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file telemetry_bot_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14322 ; free virtual = 26764
INFO: [runtcl-4] Executing : report_utilization -file telemetry_bot_wrapper_utilization_placed.rpt -pb telemetry_bot_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file telemetry_bot_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14332 ; free virtual = 26772
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14287 ; free virtual = 26735
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1/telemetry_bot_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c8167321 ConstDB: 0 ShapeSum: 452b63bf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 478cb0f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14218 ; free virtual = 26622
Post Restoration Checksum: NetGraph: 474c52e5 NumContArr: 405e10 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 478cb0f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14219 ; free virtual = 26624

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 478cb0f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14185 ; free virtual = 26590

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 478cb0f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14185 ; free virtual = 26590
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 92a78f18

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14171 ; free virtual = 26575
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.717  | TNS=0.000  | WHS=-0.139 | THS=-11.161|

Phase 2 Router Initialization | Checksum: fe800525

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14167 ; free virtual = 26571

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00139795 %
  Global Horizontal Routing Utilization  = 0.00194388 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2710
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2707
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 2


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: fe800525

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14163 ; free virtual = 26567
Phase 3 Initial Routing | Checksum: 1a3f91d6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14161 ; free virtual = 26565

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.937  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9a2c3fac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14165 ; free virtual = 26569
Phase 4 Rip-up And Reroute | Checksum: 9a2c3fac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14165 ; free virtual = 26570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19259e405

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14165 ; free virtual = 26569
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.950  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19259e405

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14165 ; free virtual = 26569

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19259e405

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14165 ; free virtual = 26569
Phase 5 Delay and Skew Optimization | Checksum: 19259e405

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14165 ; free virtual = 26569

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 93e5e773

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14162 ; free virtual = 26567
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.950  | TNS=0.000  | WHS=0.151  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bb110611

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14162 ; free virtual = 26567
Phase 6 Post Hold Fix | Checksum: bb110611

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14162 ; free virtual = 26567

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.0146 %
  Global Horizontal Routing Utilization  = 1.03702 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fc7723f6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14162 ; free virtual = 26566

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fc7723f6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14161 ; free virtual = 26565

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c4d37618

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14160 ; free virtual = 26564

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.950  | TNS=0.000  | WHS=0.151  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c4d37618

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14162 ; free virtual = 26566
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14202 ; free virtual = 26606

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14202 ; free virtual = 26606
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3392.922 ; gain = 0.000 ; free physical = 14182 ; free virtual = 26597
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1/telemetry_bot_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file telemetry_bot_wrapper_drc_routed.rpt -pb telemetry_bot_wrapper_drc_routed.pb -rpx telemetry_bot_wrapper_drc_routed.rpx
Command: report_drc -file telemetry_bot_wrapper_drc_routed.rpt -pb telemetry_bot_wrapper_drc_routed.pb -rpx telemetry_bot_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1/telemetry_bot_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file telemetry_bot_wrapper_methodology_drc_routed.rpt -pb telemetry_bot_wrapper_methodology_drc_routed.pb -rpx telemetry_bot_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file telemetry_bot_wrapper_methodology_drc_routed.rpt -pb telemetry_bot_wrapper_methodology_drc_routed.pb -rpx telemetry_bot_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.runs/impl_1/telemetry_bot_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file telemetry_bot_wrapper_power_routed.rpt -pb telemetry_bot_wrapper_power_summary_routed.pb -rpx telemetry_bot_wrapper_power_routed.rpx
Command: report_power -file telemetry_bot_wrapper_power_routed.rpt -pb telemetry_bot_wrapper_power_summary_routed.pb -rpx telemetry_bot_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file telemetry_bot_wrapper_route_status.rpt -pb telemetry_bot_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file telemetry_bot_wrapper_timing_summary_routed.rpt -pb telemetry_bot_wrapper_timing_summary_routed.pb -rpx telemetry_bot_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file telemetry_bot_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file telemetry_bot_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file telemetry_bot_wrapper_bus_skew_routed.rpt -pb telemetry_bot_wrapper_bus_skew_routed.pb -rpx telemetry_bot_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force telemetry_bot_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./telemetry_bot_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3672.215 ; gain = 219.820 ; free physical = 14173 ; free virtual = 26587
INFO: [Common 17-206] Exiting Vivado at Tue Dec  7 01:16:52 2021...
