
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004184                       # Number of seconds simulated (Second)
simTicks                                   4183667145                       # Number of ticks simulated (Tick)
finalTick                                  4183667145                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     22.23                       # Real time elapsed on the host (Second)
hostTickRate                                188210218                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8566136                       # Number of bytes of host memory used (Byte)
simInsts                                     13887659                       # Number of instructions simulated (Count)
simOps                                       13887706                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   624761                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     624763                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.l1_dcaches.demandHits::processor.cores.core.data      4783326                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcaches.demandHits::total      4783326                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcaches.overallHits::processor.cores.core.data      4783326                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcaches.overallHits::total      4783326                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcaches.demandMisses::processor.cores.core.data         1628                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcaches.demandMisses::total         1628                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcaches.overallMisses::processor.cores.core.data         1628                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcaches.overallMisses::total         1628                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcaches.demandMissLatency::processor.cores.core.data     53858049                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.demandMissLatency::total     53858049                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMissLatency::processor.cores.core.data     53858049                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMissLatency::total     53858049                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.demandAccesses::processor.cores.core.data      4784954                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcaches.demandAccesses::total      4784954                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcaches.overallAccesses::processor.cores.core.data      4784954                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcaches.overallAccesses::total      4784954                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcaches.demandMissRate::processor.cores.core.data     0.000340                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcaches.demandMissRate::total     0.000340                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMissRate::processor.cores.core.data     0.000340                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMissRate::total     0.000340                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.demandAvgMissLatency::processor.cores.core.data 33082.339681                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcaches.demandAvgMissLatency::total 33082.339681                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMissLatency::processor.cores.core.data 33082.339681                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMissLatency::total 33082.339681                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.blockedCycles::no_mshrs         2948                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcaches.blockedCycles::no_targets          172                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcaches.blockedCauses::no_mshrs           74                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcaches.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcaches.avgBlocked::no_mshrs    39.837838                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcaches.avgBlocked::no_targets          172                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcaches.writebacks::writebacks          108                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcaches.writebacks::total          108                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcaches.demandMshrHits::processor.cores.core.data         1093                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.demandMshrHits::total         1093                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.overallMshrHits::processor.cores.core.data         1093                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.overallMshrHits::total         1093                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.demandMshrMisses::processor.cores.core.data          535                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.demandMshrMisses::total          535                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.overallMshrMisses::cache_hierarchy.l1_dcaches.prefetcher          663                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.overallMshrMisses::processor.cores.core.data          535                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.overallMshrMisses::total         1198                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.demandMshrMissLatency::processor.cores.core.data     20870109                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.demandMshrMissLatency::total     20870109                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher      8225753                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMshrMissLatency::processor.cores.core.data     20870109                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.overallMshrMissLatency::total     29095862                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.demandMshrMissRate::processor.cores.core.data     0.000112                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcaches.demandMshrMissRate::total     0.000112                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMshrMissRate::cache_hierarchy.l1_dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMshrMissRate::processor.cores.core.data     0.000112                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.overallMshrMissRate::total     0.000250                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcaches.demandAvgMshrMissLatency::processor.cores.core.data 39009.549533                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.demandAvgMshrMissLatency::total 39009.549533                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 12406.867270                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMshrMissLatency::processor.cores.core.data 39009.549533                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.overallAvgMshrMissLatency::total 24287.030050                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.replacements          687                       # number of replacements (Count)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1_dcaches.prefetcher          663                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMisses::total          663                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher      8225753                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMissLatency::total      8225753                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1_dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 12406.867270                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.HardPFReq.avgMshrMissLatency::total 12406.867270                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.LoadLockedReq.hits::processor.cores.core.data           16                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.hits::total           16                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.misses::processor.cores.core.data            3                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.missLatency::processor.cores.core.data       158841                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.missLatency::total       158841                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.accesses::processor.cores.core.data           19                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.accesses::total           19                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.missRate::processor.cores.core.data     0.157895                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.missRate::total     0.157895                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.avgMissLatency::processor.cores.core.data        52947                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.LoadLockedReq.avgMissLatency::total        52947                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrHits::processor.cores.core.data            1                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrHits::total            1                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMisses::processor.cores.core.data            2                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMissLatency::processor.cores.core.data        88911                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMissLatency::total        88911                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMissRate::processor.cores.core.data     0.105263                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.mshrMissRate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.LoadLockedReq.avgMshrMissLatency::processor.cores.core.data 44455.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.LoadLockedReq.avgMshrMissLatency::total 44455.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.ReadReq.hits::processor.cores.core.data      3218223                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.hits::total      3218223                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.misses::processor.cores.core.data         1098                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.misses::total         1098                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.missLatency::processor.cores.core.data     33631668                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.ReadReq.missLatency::total     33631668                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.ReadReq.accesses::processor.cores.core.data      3219321                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.accesses::total      3219321                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.missRate::processor.cores.core.data     0.000341                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.ReadReq.missRate::total     0.000341                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.ReadReq.avgMissLatency::processor.cores.core.data 30629.934426                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.ReadReq.avgMissLatency::total 30629.934426                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.ReadReq.mshrHits::processor.cores.core.data          691                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrHits::total          691                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMisses::processor.cores.core.data          407                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMisses::total          407                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMissLatency::processor.cores.core.data     13690629                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMissLatency::total     13690629                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000126                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.ReadReq.mshrMissRate::total     0.000126                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 33637.909091                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.ReadReq.avgMshrMissLatency::total 33637.909091                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.StoreCondReq.hits::processor.cores.core.data           11                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1_dcaches.StoreCondReq.hits::total           11                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1_dcaches.StoreCondReq.accesses::processor.cores.core.data           11                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.StoreCondReq.accesses::total           11                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.hits::processor.cores.core.data           13                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.hits::total           13                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.accesses::processor.cores.core.data           13                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.SwapReq.accesses::total           13                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.hits::processor.cores.core.data      1565103                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.hits::total      1565103                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.misses::processor.cores.core.data          530                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.misses::total          530                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.missLatency::processor.cores.core.data     20226381                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.WriteReq.missLatency::total     20226381                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.WriteReq.accesses::processor.cores.core.data      1565633                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.accesses::total      1565633                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.missRate::processor.cores.core.data     0.000339                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.WriteReq.missRate::total     0.000339                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.WriteReq.avgMissLatency::processor.cores.core.data 38162.983019                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.WriteReq.avgMissLatency::total 38162.983019                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.WriteReq.mshrHits::processor.cores.core.data          402                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrHits::total          402                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMisses::processor.cores.core.data          128                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMisses::total          128                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMissLatency::processor.cores.core.data      7179480                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMissLatency::total      7179480                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000082                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.WriteReq.mshrMissRate::total     0.000082                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 56089.687500                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.WriteReq.avgMshrMissLatency::total 56089.687500                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcaches.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcaches.prefetcher.demandMshrMisses          535                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfIssued         1615                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfUnused           70                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfUseful          520                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.accuracy     0.321981                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.coverage     0.492891                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfHitInCache          937                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfHitInMSHR           15                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfLate          952                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfIdentified         2178                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfBufferHit          375                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfRemovedDemand           52                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfSpanPage           54                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.pfUsefulSpanPage           50                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcaches.tags.tagsInUse   510.411402                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_dcaches.tags.totalRefs      4784565                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcaches.tags.sampledRefs         1199                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcaches.tags.avgRefs  3990.462886                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_dcaches.tags.warmupTick       198801                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_dcaches.tags.occupancies::cache_hierarchy.l1_dcaches.prefetcher   351.354678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcaches.tags.occupancies::processor.cores.core.data   159.056724                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcaches.tags.avgOccs::cache_hierarchy.l1_dcaches.prefetcher     0.686240                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcaches.tags.avgOccs::processor.cores.core.data     0.310658                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcaches.tags.avgOccs::total     0.996897                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcaches.tags.occupanciesTaskId::1022          321                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_dcaches.tags.occupanciesTaskId::1024          191                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_dcaches.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcaches.tags.ageTaskId_1022::3          317                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcaches.tags.ageTaskId_1024::0           65                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcaches.tags.ageTaskId_1024::3          126                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcaches.tags.ratioOccsTaskId::1022     0.626953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_dcaches.tags.ratioOccsTaskId::1024     0.373047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_dcaches.tags.tagAccesses     38281175                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_dcaches.tags.dataAccesses     38281175                       # Number of data accesses (Count)
board.cache_hierarchy.l1_dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icaches.demandHits::processor.cores.core.inst      1740188                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icaches.demandHits::total      1740188                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icaches.overallHits::processor.cores.core.inst      1740188                       # number of overall hits (Count)
board.cache_hierarchy.l1_icaches.overallHits::total      1740188                       # number of overall hits (Count)
board.cache_hierarchy.l1_icaches.demandMisses::processor.cores.core.inst          698                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icaches.demandMisses::total          698                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icaches.overallMisses::processor.cores.core.inst          698                       # number of overall misses (Count)
board.cache_hierarchy.l1_icaches.overallMisses::total          698                       # number of overall misses (Count)
board.cache_hierarchy.l1_icaches.demandMissLatency::processor.cores.core.inst     40945679                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icaches.demandMissLatency::total     40945679                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icaches.overallMissLatency::processor.cores.core.inst     40945679                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icaches.overallMissLatency::total     40945679                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icaches.demandAccesses::processor.cores.core.inst      1740886                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icaches.demandAccesses::total      1740886                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icaches.overallAccesses::processor.cores.core.inst      1740886                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icaches.overallAccesses::total      1740886                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icaches.demandMissRate::processor.cores.core.inst     0.000401                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icaches.demandMissRate::total     0.000401                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icaches.overallMissRate::processor.cores.core.inst     0.000401                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icaches.overallMissRate::total     0.000401                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icaches.demandAvgMissLatency::processor.cores.core.inst 58661.431232                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icaches.demandAvgMissLatency::total 58661.431232                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icaches.overallAvgMissLatency::processor.cores.core.inst 58661.431232                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.overallAvgMissLatency::total 58661.431232                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.blockedCycles::no_mshrs          544                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icaches.blockedCycles::no_targets           22                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icaches.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icaches.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icaches.avgBlocked::no_mshrs           68                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icaches.avgBlocked::no_targets           22                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icaches.demandMshrHits::processor.cores.core.inst          185                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_icaches.demandMshrHits::total          185                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_icaches.overallMshrHits::processor.cores.core.inst          185                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_icaches.overallMshrHits::total          185                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_icaches.demandMshrMisses::processor.cores.core.inst          513                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icaches.demandMshrMisses::total          513                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icaches.overallMshrMisses::processor.cores.core.inst          513                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icaches.overallMshrMisses::total          513                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icaches.demandMshrMissLatency::processor.cores.core.inst     32367599                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.demandMshrMissLatency::total     32367599                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.overallMshrMissLatency::processor.cores.core.inst     32367599                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.overallMshrMissLatency::total     32367599                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.demandMshrMissRate::processor.cores.core.inst     0.000295                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icaches.demandMshrMissRate::total     0.000295                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icaches.overallMshrMissRate::processor.cores.core.inst     0.000295                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icaches.overallMshrMissRate::total     0.000295                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icaches.demandAvgMshrMissLatency::processor.cores.core.inst 63094.734893                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.demandAvgMshrMissLatency::total 63094.734893                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.overallAvgMshrMissLatency::processor.cores.core.inst 63094.734893                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.overallAvgMshrMissLatency::total 63094.734893                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.replacements           50                       # number of replacements (Count)
board.cache_hierarchy.l1_icaches.ReadReq.hits::processor.cores.core.inst      1740188                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icaches.ReadReq.hits::total      1740188                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icaches.ReadReq.misses::processor.cores.core.inst          698                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icaches.ReadReq.misses::total          698                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icaches.ReadReq.missLatency::processor.cores.core.inst     40945679                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icaches.ReadReq.missLatency::total     40945679                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icaches.ReadReq.accesses::processor.cores.core.inst      1740886                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icaches.ReadReq.accesses::total      1740886                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icaches.ReadReq.missRate::processor.cores.core.inst     0.000401                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icaches.ReadReq.missRate::total     0.000401                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icaches.ReadReq.avgMissLatency::processor.cores.core.inst 58661.431232                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.ReadReq.avgMissLatency::total 58661.431232                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.ReadReq.mshrHits::processor.cores.core.inst          185                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_icaches.ReadReq.mshrHits::total          185                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMisses::processor.cores.core.inst          513                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMisses::total          513                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMissLatency::processor.cores.core.inst     32367599                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMissLatency::total     32367599                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.000295                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icaches.ReadReq.mshrMissRate::total     0.000295                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 63094.734893                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.ReadReq.avgMshrMissLatency::total 63094.734893                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icaches.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icaches.tags.tagsInUse   337.128595                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_icaches.tags.totalRefs      1740701                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_icaches.tags.sampledRefs          513                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_icaches.tags.avgRefs  3393.179337                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_icaches.tags.warmupTick        73260                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_icaches.tags.occupancies::processor.cores.core.inst   337.128595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_icaches.tags.avgOccs::processor.cores.core.inst     0.658454                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icaches.tags.avgOccs::total     0.658454                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icaches.tags.occupanciesTaskId::1024          463                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_icaches.tags.ageTaskId_1024::0          170                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icaches.tags.ageTaskId_1024::3          293                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icaches.tags.ratioOccsTaskId::1024     0.904297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_icaches.tags.tagAccesses     13927601                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_icaches.tags.dataAccesses     13927601                       # Number of data accesses (Count)
board.cache_hierarchy.l1_icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_bus.transDist::ReadResp         1584                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::WritebackDirty          108                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::CleanEvict          629                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::HardPFReq         1008                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::ReadExReq          128                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::ReadExResp          128                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.transDist::ReadSharedReq         1585                       # Transaction distribution (Count)
board.cache_hierarchy.l2_bus.pktCount_board.cache_hierarchy.l1_icaches.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port         1076                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_bus.pktCount_board.cache_hierarchy.l1_dcaches.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port         3086                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_bus.pktCount::total         4162                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_bus.pktSize_board.cache_hierarchy.l1_icaches.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port        32832                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_bus.pktSize_board.cache_hierarchy.l1_dcaches.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port        83648                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_bus.pktSize::total       116480                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_bus.snoops              1008                       # Total snoops (Count)
board.cache_hierarchy.l2_bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2_bus.snoopFanout::samples         2721                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::0         2721    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.snoopFanout::total         2721                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_bus.reqLayer0.occupancy      1057534                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_bus.respLayer0.occupancy       512487                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_bus.respLayer1.occupancy      1197801                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_bus.snoop_filter.totRequests         2450                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.hitSingleRequests          737                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2_cache.demandHits::cache_hierarchy.l1_dcaches.prefetcher          621                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.inst            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.data          277                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::total          901                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.overallHits::cache_hierarchy.l1_dcaches.prefetcher          621                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.inst            3                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.data          277                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::total          901                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.demandMisses::cache_hierarchy.l1_dcaches.prefetcher           42                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.inst          510                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.data          260                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::total          812                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::cache_hierarchy.l1_dcaches.prefetcher           42                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.inst          510                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.data          260                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::total          812                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.demandMissLatency::cache_hierarchy.l1_dcaches.prefetcher      3175771                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.inst     31831470                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.data     18462186                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::total     53469427                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::cache_hierarchy.l1_dcaches.prefetcher      3175771                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.inst     31831470                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.data     18462186                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::total     53469427                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandAccesses::cache_hierarchy.l1_dcaches.prefetcher          663                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.inst          513                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.data          537                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::total         1713                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::cache_hierarchy.l1_dcaches.prefetcher          663                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.inst          513                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.data          537                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::total         1713                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.063348                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.inst     0.994152                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.data     0.484171                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::total     0.474022                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.063348                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.inst     0.994152                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.data     0.484171                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::total     0.474022                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMissLatency::cache_hierarchy.l1_dcaches.prefetcher 75613.595238                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.inst 62414.647059                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.data 71008.407692                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::total 65849.048030                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::cache_hierarchy.l1_dcaches.prefetcher 75613.595238                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.inst 62414.647059                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.data 71008.407692                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::total 65849.048030                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.demandMshrHits::cache_hierarchy.l1_dcaches.prefetcher           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::processor.cores.core.data           34                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::total           52                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::cache_hierarchy.l1_dcaches.prefetcher           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::processor.cores.core.data           34                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::total           52                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::cache_hierarchy.l1_dcaches.prefetcher           24                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.inst          510                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.data          226                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::total          760                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l1_dcaches.prefetcher           24                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l2_cache.prefetcher         1008                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.inst          510                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.data          226                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::total         1768                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher      2130351                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.inst     28343633                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.data     15902019                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::total     46376003                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher      2130351                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l2_cache.prefetcher     67548988                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.inst     28343633                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.data     15902019                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::total    113924991                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.036199                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.inst     0.994152                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.data     0.420857                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::total     0.443666                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.036199                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.inst     0.994152                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.data     0.420857                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::total     1.032107                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 88764.625000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.inst 55575.750980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.data 70362.915929                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::total 61021.056579                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 88764.625000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 67012.884921                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.inst 55575.750980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.data 70362.915929                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::total 64437.212104                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.l2_cache.prefetcher         1008                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::total         1008                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2_cache.prefetcher     67548988                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::total     67548988                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 67012.884921                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::total 67012.884921                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.hits::processor.cores.core.data            9                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.hits::total            9                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::processor.cores.core.data          119                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::total          119                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::processor.cores.core.data      6985008                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::total      6985008                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::processor.cores.core.data          128                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::total          128                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::processor.cores.core.data     0.929688                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::total     0.929688                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::processor.cores.core.data 58697.546218                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::total 58697.546218                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.mshrHits::processor.cores.core.data           32                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrHits::total           32                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::processor.cores.core.data           87                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::total           87                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::processor.cores.core.data      5563031                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::total      5563031                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.679688                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::total     0.679688                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 63942.885057                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::total 63942.885057                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::cache_hierarchy.l1_dcaches.prefetcher          621                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.inst            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.data          268                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::total          892                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::cache_hierarchy.l1_dcaches.prefetcher           42                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.inst          510                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.data          141                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::total          693                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.l1_dcaches.prefetcher      3175771                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.inst     31831470                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.data     11477178                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::total     46484419                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::cache_hierarchy.l1_dcaches.prefetcher          663                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.inst          513                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.data          409                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::total         1585                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::cache_hierarchy.l1_dcaches.prefetcher     0.063348                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.inst     0.994152                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.data     0.344743                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::total     0.437224                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1_dcaches.prefetcher 75613.595238                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 62414.647059                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 81398.425532                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::total 67077.083694                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.l1_dcaches.prefetcher           18                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::processor.cores.core.data            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::total           20                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1_dcaches.prefetcher           24                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.inst          510                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.data          139                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::total          673                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher      2130351                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     28343633                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data     10338988                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::total     40812972                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1_dcaches.prefetcher     0.036199                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.994152                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.339853                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::total     0.424606                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1_dcaches.prefetcher 88764.625000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 55575.750980                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 74381.208633                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::total 60643.346211                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.WritebackDirty.hits::writebacks          108                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.hits::total          108                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::writebacks          108                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::total          108                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.prefetcher.demandMshrMisses          760                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIssued        11142                       # number of hwpf issued (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUseful          851                       # number of useful prefetch (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2_cache.prefetcher.accuracy     0.076378                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.coverage     0.528243                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInCache         8728                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInMSHR         1406                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfLate        10134                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIdentified        11950                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfBufferHit          173                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedDemand           11                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfSpanPage         2485                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulSpanPage         2379                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.tags.tagsInUse  1541.852960                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2_cache.tags.totalRefs         3405                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.sampledRefs         1767                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.avgRefs     1.926995                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2_cache.tags.warmupTick        66250                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l1_dcaches.prefetcher    21.871141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l2_cache.prefetcher   997.319451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.inst   341.128798                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.data   181.533571                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l1_dcaches.prefetcher     0.005340                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l2_cache.prefetcher     0.243486                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.inst     0.083283                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.data     0.044320                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::total     0.376429                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1022         1032                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1024          735                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::3         1025                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::0          211                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::3          524                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1022     0.251953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1024     0.179443                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.tagAccesses        40967                       # Number of tag accesses (Count)
board.cache_hierarchy.l2_cache.tags.dataAccesses        40967                       # Number of data accesses (Count)
board.cache_hierarchy.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1_dcaches.prefetcher::samples        24.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2_cache.prefetcher::samples      1008.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples       510.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples       226.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000856680                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           4215                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   1768                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 1768                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.03                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             1768                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                585                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                404                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                211                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                117                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 77                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 56                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 46                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 43                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 32                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 31                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                25                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                23                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                21                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                40                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             113152                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         27046128.69004903                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap               4183642503                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               2366313.63                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1_dcaches.prefetcher         1536                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2_cache.prefetcher        64512                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        32640                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data        14464                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1_dcaches.prefetcher 367142.018416955078                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2_cache.prefetcher 15419964.773512113839                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 7801767.891360295936                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 3457254.006759660318                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1_dcaches.prefetcher           24                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2_cache.prefetcher         1008                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst          510                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data          226                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1_dcaches.prefetcher      1473899                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2_cache.prefetcher     47388988                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst     14577203                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data      9847344                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1_dcaches.prefetcher     61412.46                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2_cache.prefetcher     47012.88                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     28582.75                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     43572.32                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1_dcaches.prefetcher         1536                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2_cache.prefetcher        64512                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        32640                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data        14400                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       113088                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        32640                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        32640                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1_dcaches.prefetcher           24                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2_cache.prefetcher         1008                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst          510                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data          225                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1767                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1_dcaches.prefetcher       367142                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2_cache.prefetcher     15419965                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst      7801768                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data      3441956                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     27030831                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst      7801768                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      7801768                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1_dcaches.prefetcher       367142                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2_cache.prefetcher     15419965                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst      7801768                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data      3441956                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     27030831                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            1768                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          297                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          154                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          144                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          165                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4          163                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5          181                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6          172                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           49                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           65                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          109                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           17                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           17                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           54                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           40                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           10                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          131                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat           40137434                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          8840000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      73287434                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           22702.17                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      41452.17                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           1545                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        87.39                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          214                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   518.280374                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   319.117095                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   413.209897                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           45     21.03%     21.03% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           41     19.16%     40.19% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           20      9.35%     49.53% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           13      6.07%     55.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            6      2.80%     58.41% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            7      3.27%     61.68% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            3      1.40%     63.08% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            3      1.40%     64.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           76     35.51%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          214                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       113152                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          27.046129                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.21                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.21                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          87.39                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy       971040                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       485760                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      9460500                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 330061680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     83796270                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   1535963040                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy   1960738290                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   468.664983                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3992214608                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    139620000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     51832537                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy       621180                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       326370                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      3163020                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 330061680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     77623170                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   1541161440                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy   1952956860                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   466.805028                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4005970886                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    139620000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     38076259                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles         12563566                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               0.904657                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               1.105391                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded        14956678                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded          183                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued       14431262                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued          651                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined      1069154                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined       833647                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples     12514893                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     1.153127                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     0.999497                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0      4064252     32.48%     32.48% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1      3691072     29.49%     61.97% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2      3692900     29.51%     91.48% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3       912286      7.29%     98.77% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4       154383      1.23%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total     12514893                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult            8    100.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::Matrix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixMov            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixOP            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass           99      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu      6581812     45.61%     45.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult           39      0.00%     45.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv            9      0.00%     45.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd      1000033      6.93%     52.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            2      0.00%     52.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt            6      0.00%     52.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult      1010100      7.00%     59.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     59.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc        10014      0.07%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::Matrix            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixMov            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixOP            0      0.00%     59.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead      1061581      7.36%     66.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite       536444      3.72%     70.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead      3200989     22.18%     92.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite      1030134      7.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total     14431262                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         1.148660                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy                   8                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads     28875500                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites      8990074                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses      8177250                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads     12502576                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites      7036225                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses      6250709                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses      8179893                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses      6251278                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.numSquashedInsts         2214                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.timesIdled             419                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles           48673                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.MemDepUnit__0.insertedLoads      4406034                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores      1687618                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads      2202231                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores      1632089                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::Return        12351      1.93%      1.93% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallDirect        12479      1.95%      3.89% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallIndirect          130      0.02%      3.91% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectCond       598450     93.74%     97.65% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectUncond        13238      2.07%     99.72% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.72% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectUncond         1781      0.28%    100.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::total       638429                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::Return          364      0.62%      0.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallDirect          540      0.92%      1.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallIndirect           77      0.13%      1.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectCond        57405     97.49%     99.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectUncond          455      0.77%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectUncond           39      0.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::total        58880                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::Return            3      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallDirect          185      1.47%      1.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallIndirect           22      0.17%      1.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectCond        12229     97.23%     98.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectUncond          117      0.93%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectUncond           21      0.17%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::total        12577                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::Return        11986      2.07%      2.07% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallDirect        11939      2.06%      4.13% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallIndirect           52      0.01%      4.14% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectCond       541036     93.36%     97.49% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectUncond        12783      2.21%     99.70% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectCond            0      0.00%     99.70% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectUncond         1742      0.30%    100.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::total       579538                       # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::Return            1      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallDirect           98      0.85%      0.86% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallIndirect           22      0.19%      1.05% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectCond        11287     98.29%     99.35% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectUncond           61      0.53%     99.88% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.88% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectUncond           14      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::total        11483                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.targetProvider_0::NoTarget        17074      2.67%      2.67% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::BTB       607224     95.11%     97.79% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::RAS        12351      1.93%     99.72% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::Indirect         1780      0.28%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::total       638429                       # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetWrong_0::NoBranch          764      6.07%      6.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::Return        11809     93.89%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallDirect            3      0.02%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallIndirect            1      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::total        12577                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.condPredicted       598450                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condPredictedTaken       582505                       # Number of conditional branches predicted as taken (Count)
board.processor.cores.core.branchPred.condIncorrect        12577                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.predTakenBTBMiss          368                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores.core.branchPred.NotTakenMispredicted         2516                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores.core.branchPred.TakenMispredicted        10061                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores.core.branchPred.BTBLookups       638429                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates         2470                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits       609532                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.954737                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.BTBMispredicted          553                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores.core.branchPred.indirectLookups         1911                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits         1780                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses          131                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::Return        12351      1.93%      1.93% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallDirect        12479      1.95%      3.89% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallIndirect          130      0.02%      3.91% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectCond       598450     93.74%     97.65% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectUncond        13238      2.07%     99.72% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.72% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectUncond         1781      0.28%    100.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::total       638429                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::Return        12280     42.50%     42.50% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallDirect          301      1.04%     43.54% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallIndirect           84      0.29%     43.83% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectCond        14206     49.16%     92.99% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectUncond          245      0.85%     93.84% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectCond            0      0.00%     93.84% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectUncond         1781      6.16%    100.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::total        28897                       # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallDirect          185      7.49%      7.49% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallIndirect            0      0.00%      7.49% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectCond         2168     87.77%     95.26% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectUncond          117      4.74%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::total         2470                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallDirect          185      7.49%      7.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      7.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectCond         2168     87.77%     95.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectUncond          117      4.74%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::total         2470                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.branchPred.indirectBranchPred.lookups         1911                       # Number of lookups (Count)
board.processor.cores.core.branchPred.indirectBranchPred.hits         1780                       # Number of hits of a tag (Count)
board.processor.cores.core.branchPred.indirectBranchPred.misses          131                       # Number of misses (Count)
board.processor.cores.core.branchPred.indirectBranchPred.targetRecords           43                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores.core.branchPred.indirectBranchPred.indirectRecords         1954                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores.core.branchPred.indirectBranchPred.speculativeOverflows           10                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores.core.branchPred.ras.pushes        12973                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores.core.branchPred.ras.pops        12968                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores.core.branchPred.ras.squashes          981                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores.core.branchPred.ras.used        11986                       # Number of times the RAS is the provider (Count)
board.processor.cores.core.branchPred.ras.correct        11985                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores.core.branchPred.ras.incorrect            1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores.core.commit.commitSquashedInsts      1069113                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls          123                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts        11403                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples     12380458                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     1.121744                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     1.394188                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0      5207460     42.06%     42.06% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1      4581776     37.01%     79.07% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2       507235      4.10%     83.17% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3        44488      0.36%     83.53% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4      2039499     16.47%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total     12380458                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars           81                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.functionCalls        11991                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass           84      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu      6222808     44.81%     44.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult           38      0.00%     44.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv            5      0.00%     44.81% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd      1000000      7.20%     52.01% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            2      0.00%     52.01% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt            4      0.00%     52.01% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult      1000000      7.20%     59.21% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.21% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     59.21% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc        10001      0.07%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::Matrix            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixMov            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixOP            0      0.00%     59.28% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead      1059115      7.63%     66.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite       535629      3.86%     70.77% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead      3030005     21.82%     92.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite      1030015      7.42%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total     13887706                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples      2039499                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.commitStats0.numInsts     13887659                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps     13887706                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP     13887659                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP     13887706                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     0.904657                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     1.105391                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs      5654764                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts      6070027                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts     11864854                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts      4089107                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts      1565644                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass           84      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu      6222808     44.81%     44.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult           38      0.00%     44.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv            5      0.00%     44.81% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd      1000000      7.20%     52.01% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            2      0.00%     52.01% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            4      0.00%     52.01% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult      1000000      7.20%     59.21% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     59.21% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     59.21% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc        10001      0.07%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     59.28% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead      1059115      7.63%     66.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite       535629      3.86%     70.77% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead      3030005     21.82%     92.58% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite      1030015      7.42%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total     13887706                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl       579538                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl       565758                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl        13780                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl       541036                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl        38502                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall        11991                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn        11986                       # Class of control type instructions committed (Count)
board.processor.cores.core.decode.idleCycles       670381                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles      9865629                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles       456932                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles      1510290                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles        11661                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved       596220                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred         1181                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts     15074747                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts         4712                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.executeStats0.numInsts     14429048                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches       580866                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts      4261726                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts      1566413                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate     1.148483                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpRegReads      5070307                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites      5220725                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntRegReads     10735305                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites      7072488                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs      5828139                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads      8260939                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numMiscRegWrites      7050020                       # Number of times the Misc registers were written (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetch.predictedBranches       621355                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles      10739181                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles        25670                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.miscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores.core.fetch.icacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores.core.fetch.cacheLines      1740887                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes         2114                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples     12514893                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     1.237380                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     2.462293                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0      9415614     75.24%     75.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1       195716      1.56%     76.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2       318032      2.54%     79.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3       693673      5.54%     84.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4       214894      1.72%     86.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::5       165723      1.32%     87.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::6       552446      4.41%     92.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::7       100342      0.80%     93.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::8       858453      6.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total     12514893                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetchStats0.numInsts     15485577                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     1.232578                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches       638429                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.050816                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.icacheStallCycles      1762778                       # ICache total stall cycles (Cycle)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles        11661                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles       133439                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles       180428                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts     14956861                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts         1470                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts      4406034                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts      1687618                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts           68                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents           61                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents       180343                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents          286                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect        10951                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect          528                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts        11479                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit     14428303                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount     14427959                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst     11713031                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst     11859110                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        1.148397                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.987682                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.lsq0.forwLoads      1042206                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads       316927                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation          286                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores       121961                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache           69                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples      4089107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean     2.826987                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev     2.426551                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9      4088221     99.98%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19           85      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29          476      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39           60      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49           12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89            8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99            2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109            6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139            2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149            6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159           14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169           21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179           30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189           22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199            8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209           27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249           17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289            8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows           48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value         1445                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total      4089107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores.core.mmu.dtb.hits             0                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
board.processor.cores.core.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores.core.mmu.itb.hits             0                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
board.processor.cores.core.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON   4183667145                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles        11661                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles      1271847                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles       314082                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles         3282                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles      1365592                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles      9548429                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts     14962042                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents      2989325                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.LQFullEvents      9547565                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores.core.rename.SQFullEvents          623                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.renamedOperands     12670429                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups     17202638                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups     11190198                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.fpLookups      5452857                       # Number of floating rename lookups (Count)
board.processor.cores.core.rename.committedMaps     11754458                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps       915971                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing           54                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing           56                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts      9458531                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads         25297557                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes        30048086                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts     13887659                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps     13887706                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           15                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
