<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: soc_scu_cru</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_soc_scu_cru'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_soc_scu_cru')">soc_scu_cru</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.24</td>
<td class="s10 cl rt"><a href="mod1221.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1221.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1221.html#Toggle" > 72.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1221.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/config_ss/system_control_unit/soc_scu_cru.sv')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/config_ss/system_control_unit/soc_scu_cru.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1221.html#inst_tag_79399"  onclick="showContent('inst_tag_79399')">gemini_tb.DUT.soc_ss_inst.config_ss.scu.soc_scu_cru</a></td>
<td class="s9 cl rt"> 93.24</td>
<td class="s10 cl rt"><a href="mod1221.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1221.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1221.html#Toggle" > 72.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1221.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_soc_scu_cru'>
<hr>
<a name="inst_tag_79399"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy29.html#tag_urg_inst_79399" >gemini_tb.DUT.soc_ss_inst.config_ss.scu.soc_scu_cru</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.24</td>
<td class="s10 cl rt"><a href="mod1221.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1221.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1221.html#Toggle" > 72.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1221.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.79</td>
<td class="s9 cl rt"> 98.63</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 70.44</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.09</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 92.29</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.86</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1222.html#inst_tag_79400" >scu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254347" id="tag_urg_inst_254347">clk_acpu_div</a></td>
<td class="s8 cl rt"> 81.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254348" id="tag_urg_inst_254348">clk_bcpu_div</a></td>
<td class="s8 cl rt"> 81.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254340" id="tag_urg_inst_254340">clk_div0</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254341" id="tag_urg_inst_254341">clk_div1</a></td>
<td class="s6 cl rt"> 64.35</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254342" id="tag_urg_inst_254342">clk_div2</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254343" id="tag_urg_inst_254343">clk_div3</a></td>
<td class="s6 cl rt"> 64.35</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254345" id="tag_urg_inst_254345">clk_div4</a></td>
<td class="s6 cl rt"> 68.52</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254344" id="tag_urg_inst_254344">clk_div_ddr_phy</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1598.html#inst_tag_146063" id="tag_urg_inst_146063">clk_inv_u</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254346" id="tag_urg_inst_254346">clk_pscc_div</a></td>
<td class="s7 cl rt"> 77.41</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2633.html#inst_tag_254349" id="tag_urg_inst_254349">clk_usb_wakeup_div</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.65</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188841" id="tag_urg_inst_188841">clkgate_clk_acpu</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188842" id="tag_urg_inst_188842">clkgate_clk_acpu_mtime</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188844" id="tag_urg_inst_188844">clkgate_clk_bcpu</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188845" id="tag_urg_inst_188845">clkgate_clk_bcpu_mtime</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188853" id="tag_urg_inst_188853">clkgate_clk_cru</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188852" id="tag_urg_inst_188852">clkgate_clk_ddr_cfg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188855" id="tag_urg_inst_188855">clkgate_clk_ddr_ctl</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188854" id="tag_urg_inst_188854">clkgate_clk_ddr_phy</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188843" id="tag_urg_inst_188843">clkgate_clk_dma</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188849" id="tag_urg_inst_188849">clkgate_clk_gpio</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188850" id="tag_urg_inst_188850">clkgate_clk_gpt</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188847" id="tag_urg_inst_188847">clkgate_clk_i2c</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188856" id="tag_urg_inst_188856">clkgate_clk_pscc_xtl</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188846" id="tag_urg_inst_188846">clkgate_clk_qspi</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188848" id="tag_urg_inst_188848">clkgate_clk_uart</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1970.html#inst_tag_188851" id="tag_urg_inst_188851">clkgate_clk_usb</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1614.html#inst_tag_146157" id="tag_urg_inst_146157">clkmux_clk0_div2</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1614.html#inst_tag_146156" id="tag_urg_inst_146156">clkmux_osc_xtal</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179660" id="tag_urg_inst_179660">rst_rsnoc_clk_133</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179661" id="tag_urg_inst_179661">rst_rsnoc_clk_266</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179662" id="tag_urg_inst_179662">rst_rsnoc_clk_533</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179638" id="tag_urg_inst_179638">rst_sync_acpu_bus</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179639" id="tag_urg_inst_179639">rst_sync_acpu_core</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179658" id="tag_urg_inst_179658">rst_sync_acpu_div</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179637" id="tag_urg_inst_179637">rst_sync_bcpu</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179659" id="tag_urg_inst_179659">rst_sync_bcpu_div</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179656" id="tag_urg_inst_179656">rst_sync_clk1</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179642" id="tag_urg_inst_179642">rst_sync_clk_133</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179641" id="tag_urg_inst_179641">rst_sync_clk_266</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179640" id="tag_urg_inst_179640">rst_sync_clk_533</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179644" id="tag_urg_inst_179644">rst_sync_ddr_controller</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179655" id="tag_urg_inst_179655">rst_sync_dma</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179647" id="tag_urg_inst_179647">rst_sync_emac</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179652" id="tag_urg_inst_179652">rst_sync_fpga0</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179653" id="tag_urg_inst_179653">rst_sync_fpga1</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179654" id="tag_urg_inst_179654">rst_sync_fpga_s</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179651" id="tag_urg_inst_179651">rst_sync_gbe_nrxreset</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179649" id="tag_urg_inst_179649">rst_sync_gbe_ntxreset</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179650" id="tag_urg_inst_179650">rst_sync_gbe_rxreset</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179648" id="tag_urg_inst_179648">rst_sync_gbe_txreset</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179657" id="tag_urg_inst_179657">rst_sync_osc</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179645" id="tag_urg_inst_179645">rst_sync_peripher</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179636" id="tag_urg_inst_179636">rst_sync_poweron</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179643" id="tag_urg_inst_179643">rst_sync_sram_noc</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1927.html#inst_tag_179646" id="tag_urg_inst_179646">rst_sync_usb</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod436.html#inst_tag_30325" id="tag_urg_inst_30325">sync_bus_div3_clk0</a></td>
<td class="s7 cl rt"> 76.79</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod436.html#inst_tag_30324" id="tag_urg_inst_30324">sync_bus_div3_clk1</a></td>
<td class="s7 cl rt"> 76.79</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod288.html#inst_tag_24190" id="tag_urg_inst_24190">sync_ddr_ctl_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod288.html#inst_tag_24189" id="tag_urg_inst_24189">sync_ddr_phy_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_soc_scu_cru'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1221.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>69</td><td>69</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>170</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>217</td><td>24</td><td>24</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>290</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>303</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>309</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>315</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>321</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>339</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>548</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>553</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                       always @ (posedge clk_osc or negedge rst_n_poweron) begin
165        2/2              if (!rst_n_poweron) clksel_save &lt;= 1'h1;
166        1/1              else                clksel_save &lt;= 1'h0;
167                       end
168                     
169                       always @ (posedge clk_osc) begin
170        2/2              if (testmode)           clksel &lt;= 2'b00;
171        2/2              else if (clksel_save)   clksel &lt;= {clk_sel1, clk_sel0};
                        MISSING_ELSE
172                       end
173                     
174                       always @ (posedge clk_osc) begin
175        2/2              if (clksel_save)   bootm_status &lt;= bootm;
                        MISSING_ELSE
176                       end
177                     
178                       clkmux clkmux_osc_xtal  (.clka(clk_osc), .clkb(clk_xtal_ref), .select(clksel[1]), .clk_out(clk_mux_osc_xtal));
179                     
180                       assign clk_pll_soc_ref = clk_mux_osc_xtal;
181                     
182                       clkmux clkmux_clk0_div2 (.clka(clk_mux_osc_xtal), .clkb(clk0), .select(clksel[0]), .clk_out(clk_mux_int));
183                     
184                       assign clk_sel_status = clksel;
185                     
186                     
187                     
188                     
189                     //*****************************************************************************
190                     //             Reset source
191                     //*****************************************************************************
192                     
193                     assign rst_n_poweron_mux = clk_sel_status[0] ? rst_n_poweron &amp; soc_pll_ctl_pllen : soc_pll_status_lock;
194                     
195                       rstsync rst_sync_poweron
196                         (
197                           .clk          (clk_mux_int),
198                           .rst_soft     (1'b1),
199                           .rst_async    (rst_n_poweron_mux),
200                           .rst_sync_out (rst_n_por)
201                         );
202                     
203                     // //*****************************************************************************
204                     // //             Divider reset
205                     // //*****************************************************************************
206                     
207                     logic [3:0] div0_clk0_ff; 
208                     logic [3:0] div1_clk0_ff; 
209                     logic [3:0] div2_clk0_ff;
210                     logic [3:0] div3_ff; 
211                     logic       div1_bypass_ff;
212                     logic [3:0] div1_ff; 
213                     logic [3:0] div0_ff; 
214                     
215                     
216                     always @ (posedge clk_mux_osc_xtal or negedge rst_n_poweron)begin
217        1/1            if(!rst_n_poweron) begin
218        1/1               div0_clk0_ff   &lt;= 'h1;
219        1/1               div1_clk0_ff   &lt;= 'h0;
220        1/1               div2_clk0_ff   &lt;= 'h1;
221        1/1               div3_ff        &lt;= 'h0;
222        1/1               div1_bypass_ff &lt;= 'h0;
223        1/1               div1_ff        &lt;= 'h0;
224        1/1               div0_ff        &lt;= 'h0;    
225                       end
226        1/1            else if (testmode) begin
227        1/1              div0_clk0_ff   &lt;= 4'h1;
228        1/1              div1_clk0_ff   &lt;= 4'h0;
229        1/1              div2_clk0_ff   &lt;= 4'h1; 
230        1/1              div3_ff        &lt;= 4'h0;
231        1/1              div1_bypass_ff &lt;= 1'h0;
232        1/1              div1_ff        &lt;= 4'h0;
233        1/1              div0_ff        &lt;= 4'h0;      
234                       end  
235        1/1            else if (!soc_pll_ctl_pllen) begin
236        1/1              div0_clk0_ff   &lt;= div0_clk0;
237        1/1              div1_clk0_ff   &lt;= div1_clk0;
238        1/1              div2_clk0_ff   &lt;= div2_clk0; 
239        1/1              div3_ff        &lt;= div3;
240        1/1              div1_bypass_ff &lt;= div1_bypass;
241        1/1              div1_ff        &lt;= div1;
242        1/1              div0_ff        &lt;= div0;      
243                       end
                        MISSING_ELSE
244                     end
245                     
246                     
247                     //*****************************************************************************
248                     //             Clk_mux dividers
249                     //*****************************************************************************
250                     
251                       clk_div #(
252                           .DIVIDER_WIDTH(4)
253                         ) clk_div0 (
254                           .clk     (clk_mux_int), //pll0 or osc
255                           .rst_n   (rst_n_por),
256                           .dvalue  (div0_clk0_ff),
257                           .clk_out (clk_int0) //266 MHz - pll0/4
258                         );
259                     
260                     
261                     
262                       clk_div #(
263                           .DIVIDER_WIDTH(4)
264                         ) clk_div1 (
265                           .clk     (clk_mux_int),
266                           .rst_n   (rst_n_por),
267                           .dvalue  (div1_clk0_ff),
268                           .clk_out (clk_int1) //533/266/133 MHz
269                         );
270                     
271                     
272                       clk_div #(
273                           .DIVIDER_WIDTH(4)
274                         ) clk_div2 (
275                           .clk     (clk_mux_int),
276                           .rst_n   (rst_n_por),
277                           .dvalue  (div2_clk0_ff),
278                           .clk_out (clk_int2) // 266/133 MHz
279                         );
280                     
281                     
282                     
283                     
284                     //*****************************************************************************
285                     //              BCPU resets
286                     //*****************************************************************************
287                       assign bcpu_rst_ctl = rst_n_por &amp; !bcpu_wathcdog_timer_reset &amp; sw_system_rstn;
288                     
289                       always @ (posedge clk_int0 or negedge rst_n_por) begin
290        2/2              if(!rst_n_por) bcpu_rst_ctl_ff &lt;= 'h0;
291        1/1              else           bcpu_rst_ctl_ff &lt;= bcpu_rst_ctl;
292                       end
293                     
294                       rstsync rst_sync_bcpu
295                         (
296                           .clk          (clk_int0),
297                           .rst_soft     (1'b1),
298                           .rst_async    (bcpu_rst_ctl_ff),
299                           .rst_sync_out (bcpu_cnt_en)
300                         );
301                     
302                       always @ (posedge clk_int0) begin
303        1/1              bcpu_cnt_en_rse &lt;= {bcpu_cnt_en_rse[0], bcpu_cnt_en};
304                       end
305                     
306                       logic deassert_sw_rstn;
307                     
308                       always @ (posedge clk_int0 or negedge rst_n_266_int) begin
309        2/2              if (!rst_n_266_int)                                bcpu_rst_cnt_start &lt;= 1'h1;
310        2/2              else if (!bcpu_cnt_en_rse[0] &amp; bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start &lt;= 1'h1;
311        2/2              else if (deassert_sw_rstn)                         bcpu_rst_cnt_start &lt;= 1'h0;
                        MISSING_ELSE
312                       end
313                     
314                       always @ (posedge clk_int0 or negedge rst_n_266_int) begin
315        2/2              if (!rst_n_266_int)          bcpu_rst_cnt &lt;= 'h0;
316        2/2              else if (bcpu_rst_cnt_start) bcpu_rst_cnt &lt;= bcpu_rst_cnt + 1'h1;
317        1/1              else                         bcpu_rst_cnt &lt;= 'h0;
318                       end
319                     
320                       always @ (posedge clk_int0 or negedge rst_n_266_int) begin
321        2/2              if (!rst_n_266_int)          rst_n_bcpu_core &lt;= 'h0;
322        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_core &lt;= bcpu_rst_cnt &gt;= 8'h20;
                        MISSING_ELSE
323                       end
324                     
325                       always @ (posedge clk_int0 or negedge rst_n_266_int) begin
326        2/2              if (!rst_n_266_int)          rst_n_bcpu_bus &lt;= 'h0;
327        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_bus &lt;= bcpu_rst_cnt &gt;= 8'h10;
                        MISSING_ELSE
328                       end
329                     
330                       assign deassert_system_rstn = bcpu_rst_cnt[2];
331                       assign deassert_sw_rstn   = bcpu_rst_cnt[5];
332                     
333                     //*****************************************************************************
334                     //              ACPU resets
335                     //*****************************************************************************
336                       assign acpu_rst_ctl = rst_n_por &amp; !acpu_wathcdog_timer_reset &amp; sw_acpu_rstn &amp; sw_system_rstn;
337                     
338                       always @ (posedge clk_int1 or negedge rst_n_por) begin
339        2/2              if(!rst_n_por) acpu_rst_ctl_ff &lt;= 'h0;
340        1/1              else           acpu_rst_ctl_ff &lt;= acpu_rst_ctl;
341                       end
342                     
343                       rstsync rst_sync_acpu_bus
344                         (
345                           .clk          (clk_int1),
346                           .rst_soft     (1'b1),
347                           .rst_async    (acpu_rst_ctl_ff),
348                           .rst_sync_out (rst_n_acpu_bus)
349                         );
350                     
351                       rstsync rst_sync_acpu_core
352                         (
353                           .clk          (clk_int1),
354                           .rst_soft     (1'b1),
355                           .rst_async    (rst_n_acpu_bus),
356                           .rst_sync_out (rst_n_acpu_core)
357                         );
358                     
359                     //*****************************************************************************
360                     //              Peripheral resets
361                     //*****************************************************************************
362                     
363                       rstsync rst_sync_clk_533
364                         (
365                           .clk          (clk_int1),
366                           .rst_soft     (1'b1),
367                           .rst_async    (rst_n_por),
368                           .rst_sync_out (rst_n_533_int)
369                         );
370                     
371                       rstsync rst_sync_clk_266
372                         (
373                           .clk          (clk_int0),
374                           .rst_soft     (1'b1),
375                           .rst_async    (rst_n_por),
376                           .rst_sync_out (rst_n_266_int)
377                         );
378                     
379                       rstsync rst_sync_clk_133
380                         (
381                           .clk          (clk_cru),
382                           .rst_soft     (1'b1),
383                           .rst_async    (rst_n_por),
384                           .rst_sync_out (rst_n_133_int)
385                         );
386                     
387                     //*****************************************************************************
388                     //              SRAM
389                     //*****************************************************************************
390                       assign sram_noc_rst_ctl = rst_n_por &amp; sw_system_rstn;
391                       rstsync rst_sync_sram_noc
392                         (
393                           .clk          (clk_int1),
394                           .rst_soft     (1'b1),
395                           .rst_async    (sram_noc_rst_ctl),
396                           .rst_sync_out (rst_n_sram)
397                         );
398                     
399                     //*****************************************************************************
400                     //              DDR mem controller reset
401                     //*****************************************************************************
402                       assign ddr_controller_rst_ctl = rst_n_por &amp; sw_ddr_rstn &amp; sw_system_rstn;
403                       rstsync rst_sync_ddr_controller
404                         (
405                           .clk          (clk_int1),
406                           .rst_soft     (1'b1),
407                           .rst_async    (ddr_controller_rst_ctl),
408                           .rst_sync_out (rst_n_ddr)
409                         );
410                     
411                     //*****************************************************************************
412                     //              Peripherial reset
413                     //*****************************************************************************
414                       assign peripher_rst_ctl = rst_n_por &amp; sw_per_rstn &amp; sw_system_rstn;
415                       rstsync rst_sync_peripher
416                         (
417                           .clk          (clk_cru),
418                           .rst_soft     (1'b1),
419                           .rst_async    (peripher_rst_ctl),
420                           .rst_sync_out (rst_n_per)
421                         );
422                     //*****************************************************************************
423                     //              USB reset
424                     //*****************************************************************************
425                       assign usb_rst_ctl = rst_n_por &amp; sw_usb_rstn &amp; sw_system_rstn;
426                       rstsync rst_sync_usb
427                         (
428                           .clk          (clk_int2),
429                           .rst_soft     (1'b1),
430                           .rst_async    (usb_rst_ctl),
431                           .rst_sync_out (rst_n_usb)
432                         );
433                     //*****************************************************************************
434                     //              GbE reset
435                     //*****************************************************************************
436                       clk_inv clk_inv_u (.clk(clk_gbe_rx), .clk_out(clk_gbe_rx_n));
437                     
438                       assign emac_rst_ctl = rst_n_por &amp; sw_emac_rstn &amp; sw_system_rstn;
439                     
440                       rstsync rst_sync_emac (
441                         .clk         (clk_int2    ),
442                         .rst_soft    (1'b1        ),
443                         .rst_async   (emac_rst_ctl),
444                         .rst_sync_out(rst_n_emac  )
445                       );
446                     
447                       rstsync rst_sync_gbe_txreset (
448                         .clk         (clk_gbe_rx  ),
449                         .rst_soft    (1'b1        ),
450                         .rst_async   (rst_n_por   ),
451                         .rst_sync_out(rst_n_gbe_tx)
452                       );
453                     
454                       rstsync rst_sync_gbe_ntxreset (
455                         .clk         (clk_gbe_rx_n  ),
456                         .rst_soft    (1'b1          ),
457                         .rst_async   (rst_n_por     ),
458                         .rst_sync_out(rst_n_gbe_ntx )
459                       );
460                     
461                       rstsync rst_sync_gbe_rxreset (
462                         .clk         (clk_gbe_rx  ),
463                         .rst_soft    (1'b1        ),
464                         .rst_async   (rst_n_por   ),
465                         .rst_sync_out(rst_n_gbe_rx)
466                       );
467                     
468                       rstsync rst_sync_gbe_nrxreset (
469                         .clk         (clk_gbe_rx_n  ),
470                         .rst_soft    (1'b1          ),
471                         .rst_async   (rst_n_por     ),
472                         .rst_sync_out(rst_n_gbe_nrx )
473                       );
474                     
475                     
476                     //*****************************************************************************
477                     //              FPGA resets
478                     //*****************************************************************************
479                       assign fpga0_rst_ctl = rst_n_por &amp; sw_fpga0_rstn &amp; sw_system_rstn;
480                       rstsync rst_sync_fpga0
481                         (
482                           .clk          (clk_fpga0),
483                           .rst_soft     (1'b1),
484                           .rst_async    (fpga0_rst_ctl),
485                           .rst_sync_out (rst_n_fpga0)
486                         );
487                     
488                       assign fpga1_rst_ctl = rst_n_por &amp; sw_fpga1_rstn &amp; sw_system_rstn;
489                       rstsync rst_sync_fpga1
490                         (
491                           .clk          (clk_fpga1),
492                           .rst_soft     (1'b1),
493                           .rst_async    (fpga1_rst_ctl),
494                           .rst_sync_out (rst_n_fpga1)
495                         );
496                     
497                       rstsync rst_sync_fpga_s
498                         (
499                           .clk          (clk_fpga_s),
500                           .rst_soft     (1'b1),
501                           .rst_async    (fpga0_rst_ctl | fpga1_rst_ctl),
502                           .rst_sync_out (rst_n_fpga_s)
503                         );
504                     
505                     //*****************************************************************************
506                     //              DMA reset
507                     //*****************************************************************************
508                         assign dma_rst_ctl = rst_n_por &amp; sw_dma_rstn &amp; sw_system_rstn;
509                         rstsync rst_sync_dma
510                           (
511                             .clk          (clk_int2),
512                             .rst_soft     (1'b1),
513                             .rst_async    (dma_rst_ctl),
514                             .rst_sync_out (rst_n_dma)
515                           );
516                     //*****************************************************************************
517                     //              Clock divider 1 for QSPI, I2C, uart, GPIO, GPT logic
518                     //*****************************************************************************
519                     
520                       clk_div #(
521                           .DIVIDER_WIDTH(4)
522                         ) clk_div3 (
523                           .clk     (clk_int0),   // 266 MHz
524                           .rst_n   (rst_n_266_int),
525                           .dvalue  (div0_ff),
526                           .clk_out (clk_int0_div2) // 133 MHz
527                         );
528                     
529                     
530                     //*****************************************************************************
531                     //              Clock divider 2 for DDR controller logic
532                     //*****************************************************************************
533                     
534                       rstsync rst_sync_clk1
535                         (
536                           .clk          (clk1),
537                           .rst_soft     (1'b1),
538                           .rst_async    (rst_n_por),
539                           .rst_sync_out (rst_n_por_clk1)
540                         );
541                     
542                     logic bypass;
543                     logic [3:0] div0_clk1_ff;
544                     
545                     logic clk1_ddr_phy_div;
546                     
547                     always @ (posedge clk1 or negedge rst_n_por_clk1)
548        2/2            if(!rst_n_por_clk1) bypass &lt;= 'h1;
549        2/2            else if(testmode)   bypass &lt;= 'h1;
550        1/1            else                bypass &lt;= div0_clk1=='h0;
551                     
552                     always @ (posedge clk1 or negedge rst_n_por_clk1)
553        2/2            if(!rst_n_por_clk1) div0_clk1_ff &lt;= 'h0;
554        2/2            else if (testmode)  div0_clk1_ff &lt;= 'h0; 
555        1/1            else                div0_clk1_ff &lt;= div0_clk1 - 'h1;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1221.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       193
 EXPRESSION (clk_sel_status[0] ? ((rst_n_poweron &amp; soc_pll_ctl_pllen)) : soc_pll_status_lock)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1221.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">96</td>
<td class="rt">81</td>
<td class="rt">84.38 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">244</td>
<td class="rt">178</td>
<td class="rt">72.95 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">122</td>
<td class="rt">96</td>
<td class="rt">78.69 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">122</td>
<td class="rt">82</td>
<td class="rt">67.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">96</td>
<td class="rt">81</td>
<td class="rt">84.38 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">244</td>
<td class="rt">178</td>
<td class="rt">72.95 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">122</td>
<td class="rt">96</td>
<td class="rt">78.69 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">122</td>
<td class="rt">82</td>
<td class="rt">67.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_sel0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_osc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_xtal_ref</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_pll_soc_ref</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_poweron</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu_mtime</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu_mtime</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_qspi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_i2c</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_uart</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_usb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_cru</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_phy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_cfg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pscc_xtl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_usb_wakeup</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu_mtime_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_cfg_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_cru_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_phy_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_ctl_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_bus</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_bus</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_sram</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_ddr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_per</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_usb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_emac</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_133</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_266</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_533</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_ntx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_nrx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pscc_xtal_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_cfg_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_phy_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gpt_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gpio_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uart_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i2c_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qspi_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_dma_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1_clk0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2_clk0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div3[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div3[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div1_bypass</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_dma_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_emac_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_usb_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_ddr_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga1_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga0_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_per_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_acpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_wathcdog_timer_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_wathcdog_timer_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>soc_pll_status_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>soc_pll_ctl_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bootm[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bootm[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bootm[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>deassert_system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_sel_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bootm_status[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>testmode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1221.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">170</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">217</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">290</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">309</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">315</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">321</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">339</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">548</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">553</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
193        assign rst_n_poweron_mux = clk_sel_status[0] ? rst_n_poweron & soc_pll_ctl_pllen : soc_pll_status_lock;
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if (!rst_n_poweron) clksel_save <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
166            else                clksel_save <= 1'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
170            if (testmode)           clksel <= 2'b00;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
171            else if (clksel_save)   clksel <= {clk_sel1, clk_sel0};
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if (clksel_save)   bootm_status <= bootm;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
217          if(!rst_n_poweron) begin
             <font color = "green">-1-</font>  
218             div0_clk0_ff   <= 'h1;
           <font color = "green">     ==></font>
219             div1_clk0_ff   <= 'h0;
220             div2_clk0_ff   <= 'h1;
221             div3_ff        <= 'h0;
222             div1_bypass_ff <= 'h0;
223             div1_ff        <= 'h0;
224             div0_ff        <= 'h0;    
225          end
226          else if (testmode) begin
                  <font color = "green">-2-</font>  
227            div0_clk0_ff   <= 4'h1;
           <font color = "green">    ==></font>
228            div1_clk0_ff   <= 4'h0;
229            div2_clk0_ff   <= 4'h1; 
230            div3_ff        <= 4'h0;
231            div1_bypass_ff <= 1'h0;
232            div1_ff        <= 4'h0;
233            div0_ff        <= 4'h0;      
234          end  
235          else if (!soc_pll_ctl_pllen) begin
                  <font color = "green">-3-</font>  
236            div0_clk0_ff   <= div0_clk0;
           <font color = "green">    ==></font>
237            div1_clk0_ff   <= div1_clk0;
238            div2_clk0_ff   <= div2_clk0; 
239            div3_ff        <= div3;
240            div1_bypass_ff <= div1_bypass;
241            div1_ff        <= div1;
242            div0_ff        <= div0;      
243          end
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
290            if(!rst_n_por) bcpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
291            else           bcpu_rst_ctl_ff <= bcpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
309            if (!rst_n_266_int)                                bcpu_rst_cnt_start <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
310            else if (!bcpu_cnt_en_rse[0] & bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
311            else if (deassert_sw_rstn)                         bcpu_rst_cnt_start <= 1'h0;
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
315            if (!rst_n_266_int)          bcpu_rst_cnt <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
316            else if (bcpu_rst_cnt_start) bcpu_rst_cnt <= bcpu_rst_cnt + 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
317            else                         bcpu_rst_cnt <= 'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
321            if (!rst_n_266_int)          rst_n_bcpu_core <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
322            else if (bcpu_rst_cnt_start) rst_n_bcpu_core <= bcpu_rst_cnt >= 8'h20;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
326            if (!rst_n_266_int)          rst_n_bcpu_bus <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
327            else if (bcpu_rst_cnt_start) rst_n_bcpu_bus <= bcpu_rst_cnt >= 8'h10;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
339            if(!rst_n_por) acpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
340            else           acpu_rst_ctl_ff <= acpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
548          if(!rst_n_por_clk1) bypass <= 'h1;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
549          else if(testmode)   bypass <= 'h1;
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
550          else                bypass <= div0_clk1=='h0;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
553          if(!rst_n_por_clk1) div0_clk1_ff <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
554          else if (testmode)  div0_clk1_ff <= 'h0; 
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
555          else                div0_clk1_ff <= div0_clk1 - 'h1;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_79399">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_soc_scu_cru">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
