-------------------------------------------------------------------------------
Questa PropCheck Version 10.7b linux_x86_64 12 Jun 2018
-------------------------------------------------------------------------------
Report Generated               : Sun Nov 14 22:59:35 2021
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \
	-init qs_files/myinit.init \
	-timeout 5m 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
busIf.CLK : P


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
Unconstrained        <none>               -            'busIf.A0'
Unconstrained        <none>               -            'busIf.A1'
Unconstrained        <none>               -            'busIf.A2'
Unconstrained        <none>               -            'busIf.A3'
Unconstrained        <none>               -            'busIf.A4'
Unconstrained        <none>               -            'busIf.A5'
Unconstrained        <none>               -            'busIf.A6'
Unconstrained        <none>               -            'busIf.A7'
Unconstrained        <none>               -            'busIf.ADSTB'
Unconstrained        <none>               -            'busIf.AEN'
Clock                <n/a>                -            'busIf.CLK'
Unconstrained        <none>               -            'busIf.CS_N'
Unconstrained        <none>               -            'busIf.DACK'
Unconstrained        <none>               -            'busIf.DB'
Unconstrained        <none>               -            'busIf.DREQ'
Unconstrained        <none>               -            'busIf.EOP_N'
Unconstrained        <none>               -            'busIf.HLDA'
Unconstrained        <none>               -            'busIf.HRQ'
Unconstrained        <none>               -            'busIf.IOR_N'
Unconstrained        <none>               -            'busIf.IOW_N'
Unconstrained        <none>               -            'busIf.MEMR_N'
Unconstrained        <none>               -            'busIf.MEMW_N'
Unconstrained        <none>               -            'busIf.READY'
Constraint           <none>               1'b0         'busIf.RESET'
-------------------------------------------------------------------------------



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_clock busIf.CLK
$default_input_value 0
busIf.RESET = 1'b1
##
busIf.RESET = 1'b0

---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (0)
-------------------------------------------------------------------------------
<no assumptions>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (10)
-------------------------------------------------------------------------------
check1.DACK0isOne_c
check1.DACK1isOne_c
check1.DACK2isOne_c
check1.DACK3isOne_c
check1.DREQ0isOne_c
check1.DREQ1isOne_c
check1.DREQ2isOne_c
check1.DREQ3isOne_c
check1.iorIsActive_c
check1.iowIsActive_c
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  2 registers (5.1% of 39 in sequential fanin of properties)
-------------------------------------------------------------------------------
  d.enUpperAddress (File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/datapath.sv, Line 35) 1'bx
  d.intRegIf.temporaryAddressReg (File /u/pratik2/ECE560/DMA_Controller_Assertion_Based_Verification/src/datapath.sv, Line 1) 16'bxxxxxxxxxxxxxxxx
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 39 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                   43
  DUT Input Bits                     17
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  4
  Modeling Bits                      22
State Bits                           31
  Counter State Bits                  0
  RAM State Bits                      0
  Register State Bits                31
  Property State Bits                 0
Logic Gates                         259
  Design Gates                      185
  Property Gates                     74
---------------------------------------


-------------------------------------------------------------------------------
Targets Covered (10)
-------------------------------------------------------------------------------
check1.DACK0isOne_c
check1.DACK1isOne_c
check1.DACK2isOne_c
check1.DACK3isOne_c
check1.DREQ0isOne_c
check1.DREQ1isOne_c
check1.DREQ2isOne_c
check1.DREQ3isOne_c
check1.iorIsActive_c
check1.iowIsActive_c
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
<no assumptions used in proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (10)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
           20    1  check1.DACK0isOne_c
           20    1  check1.DACK1isOne_c
           20    1  check1.DACK2isOne_c
           20    1  check1.DACK3isOne_c
           20    1  check1.DREQ0isOne_c
           20    1  check1.DREQ1isOne_c
           20    1  check1.DREQ2isOne_c
           20    1  check1.DREQ3isOne_c
           20    1  check1.iorIsActive_c
           20    1  check1.iowIsActive_c
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  1 cycle                            10
---------------------------------------
Total                                10
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
       10 |       0        0       0       0 |      10        0       0       0
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               0
Covered                              10
Inconclusive                          0
Uncoverable                           0
---------------------------------------
Total                                10
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                       1 s 
-------- Orchestration Process --------
-------- mo.ece.pdx.edu:19582 ---------
CPU Time                           0 s 
Peak Memory                      0.2 GB
---------- Engine Processes -----------
-------- mo.ece.pdx.edu:19602 ---------
CPU Time                           2 s 
Peak Memory                      0.3 GB
CPU Utilization                  100 % 
-------- mo.ece.pdx.edu:19605 ---------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
-------- mo.ece.pdx.edu:19603 ---------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
-------- mo.ece.pdx.edu:19604 ---------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
---------------------------------------

