# NEM-Relay-SPICE
4T NEM relay SPICE model implemented in Verilog-A including parasitics. See notes.pdf for brief sketch of model and email author about any questions.

Tested with HSPICE 2017.03

See https://github.com/akashlevy/NEM-Relay-CAD for multi-bit Verilog-A model generator and parameter extraction from CAD designs.
