// Seed: 2460553570
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  wand  id_2
);
  wire id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input tri1 id_2,
    output wor id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply1 id_7
);
  assign id_5 = 1;
  always @(posedge id_4 or 1) id_3 = 1'h0;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_4
  );
  generate
    always @(1) id_0 = 1;
  endgenerate
endmodule
