Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 10 17:57:04 2023
| Host         : PA25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ALUB_SEL/alub_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/alu_op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/alu_op_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/alu_op_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/alu_op_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/alub_sel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/alub_sel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/npc_op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/rf_wsel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/rf_wsel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/rf_wsel_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/sext_op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CONTROLLER/sext_op_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[11]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[12]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[15]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Core_cpu/PC/pc_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.323        0.000                      0                 8936        0.223        0.000                      0                 8936        3.000        0.000                       0                  8465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk       24.323        0.000                      0                 8928        0.223        0.000                      0                 8928       18.750        0.000                       0                  8461  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         36.695        0.000                      0                    8        0.367        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       24.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.323ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 0.952ns (6.454%)  route 13.798ns (93.546%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.712ns = ( 40.712 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          1.680     6.342    Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/ADDRA0
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.466 r  Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/RAMA_D1/O
                         net (fo=259, routed)         8.823    15.290    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/D
    SLICE_X88Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.598    40.712    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/WCLK
    SLICE_X88Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.195    40.518    
                         clock uncertainty           -0.180    40.338    
    SLICE_X88Y79         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    39.613    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         39.613    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                 24.323    

Slack (MET) :             24.474ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.600ns  (logic 0.952ns (6.520%)  route 13.648ns (93.480%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 40.713 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          1.680     6.342    Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/ADDRA0
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.466 r  Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/RAMA_D1/O
                         net (fo=259, routed)         8.674    15.140    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_13_13/D
    SLICE_X84Y82         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.599    40.713    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_13_13/WCLK
    SLICE_X84Y82         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.195    40.519    
                         clock uncertainty           -0.180    40.339    
    SLICE_X84Y82         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    39.614    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         39.614    
                         arrival time                         -15.140    
  -------------------------------------------------------------------
                         slack                                 24.474    

Slack (MET) :             24.536ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.602ns  (logic 0.952ns (6.520%)  route 13.650ns (93.480%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.785ns = ( 40.785 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          2.303     6.965    Core_cpu/RF/reg_heap_reg_r2_0_31_18_23/ADDRB0
    SLICE_X46Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.089 r  Core_cpu/RF/reg_heap_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=259, routed)         8.053    15.142    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_21_21/D
    SLICE_X58Y150        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.671    40.785    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_21_21/WCLK
    SLICE_X58Y150        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_21_21/RAMS64E_A/CLK
                         clock pessimism             -0.203    40.582    
                         clock uncertainty           -0.180    40.403    
    SLICE_X58Y150        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    39.678    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         39.678    
                         arrival time                         -15.142    
  -------------------------------------------------------------------
                         slack                                 24.536    

Slack (MET) :             24.602ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.470ns  (logic 0.952ns (6.579%)  route 13.518ns (93.421%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 40.710 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          1.680     6.342    Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/ADDRA0
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.466 r  Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/RAMA_D1/O
                         net (fo=259, routed)         8.543    15.009    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_13_13/D
    SLICE_X84Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.596    40.710    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_13_13/WCLK
    SLICE_X84Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.195    40.516    
                         clock uncertainty           -0.180    40.336    
    SLICE_X84Y79         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    39.611    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         39.611    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                 24.602    

Slack (MET) :             24.610ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 0.952ns (6.454%)  route 13.798ns (93.546%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.712ns = ( 40.712 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          1.680     6.342    Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/ADDRA0
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.466 r  Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/RAMA_D1/O
                         net (fo=259, routed)         8.823    15.290    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/D
    SLICE_X88Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.598    40.712    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/WCLK
    SLICE_X88Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.195    40.518    
                         clock uncertainty           -0.180    40.338    
    SLICE_X88Y79         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    39.900    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         39.900    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                 24.610    

Slack (MET) :             24.611ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.526ns  (logic 0.952ns (6.554%)  route 13.574ns (93.446%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.784ns = ( 40.784 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          2.303     6.965    Core_cpu/RF/reg_heap_reg_r2_0_31_18_23/ADDRB0
    SLICE_X46Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.089 r  Core_cpu/RF/reg_heap_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=259, routed)         7.977    15.066    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/D
    SLICE_X60Y154        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.670    40.784    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/WCLK
    SLICE_X60Y154        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_A/CLK
                         clock pessimism             -0.203    40.581    
                         clock uncertainty           -0.180    40.402    
    SLICE_X60Y154        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    39.677    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         39.677    
                         arrival time                         -15.066    
  -------------------------------------------------------------------
                         slack                                 24.611    

Slack (MET) :             24.611ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 0.952ns (6.454%)  route 13.798ns (93.546%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.712ns = ( 40.712 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          1.680     6.342    Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/ADDRA0
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.466 r  Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/RAMA_D1/O
                         net (fo=259, routed)         8.823    15.290    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/D
    SLICE_X88Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.598    40.712    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/WCLK
    SLICE_X88Y79         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.195    40.518    
                         clock uncertainty           -0.180    40.338    
    SLICE_X88Y79         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    39.901    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         39.901    
                         arrival time                         -15.290    
  -------------------------------------------------------------------
                         slack                                 24.611    

Slack (MET) :             24.612ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.461ns  (logic 0.952ns (6.583%)  route 13.509ns (93.417%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.711ns = ( 40.711 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          1.680     6.342    Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/ADDRA0
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     6.466 r  Core_cpu/RF/reg_heap_reg_r2_0_31_12_17/RAMA_D1/O
                         net (fo=259, routed)         8.534    15.000    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_13_13/D
    SLICE_X84Y81         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.597    40.711    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_13_13/WCLK
    SLICE_X84Y81         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.195    40.517    
                         clock uncertainty           -0.180    40.337    
    SLICE_X84Y81         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    39.612    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         39.612    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                 24.612    

Slack (MET) :             24.657ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.105ns  (logic 0.978ns (6.934%)  route 13.127ns (93.066%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 40.614 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          2.313     6.975    Core_cpu/RF/reg_heap_reg_r2_0_31_18_23/ADDRA0
    SLICE_X46Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.125 r  Core_cpu/RF/reg_heap_reg_r2_0_31_18_23/RAMA/O
                         net (fo=259, routed)         7.520    14.645    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_18_18/D
    SLICE_X66Y148        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.500    40.614    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_18_18/WCLK
    SLICE_X66Y148        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.203    40.411    
                         clock uncertainty           -0.180    40.231    
    SLICE_X66Y148        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.929    39.302    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         39.302    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                 24.657    

Slack (MET) :             24.735ns  (required time - arrival time)
  Source:                 Core_cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.398ns  (logic 0.952ns (6.612%)  route 13.446ns (93.388%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.780ns = ( 40.780 - 40.000 ) 
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.628     0.540    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X45Y86         FDCE                                         r  Core_cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.456     0.996 f  Core_cpu/PC/pc_reg[7]/Q
                         net (fo=58, routed)          2.095     3.090    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.214 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     3.833    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I3_O)        0.124     3.957 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.581     4.538    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I2_O)        0.124     4.662 r  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=39, routed)          2.303     6.965    Core_cpu/RF/reg_heap_reg_r2_0_31_18_23/ADDRB0
    SLICE_X46Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     7.089 r  Core_cpu/RF/reg_heap_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=259, routed)         7.848    14.937    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_21_21/D
    SLICE_X56Y154        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.666    40.780    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_21_21/WCLK
    SLICE_X56Y154        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_21_21/RAMS64E_A/CLK
                         clock pessimism             -0.203    40.577    
                         clock uncertainty           -0.180    40.398    
    SLICE_X56Y154        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    39.673    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         39.673    
                         arrival time                         -14.937    
  -------------------------------------------------------------------
                         slack                                 24.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Digital_LED/en_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/en_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.070%)  route 0.421ns (74.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.562     0.518    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y96         FDPE                                         r  Digital_LED/en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDPE (Prop_fdpe_C_Q)         0.141     0.659 r  Digital_LED/en_reg[2]/Q
                         net (fo=10, routed)          0.421     1.081    Digital_LED/Q[2]
    SLICE_X51Y100        FDPE                                         r  Digital_LED/en_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.832     1.091    Digital_LED/cpu_clk_BUFG
    SLICE_X51Y100        FDPE                                         r  Digital_LED/en_reg[3]/C
                         clock pessimism             -0.303     0.788    
    SLICE_X51Y100        FDPE (Hold_fdpe_C_D)         0.070     0.858    Digital_LED/en_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Digital_LED/en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/en_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.283%)  route 0.417ns (74.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.092ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.560     0.516    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y103        FDPE                                         r  Digital_LED/en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.657 r  Digital_LED/en_reg[6]/Q
                         net (fo=6, routed)           0.417     1.074    Digital_LED/Q[6]
    SLICE_X48Y103        FDPE                                         r  Digital_LED/en_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.832     1.092    Digital_LED/cpu_clk_BUFG
    SLICE_X48Y103        FDPE                                         r  Digital_LED/en_reg[7]_lopt_replica/C
                         clock pessimism             -0.308     0.784    
    SLICE_X48Y103        FDPE (Hold_fdpe_C_D)         0.066     0.850    Digital_LED/en_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Digital_LED/en_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/en_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.788%)  route 0.167ns (54.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.560     0.516    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y103        FDPE                                         r  Digital_LED/en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDPE (Prop_fdpe_C_Q)         0.141     0.657 r  Digital_LED/en_reg[7]/Q
                         net (fo=2, routed)           0.167     0.824    Digital_LED/Q[7]
    SLICE_X53Y103        FDCE                                         r  Digital_LED/en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.829     1.089    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y103        FDCE                                         r  Digital_LED/en_reg[0]/C
                         clock pessimism             -0.560     0.529    
    SLICE_X53Y103        FDCE (Hold_fdce_C_D)         0.070     0.599    Digital_LED/en_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Digital_LED/en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/en_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.120%)  route 0.420ns (74.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.562     0.518    Digital_LED/cpu_clk_BUFG
    SLICE_X51Y100        FDPE                                         r  Digital_LED/en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDPE (Prop_fdpe_C_Q)         0.141     0.659 r  Digital_LED/en_reg[5]/Q
                         net (fo=10, routed)          0.420     1.080    Digital_LED/Q[5]
    SLICE_X52Y103        FDPE                                         r  Digital_LED/en_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.829     1.089    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y103        FDPE                                         r  Digital_LED/en_reg[6]/C
                         clock pessimism             -0.308     0.781    
    SLICE_X52Y103        FDPE (Hold_fdpe_C_D)         0.070     0.851    Digital_LED/en_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Digital_LED/en_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/en_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.919%)  route 0.425ns (75.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.562     0.518    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y96         FDPE                                         r  Digital_LED/en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDPE (Prop_fdpe_C_Q)         0.141     0.659 r  Digital_LED/en_reg[1]/Q
                         net (fo=10, routed)          0.425     1.084    Digital_LED/Q[1]
    SLICE_X52Y103        FDPE                                         r  Digital_LED/en_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.829     1.089    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y103        FDPE                                         r  Digital_LED/en_reg[2]_lopt_replica/C
                         clock pessimism             -0.303     0.786    
    SLICE_X52Y103        FDPE (Hold_fdpe_C_D)         0.066     0.852    Digital_LED/en_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Digital_LED/en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/en_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.822%)  route 0.188ns (57.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.560     0.516    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y103        FDCE                                         r  Digital_LED/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDCE (Prop_fdce_C_Q)         0.141     0.657 r  Digital_LED/en_reg[0]/Q
                         net (fo=10, routed)          0.188     0.846    Digital_LED/Q[0]
    SLICE_X52Y103        FDPE                                         r  Digital_LED/en_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.829     1.089    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y103        FDPE                                         r  Digital_LED/en_reg[1]_lopt_replica/C
                         clock pessimism             -0.560     0.529    
    SLICE_X52Y103        FDPE (Hold_fdpe_C_D)         0.070     0.599    Digital_LED/en_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Core_cpu/PC/FSM_onehot_flag_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Core_cpu/PC/FSM_onehot_flag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.566     0.522    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X40Y94         FDRE                                         r  Core_cpu/PC/FSM_onehot_flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141     0.663 r  Core_cpu/PC/FSM_onehot_flag_reg[1]/Q
                         net (fo=2, routed)           0.184     0.847    Core_cpu/PC/flag_reg[0]
    SLICE_X40Y94         LUT4 (Prop_lut4_I1_O)        0.042     0.889 r  Core_cpu/PC/FSM_onehot_flag[2]_i_1/O
                         net (fo=1, routed)           0.000     0.889    Core_cpu/PC/FSM_onehot_flag[2]_i_1_n_5
    SLICE_X40Y94         FDRE                                         r  Core_cpu/PC/FSM_onehot_flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.838     1.098    Core_cpu/PC/cpu_clk_BUFG
    SLICE_X40Y94         FDRE                                         r  Core_cpu/PC/FSM_onehot_flag_reg[2]/C
                         clock pessimism             -0.575     0.522    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107     0.629    Core_cpu/PC/FSM_onehot_flag_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Core_cpu/RF/reg_heap_reg_r2_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.386ns (57.266%)  route 0.288ns (42.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.566     0.522    Core_cpu/RF/reg_heap_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y96         RAMD32                                       r  Core_cpu/RF/reg_heap_reg_r2_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.908 r  Core_cpu/RF/reg_heap_reg_r2_0_31_24_29/RAMC_D1/O
                         net (fo=258, routed)         0.288     1.196    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/D
    SLICE_X42Y104        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.833     1.093    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/WCLK
    SLICE_X42Y104        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/RAMS64E_D/CLK
                         clock pessimism             -0.303     0.790    
    SLICE_X42Y104        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.934    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Digital_LED/en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/en_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.413%)  route 0.226ns (61.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.562     0.518    Digital_LED/cpu_clk_BUFG
    SLICE_X51Y100        FDPE                                         r  Digital_LED/en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDPE (Prop_fdpe_C_Q)         0.141     0.659 r  Digital_LED/en_reg[3]/Q
                         net (fo=10, routed)          0.226     0.885    Digital_LED/Q[3]
    SLICE_X48Y102        FDPE                                         r  Digital_LED/en_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.833     1.093    Digital_LED/cpu_clk_BUFG
    SLICE_X48Y102        FDPE                                         r  Digital_LED/en_reg[4]_lopt_replica/C
                         clock pessimism             -0.537     0.556    
    SLICE_X48Y102        FDPE (Hold_fdpe_C_D)         0.066     0.622    Digital_LED/en_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Core_cpu/RF/reg_heap_reg_r2_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.386ns (56.258%)  route 0.300ns (43.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.096ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.566     0.522    Core_cpu/RF/reg_heap_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y96         RAMD32                                       r  Core_cpu/RF/reg_heap_reg_r2_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.908 r  Core_cpu/RF/reg_heap_reg_r2_0_31_24_29/RAMC_D1/O
                         net (fo=258, routed)         0.300     1.208    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/D
    SLICE_X38Y102        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.837     1.096    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/WCLK
    SLICE_X38Y102        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_D/CLK
                         clock pessimism             -0.303     0.793    
    SLICE_X38Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.937    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y7   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X40Y94    Core_cpu/PC/FSM_onehot_flag_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X40Y94    Core_cpu/PC/FSM_onehot_flag_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X40Y94    Core_cpu/PC/FSM_onehot_flag_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X45Y86    Core_cpu/PC/pc_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X45Y86    Core_cpu/PC/pc_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X43Y88    Core_cpu/PC/pc_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X40Y87    Core_cpu/PC/pc_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y129   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_19_19/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y129   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_19_19/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y129   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_19_19/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y129   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_19_19/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y120   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_28_28/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y44    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y44    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y44    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_6_6/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y44    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_6_6/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y141   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y120   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_28_28/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y44    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y44    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y44    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_6_6/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y44    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y80    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y81    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_13_13/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y110   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_21_21/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y59    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y69    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       36.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.695ns  (required time - arrival time)
  Source:                 Digital_LED/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.580ns (22.026%)  route 2.053ns (77.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 40.606 - 40.000 ) 
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.624     0.536    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y97         FDCE                                         r  Digital_LED/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456     0.992 f  Digital_LED/data_reg[0]/Q
                         net (fo=3, routed)           1.068     2.060    Digital_LED/data[0]
    SLICE_X55Y99         LUT2 (Prop_lut2_I1_O)        0.124     2.184 f  Digital_LED/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.985     3.169    Digital_LED/DN_data_reg[0]_LDC_i_1_n_5
    SLICE_X55Y100        FDPE                                         f  Digital_LED/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.492    40.606    Digital_LED/cpu_clk_BUFG
    SLICE_X55Y100        FDPE                                         r  Digital_LED/DN_data_reg[0]_P/C
                         clock pessimism             -0.203    40.403    
                         clock uncertainty           -0.180    40.223    
    SLICE_X55Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    39.864    Digital_LED/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         39.864    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                 36.695    

Slack (MET) :             37.291ns  (required time - arrival time)
  Source:                 Digital_LED/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.580ns (27.043%)  route 1.565ns (72.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.615ns = ( 40.615 - 40.000 ) 
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.624     0.536    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y97         FDCE                                         r  Digital_LED/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456     0.992 f  Digital_LED/data_reg[3]/Q
                         net (fo=3, routed)           0.978     1.969    Digital_LED/data[3]
    SLICE_X53Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.093 f  Digital_LED/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.587     2.680    Digital_LED/DN_data_reg[3]_LDC_i_1_n_5
    SLICE_X53Y93         FDPE                                         f  Digital_LED/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.501    40.615    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y93         FDPE                                         r  Digital_LED/DN_data_reg[3]_P/C
                         clock pessimism             -0.106    40.510    
                         clock uncertainty           -0.180    40.330    
    SLICE_X53Y93         FDPE (Recov_fdpe_C_PRE)     -0.359    39.971    Digital_LED/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         39.971    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 37.291    

Slack (MET) :             37.307ns  (required time - arrival time)
  Source:                 Digital_LED/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.580ns (29.341%)  route 1.397ns (70.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 40.606 - 40.000 ) 
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.623     0.535    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y95         FDCE                                         r  Digital_LED/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     0.991 r  Digital_LED/data_reg[2]/Q
                         net (fo=3, routed)           0.806     1.797    Digital_LED/data[2]
    SLICE_X52Y102        LUT2 (Prop_lut2_I1_O)        0.124     1.921 f  Digital_LED/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.591     2.511    Digital_LED/DN_data_reg[2]_LDC_i_2_n_5
    SLICE_X52Y102        FDCE                                         f  Digital_LED/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.492    40.606    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y102        FDCE                                         r  Digital_LED/DN_data_reg[2]_C/C
                         clock pessimism             -0.203    40.403    
                         clock uncertainty           -0.180    40.223    
    SLICE_X52Y102        FDCE (Recov_fdce_C_CLR)     -0.405    39.818    Digital_LED/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         39.818    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 37.307    

Slack (MET) :             37.381ns  (required time - arrival time)
  Source:                 Digital_LED/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.580ns (29.437%)  route 1.390ns (70.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.616ns = ( 40.616 - 40.000 ) 
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.612     0.523    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y100        FDCE                                         r  Digital_LED/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     0.979 f  Digital_LED/data_reg[1]/Q
                         net (fo=3, routed)           0.587     1.567    Digital_LED/data[1]
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.124     1.691 f  Digital_LED/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.803     2.494    Digital_LED/DN_data_reg[1]_LDC_i_1_n_5
    SLICE_X52Y97         FDPE                                         f  Digital_LED/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.502    40.616    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y97         FDPE                                         r  Digital_LED/DN_data_reg[1]_P/C
                         clock pessimism             -0.203    40.414    
                         clock uncertainty           -0.180    40.234    
    SLICE_X52Y97         FDPE (Recov_fdpe_C_PRE)     -0.359    39.875    Digital_LED/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         39.875    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                 37.381    

Slack (MET) :             37.401ns  (required time - arrival time)
  Source:                 Digital_LED/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.580ns (29.160%)  route 1.409ns (70.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.616ns = ( 40.616 - 40.000 ) 
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.624     0.536    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y97         FDCE                                         r  Digital_LED/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456     0.992 r  Digital_LED/data_reg[0]/Q
                         net (fo=3, routed)           1.073     2.065    Digital_LED/data[0]
    SLICE_X55Y99         LUT2 (Prop_lut2_I1_O)        0.124     2.189 f  Digital_LED/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.336     2.525    Digital_LED/DN_data_reg[0]_LDC_i_2_n_5
    SLICE_X52Y99         FDCE                                         f  Digital_LED/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.502    40.616    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y99         FDCE                                         r  Digital_LED/DN_data_reg[0]_C/C
                         clock pessimism             -0.106    40.511    
                         clock uncertainty           -0.180    40.331    
    SLICE_X52Y99         FDCE (Recov_fdce_C_CLR)     -0.405    39.926    Digital_LED/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         39.926    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                 37.401    

Slack (MET) :             37.413ns  (required time - arrival time)
  Source:                 Digital_LED/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.580ns (30.643%)  route 1.313ns (69.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.616ns = ( 40.616 - 40.000 ) 
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.612     0.523    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y100        FDCE                                         r  Digital_LED/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     0.979 r  Digital_LED/data_reg[1]/Q
                         net (fo=3, routed)           0.809     1.789    Digital_LED/data[1]
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.124     1.913 f  Digital_LED/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.503     2.416    Digital_LED/DN_data_reg[1]_LDC_i_2_n_5
    SLICE_X52Y98         FDCE                                         f  Digital_LED/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.502    40.616    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y98         FDCE                                         r  Digital_LED/DN_data_reg[1]_C/C
                         clock pessimism             -0.203    40.414    
                         clock uncertainty           -0.180    40.234    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    39.829    Digital_LED/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         39.829    
                         arrival time                          -2.416    
  -------------------------------------------------------------------
                         slack                                 37.413    

Slack (MET) :             37.429ns  (required time - arrival time)
  Source:                 Digital_LED/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.580ns (29.583%)  route 1.381ns (70.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.615ns = ( 40.615 - 40.000 ) 
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.624     0.536    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y97         FDCE                                         r  Digital_LED/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.456     0.992 r  Digital_LED/data_reg[3]/Q
                         net (fo=3, routed)           0.980     1.971    Digital_LED/data[3]
    SLICE_X53Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.095 f  Digital_LED/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.401     2.496    Digital_LED/DN_data_reg[3]_LDC_i_2_n_5
    SLICE_X52Y94         FDCE                                         f  Digital_LED/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.501    40.615    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y94         FDCE                                         r  Digital_LED/DN_data_reg[3]_C/C
                         clock pessimism             -0.106    40.510    
                         clock uncertainty           -0.180    40.330    
    SLICE_X52Y94         FDCE (Recov_fdce_C_CLR)     -0.405    39.925    Digital_LED/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                 37.429    

Slack (MET) :             37.859ns  (required time - arrival time)
  Source:                 Digital_LED/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.580ns (39.438%)  route 0.891ns (60.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 40.606 - 40.000 ) 
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.115    -1.876    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.752 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    -1.185    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.089 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.623     0.535    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y95         FDCE                                         r  Digital_LED/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     0.991 f  Digital_LED/data_reg[2]/Q
                         net (fo=3, routed)           0.527     1.518    Digital_LED/data[2]
    SLICE_X52Y102        LUT2 (Prop_lut2_I1_O)        0.124     1.642 f  Digital_LED/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.363     2.005    Digital_LED/DN_data_reg[2]_LDC_i_1_n_5
    SLICE_X52Y101        FDPE                                         f  Digital_LED/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.895    38.411    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.511 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    39.023    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.114 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        1.492    40.606    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y101        FDPE                                         r  Digital_LED/DN_data_reg[2]_P/C
                         clock pessimism             -0.203    40.403    
                         clock uncertainty           -0.180    40.223    
    SLICE_X52Y101        FDPE (Recov_fdpe_C_PRE)     -0.359    39.864    Digital_LED/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         39.864    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                 37.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.402%)  route 0.355ns (65.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.562     0.518    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y95         FDCE                                         r  Digital_LED/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     0.659 f  Digital_LED/data_reg[2]/Q
                         net (fo=3, routed)           0.223     0.882    Digital_LED/data[2]
    SLICE_X52Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.927 f  Digital_LED/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.059    Digital_LED/DN_data_reg[2]_LDC_i_1_n_5
    SLICE_X52Y101        FDPE                                         f  Digital_LED/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.830     1.090    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y101        FDPE                                         r  Digital_LED/DN_data_reg[2]_P/C
                         clock pessimism             -0.303     0.787    
    SLICE_X52Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     0.692    Digital_LED/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.937%)  route 0.457ns (71.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.561     0.517    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y100        FDCE                                         r  Digital_LED/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     0.658 r  Digital_LED/data_reg[1]/Q
                         net (fo=3, routed)           0.284     0.943    Digital_LED/data[1]
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.988 f  Digital_LED/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.172     1.160    Digital_LED/DN_data_reg[1]_LDC_i_2_n_5
    SLICE_X52Y98         FDCE                                         f  Digital_LED/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.833     1.093    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y98         FDCE                                         r  Digital_LED/DN_data_reg[1]_C/C
                         clock pessimism             -0.303     0.789    
    SLICE_X52Y98         FDCE (Remov_fdce_C_CLR)     -0.092     0.697    Digital_LED/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.544%)  route 0.489ns (72.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.561     0.517    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y100        FDCE                                         r  Digital_LED/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     0.658 f  Digital_LED/data_reg[1]/Q
                         net (fo=3, routed)           0.200     0.859    Digital_LED/data[1]
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.904 f  Digital_LED/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.289     1.193    Digital_LED/DN_data_reg[1]_LDC_i_1_n_5
    SLICE_X52Y97         FDPE                                         f  Digital_LED/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.833     1.093    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y97         FDPE                                         r  Digital_LED/DN_data_reg[1]_P/C
                         clock pessimism             -0.303     0.789    
    SLICE_X52Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     0.694    Digital_LED/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.004%)  route 0.503ns (72.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.562     0.518    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y95         FDCE                                         r  Digital_LED/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     0.659 r  Digital_LED/data_reg[2]/Q
                         net (fo=3, routed)           0.309     0.968    Digital_LED/data[2]
    SLICE_X52Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  Digital_LED/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.194     1.207    Digital_LED/DN_data_reg[2]_LDC_i_2_n_5
    SLICE_X52Y102        FDCE                                         f  Digital_LED/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.830     1.090    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y102        FDCE                                         r  Digital_LED/DN_data_reg[2]_C/C
                         clock pessimism             -0.303     0.787    
    SLICE_X52Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.695    Digital_LED/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.139%)  route 0.475ns (71.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.563     0.519    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y97         FDCE                                         r  Digital_LED/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141     0.660 r  Digital_LED/data_reg[0]/Q
                         net (fo=3, routed)           0.366     1.026    Digital_LED/data[0]
    SLICE_X55Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.071 f  Digital_LED/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.109     1.180    Digital_LED/DN_data_reg[0]_LDC_i_2_n_5
    SLICE_X52Y99         FDCE                                         f  Digital_LED/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.833     1.093    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y99         FDCE                                         r  Digital_LED/DN_data_reg[0]_C/C
                         clock pessimism             -0.557     0.535    
    SLICE_X52Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.443    Digital_LED/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.491%)  route 0.491ns (72.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.092ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.563     0.519    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y97         FDCE                                         r  Digital_LED/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141     0.660 r  Digital_LED/data_reg[3]/Q
                         net (fo=3, routed)           0.358     1.018    Digital_LED/data[3]
    SLICE_X53Y94         LUT2 (Prop_lut2_I1_O)        0.045     1.063 f  Digital_LED/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.133     1.196    Digital_LED/DN_data_reg[3]_LDC_i_2_n_5
    SLICE_X52Y94         FDCE                                         f  Digital_LED/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.832     1.092    Digital_LED/cpu_clk_BUFG
    SLICE_X52Y94         FDCE                                         r  Digital_LED/DN_data_reg[3]_C/C
                         clock pessimism             -0.557     0.534    
    SLICE_X52Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.442    Digital_LED/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.878%)  route 0.799ns (81.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.563     0.519    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y97         FDCE                                         r  Digital_LED/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141     0.660 f  Digital_LED/data_reg[0]/Q
                         net (fo=3, routed)           0.364     1.024    Digital_LED/data[0]
    SLICE_X55Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.069 f  Digital_LED/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.435     1.504    Digital_LED/DN_data_reg[0]_LDC_i_1_n_5
    SLICE_X55Y100        FDPE                                         f  Digital_LED/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.830     1.090    Digital_LED/cpu_clk_BUFG
    SLICE_X55Y100        FDPE                                         r  Digital_LED/DN_data_reg[0]_P/C
                         clock pessimism             -0.303     0.787    
    SLICE_X55Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     0.692    Digital_LED/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 Digital_LED/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LED/DN_data_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.314%)  route 0.549ns (74.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.092ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.722    -0.328    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.069    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.043 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.563     0.519    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y97         FDCE                                         r  Digital_LED/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDCE (Prop_fdce_C_Q)         0.141     0.660 f  Digital_LED/data_reg[3]/Q
                         net (fo=3, routed)           0.359     1.019    Digital_LED/data[3]
    SLICE_X53Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.064 f  Digital_LED/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.190     1.254    Digital_LED/DN_data_reg[3]_LDC_i_1_n_5
    SLICE_X53Y93         FDPE                                         f  Digital_LED/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.028    -0.062    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.006 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.231    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.260 r  cpu_clk_BUFG_inst/O
                         net (fo=8458, routed)        0.832     1.092    Digital_LED/cpu_clk_BUFG
    SLICE_X53Y93         FDPE                                         r  Digital_LED/DN_data_reg[3]_P/C
                         clock pessimism             -0.557     0.534    
    SLICE_X53Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     0.439    Digital_LED/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.815    





