

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s'
================================================================
* Date:           Mon Apr 29 02:51:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.230 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config6_s_fu_122       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config6_s              |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_174  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      511|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     72|      931|     2851|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       83|     -|
|Register             |        -|      -|      520|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     72|     1451|     3445|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      2|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_174  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s  |        0|  72|  674|  2615|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config6_s_fu_122       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config6_s              |        0|   0|  257|   236|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                      |        0|  72|  931|  2851|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_286_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_336_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_360_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_304_p2               |         +|   0|  0|  39|          32|           1|
    |and_ln289_1_fu_280_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_274_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_258                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_369                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_call_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_call_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_236_p2            |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_2_fu_252_p2            |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln289_3_fu_268_p2            |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln289_fu_218_p2              |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln313_fu_292_p2              |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln317_fu_342_p2              |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln323_fu_354_p2              |      icmp|   0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_subdone       |        or|   0|  0|   2|           1|           1|
    |select_ln323_fu_366_p3            |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_310_p3            |    select|   0|  0|  32|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 511|         362|          34|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_storemerge_reg_111  |   9|          2|   32|         64|
    |layer6_out_blk_n                         |   9|          2|    1|          2|
    |pX_2                                     |   9|          2|   32|         64|
    |pY_2                                     |   9|          2|   32|         64|
    |sX_2                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  83|         18|  132|        266|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_1_reg_415                                                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                                                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg                                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_storemerge_reg_111                                              |  32|   0|   32|          0|
    |icmp_ln289_reg_411                                                                   |   1|   0|    1|          0|
    |icmp_ln313_reg_419                                                                   |   1|   0|    1|          0|
    |pX_2                                                                                 |  32|   0|   32|          0|
    |pY_2                                                                                 |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9    |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7  |  16|   0|   16|          0|
    |res_out_4_reg_436                                                                    |  16|   0|   16|          0|
    |res_out_5_reg_441                                                                    |  16|   0|   16|          0|
    |res_out_6_reg_446                                                                    |  16|   0|   16|          0|
    |res_out_reg_431                                                                      |  16|   0|   16|          0|
    |sX_2                                                                                 |  32|   0|   32|          0|
    |sY_2                                                                                 |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig            |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1          |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2          |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3          |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4          |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5          |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6          |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7          |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8          |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9          |  16|   0|   16|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 520|   0|  520|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_ce                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|layer6_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|in_elem_0_0_0_0_0_val      |   in|   16|     ap_none|                                                   in_elem_0_0_0_0_0_val|        scalar|
|in_elem_0_1_0_0_0_val      |   in|   16|     ap_none|                                                   in_elem_0_1_0_0_0_val|        scalar|
|layer6_out_din             |  out|   64|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    6|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    6|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_full_n          |   in|    1|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_write           |  out|    1|     ap_fifo|                                                              layer6_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_1_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_1_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_1_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 6 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.22ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config6>, i16 %in_elem_0_0_0_0_0_val_read, i16 %in_elem_0_1_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 7 'call' 'call_ln286' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer6_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.88ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_2_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%sY_2_load = load i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pY_2_load = load i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln289_1 = icmp_eq  i32 %sY_2_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'icmp' 'icmp_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_2_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'partselect' 'tmp_5' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln289_2 = icmp_sgt  i31 %tmp_5, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'icmp' 'icmp_ln289_2' <Predicate = (icmp_ln289)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_2_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'partselect' 'tmp_6' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.87ns)   --->   "%icmp_ln289_3 = icmp_sgt  i31 %tmp_6, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'icmp' 'icmp_ln289_3' <Predicate = (icmp_ln289)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_1)   --->   "%and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 21 'and' 'and_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 22 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 23 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.88ns)   --->   "%add_ln313 = add i32 %pX_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 24 'add' 'add_ln313' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.88ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 8" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 25 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else28, void %if.then17" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 26 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 27 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.88ns)   --->   "%add_ln328 = add i32 %sX_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 28 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.22ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 29 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 30 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end39"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln315 = store i32 0, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 32 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln316 = store i32 0, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 33 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln317 = add i32 %pY_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 34 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 6" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 35 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 36 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 37 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_2_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 38 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.88ns)   --->   "%add_ln323 = add i32 %sY_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 39 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 40 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln318 = store i32 0, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 42 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln320 = br void %if.end27" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 43 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 44 [1/2] (4.23ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 44 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%res_out = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 45 'extractvalue' 'res_out' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 46 'extractvalue' 'res_out_4' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 47 'extractvalue' 'res_out_5' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%res_out_6 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 48 'extractvalue' 'res_out_6' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 49 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 50 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end39" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 51 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %res_out_6, i16 %res_out_5, i16 %res_out_4, i16 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 52 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.45ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer6_out, i64 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 53 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 24> <FIFO>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 54 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 55 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_0_1_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer6_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_0_1_0_0_0_val_read (read          ) [ 00000]
in_elem_0_0_0_0_0_val_read (read          ) [ 00000]
call_ln286                 (call          ) [ 00000]
specinterface_ln0          (specinterface ) [ 00000]
sX_2_load                  (load          ) [ 00000]
icmp_ln289                 (icmp          ) [ 01111]
sY_2_load                  (load          ) [ 00000]
pY_2_load                  (load          ) [ 00000]
pX_2_load                  (load          ) [ 00000]
br_ln289                   (br            ) [ 00000]
icmp_ln289_1               (icmp          ) [ 00000]
tmp_5                      (partselect    ) [ 00000]
icmp_ln289_2               (icmp          ) [ 00000]
tmp_6                      (partselect    ) [ 00000]
icmp_ln289_3               (icmp          ) [ 00000]
and_ln289                  (and           ) [ 00000]
and_ln289_1                (and           ) [ 01111]
br_ln289                   (br            ) [ 00000]
add_ln313                  (add           ) [ 00000]
icmp_ln313                 (icmp          ) [ 00110]
br_ln313                   (br            ) [ 00000]
store_ln326                (store         ) [ 00000]
add_ln328                  (add           ) [ 00000]
select_ln328               (select        ) [ 00000]
store_ln328                (store         ) [ 00000]
br_ln0                     (br            ) [ 00000]
store_ln315                (store         ) [ 00000]
store_ln316                (store         ) [ 00000]
add_ln317                  (add           ) [ 00000]
icmp_ln317                 (icmp          ) [ 00100]
br_ln317                   (br            ) [ 00000]
store_ln321                (store         ) [ 00000]
icmp_ln323                 (icmp          ) [ 00000]
add_ln323                  (add           ) [ 00000]
select_ln323               (select        ) [ 00110]
br_ln0                     (br            ) [ 00110]
store_ln318                (store         ) [ 00000]
br_ln320                   (br            ) [ 00110]
tmp                        (call          ) [ 00000]
res_out                    (extractvalue  ) [ 01001]
res_out_4                  (extractvalue  ) [ 01001]
res_out_5                  (extractvalue  ) [ 01001]
res_out_6                  (extractvalue  ) [ 01001]
storemerge                 (phi           ) [ 00010]
store_ln319                (store         ) [ 00000]
br_ln325                   (br            ) [ 00000]
p_0                        (bitconcatenate) [ 00000]
write_ln309                (write         ) [ 00000]
br_ln310                   (br            ) [ 00000]
ret_ln330                  (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_0_1_0_0_0_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_1_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer6_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="sX_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sY_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pY_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pX_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config6>"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="in_elem_0_1_0_0_0_val_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_1_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln309_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="64" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/4 "/>
</bind>
</comp>

<comp id="111" class="1005" name="storemerge_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="storemerge_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config6_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="0" index="3" bw="16" slack="0"/>
<pin id="127" dir="0" index="4" bw="16" slack="0"/>
<pin id="128" dir="0" index="5" bw="16" slack="0"/>
<pin id="129" dir="0" index="6" bw="16" slack="0"/>
<pin id="130" dir="0" index="7" bw="16" slack="0"/>
<pin id="131" dir="0" index="8" bw="16" slack="0"/>
<pin id="132" dir="0" index="9" bw="16" slack="0"/>
<pin id="133" dir="0" index="10" bw="16" slack="0"/>
<pin id="134" dir="0" index="11" bw="16" slack="0"/>
<pin id="135" dir="0" index="12" bw="16" slack="0"/>
<pin id="136" dir="0" index="13" bw="16" slack="0"/>
<pin id="137" dir="0" index="14" bw="16" slack="0"/>
<pin id="138" dir="0" index="15" bw="16" slack="0"/>
<pin id="139" dir="0" index="16" bw="16" slack="0"/>
<pin id="140" dir="0" index="17" bw="16" slack="0"/>
<pin id="141" dir="0" index="18" bw="16" slack="0"/>
<pin id="142" dir="0" index="19" bw="16" slack="0"/>
<pin id="143" dir="0" index="20" bw="16" slack="0"/>
<pin id="144" dir="0" index="21" bw="16" slack="0"/>
<pin id="145" dir="0" index="22" bw="16" slack="0"/>
<pin id="146" dir="0" index="23" bw="16" slack="0"/>
<pin id="147" dir="0" index="24" bw="16" slack="0"/>
<pin id="148" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="16" slack="0"/>
<pin id="178" dir="0" index="3" bw="16" slack="0"/>
<pin id="179" dir="0" index="4" bw="16" slack="0"/>
<pin id="180" dir="0" index="5" bw="16" slack="0"/>
<pin id="181" dir="0" index="6" bw="16" slack="0"/>
<pin id="182" dir="0" index="7" bw="16" slack="0"/>
<pin id="183" dir="0" index="8" bw="16" slack="0"/>
<pin id="184" dir="0" index="9" bw="16" slack="0"/>
<pin id="185" dir="0" index="10" bw="16" slack="0"/>
<pin id="186" dir="0" index="11" bw="16" slack="0"/>
<pin id="187" dir="0" index="12" bw="16" slack="0"/>
<pin id="188" dir="0" index="13" bw="16" slack="0"/>
<pin id="189" dir="0" index="14" bw="16" slack="0"/>
<pin id="190" dir="0" index="15" bw="16" slack="0"/>
<pin id="191" dir="0" index="16" bw="16" slack="0"/>
<pin id="192" dir="0" index="17" bw="16" slack="0"/>
<pin id="193" dir="0" index="18" bw="16" slack="0"/>
<pin id="194" dir="1" index="19" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sX_2_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln289_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sY_2_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="pY_2_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="pX_2_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln289_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_5_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln289_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="0" index="1" bw="31" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln289_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="0" index="1" bw="31" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_3/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="and_ln289_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="and_ln289_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln313_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln313_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln326_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln328_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln328_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln328_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln315_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln316_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln317_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln317_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln321_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln323_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln323_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln323_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln318_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="res_out_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="res_out_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_4/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="res_out_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_5/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="res_out_6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_6/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln319_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_0_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="1"/>
<pin id="405" dir="0" index="2" bw="16" slack="1"/>
<pin id="406" dir="0" index="3" bw="16" slack="1"/>
<pin id="407" dir="0" index="4" bw="16" slack="1"/>
<pin id="408" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="411" class="1005" name="icmp_ln289_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="415" class="1005" name="and_ln289_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln313_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="426" class="1005" name="select_ln323_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="431" class="1005" name="res_out_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out "/>
</bind>
</comp>

<comp id="436" class="1005" name="res_out_4_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_4 "/>
</bind>
</comp>

<comp id="441" class="1005" name="res_out_5_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_5 "/>
</bind>
</comp>

<comp id="446" class="1005" name="res_out_6_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="90" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="66" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="150"><net_src comp="98" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="151"><net_src comp="92" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="122" pin=9"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="122" pin=10"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="122" pin=11"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="122" pin=12"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="122" pin=13"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="122" pin=14"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="122" pin=15"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="122" pin=16"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="122" pin=17"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="122" pin=18"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="122" pin=19"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="122" pin=20"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="122" pin=21"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="122" pin=22"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="122" pin=23"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="122" pin=24"/></net>

<net id="195"><net_src comp="82" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="174" pin=9"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="174" pin=10"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="174" pin=11"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="174" pin=12"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="174" pin=13"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="174" pin=14"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="174" pin=15"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="174" pin=16"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="174" pin=17"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="174" pin=18"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="224" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="72" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="74" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="228" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="76" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="78" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="256"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="232" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="76" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="78" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="252" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="236" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="232" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="76" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="84" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="286" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="214" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="218" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="304" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="228" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="76" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="86" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="336" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="224" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="72" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="224" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="76" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="354" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="360" pin="2"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="174" pin="19"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="174" pin="19"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="174" pin="19"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="174" pin="19"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="115" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="5"/><net_sink comp="104" pin=2"/></net>

<net id="414"><net_src comp="218" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="280" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="292" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="366" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="434"><net_src comp="380" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="439"><net_src comp="384" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="402" pin=3"/></net>

<net id="444"><net_src comp="388" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="449"><net_src comp="392" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="402" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_0_0_0_0_0_val | {}
	Port: in_elem_0_1_0_0_0_val | {}
	Port: layer6_out | {4 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL | {1 }
	Port: sX_2 | {2 }
	Port: sY_2 | {3 }
	Port: pY_2 | {2 }
	Port: pX_2 | {2 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : in_elem_0_1_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : layer6_out | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 3 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : sX_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : sY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : pY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config6> : pX_2 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln289 : 1
		br_ln289 : 2
		icmp_ln289_1 : 1
		tmp_5 : 1
		icmp_ln289_2 : 2
		tmp_6 : 1
		icmp_ln289_3 : 2
		and_ln289 : 3
		and_ln289_1 : 3
		br_ln289 : 3
		add_ln313 : 1
		icmp_ln313 : 2
		br_ln313 : 3
		store_ln326 : 2
		add_ln328 : 1
		select_ln328 : 2
		store_ln328 : 3
		add_ln317 : 1
		icmp_ln317 : 2
		br_ln317 : 3
		store_ln321 : 2
		icmp_ln323 : 1
		add_ln323 : 1
		select_ln323 : 2
	State 3
		res_out : 1
		res_out_4 : 1
		res_out_5 : 1
		res_out_6 : 1
		store_ln319 : 1
	State 4
		write_ln309 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   call   |    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config6_s_fu_122   |    0    |    0    |    0    |
|          | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_174 |    72   |   609   |   2528  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                icmp_ln289_fu_218                                |    0    |    0    |    39   |
|          |                               icmp_ln289_1_fu_236                               |    0    |    0    |    39   |
|          |                               icmp_ln289_2_fu_252                               |    0    |    0    |    38   |
|   icmp   |                               icmp_ln289_3_fu_268                               |    0    |    0    |    38   |
|          |                                icmp_ln313_fu_292                                |    0    |    0    |    39   |
|          |                                icmp_ln317_fu_342                                |    0    |    0    |    39   |
|          |                                icmp_ln323_fu_354                                |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 add_ln313_fu_286                                |    0    |    0    |    39   |
|    add   |                                 add_ln328_fu_304                                |    0    |    0    |    39   |
|          |                                 add_ln317_fu_336                                |    0    |    0    |    39   |
|          |                                 add_ln323_fu_360                                |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                               select_ln328_fu_310                               |    0    |    0    |    32   |
|          |                               select_ln323_fu_366                               |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|    and   |                                 and_ln289_fu_274                                |    0    |    0    |    2    |
|          |                                and_ln289_1_fu_280                               |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                      in_elem_0_1_0_0_0_val_read_read_fu_92                      |    0    |    0    |    0    |
|          |                      in_elem_0_0_0_0_0_val_read_read_fu_98                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                             write_ln309_write_fu_104                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                   tmp_5_fu_242                                  |    0    |    0    |    0    |
|          |                                   tmp_6_fu_258                                  |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  res_out_fu_380                                 |    0    |    0    |    0    |
|extractvalue|                                 res_out_4_fu_384                                |    0    |    0    |    0    |
|          |                                 res_out_5_fu_388                                |    0    |    0    |    0    |
|          |                                 res_out_6_fu_392                                |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                    p_0_fu_402                                   |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                 |    72   |   609   |   3023  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln289_1_reg_415|    1   |
| icmp_ln289_reg_411 |    1   |
| icmp_ln313_reg_419 |    1   |
|  res_out_4_reg_436 |   16   |
|  res_out_5_reg_441 |   16   |
|  res_out_6_reg_446 |   16   |
|   res_out_reg_431  |   16   |
|select_ln323_reg_426|   32   |
| storemerge_reg_111 |   32   |
+--------------------+--------+
|        Total       |   131  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   72   |   609  |  3023  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   131  |    -   |
+-----------+--------+--------+--------+
|   Total   |   72   |   740  |  3023  |
+-----------+--------+--------+--------+
