{:input (genetic.crossover/dumb-crossover 1581164431 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 1494995738 (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_6_:missing , wire1_6, \\wire:missing_edge , \\wire22_:missing_30 , wire23_6, wire24_6);\n  wire \\:missing_edge ;\n  input \\wire0_6_:missing ;\n  wire \\wire0_6_:missing ;\n  wire wire13;\n  wire wire15_6;\n  wire wire17_6;\n  wire wire19;\n  output wire1_6;\n  wire wire1_6;\n  wire wire20;\n  input \\wire22_:missing_30 ;\n  wire \\wire22_:missing_30 ;\n  output wire23_6;\n  wire wire23_6;\n  output wire24_6;\n  wire wire24_6;\n  wire wire26_6;\n  wire \\wire26_:missing ;\n  wire \\wire27_6_:missing ;\n  wire \\wire27_:missing ;\n  wire wire28_32;\n  wire \\wire28_:missing ;\n  wire \\wire29_:missing ;\n  wire \\wire2_:missing ;\n  wire \\wire33_:missing ;\n  wire wire3_17;\n  wire \\wire3_:missing ;\n  wire wire4_9;\n  wire \\wire5_11_:missing ;\n  wire wire5_12;\n  wire \\wire5_13_:missing_19_20 ;\n  wire wire5_14;\n  wire wire5_21;\n  wire \\wire5_34_:missing_37 ;\n  wire \\wire5_35_:missing_38_39 ;\n  wire wire5_36;\n  wire \\wire5_6_:missing ;\n  wire \\wire5_7_:missing ;\n  wire \\wire5_:missing_16_18 ;\n  wire \\wire5_:missing_30_31 ;\n  wire \\wire5_:missing_31 ;\n  wire \\wire7_:missing ;\n  wire wire9_11_2;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_32_33_21 ;\n  wire \\wire:missing_8_10_12 ;\n  wire \\wire:missing_8_10_21 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire2_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire5_11_:missing  = 4'h8 >> { wire9_11_2, \\wire:missing_edge  };\n  assign wire19 = 2'hx >> \\wire5_13_:missing_19_20 ;\n  assign wire20 = 2'hx >> \\wire5_13_:missing_19_20 ;\n  assign \\wire3_:missing  = 2'h1 >> wire3_17;\n  assign \\wire26_:missing  = 2'h1 >> wire26_6;\n  assign \\wire27_:missing  = 2'h1 >> \\wire27_6_:missing ;\n  assign \\wire28_:missing  = 2'h1 >> wire28_32;\n  assign \\wire29_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_30  = 4'h8 >> { \\wire5_:missing_30_31 , \\wire22_:missing_30  };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire5_:missing_30_31 , \\wire5_:missing_31  };\n  assign wire28_32 = 4'h8 >> { \\wire:missing_32_33_21 , \\wire:missing_32_33_21  };\n  assign \\wire33_:missing  = 4'h8 >> { \\wire:missing_32_33_21 , \\wire:missing_32_33_21  };\n  assign wire4_9 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire5_35_:missing_38_39 ;\n  assign \\wire5_7_:missing  = 2'h1 >> \\wire5_11_:missing ;\n  assign wire1_6 = 4'h6 >> { \\wire5_6_:missing , \\wire0_6_:missing  };\n  assign \\wire7_:missing  = 4'h6 >> { \\wire5_7_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_8_10_12 , \\wire:missing_8_10_21  };\n  assign \\wire:missing_9  = 4'h6 >> { wire4_9, wire9_11_2 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_8_10_12 , \\wire:missing_8_10_21  };\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire5_35_:missing_38_39 ;\n  assign \\wire:missing_edge  = \\wire5_34_:missing_37 ;\n  assign \\wire:missing_edge  = wire5_36;\n  assign \\wire:missing_edge  = \\wire5_35_:missing_38_39 ;\n  assign \\wire:missing_edge  = \\wire5_34_:missing_37 ;\n  assign \\wire:missing_8_10_21  = wire5_21;\n  assign \\wire:missing_edge  = \\wire5_:missing_16_18 ;\n  assign wire3_17 = wire17_6;\n  assign \\wire:missing_edge  = \\wire5_:missing_16_18 ;\n  assign \\wire:missing_15  = wire15_6;\n  assign \\wire:missing_14  = wire5_14;\n  assign wire13 = \\wire5_13_:missing_19_20 ;\n  assign \\wire:missing_8_10_12  = wire5_12;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:3.1-93.10\" *)\nmodule postsynth(\\wire0_6_:missing , wire1_6, \\wire:missing_edge , \\wire22_:missing_30 , wire23_6, wire24_6);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:5.9-5.26\" *)\n  input \\wire0_6_:missing ;\n  wire \\wire0_6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:11.10-11.17\" *)\n  output wire1_6;\n  wire wire1_6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:14.9-14.28\" *)\n  input \\wire22_:missing_30 ;\n  wire \\wire22_:missing_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:16.10-16.18\" *)\n  output wire23_6;\n  wire wire23_6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:18.10-18.18\" *)\n  output wire24_6;\n  wire wire24_6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:33.8-33.16\" *)\n  wire wire5_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:36.8-36.16\" *)\n  wire wire5_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:37.8-37.29\" *)\n  wire \\wire5_34_:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:38.8-38.32\" *)\n  wire \\wire5_35_:missing_38_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:39.8-39.16\" *)\n  wire wire5_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:40.8-40.25\" *)\n  wire \\wire5_6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:42.8-42.29\" *)\n  wire \\wire5_:missing_16_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:52.8-52.29\" *)\n  wire \\wire:missing_8_10_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:53.8-53.29\" *)\n  wire \\wire:missing_8_10_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:55.10-55.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_6 = 1'hx;\n  assign wire23_6 = 1'hx;\n  assign wire24_6 = 1'hx;\n  assign wire5_12 = 1'hx;\n  assign wire5_21 = 1'hx;\n  assign \\wire5_34_:missing_37  = 1'hx;\n  assign \\wire5_35_:missing_38_39  = 1'hx;\n  assign wire5_36 = 1'hx;\n  assign \\wire5_6_:missing  = 1'hx;\n  assign \\wire5_:missing_16_18  = 1'hx;\n  assign \\wire:missing_8_10_12  = 1'hx;\n  assign \\wire:missing_8_10_21  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  2:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9/src/top.v'.\nSBY  2:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] Copy '/tmp/fuzzmount2DDF5D8C/93F4D8C2.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9/src/93F4D8C2.v'.\nSBY  2:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] Copy '/tmp/fuzzmount2DDF5D8C/93F4D8C2.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9/src/93F4D8C2.post.v'.\nSBY  2:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] engine_0: abc pdr\nSBY  2:40:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: Warning: multiple conflicting drivers for presynth.\\wire5_35_:missing_38_39:\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:71$44 ($shr)\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:75$48 ($shr)\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:77$50 ($shr)\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: Warning: Wire presynth.\\wire24_6 is used but has no driver.\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: Warning: Wire presynth.\\wire23_6 is used but has no driver.\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: Warning: Wire presynth.\\wire:missing_8_10_12 is used but has no driver.\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: Warning: Wire presynth.\\wire:missing_8_10_21 is used but has no driver.\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: Warning: Wire presynth.\\wire5_6_:missing is used but has no driver.\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: Warning: found logic loop in module presynth:\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: cell $shr$/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:71$44 ($shr)\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: wire \\wire5_35_:missing_38_39\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: Warning: multiple conflicting drivers for presynth.\\wire5_35_:missing_38_39:\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:71$44 ($shr)\nSBY  2:40:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:75$48 ($shr)\nSBY  2:40:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] base: finished (returncode=0)\nSBY  2:40:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: Warning: multiple conflicting drivers for presynth.\\wire5_35_:missing_38_39:\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:71$44 ($shr)\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:75$48 ($shr)\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: Warning: Wire presynth.\\wire24_6 is used but has no driver.\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: Warning: Wire presynth.\\wire23_6 is used but has no driver.\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: Warning: Wire presynth.\\wire:missing_8_10_12 is used but has no driver.\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: Warning: Wire presynth.\\wire:missing_8_10_21 is used but has no driver.\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: Warning: Wire presynth.\\wire5_6_:missing is used but has no driver.\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: Warning: found logic loop in module presynth:\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/93F4D8C2.v:71$44 ($shr)\nSBY  2:40:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: wire \\wire5_35_:missing_38_39\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] aig: finished (returncode=0)\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] engine_0: Warning: The network has no constraints.\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] engine_0: finished (returncode=0)\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] engine_0: Status returned by engine: FAIL\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9'.\nSBY  2:40:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi6ij11i9] DONE (FAIL, rc=2)\n", :err ""}}}