{
  "module_name": "mt8186.h",
  "hash_id": "6627158d561637b30238ab983abdb25e8f9c3cb27296e3c8192c7cc29c6c01de",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/sof/mediatek/mt8186/mt8186.h",
  "human_readable_source": " \n\n \n\n#ifndef __MT8186_H\n#define __MT8186_H\n\nstruct mtk_adsp_chip_info;\nstruct snd_sof_dev;\n\n#define DSP_REG_BAR\t\t\t4\n#define DSP_SECREG_BAR\t\t\t5\n#define DSP_BUSREG_BAR\t\t\t6\n\n \n \n#define ADSP_CFGREG_SW_RSTN\t\t0x0000\n#define SW_DBG_RSTN_C0\t\t\tBIT(0)\n#define SW_RSTN_C0\t\t\tBIT(4)\n#define ADSP_HIFI_IO_CONFIG\t\t0x000C\n#define TRACEMEMREADY\t\t\tBIT(15)\n#define RUNSTALL\t\t\tBIT(31)\n#define ADSP_IRQ_MASK\t\t\t0x0030\n#define ADSP_DVFSRC_REQ\t\t\t0x0040\n#define ADSP_DDREN_REQ_0\t\t0x0044\n#define ADSP_SEMAPHORE\t\t\t0x0064\n#define ADSP_WDT_CON_C0\t\t\t0x007C\n#define ADSP_MBOX_IRQ_EN\t\t0x009C\n#define DSP_MBOX0_IRQ_EN\t\tBIT(0)\n#define DSP_MBOX1_IRQ_EN\t\tBIT(1)\n#define DSP_MBOX2_IRQ_EN\t\tBIT(2)\n#define DSP_MBOX3_IRQ_EN\t\tBIT(3)\n#define DSP_MBOX4_IRQ_EN\t\tBIT(4)\n#define DSP_PDEBUGPC\t\t\t0x013C\n#define DSP_PDEBUGDATA\t\t\t0x0140\n#define DSP_PDEBUGINST\t\t\t0x0144\n#define DSP_PDEBUGLS0STAT\t\t0x0148\n#define DSP_PDEBUGSTATUS\t\t0x014C\n#define DSP_PFAULTINFO\t\t\t0x0150\n#define ADSP_CK_EN\t\t\t0x1000\n#define CORE_CLK_EN\t\t\tBIT(0)\n#define COREDBG_EN\t\t\tBIT(1)\n#define TIMER_EN\t\t\tBIT(3)\n#define DMA_EN\t\t\t\tBIT(4)\n#define UART_EN\t\t\t\tBIT(5)\n#define ADSP_UART_CTRL\t\t\t0x1010\n#define UART_BCLK_CG\t\t\tBIT(0)\n#define UART_RSTN\t\t\tBIT(3)\n\n \n#define ADSP_PRID\t\t\t0x0\n#define ADSP_ALTVEC_C0\t\t\t0x04\n#define ADSP_ALTVECSEL\t\t\t0x0C\n#define MT8188_ADSP_ALTVECSEL_C0\tBIT(0)\n#define MT8186_ADSP_ALTVECSEL_C0\tBIT(1)\n\n \n#define ADSP_ALTVECSEL_C0\t\t(MT8188_ADSP_ALTVECSEL_C0 | \\\n\t\t\t\t\t MT8186_ADSP_ALTVECSEL_C0)\n\n \n#define ADSP_SRAM_POOL_CON\t\t0x190\n#define DSP_SRAM_POOL_PD_MASK\t\t0xF00F  \n#define DSP_C0_EMI_MAP_ADDR\t\t0xA00   \n#define DSP_C0_DMAEMI_MAP_ADDR\t\t0xA08   \n\n \n#define MBOX_OFFSET\t\t\t0x500000  \n#define MBOX_SIZE\t\t\t0x1000    \n#define DSP_DRAM_SIZE\t\t\t0xA00000  \n\n \n#define SRAM_PHYS_BASE_FROM_DSP_VIEW\t0x4E100000  \n#define DRAM_PHYS_BASE_FROM_DSP_VIEW\t0x60000000  \n#define DRAM_REMAP_SHIFT\t\t12\n#define DRAM_REMAP_MASK\t\t\t0xFFF\n\n#define SIZE_SHARED_DRAM_DL\t\t\t0x40000  \n#define SIZE_SHARED_DRAM_UL\t\t\t0x40000  \n#define TOTAL_SIZE_SHARED_DRAM_FROM_TAIL\t(SIZE_SHARED_DRAM_DL + SIZE_SHARED_DRAM_UL)\n\nvoid mt8186_sof_hifixdsp_boot_sequence(struct snd_sof_dev *sdev, u32 boot_addr);\nvoid mt8186_sof_hifixdsp_shutdown(struct snd_sof_dev *sdev);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}