---
calibre_verifs: true
repeater_name: dwc_ddrphy_clktree_repeater
lef_diff_rel: 2.00a
releasePhyvMacro: 
    - dwc_ddrphy_decapvddq_ew
    - dwc_ddrphy_decapvddq_ns
    - dwc_ddrphy_decapvaa_tile
    - dwc_ddrphy_vddqclamp_ew
    - dwc_ddrphy_vddclamp
    - dwc_ddrphy_vaaclamp
releaseRepeaterMacro: dwc_ddrphy_clktree_repeater
releaseShimMacro: dwc_ddrphy_pllshim
reference_gds: 
    dwc_ddrphy_txrxdqs_ew: dwc_ddrphydbyte_lcdlroutes_ew.gds.gz
    dwc_ddrphy_txrxac_ew: dwc_ddrphy_txrxac_ew_IntLoadFill.gds.gz dwc_ddrphy_txrxac_ew_InternalLoad.gds.gz
releasePmMailDist: 
    guttman,jfisher,dpatil,baanu,deepakgs,vilas,chetana,annmary,rinshar,ddr_di@synopsys.com,d810-ddr54-tsmc5ff12@synopsys.com,sg-ddr-ckt-release@synopsys.com,monissa,aparik,vmerla,dasari,smarnive,narasimh,yalaka,parziale,sujithm,mayankbh
supply_pins_override: 
    dwc_ddrphycover_dwc_ddrphymaster_top: M8 M14 M15 M16 MTOP MTOP-1
    dwc_ddrphy_bdl: M4
    dwc_ddrphy_techrevision: M4
    dwc_ddrphy_lcdl: M6
    dwc_ddrphycover_dwc_ddrphydbyte_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_ddrphycover_dwc_ddrphyacx4_top_ew: M8 M14 M15 M16 MTOP MTOP-1
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: M8
releaseUtilityMacro: 
    - dwc_ddrphy_decapvddq_ew
    - dwc_ddrphy_decapvddq_ns
    - dwc_ddrphy_vddqclamp_ew
    - dwc_ddrphy_decapvddq_dbyte_ew
    - dwc_ddrphy_decapvddq_acx4_ew
    - dwc_ddrphy_decapvddq_master
    - dwc_ddrphy_decapvsh_dbyte_ew
    - dwc_ddrphy_decapvsh_acx4_ew
    - dwc_ddrphy_decapvsh_master
    - dwc_ddrphy_decapvddq_ld_dbyte_ew
    - dwc_ddrphy_decapvddq_ld_acx4_ew
    - dwc_ddrphy_decapvddq_ld_master
    - dwc_ddrphy_decapvsh_ld_dbyte_ew
    - dwc_ddrphy_decapvsh_ld_acx4_ew
    - dwc_ddrphy_decapvsh_ld_master
releaseIgnoreMacro: 
    - dwc_ddrphy_rxac_ew
    - dwc_ddrphy_rxdq_ew
    - dwc_ddrphy_rxdqs_ew
    - dwc_ddrphy_txfe_ew
    - dwc_ddrphy_txfedqs_ew
    - dwc_ddrphy_txbe_ew
    - dwc_ddrphy_bdl
    - dwc_ddrphy_dqsenreplica_ew
releaseBranch: rel1.00_cktpcs_2.60a_rel_
releaseMailDist: 
    guttman,jfisher,dpatil,baanu,deepakgs,vilas,chetana,annmary,rinshar,ddr_di@synopsys.com,d810-ddr54-tsmc5ff12@synopsys.com,sg-ddr-ckt-release@synopsys.com,monissa,aparik,vmerla,dasari,smarnive,narasimh,yalaka,parziale,sujithm,mayankbh
release_gds_cdl: icv
metal_stack: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
metal_stack_ip: 8M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_2Y_vh
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP
timing_libs: 
    - lvf
    - ccsn
layout_tag: D810.2 PDK Refresh Final Release
reference_date_time: 21 days ago
rel: 3.50a
utility_name: dwc_ddrphy_utility_cells dwc_ddrphy_utility_blocks
vcrel: 2.60a
releaseCtlMacro: 
    - dwc_ddrphy_lcdl
    - dwc_ddrphy_txrxdq_ew
    - dwc_ddrphy_txrxdqs_ew
metal_stack_cover: 
    - 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2R
    - 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
    - 16M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_4Y_vhvh_2Yy2Yx2R
    - 17M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Yx2R
p4_release_root: 
    - products/ddr54/project/d810-ddr54-tsmc5ff12
    - products/ddr54/project/d810-ddr54-tsmc5ffp12
process: tsmc5ffp-12

