COMPILE;
DIRECTORY MASTER;
/****************************************************************************
addamux
22/9/88

Address adder A input multiplexer

****************************************************************************/


MODULE ADDAMUX;

INPUTS	SAL_0,SAL_1,SAL_2,SAL_3,SAL_4,SAL_5,SAL_6,SAL_7,SAL_8,SAL_9,SAL_10,
   SAL_11,SAL_12,SAL_13,SAL_14,SAL_15,SAL_16,SAL_17,SAL_18,SAL_19,DAL_0,DAL_1,
   DAL_2,DAL_3,DAL_4,DAL_5,DAL_6,DAL_7,DAL_8,DAL_9,DAL_10,DAL_11,DAL_12,DAL_13,
   DAL_14,DAL_15,DAL_16,DAL_17,DAL_18,DAL_19,PCL_0,PCL_1,PCL_2,PCL_3,PCL_4,
   PCL_5,PCL_6,PCL_7,PCL_8,PCL_9,PCL_10,PCL_11,PCL_12,PCL_13,PCL_14,PCL_15,
   PCL_16,PCL_17,PCL_18,PCL_19,UPDSRCL,UPDPCL,SAM1L,DAM1L;
OUTPUTS	ADDAM1,ADDA_0,ADDA_1,ADDA_2,ADDA_3,ADDA_4,ADDA_5,ADDA_6,ADDA_7,ADDA_8,
   ADDA_9,ADDA_10,ADDA_11,ADDA_12,ADDA_13,ADDA_14,ADDA_15,ADDA_16,ADDA_17,
   ADDA_18,ADDA_19;
LEVEL FUNCTION;
DEFINE

/* Generate the select signals, with separate enables on the low 8 bits */

SELPC_(SELPC) = N1D(UPDPCL);
SELPCB_(SELPCB) = N1D(UPDPCL);
UPDSRCL_(UPDSRC) = N1A(UPDSRCL);
SELDST_(SELDST) = NR2C(UPDSRC,SELPC);
SELDSTB_(SELDSTB) = NR2C(UPDSRC,SELPC);
SELSRC_(SELSRC) = NR2C(UPDSRCL,SELPC);
SELSRCB_(SELSRCB) = NR2C(UPDSRCL,SELPC);

/* Perform the multiplexing */

ADDAMUXM1_(ADDAM1) = AO11A(SELPCB,SELPCB,SELSRCB,SAM1L,SELDSTB,DAM1L);
ADDAMUX_0_(ADDA_0) = AO11A(SELPCB,PCL_0,SELSRCB,SAL_0,SELDSTB,DAL_0);
ADDAMUX_1_(ADDA_1) = AO11A(SELPCB,PCL_1,SELSRCB,SAL_1,SELDSTB,DAL_1);
ADDAMUX_2_(ADDA_2) = AO11A(SELPCB,PCL_2,SELSRCB,SAL_2,SELDSTB,DAL_2);
ADDAMUX_3_(ADDA_3) = AO11A(SELPCB,PCL_3,SELSRCB,SAL_3,SELDSTB,DAL_3);
ADDAMUX_4_(ADDA_4) = AO11A(SELPCB,PCL_4,SELSRCB,SAL_4,SELDSTB,DAL_4);
ADDAMUX_5_(ADDA_5) = AO11A(SELPCB,PCL_5,SELSRCB,SAL_5,SELDSTB,DAL_5);
ADDAMUX_6_(ADDA_6) = AO11A(SELPCB,PCL_6,SELSRCB,SAL_6,SELDSTB,DAL_6);
ADDAMUX_7_(ADDA_7) = AO11A(SELPC,PCL_7,SELSRC,SAL_7,SELDST,DAL_7);
ADDAMUX_8_(ADDA_8) = AO11A(SELPC,PCL_8,SELSRC,SAL_8,SELDST,DAL_8);
ADDAMUX_9_(ADDA_9) = AO11A(SELPC,PCL_9,SELSRC,SAL_9,SELDST,DAL_9);
ADDAMUX_10_(ADDA_10) = AO11A(SELPC,PCL_10,SELSRC,SAL_10,SELDST,DAL_10);
ADDAMUX_11_(ADDA_11) = AO11A(SELPC,PCL_11,SELSRC,SAL_11,SELDST,DAL_11);
ADDAMUX_12_(ADDA_12) = AO11A(SELPC,PCL_12,SELSRC,SAL_12,SELDST,DAL_12);
ADDAMUX_13_(ADDA_13) = AO11A(SELPC,PCL_13,SELSRC,SAL_13,SELDST,DAL_13);
ADDAMUX_14_(ADDA_14) = AO11A(SELPC,PCL_14,SELSRC,SAL_14,SELDST,DAL_14);
ADDAMUX_15_(ADDA_15) = AO11A(SELPC,PCL_15,SELSRC,SAL_15,SELDST,DAL_15);
ADDAMUX_16_(ADDA_16) = AO11A(SELPC,PCL_16,SELSRC,SAL_16,SELDST,DAL_16);
ADDAMUX_17_(ADDA_17) = AO11A(SELPC,PCL_17,SELSRC,SAL_17,SELDST,DAL_17);
ADDAMUX_18_(ADDA_18) = AO11A(SELPC,PCL_18,SELSRC,SAL_18,SELDST,DAL_18);
ADDAMUX_19_(ADDA_19) = AO11A(SELPC,PCL_19,SELSRC,SAL_19,SELDST,DAL_19);

END MODULE;
END COMPILE;
END;
