// Seed: 4281904594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output tri1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  assign id_3 = -1;
  wire id_6;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd98,
    parameter id_10 = 32'd86,
    parameter id_12 = 32'd40
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  input wire id_11;
  input wire _id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_11,
      id_4
  );
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire _id_1;
  reg _id_12, id_13[id_12 : id_12];
  always id_13 = -1;
  logic [-1 'b0 : 1 'h0 *  -1 'b0] id_14[-1 'b0 : id_10] = id_3[id_1];
endmodule
