$date
	Sun Mar 19 20:57:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module osd_time_base_tb $end
$var wire 1 ! clk2 $end
$var wire 1 " clk1 $end
$var reg 1 # clk $end
$var reg 1 $ start $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 " clk_out1 $end
$var wire 1 ! clk_out2 $end
$var wire 1 % enable $end
$var wire 1 $ start $end
$var reg 4 & pos_count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
1%
1$
0#
0"
0!
$end
#500
1#
#1000
0#
0$
#1500
1"
b1 &
1#
#2000
0#
#2500
0"
b10 &
1#
#3000
0#
#3500
b11 &
1#
#4000
0#
#4500
b100 &
1#
#5000
0#
#5500
1!
b101 &
1#
#6000
0#
#6500
0!
b110 &
1#
#7000
0#
#7500
b111 &
1#
#8000
0#
#8500
b0 &
1#
#9000
0#
#9500
1"
b1 &
1#
#10000
0#
#10500
0"
b10 &
1#
#11000
0#
#11500
b11 &
1#
#12000
0#
#12500
b100 &
1#
#13000
0#
#13500
1!
b101 &
1#
#14000
0#
#14500
0!
b110 &
1#
#15000
0#
#15500
b111 &
1#
#16000
0#
#16500
b0 &
1#
#17000
0#
#17500
1"
b1 &
1#
#18000
0#
#18500
0"
b10 &
1#
#19000
0#
#19500
b11 &
1#
#20000
0#
#20500
b100 &
1#
#21000
0#
#21500
1!
b101 &
1#
#22000
0#
#22500
0!
b110 &
1#
#23000
0#
#23500
b111 &
1#
#24000
0#
#24500
b0 &
1#
#25000
0#
#25500
1"
b1 &
1#
#26000
0#
#26500
0"
b10 &
1#
#27000
0#
#27500
b11 &
1#
#28000
0#
#28500
b100 &
1#
#29000
0#
#29500
1!
b101 &
1#
#30000
0#
#30500
0!
b110 &
1#
#31000
0#
#31500
b111 &
1#
#32000
0#
#32500
b0 &
1#
#33000
0#
#33500
1"
b1 &
1#
#34000
0#
#34500
0"
b10 &
1#
#35000
0#
#35500
b11 &
1#
#36000
0#
#36500
b100 &
1#
#37000
0#
#37500
1!
b101 &
1#
#38000
0#
#38500
0!
b110 &
1#
#39000
0#
#39500
b111 &
1#
#40000
0#
#40500
b0 &
1#
#41000
0#
#41500
1"
b1 &
1#
#42000
0#
#42500
0"
b10 &
1#
#43000
0#
#43500
b11 &
1#
#44000
0#
#44500
b100 &
1#
#45000
0#
#45500
1!
b101 &
1#
#46000
0#
#46500
0!
b110 &
1#
#47000
0#
#47500
b111 &
1#
#48000
0#
#48500
b0 &
1#
#49000
0#
#49500
1"
b1 &
1#
#50000
0#
