Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5d25ef5f2720456bb5e37227d0c746f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PR_tb_behav xil_defaultlib.PR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port AR_in [C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/Processor.v:224]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port PC_in [C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/Processor.v:237]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.Bus_Selector
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.INPR
Compiling module xil_defaultlib.OUTPR
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.PR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PR_tb_behav
