INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:21:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.775ns  (required time - arrival time)
  Source:                 init0/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            buffer44/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 1.444ns (20.106%)  route 5.738ns (79.894%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.143 - 6.660 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1361, unset)         0.508     0.508    init0/clk
                         FDRE                                         r  init0/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  init0/dataReg_reg[0]/Q
                         net (fo=4, unplaced)         0.412     1.146    init0/control/dataReg
                         LUT3 (Prop_lut3_I0_O)        0.119     1.265 r  init0/control/transmitValue_i_2__100/O
                         net (fo=74, unplaced)        0.797     2.062    init0/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.105 r  init0/control/transmitValue_i_4__2/O
                         net (fo=39, unplaced)        0.781     2.886    init0/control/transmitValue_reg_22
                         LUT6 (Prop_lut6_I1_O)        0.043     2.929 r  init0/control/i___1_i_61/O
                         net (fo=1, unplaced)         0.377     3.306    cmpi3/i___1_i_25_3
                         LUT3 (Prop_lut3_I0_O)        0.043     3.349 r  cmpi3/i___1_i_41/O
                         net (fo=1, unplaced)         0.000     3.349    cmpi3/i___1_i_41_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.595 r  cmpi3/i___1_i_25/CO[3]
                         net (fo=1, unplaced)         0.007     3.602    cmpi3/i___1_i_25_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.652 r  cmpi3/i___1_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     3.652    cmpi3/i___1_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     3.774 r  cmpi3/i___1_i_5/CO[2]
                         net (fo=9, unplaced)         0.285     4.059    buffer96/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     4.181 r  buffer96/fifo/i___1_i_9/O
                         net (fo=4, unplaced)         0.268     4.449    buffer96/fifo/buffer96_outs
                         LUT6 (Prop_lut6_I2_O)        0.043     4.492 r  buffer96/fifo/i___1_i_4/O
                         net (fo=6, unplaced)         0.276     4.768    buffer96/fifo/buffer96_outs_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     4.811 r  buffer96/fifo/join_inputs//i___1/O
                         net (fo=1, unplaced)         0.244     5.055    fork54/control/generateBlocks[1].regblock/mux27_outs_ready
                         LUT5 (Prop_lut5_I4_O)        0.043     5.098 f  fork54/control/generateBlocks[1].regblock/transmitValue_i_5__16/O
                         net (fo=1, unplaced)         0.244     5.342    fork54/control/generateBlocks[0].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I4_O)        0.043     5.385 r  fork54/control/generateBlocks[0].regblock/transmitValue_i_2__68/O
                         net (fo=3, unplaced)         0.262     5.647    buffer47/control/fullReg_i_10__0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.690 f  buffer47/control/transmitValue_i_6__2/O
                         net (fo=2, unplaced)         0.388     6.078    init0/control/transmitValue_reg_269
                         LUT6 (Prop_lut6_I2_O)        0.043     6.121 f  init0/control/transmitValue_i_3__72/O
                         net (fo=17, unplaced)        0.300     6.421    buffer47/control/transmitValue_reg_24
                         LUT5 (Prop_lut5_I1_O)        0.043     6.464 f  buffer47/control/transmitValue_i_3__28/O
                         net (fo=4, unplaced)         0.268     6.732    fork45/control/generateBlocks[4].regblock/transmitValue_i_3__71_1
                         LUT6 (Prop_lut6_I3_O)        0.043     6.775 f  fork45/control/generateBlocks[4].regblock/transmitValue_i_7__2/O
                         net (fo=1, unplaced)         0.244     7.019    fork45/control/generateBlocks[8].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I3_O)        0.043     7.062 r  fork45/control/generateBlocks[8].regblock/transmitValue_i_3__71/O
                         net (fo=20, unplaced)        0.304     7.366    buffer44/control/outs_reg[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     7.409 r  buffer44/control/outs[5]_i_1__2/O
                         net (fo=7, unplaced)         0.281     7.690    buffer44/regEn
                         FDRE                                         r  buffer44/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
                                                      0.000     6.660 r  clk (IN)
                         net (fo=1361, unset)         0.483     7.143    buffer44/clk
                         FDRE                                         r  buffer44/outs_reg[0]/C
                         clock pessimism              0.000     7.143    
                         clock uncertainty           -0.035     7.107    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.915    buffer44/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 -0.775    




