{
   "ActiveEmotionalView":"Default View",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2330 -y 310 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2330 -y 330 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 1100 -defaultsOSRD
preplace port port-id_sCh1GainH_0 -pg 1 -lvl 7 -x 2330 -y 1000 -defaultsOSRD
preplace port port-id_adcClkIn_p_0 -pg 1 -lvl 7 -x 2330 -y 800 -defaultsOSRD
preplace port port-id_sCh1GainL_0 -pg 1 -lvl 7 -x 2330 -y 1020 -defaultsOSRD
preplace port port-id_sCh2CouplingH_0 -pg 1 -lvl 7 -x 2330 -y 960 -defaultsOSRD
preplace port port-id_adcClkIn_n_0 -pg 1 -lvl 7 -x 2330 -y 820 -defaultsOSRD
preplace port port-id_sCh2CouplingL_0 -pg 1 -lvl 7 -x 2330 -y 980 -defaultsOSRD
preplace port port-id_sRelayComH_0 -pg 1 -lvl 7 -x 2330 -y 1080 -defaultsOSRD
preplace port port-id_sCh2GainH_0 -pg 1 -lvl 7 -x 2330 -y 1040 -defaultsOSRD
preplace port port-id_sADC_SDIO_0 -pg 1 -lvl 7 -x 2330 -y 860 -defaultsOSRD
preplace port port-id_adcSync_0 -pg 1 -lvl 7 -x 2330 -y 840 -defaultsOSRD
preplace port port-id_sCh2GainL_0 -pg 1 -lvl 7 -x 2330 -y 1060 -defaultsOSRD
preplace port port-id_sCh1CouplingH_0 -pg 1 -lvl 7 -x 2330 -y 920 -defaultsOSRD
preplace port port-id_sCh1CouplingL_0 -pg 1 -lvl 7 -x 2330 -y 940 -defaultsOSRD
preplace port port-id_sADC_CS_0 -pg 1 -lvl 7 -x 2330 -y 880 -defaultsOSRD
preplace port port-id_sADC_Sclk_0 -pg 1 -lvl 7 -x 2330 -y 900 -defaultsOSRD
preplace port port-id_sRelayComL_0 -pg 1 -lvl 7 -x 2330 -y 1100 -defaultsOSRD
preplace port port-id_DcoClk_0 -pg 1 -lvl 0 -x 0 -y 1150 -defaultsOSRD
preplace portBus dADC_Data_0 -pg 1 -lvl 0 -x 0 -y 1170 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2060 -y 370 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1260 -y 160 -swap {84 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 96 85 86 87 88 89 90 91 92 93 94 95 0 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112} -defaultsOSRD
preplace inst ZmodADC1410_Controll_0 -pg 1 -lvl 6 -x 2060 -y 900 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 560 -y 670 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 210 -y 600 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1640 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 159 155 160 156 161 157 162 158 163} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1640 -y 420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1640 -y 1090 -defaultsOSRD
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 5 -x 1640 -y 870 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 61 48 60 51 50 49 54 53 55 56 57 58 52 59 47} -defaultsOSRD
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 1 -x 210 -y 780 -defaultsOSRD
preplace inst TAR_0 -pg 1 -lvl 3 -x 920 -y 660 -defaultsOSRD
preplace netloc AXI_ZmodADC1410_0_sCh1CouplingSelect 1 5 1 1800 880n
preplace netloc AXI_ZmodADC1410_0_sCh1GainSelect 1 5 1 N 940
preplace netloc AXI_ZmodADC1410_0_sCh2CouplingSelect 1 5 1 N 920
preplace netloc AXI_ZmodADC1410_0_sCh2GainSelect 1 5 1 N 960
preplace netloc AXI_ZmodADC1410_0_sTestMode 1 5 1 N 980
preplace netloc AXI_ZmodADC1410_0_sZmodControllerRst_n 1 5 1 1820 860n
preplace netloc DcoClk_0_1 1 0 6 NJ 1150 NJ 1150 NJ 1150 NJ 1150 1480J 1160 1800J
preplace netloc Net 1 6 1 NJ 860
preplace netloc ZmodADC1410_Controll_0_adcClkIn_n 1 6 1 NJ 820
preplace netloc ZmodADC1410_Controll_0_adcClkIn_p 1 6 1 NJ 800
preplace netloc ZmodADC1410_Controll_0_adcSync 1 6 1 NJ 840
preplace netloc ZmodADC1410_Controll_0_sADC_CS 1 6 1 NJ 880
preplace netloc ZmodADC1410_Controll_0_sADC_Sclk 1 6 1 NJ 900
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingH 1 6 1 NJ 920
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingL 1 6 1 NJ 940
preplace netloc ZmodADC1410_Controll_0_sCh1GainH 1 6 1 NJ 1000
preplace netloc ZmodADC1410_Controll_0_sCh1GainL 1 6 1 NJ 1020
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingH 1 6 1 NJ 960
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingL 1 6 1 NJ 980
preplace netloc ZmodADC1410_Controll_0_sCh2GainH 1 6 1 NJ 1040
preplace netloc ZmodADC1410_Controll_0_sCh2GainL 1 6 1 NJ 1060
preplace netloc ZmodADC1410_Controll_0_sRelayComH 1 6 1 NJ 1080
preplace netloc ZmodADC1410_Controll_0_sRelayComL 1 6 1 NJ 1100
preplace netloc axi_dma_0_mm2s_introut 1 4 1 1450 240n
preplace netloc axi_dma_0_s2mm_introut 1 4 1 1440 260n
preplace netloc clk_wiz_0_clk_out1 1 5 1 1830 860n
preplace netloc dADC_Data_0_1 1 0 6 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 1840J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 30 500 390 500 750 490 1070 490 1470 530 1800 490 2280
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 490 NJ 490 720J 500 NJ 500 1440 540 NJ 540 2290
preplace netloc rst_ps7_0_100M_1_peripheral_aresetn 1 1 4 410 830 760 920 NJ 920 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 4 400 510 730 320 1080 320 1460
preplace netloc sys_clock_1 1 0 5 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ
preplace netloc xlconcat_0_dout 1 5 1 1810 410n
preplace netloc ZmodADC1410_Controll_0_sCh1Out 1 2 5 770 510 NJ 510 NJ 510 NJ 510 2280
preplace netloc ZmodADC1410_Controll_0_sCh2Out 1 2 5 780 520 NJ 520 NJ 520 NJ 520 2300
preplace netloc processing_system7_0_FCLK_CLK1 1 0 7 30 880 NJ 880 740 880 NJ 880 1480 700 1810 1160 2310
preplace netloc TAR_0_Introut 1 3 2 NJ 670 1460
preplace netloc AXI_ZmodADC1410_0_mCalibCh1 1 5 1 N 800
preplace netloc AXI_ZmodADC1410_0_mCalibCh2 1 5 1 N 820
preplace netloc AXI_ZmodADC1410_0_mSPI_IAP 1 5 1 N 780
preplace netloc TAR_0_M00_AXIS 1 3 1 1060 130n
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 N 80
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 N 100
preplace netloc axi_dma_0_M_AXI_SG 1 4 1 N 60
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 1800 180n
preplace netloc processing_system7_0_DDR 1 6 1 NJ 310
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ 330
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 410 480 NJ 480 NJ 480 1450J 500 NJ 500 2300
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 2 710 110 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 720 580n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 3 710 800 NJ 800 NJ
levelinfo -pg 1 0 210 560 920 1260 1640 2060 2330
pagesize -pg 1 -db -bbox -sgen -190 0 2510 1190
",
   "Color Coded_ScaleFactor":"0.880739",
   "Color Coded_TopLeft":"144,245",
   "Default View_Layers":"/processing_system7_0_FCLK_CLK0:true|/rst_ps7_0_100M_peripheral_aresetn:true|/axi_dma_0_s2mm_introut:true|/clk_wiz_0_clk_out1:true|/rst_ps7_0_100M_1_peripheral_aresetn:true|/axi_dma_0_mm2s_introut:true|/sys_clock_1:true|/processing_system7_0_FCLK_CLK1:true|/processing_system7_0_FCLK_RESET0_N:true|",
   "Default View_ScaleFactor":"0.537409",
   "Default View_TopLeft":"-1148,7",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.973879",
   "Grouping and No Loops_TopLeft":"-117,-71",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_CLK0:false|/sys_clock_1:false|/axi_dma_0_mm2s_introut:false|/processing_system7_0_FCLK_CLK1:false|/rst_ps7_0_100M_peripheral_aresetn:false|/processing_system7_0_FCLK_RESET0_N:false|/clk_wiz_0_clk_out1:false|/rst_ps7_0_100M_1_peripheral_aresetn:false|/axi_dma_0_s2mm_introut:false|",
   "Interfaces View_ScaleFactor":"1.25717",
   "Interfaces View_TopLeft":"-191,-259",
   "No Loops_ScaleFactor":"0.883622",
   "No Loops_TopLeft":"-191,-49",
   "Reduced Jogs_Layers":"/processing_system7_0_FCLK_CLK0:true|/sys_clock_1:true|/axi_dma_0_mm2s_introut:true|/processing_system7_0_FCLK_CLK1:true|/rst_ps7_0_100M_peripheral_aresetn:true|/processing_system7_0_FCLK_RESET0_N:true|/clk_wiz_0_clk_out1:true|/rst_ps7_0_100M_1_peripheral_aresetn:true|/axi_dma_0_s2mm_introut:true|",
   "Reduced Jogs_ScaleFactor":"0.82524",
   "Reduced Jogs_TopLeft":"-191,-103",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2400 -y 320 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2400 -y 340 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -10 -y 1010 -defaultsOSRD
preplace port port-id_sCh1GainH_0 -pg 1 -lvl 7 -x 2400 -y 910 -defaultsOSRD
preplace port port-id_adcClkIn_p_0 -pg 1 -lvl 7 -x 2400 -y 710 -defaultsOSRD
preplace port port-id_sCh1GainL_0 -pg 1 -lvl 7 -x 2400 -y 930 -defaultsOSRD
preplace port port-id_sCh2CouplingH_0 -pg 1 -lvl 7 -x 2400 -y 870 -defaultsOSRD
preplace port port-id_adcClkIn_n_0 -pg 1 -lvl 7 -x 2400 -y 730 -defaultsOSRD
preplace port port-id_sCh2CouplingL_0 -pg 1 -lvl 7 -x 2400 -y 890 -defaultsOSRD
preplace port port-id_sRelayComH_0 -pg 1 -lvl 7 -x 2400 -y 990 -defaultsOSRD
preplace port port-id_sCh2GainH_0 -pg 1 -lvl 7 -x 2400 -y 950 -defaultsOSRD
preplace port port-id_sADC_SDIO_0 -pg 1 -lvl 7 -x 2400 -y 770 -defaultsOSRD
preplace port port-id_adcSync_0 -pg 1 -lvl 7 -x 2400 -y 750 -defaultsOSRD
preplace port port-id_sCh2GainL_0 -pg 1 -lvl 7 -x 2400 -y 970 -defaultsOSRD
preplace port port-id_sCh1CouplingH_0 -pg 1 -lvl 7 -x 2400 -y 830 -defaultsOSRD
preplace port port-id_sCh1CouplingL_0 -pg 1 -lvl 7 -x 2400 -y 850 -defaultsOSRD
preplace port port-id_sADC_CS_0 -pg 1 -lvl 7 -x 2400 -y 790 -defaultsOSRD
preplace port port-id_sADC_Sclk_0 -pg 1 -lvl 7 -x 2400 -y 810 -defaultsOSRD
preplace port port-id_sRelayComL_0 -pg 1 -lvl 7 -x 2400 -y 1010 -defaultsOSRD
preplace port port-id_DcoClk_0 -pg 1 -lvl 0 -x -10 -y 1060 -defaultsOSRD
preplace portBus dADC_Data_0 -pg 1 -lvl 0 -x -10 -y 1080 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2120 -y 380 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1330 -y 160 -swap {84 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 96 85 86 87 88 89 90 91 92 93 94 95 0 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112} -defaultsOSRD
preplace inst ZmodADC1410_Controll_0 -pg 1 -lvl 6 -x 2120 -y 810 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 570 -y 670 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 210 -y 550 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1700 -y 180 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1700 -y 420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1700 -y 1000 -defaultsOSRD
preplace inst AXI_ZmodADC1410_0 -pg 1 -lvl 5 -x 1700 -y 780 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 61 48 60 51 50 49 54 53 55 56 57 58 52 59 47} -defaultsOSRD
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 1 -x 210 -y 760 -defaultsOSRD
preplace inst AXI_TAR_0 -pg 1 -lvl 3 -x 960 -y 360 -defaultsOSRD
preplace netloc AXI_TAR_0_Introut 1 3 2 1120 440 NJ
preplace netloc AXI_ZmodADC1410_0_sCh1CouplingSelect 1 5 1 1860 790n
preplace netloc AXI_ZmodADC1410_0_sCh1GainSelect 1 5 1 N 850
preplace netloc AXI_ZmodADC1410_0_sCh2CouplingSelect 1 5 1 N 830
preplace netloc AXI_ZmodADC1410_0_sCh2GainSelect 1 5 1 N 870
preplace netloc AXI_ZmodADC1410_0_sTestMode 1 5 1 N 890
preplace netloc AXI_ZmodADC1410_0_sZmodControllerRst_n 1 5 1 1870 770n
preplace netloc DcoClk_0_1 1 0 6 NJ 1060 NJ 1060 NJ 1060 NJ 1060 1510J 1070 1890J
preplace netloc Net 1 6 1 NJ 770
preplace netloc ZmodADC1410_Controll_0_adcClkIn_n 1 6 1 NJ 730
preplace netloc ZmodADC1410_Controll_0_adcClkIn_p 1 6 1 NJ 710
preplace netloc ZmodADC1410_Controll_0_adcSync 1 6 1 NJ 750
preplace netloc ZmodADC1410_Controll_0_sADC_CS 1 6 1 NJ 790
preplace netloc ZmodADC1410_Controll_0_sADC_Sclk 1 6 1 NJ 810
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingH 1 6 1 NJ 830
preplace netloc ZmodADC1410_Controll_0_sCh1CouplingL 1 6 1 NJ 850
preplace netloc ZmodADC1410_Controll_0_sCh1GainH 1 6 1 NJ 910
preplace netloc ZmodADC1410_Controll_0_sCh1GainL 1 6 1 NJ 930
preplace netloc ZmodADC1410_Controll_0_sCh1Out 1 2 5 800 510 NJ 510 NJ 510 NJ 510 2350
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingH 1 6 1 NJ 870
preplace netloc ZmodADC1410_Controll_0_sCh2CouplingL 1 6 1 NJ 890
preplace netloc ZmodADC1410_Controll_0_sCh2GainH 1 6 1 NJ 950
preplace netloc ZmodADC1410_Controll_0_sCh2GainL 1 6 1 NJ 970
preplace netloc ZmodADC1410_Controll_0_sCh2Out 1 2 5 790 520 NJ 520 NJ 520 NJ 520 2370
preplace netloc ZmodADC1410_Controll_0_sRelayComH 1 6 1 NJ 990
preplace netloc ZmodADC1410_Controll_0_sRelayComL 1 6 1 NJ 1010
preplace netloc axi_dma_0_mm2s_introut 1 4 1 1530 240n
preplace netloc axi_dma_0_s2mm_introut 1 4 1 1510 260n
preplace netloc clk_wiz_0_clk_out1 1 5 1 1880 770n
preplace netloc dADC_Data_0_1 1 0 6 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 1900J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 10 440 400 460 780 500 1150 450 1540 500 1870 500 2350
preplace netloc processing_system7_0_FCLK_CLK1 1 0 7 30 660 390 830 750 820 NJ 820 1540 610 1870 550 2360
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 450 NJ 450 760J 530 NJ 530 1510 530 NJ 530 2340
preplace netloc rst_ps7_0_100M_1_peripheral_aresetn 1 1 4 420 840 770 830 NJ 830 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 4 410 440 740 220 1140 320 1520
preplace netloc sys_clock_1 1 0 5 NJ 1010 NJ 1010 NJ 1010 NJ 1010 NJ
preplace netloc xlconcat_0_dout 1 5 1 N 420
preplace netloc AXI_TAR_0_M00_AXIS 1 3 1 1130 130n
preplace netloc AXI_ZmodADC1410_0_mCalibCh1 1 5 1 N 710
preplace netloc AXI_ZmodADC1410_0_mCalibCh2 1 5 1 N 730
preplace netloc AXI_ZmodADC1410_0_mSPI_IAP 1 5 1 N 690
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 N 80
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 N 100
preplace netloc axi_dma_0_M_AXI_SG 1 4 1 N 60
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 1870 180n
preplace netloc processing_system7_0_DDR 1 6 1 NJ 320
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ 340
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 420 510 740J 540 NJ 540 NJ 540 NJ 540 2380
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 2 720J 210 1120
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 730 280n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 3 720 710 NJ 710 NJ
levelinfo -pg 1 -10 210 570 960 1330 1700 2120 2400
pagesize -pg 1 -db -bbox -sgen -200 0 2580 1100
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"24",
   "da_ps7_cnt":"1"
}
