\documentclass[twoside]{book}

% Packages required by doxygen
\usepackage{calc}
\usepackage{doxygen}
\usepackage{graphicx}
\usepackage[utf8]{inputenc}
\usepackage{makeidx}
\usepackage{multicol}
\usepackage{multirow}
\usepackage{textcomp}
\usepackage[table]{xcolor}

% Font selection
\usepackage[T1]{fontenc}
\usepackage{mathptmx}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\usepackage{amssymb}
\usepackage{sectsty}
\renewcommand{\familydefault}{\sfdefault}
\allsectionsfont{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\renewcommand{\DoxyLabelFont}{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}

% Page & text layout
\usepackage{geometry}
\geometry{%
  a4paper,%
  top=2.5cm,%
  bottom=2.5cm,%
  left=2.5cm,%
  right=2.5cm%
}
\tolerance=750
\hfuzz=15pt
\hbadness=750
\setlength{\emergencystretch}{15pt}
\setlength{\parindent}{0cm}
\setlength{\parskip}{0.2cm}
\makeatletter
\renewcommand{\paragraph}{%
  \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@parafont%
  }%
}
\renewcommand{\subparagraph}{%
  \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@subparafont%
  }%
}
\makeatother

% Headers & footers
\usepackage{fancyhdr}
\pagestyle{fancyplain}
\fancyhead[LE]{\fancyplain{}{\bfseries\thepage}}
\fancyhead[CE]{\fancyplain{}{}}
\fancyhead[RE]{\fancyplain{}{\bfseries\leftmark}}
\fancyhead[LO]{\fancyplain{}{\bfseries\rightmark}}
\fancyhead[CO]{\fancyplain{}{}}
\fancyhead[RO]{\fancyplain{}{\bfseries\thepage}}
\fancyfoot[LE]{\fancyplain{}{}}
\fancyfoot[CE]{\fancyplain{}{}}
\fancyfoot[RE]{\fancyplain{}{\bfseries\scriptsize Generated on Thu Nov 16 2017 11\-:44\-:20 for My Project by Doxygen }}
\fancyfoot[LO]{\fancyplain{}{\bfseries\scriptsize Generated on Thu Nov 16 2017 11\-:44\-:20 for My Project by Doxygen }}
\fancyfoot[CO]{\fancyplain{}{}}
\fancyfoot[RO]{\fancyplain{}{}}
\renewcommand{\footrulewidth}{0.4pt}
\renewcommand{\chaptermark}[1]{%
  \markboth{#1}{}%
}
\renewcommand{\sectionmark}[1]{%
  \markright{\thesection\ #1}%
}

% Indices & bibliography
\usepackage{natbib}
\usepackage[titles]{tocloft}
\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{5}
\makeindex

% Hyperlinks (required, but should be loaded last)
\usepackage{ifpdf}
\ifpdf
  \usepackage[pdftex,pagebackref=true]{hyperref}
\else
  \usepackage[ps2pdf,pagebackref=true]{hyperref}
\fi
\hypersetup{%
  colorlinks=true,%
  linkcolor=blue,%
  citecolor=blue,%
  unicode%
}

% Custom commands
\newcommand{\clearemptydoublepage}{%
  \newpage{\pagestyle{empty}\cleardoublepage}%
}


%===== C O N T E N T S =====

\begin{document}

% Titlepage & ToC
\hypersetup{pageanchor=false}
\pagenumbering{roman}
\begin{titlepage}
\vspace*{7cm}
\begin{center}%
{\Large My Project }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.8.6}\\
\vspace*{0.5cm}
{\small Thu Nov 16 2017 11:44:20}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}

%--- Begin generated contents ---
\chapter{Namespace Index}
\input{namespaces}
\chapter{Hierarchical Index}
\input{hierarchy}
\chapter{Class Index}
\input{annotated}
\chapter{Namespace Documentation}
\input{namespaceDRAMSim}
\input{namespacelibconfig}
\chapter{Class Documentation}
\input{structAccessRecord}
\input{structStreamPrefetcher_1_1Entry_1_1AccessTimes}
\input{classAccessTraceReader}
\input{classAccessTraceWriter}
\input{classActWindow}
\input{classAdaptiveEvent}
\input{classAggregateStat}
\input{classaligned__mutex}
\input{classBarrier}
\input{classBaseCache}
\input{structBblInfo}
\input{classBranchPredictorPAg}
\input{classCache}
\input{classCacheArray}
\input{classDRAMSim_1_1Callback}
\input{classDRAMSim_1_1CallbackBase}
\input{classCallee}
\input{classCC}
\input{structClockDomainInfo}
\input{classClockStat}
\input{classConfig}
\input{classContentionSim}
\input{classCore}
\input{classCorePartMapper}
\input{classCoreRecorder}
\input{classCounter}
\input{structCpuIdRecord}
\input{classCrossingEvent}
\input{classCycleBreakdownStat}
\input{classCycleQueue}
\input{classDDRMemory}
\input{classDDRMemoryAccEvent}
\input{classDecoder}
\input{classDelayEvent}
\input{classDRAMSimMemory}
\input{structDynBbl}
\input{structDynUop}
\input{structIdealLRUPartReplPolicy_1_1Entry}
\input{classEvent}
\input{classEventQueue}
\input{classEventRecorder}
\input{classFilterCache}
\input{classg__vector}
\input{classGlobAlloc}
\input{structGlobSimInfo}
\input{structgm__segment}
\input{classH3HashFamily}
\input{classHashFamily}
\input{classHDF5Backend}
\input{classHDF5BackendImpl}
\input{classHitEvent}
\input{structMemParam_1_1IDDs}
\input{classIdealLRUArray}
\input{classIdealLRUPartArray}
\input{classIdealLRUPartReplPolicy}
\input{classIdHashFamily}
\input{structIdealLRUPartReplPolicy_1_1IdPartInfo}
\input{classInList}
\input{structInListNode}
\input{classInstrDataCorePartMapper}
\input{classInstrDataPartMapper}
\input{classInstrDataProcessPartMapper}
\input{structInstrFuncPtrs}
\input{structInvReq}
\input{structZCands_1_1iterator}
\input{structRequestQueue_1_1iterator}
\input{structSetAssocCands_1_1iterator}
\input{classLambdaStat}
\input{classLambdaVectorStat}
\input{classLegacyReplPolicy}
\input{classLFUReplPolicy}
\input{structLibInfo}
\input{classLinePlacementPolicy}
\input{classLookaheadPartitioner}
\input{classLRUReplPolicy}
\input{classMD1Memory}
\input{classMemAccessEventBase}
\input{classMemChannelBase}
\input{classMemControllerBase}
\input{classMemObject}
\input{classMemoryController}
\input{classMemParam}
\input{classMemRankBase}
\input{structMemReq}
\input{classMemSchedulerBase}
\input{classMemSchedulerDefault}
\input{classMESIBottomCC}
\input{classMESICC}
\input{classMESITerminalCC}
\input{classMESITopCC}
\input{classMissResponseEvent}
\input{classMissStartEvent}
\input{classMissWritebackEvent}
\input{classMTRand}
\input{classDRAMSim_1_1MultiChannelMemorySystem}
\input{classmutex}
\input{classNetwork}
\input{classNRUReplPolicy}
\input{classNullCore}
\input{classOOOCore}
\input{classOOOCoreRecorder}
\input{classOOODispatchEvent}
\input{classOOOIssueEvent}
\input{classOOORespEvent}
\input{classOSPlacementPolicy}
\input{structPackedAccessRecord}
\input{classPagePlacementPolicy}
\input{structPartInfo}
\input{classPartitioner}
\input{classPartitioner_1_1PartitionEvent}
\input{classPartitionMonitor}
\input{classPartMapper}
\input{classPartReplPolicy}
\input{classPinCmd}
\input{structMemControllerBase_1_1powerValue}
\input{classPrefetchResponseEvent}
\input{classPrintExpr}
\input{classPrioQueue}
\input{classProcStats_1_1ProcessCounter}
\input{classProcessGroupPartMapper}
\input{classProcessPartMapper}
\input{classProcessStats}
\input{classProcessTreeNode}
\input{classProcStats_1_1ProcessVectorCounter}
\input{structProcInfo}
\input{classProcStats}
\input{classProfViolReplPolicy}
\input{classProxyFuncStat}
\input{classProxyStat}
\input{classRandReplPolicy}
\input{structRange}
\input{classRefreshEvent}
\input{classReorderBuffer}
\input{classReplAccessEvent}
\input{classReplPolicy}
\input{classRequestQueue}
\input{classrwmutex}
\input{classSatCounter}
\input{classScalarStat}
\input{classSchedEvent}
\input{classScheduler}
\input{classscoped__mutex}
\input{structSection}
\input{classSet}
\input{classSetAssocArray}
\input{structSetAssocCands}
\input{classSHA1HashFamily}
\input{classSimpleCore}
\input{classSimpleMemory}
\input{structslab_1_1Slab}
\input{classslab_1_1SlabAlloc}
\input{classSplitAddrMemory}
\input{classStat}
\input{classStatsBackend}
\input{classStreamPrefetcher}
\input{classSyncEvent}
\input{classTagBuffer}
\input{classTagBufferEntry}
\input{classTextBackend}
\input{classTextBackendImpl}
\input{classTickEvent}
\input{classTimeBreakdownStat}
\input{classTimingCache}
\input{classTimingCore}
\input{classTimingCoreEvent}
\input{classTimingEvent}
\input{structTimingEventBlock}
\input{structTimingRecord}
\input{classTLBEntry}
\input{classTraceDriver}
\input{classTraceDriverProxyCache}
\input{classTracingCache}
\input{classTreeLRUReplPolicy}
\input{classUMon}
\input{classUMonMonitor}
\input{classVantageReplPolicy}
\input{structVdsoPatchData}
\input{classVectorCounter}
\input{classVectorStat}
\input{classWay}
\input{classWayPartReplPolicy}
\input{classWeaveMD1Memory}
\input{classWeaveMemAccEvent}
\input{classWeaveSimpleMemory}
\input{classWindowStructure}
\input{classZArray}
\input{structZCands}
\input{structZWalkInfo}
%--- End generated contents ---

% Index
\newpage
\phantomsection
\addcontentsline{toc}{chapter}{Index}
\printindex

\end{document}
