DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "IO"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 137,0
)
(Instance
name "addrdec"
duLibraryName "idx_fpga_lib"
duName "qclic_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "BASE_ADDR"
)
]
mwi 0
uid 195,0
)
(Instance
name "engine"
duLibraryName "idx_fpga_lib"
duName "qclic_engine"
elements [
]
mwi 0
uid 253,0
)
(Instance
name "bio_sclk"
duLibraryName "idx_fpga_lib"
duName "qclic_bio"
elements [
]
mwi 0
uid 477,0
)
(Instance
name "bio_sdata"
duLibraryName "idx_fpga_lib"
duName "qclic_bio"
elements [
]
mwi 0
uid 527,0
)
(Instance
name "ram"
duLibraryName "idx_fpga_lib"
duName "qclic_ram"
elements [
]
mwi 0
uid 563,0
)
(Instance
name "wbuf"
duLibraryName "idx_fpga_lib"
duName "qclic_wbuf"
elements [
]
mwi 0
uid 762,0
)
(Instance
name "ser"
duLibraryName "idx_fpga_lib"
duName "qclic_ser"
elements [
(GiElement
name "HPER"
type "natural"
value "64"
)
]
mwi 0
uid 830,0
)
(Instance
name "timer"
duLibraryName "idx_fpga_lib"
duName "qclic_timer"
elements [
]
mwi 0
uid 972,0
)
(Instance
name "rbuf"
duLibraryName "idx_fpga_lib"
duName "qclic_rbuf"
elements [
]
mwi 0
uid 1038,0
)
(Instance
name "Probe_0"
duLibraryName "idx_fpga_lib"
duName "ProbeBuf"
elements [
]
mwi 0
uid 3342,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl"
)
(vvPair
variable "date"
value "02/ 1/2012"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "01"
)
(vvPair
variable "entity_name"
value "qclictrl"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "qclictrl"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.0c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:19:33"
)
(vvPair
variable "unit"
value "qclictrl"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,72000,78000,73000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,72000,69900,73000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,68000,82000,69000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,68000,81200,69000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,70000,78000,71000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,70000,67400,71000"
st "
QCLI Controller
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,70000,61000,71000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,70000,59300,71000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,69000,98000,73000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,69200,78800,70200"
st "
 
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,68000,98000,69000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,68000,85400,69000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,68000,78000,70000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "64000,68000,71000,70000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,71000,61000,72000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,71000,59300,72000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,72000,61000,73000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,72000,59900,73000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,71000,78000,72000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,71000,71100,72000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "57000,68000,98000,73000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 137,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,45625,22000,46375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "23000,45500,25600,46500"
st "ExpRd"
blo "23000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,46625,22000,47375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "23000,46500,25600,47500"
st "ExpWr"
blo "23000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,44625,22000,45375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "23000,44500,25800,45500"
st "ExpAck"
blo "23000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,47625,22000,48375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "23000,47500,25000,48500"
st "F8M"
blo "23000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,45625,30750,46375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "26700,45500,29000,46500"
st "RdEn"
ju 2
blo "29000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,46625,30750,47375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
font "arial,8,0"
)
xt "26700,46500,29000,47500"
st "WrEn"
ju 2
blo "29000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,48625,22000,49375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "arial,8,0"
)
xt "23000,48500,25200,49500"
st "BdEn"
blo "23000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 138,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,44000,30000,51000"
)
oxt "15000,25000,23000,32000"
ttg (MlTextGroup
uid 139,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 140,0
va (VaSet
font "arial,8,1"
)
xt "23350,51000,28650,52000"
st "idx_fpga_lib"
blo "23350,51800"
tm "BdLibraryNameMgr"
)
*21 (Text
uid 141,0
va (VaSet
font "arial,8,1"
)
xt "23350,52000,27650,53000"
st "subbus_io"
blo "23350,52800"
tm "CptNameMgr"
)
*22 (Text
uid 142,0
va (VaSet
font "arial,8,1"
)
xt "23350,53000,24550,54000"
st "IO"
blo "23350,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 143,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 144,0
text (MLText
uid 145,0
va (VaSet
font "Courier New,8,0"
)
xt "26000,45000,26000,45000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 146,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,49250,23750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*23 (Net
uid 147,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,36000,3800"
st "ExpRd        : std_ulogic
"
)
)
*24 (PortIoIn
uid 153,0
shape (CompositeShape
uid 154,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 155,0
sl 0
ro 270
xt "15000,45625,16500,46375"
)
(Line
uid 156,0
sl 0
ro 270
xt "16500,46000,17000,46000"
pts [
"16500,46000"
"17000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 157,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
font "arial,8,0"
)
xt "11400,45500,14000,46500"
st "ExpRd"
ju 2
blo "14000,46300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 159,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 2,0
)
declText (MLText
uid 160,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,36000,4600"
st "ExpWr        : std_ulogic
"
)
)
*26 (PortIoIn
uid 165,0
shape (CompositeShape
uid 166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 167,0
sl 0
ro 270
xt "15000,46625,16500,47375"
)
(Line
uid 168,0
sl 0
ro 270
xt "16500,47000,17000,47000"
pts [
"16500,47000"
"17000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
font "arial,8,0"
)
xt "11400,46500,14000,47500"
st "ExpWr"
ju 2
blo "14000,47300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 171,0
decl (Decl
n "F8M"
t "std_logic"
o 4
suid 3,0
)
declText (MLText
uid 172,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,35500,5400"
st "F8M          : std_logic
"
)
)
*28 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "15000,47625,16500,48375"
)
(Line
uid 180,0
sl 0
ro 270
xt "16500,48000,17000,48000"
pts [
"16500,48000"
"17000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "arial,8,0"
)
xt "12000,47500,14000,48500"
st "F8M"
ju 2
blo "14000,48300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 183,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 8
suid 4,0
)
declText (MLText
uid 184,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,36000,8600"
st "ExpAck       : std_ulogic
"
)
)
*30 (PortIoOut
uid 189,0
shape (CompositeShape
uid 190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 191,0
sl 0
ro 90
xt "15000,44625,16500,45375"
)
(Line
uid 192,0
sl 0
ro 90
xt "16500,45000,17000,45000"
pts [
"17000,45000"
"16500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 194,0
va (VaSet
font "arial,8,0"
)
xt "11200,44500,14000,45500"
st "ExpAck"
ju 2
blo "14000,45300"
tm "WireNameMgr"
)
)
)
*31 (Blk
uid 195,0
shape (Rectangle
uid 196,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "10000,51000,18000,56000"
)
oxt "15000,37000,23000,42000"
ttg (MlTextGroup
uid 197,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 198,0
va (VaSet
font "arial,8,1"
)
xt "11350,51500,16650,52500"
st "idx_fpga_lib"
blo "11350,52300"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 199,0
va (VaSet
font "arial,8,1"
)
xt "11350,52500,15950,53500"
st "qclic_addr"
blo "11350,53300"
tm "BlkNameMgr"
)
*34 (Text
uid 200,0
va (VaSet
font "arial,8,1"
)
xt "11350,53500,14750,54500"
st "addrdec"
blo "11350,54300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 201,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 202,0
text (MLText
uid 203,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2000,57200,34000,58000"
st "BASE_ADDR = BASE_ADDR    ( std_logic_vector(15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "BASE_ADDR"
)
]
)
viewicon (ZoomableIcon
uid 204,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "10250,54250,11750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*35 (PortIoIn
uid 213,0
shape (CompositeShape
uid 214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 215,0
sl 0
ro 270
xt "6000,52625,7500,53375"
)
(Line
uid 216,0
sl 0
ro 270
xt "7500,53000,8000,53000"
pts [
"7500,53000"
"8000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
font "arial,8,0"
)
xt "3000,52500,5000,53500"
st "Addr"
ju 2
blo "5000,53300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 219,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 6,0
)
declText (MLText
uid 220,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2200,46000,3000"
st "Addr         : std_logic_vector(15 DOWNTO 0)
"
)
)
*37 (Net
uid 221,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 13
suid 7,0
)
declText (MLText
uid 222,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13600,39500,14400"
st "SIGNAL BdEn         : std_ulogic
"
)
)
*38 (Net
uid 251,0
decl (Decl
n "cmd"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 31
suid 9,0
)
declText (MLText
uid 252,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28000,49000,28800"
st "SIGNAL cmd          : std_logic_vector(2 DOWNTO 0)
"
)
)
*39 (Blk
uid 253,0
shape (Rectangle
uid 254,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "55000,43000,63000,57000"
)
oxt "40000,28000,48000,38000"
ttg (MlTextGroup
uid 255,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 256,0
va (VaSet
font "arial,8,1"
)
xt "56350,49500,61650,50500"
st "idx_fpga_lib"
blo "56350,50300"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 257,0
va (VaSet
font "arial,8,1"
)
xt "56350,50500,61750,51500"
st "qclic_engine"
blo "56350,51300"
tm "BlkNameMgr"
)
*42 (Text
uid 258,0
va (VaSet
font "arial,8,1"
)
xt "56350,51500,59250,52500"
st "engine"
blo "56350,52300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 259,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 260,0
text (MLText
uid 261,0
va (VaSet
font "Courier New,8,0"
)
xt "56350,59500,56350,59500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 262,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,55250,56750,56750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*43 (PortIoIn
uid 271,0
shape (CompositeShape
uid 272,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 273,0
sl 0
ro 270
xt "51000,54625,52500,55375"
)
(Line
uid 274,0
sl 0
ro 270
xt "52500,55000,53000,55000"
pts [
"52500,55000"
"53000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 275,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
font "arial,8,0"
)
xt "49700,54500,51000,55500"
st "rst"
ju 2
blo "51000,55300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 277,0
decl (Decl
n "rst"
t "std_logic"
o 7
suid 11,0
)
declText (MLText
uid 278,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,35500,7800"
st "rst          : std_logic
"
)
)
*45 (PortIoIn
uid 295,0
shape (CompositeShape
uid 296,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 297,0
sl 0
ro 270
xt "34000,54625,35500,55375"
)
(Line
uid 298,0
sl 0
ro 270
xt "35500,55000,36000,55000"
pts [
"35500,55000"
"36000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 299,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
font "arial,8,0"
)
xt "33300,55500,36000,56500"
st "WData"
ju 2
blo "36000,56300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 301,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 13,0
)
declText (MLText
uid 302,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,46000,7000"
st "WData        : std_logic_vector(15 DOWNTO 0)
"
)
)
*47 (PortIoOut
uid 311,0
shape (CompositeShape
uid 312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 313,0
sl 0
ro 90
xt "33000,43625,34500,44375"
)
(Line
uid 314,0
sl 0
ro 90
xt "34500,44000,35000,44000"
pts [
"35000,44000"
"34500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 315,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316,0
va (VaSet
font "arial,8,0"
)
xt "32400,42500,35000,43500"
st "RData"
ju 2
blo "35000,43300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 317,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 15,0
)
declText (MLText
uid 318,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,46000,11000"
st "RData        : std_logic_vector(15 DOWNTO 0)
"
)
)
*49 (Net
uid 319,0
decl (Decl
n "WrEn"
t "std_ulogic"
o 28
suid 16,0
)
declText (MLText
uid 320,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25600,39500,26400"
st "SIGNAL WrEn         : std_ulogic
"
)
)
*50 (Net
uid 327,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 19
suid 17,0
)
declText (MLText
uid 328,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18400,39500,19200"
st "SIGNAL RdEn         : std_ulogic
"
)
)
*51 (PortIoOut
uid 371,0
shape (CompositeShape
uid 372,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 373,0
sl 0
ro 270
xt "74500,54625,76000,55375"
)
(Line
uid 374,0
sl 0
ro 270
xt "74000,55000,74500,55000"
pts [
"74000,55000"
"74500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 375,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
font "arial,8,0"
)
xt "73000,55500,75600,56500"
st "QSync"
blo "73000,56300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 381,0
decl (Decl
n "QSync"
t "std_ulogic"
o 9
suid 23,0
)
declText (MLText
uid 382,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,36000,10200"
st "QSync        : std_ulogic
"
)
)
*53 (Net
uid 433,0
decl (Decl
n "qsclk_o"
t "std_ulogic"
o 37
suid 25,0
)
declText (MLText
uid 434,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32800,39500,33600"
st "SIGNAL qsclk_o      : std_ulogic
"
)
)
*54 (Net
uid 435,0
decl (Decl
n "qsclk_i"
t "std_ulogic"
o 36
suid 26,0
)
declText (MLText
uid 436,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32000,39500,32800"
st "SIGNAL qsclk_i      : std_ulogic
"
)
)
*55 (PortIoInOut
uid 459,0
shape (CompositeShape
uid 460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 461,0
sl 0
xt "87500,47625,89000,48375"
)
(Line
uid 462,0
sl 0
xt "87000,48000,87500,48000"
pts [
"87000,48000"
"87500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 463,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
font "arial,8,0"
)
xt "90000,47500,92600,48500"
st "QSClk"
blo "90000,48300"
tm "WireNameMgr"
)
)
)
*56 (SaComponent
uid 477,0
optionalChildren [
*57 (CptPort
uid 487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 488,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,46625,81000,47375"
)
tg (CPTG
uid 489,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 490,0
va (VaSet
font "arial,8,0"
)
xt "82000,46500,82600,47500"
st "i"
blo "82000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i"
t "std_ulogic"
o 5
)
)
)
*58 (CptPort
uid 491,0
ps "OnEdgeStrategy"
shape (Diamond
uid 492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85000,47625,85750,48375"
)
tg (CPTG
uid 493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 494,0
va (VaSet
font "arial,8,0"
)
xt "83000,47500,84000,48500"
st "io"
ju 2
blo "84000,48300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "io"
t "std_logic"
o 4
)
)
)
*59 (CptPort
uid 495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,45625,81000,46375"
)
tg (CPTG
uid 497,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 498,0
va (VaSet
font "arial,8,0"
)
xt "82000,45500,82800,46500"
st "o"
blo "82000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "o"
t "std_ulogic"
o 1
)
)
)
*60 (CptPort
uid 2607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,47625,81000,48375"
)
tg (CPTG
uid 2609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2610,0
va (VaSet
font "arial,8,0"
)
xt "82000,47500,83200,48500"
st "en"
blo "82000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 2
)
)
)
*61 (CptPort
uid 3031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,48625,81000,49375"
)
tg (CPTG
uid 3033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3034,0
va (VaSet
font "arial,8,0"
)
xt "82000,48500,83300,49500"
st "clk"
blo "82000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 478,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,45000,85000,51000"
)
oxt "15000,6000,19000,10000"
ttg (MlTextGroup
uid 479,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 480,0
va (VaSet
font "arial,8,1"
)
xt "81350,42000,86650,43000"
st "idx_fpga_lib"
blo "81350,42800"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 481,0
va (VaSet
font "arial,8,1"
)
xt "81350,43000,85050,44000"
st "qclic_bio"
blo "81350,43800"
tm "CptNameMgr"
)
*64 (Text
uid 482,0
va (VaSet
font "arial,8,1"
)
xt "81350,44000,84750,45000"
st "bio_sclk"
blo "81350,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 483,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 484,0
text (MLText
uid 485,0
va (VaSet
font "Courier New,8,0"
)
xt "59000,44800,59000,44800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 486,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "81250,49250,82750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*65 (Net
uid 511,0
decl (Decl
n "QSClk"
t "std_logic"
o 11
suid 30,0
)
declText (MLText
uid 512,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,35500,11800"
st "QSClk        : std_logic
"
)
)
*66 (SaComponent
uid 527,0
optionalChildren [
*67 (CptPort
uid 515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,52625,81000,53375"
)
tg (CPTG
uid 517,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
font "arial,8,0"
)
xt "82000,52500,82800,53500"
st "o"
blo "82000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "o"
t "std_ulogic"
o 1
)
)
)
*68 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Diamond
uid 520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85000,53625,85750,54375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
font "arial,8,0"
)
xt "83000,53500,84000,54500"
st "io"
ju 2
blo "84000,54300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "io"
t "std_logic"
o 4
)
)
)
*69 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,53625,81000,54375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
font "arial,8,0"
)
xt "82000,53500,82600,54500"
st "i"
blo "82000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i"
t "std_ulogic"
o 5
)
)
)
*70 (CptPort
uid 2611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,54625,81000,55375"
)
tg (CPTG
uid 2613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2614,0
va (VaSet
font "arial,8,0"
)
xt "82000,54500,83200,55500"
st "en"
blo "82000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 2
)
)
)
*71 (CptPort
uid 3035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,55625,81000,56375"
)
tg (CPTG
uid 3037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3038,0
va (VaSet
font "arial,8,0"
)
xt "82000,55500,83300,56500"
st "clk"
blo "82000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 528,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,52000,85000,58000"
)
oxt "56000,33000,60000,37000"
ttg (MlTextGroup
uid 529,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 530,0
va (VaSet
font "arial,8,1"
)
xt "81350,58000,86650,59000"
st "idx_fpga_lib"
blo "81350,58800"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 531,0
va (VaSet
font "arial,8,1"
)
xt "81350,59000,85050,60000"
st "qclic_bio"
blo "81350,59800"
tm "CptNameMgr"
)
*74 (Text
uid 532,0
va (VaSet
font "arial,8,1"
)
xt "81350,60000,85350,61000"
st "bio_sdata"
blo "81350,60800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 533,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 534,0
text (MLText
uid 535,0
va (VaSet
font "Courier New,8,0"
)
xt "85000,52000,85000,52000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 536,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "81250,56250,82750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*75 (Net
uid 545,0
decl (Decl
n "qsdata_o"
t "std_ulogic"
o 39
suid 32,0
)
declText (MLText
uid 546,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,34400,39500,35200"
st "SIGNAL qsdata_o     : std_ulogic
"
)
)
*76 (Net
uid 547,0
decl (Decl
n "qsdata_i"
t "std_ulogic"
o 38
suid 33,0
)
declText (MLText
uid 548,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,33600,39500,34400"
st "SIGNAL qsdata_i     : std_ulogic
"
)
)
*77 (PortIoInOut
uid 555,0
shape (CompositeShape
uid 556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 557,0
sl 0
xt "87500,53625,89000,54375"
)
(Line
uid 558,0
sl 0
xt "87000,54000,87500,54000"
pts [
"87000,54000"
"87500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 560,0
va (VaSet
font "arial,8,0"
)
xt "90000,53500,93100,54500"
st "QSData"
blo "90000,54300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 561,0
decl (Decl
n "QSData"
t "std_logic"
o 12
suid 35,0
)
declText (MLText
uid 562,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,35500,12600"
st "QSData       : std_logic
"
)
)
*79 (Blk
uid 563,0
shape (Rectangle
uid 564,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "72000,59000,80000,67000"
)
oxt "56000,41000,64000,49000"
ttg (MlTextGroup
uid 565,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 566,0
va (VaSet
font "arial,8,1"
)
xt "73350,60500,78650,61500"
st "idx_fpga_lib"
blo "73350,61300"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 567,0
va (VaSet
font "arial,8,1"
)
xt "73350,61500,77250,62500"
st "qclic_ram"
blo "73350,62300"
tm "BlkNameMgr"
)
*82 (Text
uid 568,0
va (VaSet
font "arial,8,1"
)
xt "73350,62500,75150,63500"
st "ram"
blo "73350,63300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 569,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 570,0
text (MLText
uid 571,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "73350,68500,73350,68500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 572,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,65250,73750,66750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"rRd"
"rWr"
"raddr"
"ram_wdata"
"ram_rdata"
"F8M"
"rst"
]
)
*83 (Net
uid 583,0
decl (Decl
n "raddr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 42
suid 37,0
)
declText (MLText
uid 584,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,36800,49000,37600"
st "SIGNAL raddr        : std_logic_vector(6 DOWNTO 0)
"
)
)
*84 (Net
uid 625,0
decl (Decl
n "rRd"
t "std_ulogic"
o 40
suid 42,0
)
declText (MLText
uid 626,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35200,39500,36000"
st "SIGNAL rRd          : std_ulogic
"
)
)
*85 (Net
uid 627,0
decl (Decl
n "rWr"
t "std_ulogic"
o 41
suid 43,0
)
declText (MLText
uid 628,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,36000,39500,36800"
st "SIGNAL rWr          : std_ulogic
"
)
)
*86 (Net
uid 633,0
decl (Decl
n "ram_wdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 44
suid 46,0
)
declText (MLText
uid 634,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,38400,49500,39200"
st "SIGNAL ram_wdata    : std_logic_vector(15 DOWNTO 0)
"
)
)
*87 (Net
uid 635,0
decl (Decl
n "ram_rdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 43
suid 47,0
)
declText (MLText
uid 636,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,37600,49500,38400"
st "SIGNAL ram_rdata    : std_logic_vector(15 DOWNTO 0)
"
)
)
*88 (Blk
uid 762,0
shape (Rectangle
uid 763,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,52000,43000,60000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 764,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 765,0
va (VaSet
font "arial,8,1"
)
xt "38350,60500,43650,61500"
st "idx_fpga_lib"
blo "38350,61300"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 766,0
va (VaSet
font "arial,8,1"
)
xt "38350,61500,43050,62500"
st "qclic_wbuf"
blo "38350,62300"
tm "BlkNameMgr"
)
*91 (Text
uid 767,0
va (VaSet
font "arial,8,1"
)
xt "38350,62500,40550,63500"
st "wbuf"
blo "38350,63300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 768,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 769,0
text (MLText
uid 770,0
va (VaSet
font "Courier New,8,0"
)
xt "39350,65500,39350,65500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 771,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,58250,39750,59750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*92 (Net
uid 792,0
decl (Decl
n "WrEnB"
t "std_logic"
o 29
suid 51,0
)
declText (MLText
uid 793,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26400,39000,27200"
st "SIGNAL WrEnB        : std_logic
"
)
)
*93 (Net
uid 804,0
decl (Decl
n "cmdB"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 32
suid 53,0
)
declText (MLText
uid 805,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28800,49000,29600"
st "SIGNAL cmdB         : std_logic_vector(2 DOWNTO 0)
"
)
)
*94 (Net
uid 816,0
decl (Decl
n "WDataB"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 55,0
)
declText (MLText
uid 817,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23200,49500,24000"
st "SIGNAL WDataB       : std_logic_vector(15 DOWNTO 0)
"
)
)
*95 (Net
uid 828,0
decl (Decl
n "WrAck"
t "std_logic"
o 27
suid 57,0
)
declText (MLText
uid 829,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24800,39000,25600"
st "SIGNAL WrAck        : std_logic
"
)
)
*96 (Blk
uid 830,0
shape (Rectangle
uid 831,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "69000,46000,72000,56000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 832,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 833,0
va (VaSet
font "arial,8,1"
)
xt "69350,42500,74650,43500"
st "idx_fpga_lib"
blo "69350,43300"
tm "BdLibraryNameMgr"
)
*98 (Text
uid 834,0
va (VaSet
font "arial,8,1"
)
xt "69350,43500,72950,44500"
st "qclic_ser"
blo "69350,44300"
tm "BlkNameMgr"
)
*99 (Text
uid 835,0
va (VaSet
font "arial,8,1"
)
xt "69350,44500,70850,45500"
st "ser"
blo "69350,45300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 836,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 837,0
text (MLText
uid 838,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "67000,56200,81500,57000"
st "HPER = 64    ( natural )  "
)
header ""
)
elements [
(GiElement
name "HPER"
type "natural"
value "64"
)
]
)
viewicon (ZoomableIcon
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "69250,54250,70750,55750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*100 (Net
uid 880,0
decl (Decl
n "WrSer"
t "std_logic"
o 30
suid 62,0
)
declText (MLText
uid 881,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27200,39000,28000"
st "SIGNAL WrSer        : std_logic
"
)
)
*101 (Net
uid 882,0
decl (Decl
n "RdSer"
t "std_logic"
o 22
suid 63,0
)
declText (MLText
uid 883,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20800,39000,21600"
st "SIGNAL RdSer        : std_logic
"
)
)
*102 (Net
uid 884,0
decl (Decl
n "Busy"
t "std_logic"
o 14
suid 64,0
)
declText (MLText
uid 885,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14400,39000,15200"
st "SIGNAL Busy         : std_logic
"
)
)
*103 (Net
uid 886,0
decl (Decl
n "WDataS"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 65,0
)
declText (MLText
uid 887,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24000,49500,24800"
st "SIGNAL WDataS       : std_logic_vector(15 DOWNTO 0)
"
)
)
*104 (Net
uid 898,0
decl (Decl
n "RDataS"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 67,0
)
declText (MLText
uid 899,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16800,49500,17600"
st "SIGNAL RDataS       : std_logic_vector(15 DOWNTO 0)
"
)
)
*105 (Net
uid 910,0
decl (Decl
n "RdAck"
t "std_logic"
o 18
suid 69,0
)
declText (MLText
uid 911,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17600,39000,18400"
st "SIGNAL RdAck        : std_logic
"
)
)
*106 (Blk
uid 972,0
shape (Rectangle
uid 973,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "55000,35000,63000,40000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 974,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 975,0
va (VaSet
font "arial,8,1"
)
xt "56350,35500,61650,36500"
st "idx_fpga_lib"
blo "56350,36300"
tm "BdLibraryNameMgr"
)
*108 (Text
uid 976,0
va (VaSet
font "arial,8,1"
)
xt "56350,36500,61150,37500"
st "qclic_timer"
blo "56350,37300"
tm "BlkNameMgr"
)
*109 (Text
uid 977,0
va (VaSet
font "arial,8,1"
)
xt "56350,37500,58650,38500"
st "timer"
blo "56350,38300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 978,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 979,0
text (MLText
uid 980,0
va (VaSet
font "Courier New,8,0"
)
xt "56350,45500,56350,45500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 981,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,38250,56750,39750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*110 (Net
uid 1002,0
decl (Decl
n "timeout"
t "std_logic"
o 45
suid 74,0
)
declText (MLText
uid 1003,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,39200,39000,40000"
st "SIGNAL timeout      : std_logic
"
)
)
*111 (Net
uid 1004,0
decl (Decl
n "TOrst"
t "std_logic"
o 23
suid 75,0
)
declText (MLText
uid 1005,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21600,39000,22400"
st "SIGNAL TOrst        : std_logic
"
)
)
*112 (Blk
uid 1038,0
shape (Rectangle
uid 1039,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,42000,44000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1040,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
uid 1041,0
va (VaSet
font "arial,8,1"
)
xt "38350,43500,43650,44500"
st "idx_fpga_lib"
blo "38350,44300"
tm "BdLibraryNameMgr"
)
*114 (Text
uid 1042,0
va (VaSet
font "arial,8,1"
)
xt "38350,44500,42850,45500"
st "qclic_rbuf"
blo "38350,45300"
tm "BlkNameMgr"
)
*115 (Text
uid 1043,0
va (VaSet
font "arial,8,1"
)
xt "38350,45500,40350,46500"
st "rbuf"
blo "38350,46300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1044,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1045,0
text (MLText
uid 1046,0
va (VaSet
font "Courier New,8,0"
)
xt "39350,53500,39350,53500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1047,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,49250,39750,50750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*116 (Net
uid 1066,0
decl (Decl
n "TOset"
t "std_logic"
o 24
suid 78,0
)
declText (MLText
uid 1067,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22400,39000,23200"
st "SIGNAL TOset        : std_logic
"
)
)
*117 (Net
uid 1090,0
decl (Decl
n "qcli_status"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 35
suid 81,0
)
declText (MLText
uid 1091,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31200,49500,32000"
st "SIGNAL qcli_status  : std_logic_vector(15 DOWNTO 0)
"
)
)
*118 (Net
uid 1092,0
decl (Decl
n "ctrlr_status"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 82,0
)
declText (MLText
uid 1093,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29600,49500,30400"
st "SIGNAL ctrlr_status : std_logic_vector(15 DOWNTO 0)
"
)
)
*119 (Net
uid 1122,0
decl (Decl
n "FIFO_rdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 16
suid 85,0
)
declText (MLText
uid 1123,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16000,49500,16800"
st "SIGNAL FIFO_rdata   : std_logic_vector(15 DOWNTO 0)
"
)
)
*120 (Net
uid 1134,0
decl (Decl
n "RdFIFO"
t "std_logic"
o 21
suid 87,0
)
declText (MLText
uid 1135,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20000,39000,20800"
st "SIGNAL RdFIFO       : std_logic
"
)
)
*121 (Net
uid 1154,0
decl (Decl
n "RdFAck"
t "std_logic"
o 20
suid 89,0
)
declText (MLText
uid 1155,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19200,39000,20000"
st "SIGNAL RdFAck       : std_logic
"
)
)
*122 (Net
uid 1359,0
decl (Decl
n "Ctrlr_rst"
t "std_logic"
o 15
suid 91,0
)
declText (MLText
uid 1360,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15200,39000,16000"
st "SIGNAL Ctrlr_rst    : std_logic
"
)
)
*123 (PortIoIn
uid 2362,0
shape (CompositeShape
uid 2363,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2364,0
sl 0
ro 270
xt "66000,54625,67500,55375"
)
(Line
uid 2365,0
sl 0
ro 270
xt "67500,55000,68000,55000"
pts [
"67500,55000"
"68000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2366,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2367,0
va (VaSet
font "arial,8,0"
)
xt "63200,54500,66000,55500"
st "QNBsy"
ju 2
blo "66000,55300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 2370,0
decl (Decl
n "QNBsy"
t "std_logic"
o 5
suid 94,0
)
declText (MLText
uid 2371,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,35500,6200"
st "QNBsy        : std_logic
"
)
)
*125 (Net
uid 2629,0
decl (Decl
n "oen"
t "std_logic"
o 34
suid 98,0
)
declText (MLText
uid 2630,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30400,39000,31200"
st "SIGNAL oen          : std_logic
"
)
)
*126 (PortIoOut
uid 3254,0
shape (CompositeShape
uid 3255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3256,0
sl 0
ro 270
xt "78500,28625,80000,29375"
)
(Line
uid 3257,0
sl 0
ro 270
xt "78000,29000,78500,29000"
pts [
"78000,29000"
"78500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3258,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3259,0
va (VaSet
font "arial,8,0"
)
xt "80000,28500,82400,29500"
st "Probe"
blo "80000,29300"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 3266,0
decl (Decl
n "Probe"
t "std_logic"
o 46
suid 99,0
)
declText (MLText
uid 3267,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,35500,9400"
st "Probe        : std_logic
"
)
)
*128 (SaComponent
uid 3342,0
optionalChildren [
*129 (CptPort
uid 3334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,28625,68000,29375"
)
tg (CPTG
uid 3336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3337,0
va (VaSet
font "arial,8,0"
)
xt "69000,28500,69600,29500"
st "i"
blo "69000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
*130 (CptPort
uid 3338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,28625,76750,29375"
)
tg (CPTG
uid 3340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3341,0
va (VaSet
font "arial,8,0"
)
xt "74200,28500,75000,29500"
st "o"
ju 2
blo "75000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 3343,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "68000,28000,76000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3344,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 3345,0
va (VaSet
font "arial,8,1"
)
xt "69350,31000,74650,32000"
st "idx_fpga_lib"
blo "69350,31800"
tm "BdLibraryNameMgr"
)
*132 (Text
uid 3346,0
va (VaSet
font "arial,8,1"
)
xt "69350,32000,73350,33000"
st "ProbeBuf"
blo "69350,32800"
tm "CptNameMgr"
)
*133 (Text
uid 3347,0
va (VaSet
font "arial,8,1"
)
xt "69350,33000,72750,34000"
st "Probe_0"
blo "69350,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3348,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3349,0
text (MLText
uid 3350,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,28000,72000,28000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3351,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "68250,29250,69750,30750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*134 (Wire
uid 149,0
shape (OrthoPolyLine
uid 150,0
va (VaSet
vasetType 3
)
xt "17000,46000,21250,46000"
pts [
"21250,46000"
"17000,46000"
]
)
start &13
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "16250,45000,18850,46000"
st "ExpRd"
blo "16250,45800"
tm "WireNameMgr"
)
)
on &23
)
*135 (Wire
uid 161,0
shape (OrthoPolyLine
uid 162,0
va (VaSet
vasetType 3
)
xt "17000,47000,21250,47000"
pts [
"21250,47000"
"17000,47000"
]
)
start &14
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17250,46000,19850,47000"
st "ExpWr"
blo "17250,46800"
tm "WireNameMgr"
)
)
on &25
)
*136 (Wire
uid 173,0
shape (OrthoPolyLine
uid 174,0
va (VaSet
vasetType 3
)
xt "17000,48000,21250,48000"
pts [
"21250,48000"
"17000,48000"
]
)
start &16
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "18250,47000,20250,48000"
st "F8M"
blo "18250,47800"
tm "WireNameMgr"
)
)
on &27
)
*137 (Wire
uid 185,0
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
)
xt "17000,45000,21250,45000"
pts [
"21250,45000"
"17000,45000"
]
)
start &15
end &30
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "14750,44000,17550,45000"
st "ExpAck"
blo "14750,44800"
tm "WireNameMgr"
)
)
on &29
)
*138 (Wire
uid 207,0
shape (OrthoPolyLine
uid 208,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,53000,10000,53000"
pts [
"8000,53000"
"10000,53000"
]
)
start &35
end &31
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "7000,52000,9000,53000"
st "Addr"
blo "7000,52800"
tm "WireNameMgr"
)
)
on &36
)
*139 (Wire
uid 223,0
shape (OrthoPolyLine
uid 224,0
va (VaSet
vasetType 3
)
xt "18000,49000,21250,53000"
pts [
"21250,49000"
"20000,49000"
"20000,53000"
"18000,53000"
]
)
start &19
end &31
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 228,0
va (VaSet
font "arial,8,0"
)
xt "17000,49000,19200,50000"
st "BdEn"
blo "17000,49800"
tm "WireNameMgr"
)
)
on &37
)
*140 (Wire
uid 243,0
shape (OrthoPolyLine
uid 244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,54000,38000,54000"
pts [
"18000,54000"
"38000,54000"
]
)
start &31
end &88
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 250,0
va (VaSet
font "arial,8,0"
)
xt "35000,53000,36800,54000"
st "cmd"
blo "35000,53800"
tm "WireNameMgr"
)
)
on &38
)
*141 (Wire
uid 265,0
shape (OrthoPolyLine
uid 266,0
va (VaSet
vasetType 3
)
xt "53000,55000,55000,55000"
pts [
"53000,55000"
"55000,55000"
]
)
start &43
end &39
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 270,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "53000,54000,54300,55000"
st "rst"
blo "53000,54800"
tm "WireNameMgr"
)
)
on &44
)
*142 (Wire
uid 279,0
shape (OrthoPolyLine
uid 280,0
va (VaSet
vasetType 3
)
xt "51000,54000,55000,54000"
pts [
"51000,54000"
"55000,54000"
]
)
end &39
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 284,0
va (VaSet
font "arial,8,0"
)
xt "52000,53000,54000,54000"
st "F8M"
blo "52000,53800"
tm "WireNameMgr"
)
)
on &27
)
*143 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,55000,38000,55000"
pts [
"36000,55000"
"38000,55000"
]
)
start &45
end &88
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "35000,54000,37700,55000"
st "WData"
blo "35000,54800"
tm "WireNameMgr"
)
)
on &46
)
*144 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,44000,38000,44000"
pts [
"38000,44000"
"35000,44000"
]
)
start &112
end &47
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "35000,43000,37600,44000"
st "RData"
blo "35000,43800"
tm "WireNameMgr"
)
)
on &48
)
*145 (Wire
uid 321,0
optionalChildren [
*146 (BdJunction
uid 3760,0
ps "OnConnectorStrategy"
shape (Circle
uid 3761,0
va (VaSet
vasetType 1
)
xt "31600,46600,32400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 322,0
va (VaSet
vasetType 3
)
xt "30750,47000,38000,53000"
pts [
"30750,47000"
"32000,47000"
"32000,53000"
"38000,53000"
]
)
start &18
end &88
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326,0
va (VaSet
font "arial,8,0"
)
xt "34000,52000,36300,53000"
st "WrEn"
blo "34000,52800"
tm "WireNameMgr"
)
)
on &49
)
*147 (Wire
uid 329,0
shape (OrthoPolyLine
uid 330,0
va (VaSet
vasetType 3
)
xt "30750,46000,38000,46000"
pts [
"30750,46000"
"38000,46000"
]
)
start &17
end &112
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334,0
va (VaSet
font "arial,8,0"
)
xt "35000,45000,37300,46000"
st "RdEn"
blo "35000,45800"
tm "WireNameMgr"
)
)
on &50
)
*148 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "72000,46000,80250,47000"
pts [
"72000,47000"
"76000,47000"
"76000,46000"
"80250,46000"
]
)
start &96
end &59
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
font "arial,8,0"
)
xt "73000,46000,76000,47000"
st "qsclk_o"
blo "73000,46800"
tm "WireNameMgr"
)
)
on &53
)
*149 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "72000,53000,80250,53000"
pts [
"72000,53000"
"80250,53000"
]
)
start &96
end &67
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "73000,52000,76500,53000"
st "qsdata_o"
blo "73000,52800"
tm "WireNameMgr"
)
)
on &75
)
*150 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
)
xt "72000,55000,74000,55000"
pts [
"72000,55000"
"74000,55000"
]
)
start &96
end &51
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71000,54000,73600,55000"
st "QSync"
blo "71000,54800"
tm "WireNameMgr"
)
)
on &52
)
*151 (Wire
uid 425,0
shape (OrthoPolyLine
uid 426,0
va (VaSet
vasetType 3
)
xt "72000,47000,80250,48000"
pts [
"80250,47000"
"77000,47000"
"77000,48000"
"72000,48000"
]
)
start &57
end &96
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 432,0
va (VaSet
font "arial,8,0"
)
xt "73000,47000,75800,48000"
st "qsclk_i"
blo "73000,47800"
tm "WireNameMgr"
)
)
on &54
)
*152 (Wire
uid 507,0
shape (OrthoPolyLine
uid 508,0
va (VaSet
vasetType 3
)
xt "85750,48000,87000,48000"
pts [
"85750,48000"
"87000,48000"
]
)
start &58
end &55
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "85750,47000,88350,48000"
st "QSClk"
blo "85750,47800"
tm "WireNameMgr"
)
)
on &65
)
*153 (Wire
uid 539,0
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
)
xt "72000,54000,80250,54000"
pts [
"80250,54000"
"72000,54000"
]
)
start &69
end &96
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
font "arial,8,0"
)
xt "73000,53000,76300,54000"
st "qsdata_i"
blo "73000,53800"
tm "WireNameMgr"
)
)
on &76
)
*154 (Wire
uid 551,0
shape (OrthoPolyLine
uid 552,0
va (VaSet
vasetType 3
)
xt "85750,54000,87000,54000"
pts [
"85750,54000"
"87000,54000"
]
)
start &68
end &77
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 554,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "87750,53000,90850,54000"
st "QSData"
blo "87750,53800"
tm "WireNameMgr"
)
)
on &78
)
*155 (Wire
uid 575,0
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,57000,72000,60000"
pts [
"62000,57000"
"62000,60000"
"72000,60000"
]
)
start &39
end &79
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 582,0
va (VaSet
font "arial,8,0"
)
xt "63000,59000,67800,60000"
st "raddr : (6:0)"
blo "63000,59800"
tm "WireNameMgr"
)
)
on &83
)
*156 (Wire
uid 587,0
shape (OrthoPolyLine
uid 588,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,57000,72000,61000"
pts [
"61000,57000"
"61000,61000"
"72000,61000"
]
)
start &39
end &79
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 594,0
va (VaSet
font "arial,8,0"
)
xt "63000,60000,70000,61000"
st "ram_wdata : (15:0)"
blo "63000,60800"
tm "WireNameMgr"
)
)
on &86
)
*157 (Wire
uid 597,0
shape (OrthoPolyLine
uid 598,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,57000,72000,62000"
pts [
"72000,62000"
"60000,62000"
"60000,57000"
]
)
start &79
end &39
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 604,0
va (VaSet
font "arial,8,0"
)
xt "63000,61000,69800,62000"
st "ram_rdata : (15:0)"
blo "63000,61800"
tm "WireNameMgr"
)
)
on &87
)
*158 (Wire
uid 607,0
shape (OrthoPolyLine
uid 608,0
va (VaSet
vasetType 3
)
xt "59000,57000,72000,63000"
pts [
"59000,57000"
"59000,63000"
"72000,63000"
]
)
start &39
end &79
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 614,0
va (VaSet
font "arial,8,0"
)
xt "63000,62000,64700,63000"
st "rWr"
blo "63000,62800"
tm "WireNameMgr"
)
)
on &85
)
*159 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "58000,57000,72000,64000"
pts [
"58000,57000"
"58000,64000"
"72000,64000"
]
)
start &39
end &79
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
font "arial,8,0"
)
xt "63000,63000,64700,64000"
st "rRd"
blo "63000,63800"
tm "WireNameMgr"
)
)
on &84
)
*160 (Wire
uid 653,0
shape (OrthoPolyLine
uid 654,0
va (VaSet
vasetType 3
)
xt "62000,65000,72000,65000"
pts [
"62000,65000"
"72000,65000"
]
)
end &79
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 658,0
va (VaSet
font "arial,8,0"
)
xt "63000,64000,65000,65000"
st "F8M"
blo "63000,64800"
tm "WireNameMgr"
)
)
on &27
)
*161 (Wire
uid 661,0
shape (OrthoPolyLine
uid 662,0
va (VaSet
vasetType 3
)
xt "62000,66000,72000,66000"
pts [
"62000,66000"
"72000,66000"
]
)
end &79
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 668,0
va (VaSet
font "arial,8,0"
)
xt "63000,65000,64300,66000"
st "rst"
blo "63000,65800"
tm "WireNameMgr"
)
)
on &44
)
*162 (Wire
uid 784,0
shape (OrthoPolyLine
uid 785,0
va (VaSet
vasetType 3
)
xt "43000,50000,55000,54000"
pts [
"43000,54000"
"46000,54000"
"46000,50000"
"55000,50000"
]
)
start &88
end &39
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 791,0
va (VaSet
font "arial,8,0"
)
xt "51000,49000,53800,50000"
st "WrEnB"
blo "51000,49800"
tm "WireNameMgr"
)
)
on &92
)
*163 (Wire
uid 796,0
shape (OrthoPolyLine
uid 797,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,51000,55000,55000"
pts [
"43000,55000"
"47000,55000"
"47000,51000"
"55000,51000"
]
)
start &88
end &39
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 803,0
va (VaSet
font "arial,8,0"
)
xt "51000,50000,53300,51000"
st "cmdB"
blo "51000,50800"
tm "WireNameMgr"
)
)
on &93
)
*164 (Wire
uid 808,0
shape (OrthoPolyLine
uid 809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,52000,55000,56000"
pts [
"43000,56000"
"48000,56000"
"48000,52000"
"55000,52000"
]
)
start &88
end &39
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 815,0
va (VaSet
font "arial,8,0"
)
xt "51000,51000,54200,52000"
st "WDataB"
blo "51000,51800"
tm "WireNameMgr"
)
)
on &94
)
*165 (Wire
uid 820,0
shape (OrthoPolyLine
uid 821,0
va (VaSet
vasetType 3
)
xt "43000,53000,55000,57000"
pts [
"55000,53000"
"49000,53000"
"49000,57000"
"43000,57000"
]
)
start &39
end &88
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 827,0
va (VaSet
font "arial,8,0"
)
xt "51000,52000,53600,53000"
st "WrAck"
blo "51000,52800"
tm "WireNameMgr"
)
)
on &95
)
*166 (Wire
uid 842,0
shape (OrthoPolyLine
uid 843,0
va (VaSet
vasetType 3
)
xt "63000,47000,69000,47000"
pts [
"63000,47000"
"69000,47000"
]
)
start &39
end &96
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 849,0
va (VaSet
font "arial,8,0"
)
xt "64000,46000,66600,47000"
st "WrSer"
blo "64000,46800"
tm "WireNameMgr"
)
)
on &100
)
*167 (Wire
uid 852,0
shape (OrthoPolyLine
uid 853,0
va (VaSet
vasetType 3
)
xt "63000,48000,69000,48000"
pts [
"63000,48000"
"69000,48000"
]
)
start &39
end &96
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 859,0
va (VaSet
font "arial,8,0"
)
xt "64000,47000,66600,48000"
st "RdSer"
blo "64000,47800"
tm "WireNameMgr"
)
)
on &101
)
*168 (Wire
uid 862,0
shape (OrthoPolyLine
uid 863,0
va (VaSet
vasetType 3
)
xt "63000,49000,69000,49000"
pts [
"69000,49000"
"63000,49000"
]
)
start &96
end &39
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 869,0
va (VaSet
font "arial,8,0"
)
xt "64000,48000,66000,49000"
st "Busy"
blo "64000,48800"
tm "WireNameMgr"
)
)
on &102
)
*169 (Wire
uid 872,0
shape (OrthoPolyLine
uid 873,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,51000,69000,51000"
pts [
"63000,51000"
"69000,51000"
]
)
start &39
end &96
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 879,0
va (VaSet
font "arial,8,0"
)
xt "64000,50000,67200,51000"
st "WDataS"
blo "64000,50800"
tm "WireNameMgr"
)
)
on &103
)
*170 (Wire
uid 890,0
shape (OrthoPolyLine
uid 891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,52000,69000,52000"
pts [
"69000,52000"
"63000,52000"
]
)
start &96
end &39
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 897,0
va (VaSet
font "arial,8,0"
)
xt "64000,51000,67100,52000"
st "RDataS"
blo "64000,51800"
tm "WireNameMgr"
)
)
on &104
)
*171 (Wire
uid 902,0
shape (OrthoPolyLine
uid 903,0
va (VaSet
vasetType 3
)
xt "63000,50000,69000,50000"
pts [
"69000,50000"
"63000,50000"
]
)
start &96
end &39
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 909,0
va (VaSet
font "arial,8,0"
)
xt "64000,49000,66600,50000"
st "RdAck"
blo "64000,49800"
tm "WireNameMgr"
)
)
on &105
)
*172 (Wire
uid 932,0
shape (OrthoPolyLine
uid 933,0
va (VaSet
vasetType 3
)
xt "65000,53000,69000,53000"
pts [
"65000,53000"
"69000,53000"
]
)
end &96
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
font "arial,8,0"
)
xt "66000,52000,68000,53000"
st "F8M"
blo "66000,52800"
tm "WireNameMgr"
)
)
on &27
)
*173 (Wire
uid 942,0
shape (OrthoPolyLine
uid 943,0
va (VaSet
vasetType 3
)
xt "65000,54000,69000,54000"
pts [
"65000,54000"
"69000,54000"
]
)
end &96
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 949,0
va (VaSet
font "arial,8,0"
)
xt "66000,53000,67300,54000"
st "rst"
blo "66000,53800"
tm "WireNameMgr"
)
)
on &44
)
*174 (Wire
uid 952,0
shape (OrthoPolyLine
uid 953,0
va (VaSet
vasetType 3
)
xt "34000,58000,38000,58000"
pts [
"34000,58000"
"38000,58000"
]
)
end &88
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 959,0
va (VaSet
font "arial,8,0"
)
xt "35000,57000,37000,58000"
st "F8M"
blo "35000,57800"
tm "WireNameMgr"
)
)
on &27
)
*175 (Wire
uid 962,0
shape (OrthoPolyLine
uid 963,0
va (VaSet
vasetType 3
)
xt "34000,59000,38000,59000"
pts [
"34000,59000"
"38000,59000"
]
)
end &88
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 968,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 969,0
va (VaSet
font "arial,8,0"
)
xt "35000,58000,36300,59000"
st "rst"
blo "35000,58800"
tm "WireNameMgr"
)
)
on &44
)
*176 (Wire
uid 984,0
shape (OrthoPolyLine
uid 985,0
va (VaSet
vasetType 3
)
xt "57000,40000,57000,43000"
pts [
"57000,40000"
"57000,42000"
"57000,43000"
]
)
start &106
end &39
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 991,0
va (VaSet
font "arial,8,0"
)
xt "54000,41000,56800,42000"
st "timeout"
blo "54000,41800"
tm "WireNameMgr"
)
)
on &110
)
*177 (Wire
uid 994,0
shape (OrthoPolyLine
uid 995,0
va (VaSet
vasetType 3
)
xt "60000,40000,60000,43000"
pts [
"60000,43000"
"60000,42000"
"60000,40000"
]
)
start &39
end &106
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1001,0
va (VaSet
font "arial,8,0"
)
xt "61000,41000,63400,42000"
st "TOrst"
blo "61000,41800"
tm "WireNameMgr"
)
)
on &111
)
*178 (Wire
uid 1016,0
shape (OrthoPolyLine
uid 1017,0
va (VaSet
vasetType 3
)
xt "51000,38000,55000,38000"
pts [
"51000,38000"
"55000,38000"
]
)
end &106
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1023,0
va (VaSet
font "arial,8,0"
)
xt "52000,37000,53300,38000"
st "rst"
blo "52000,37800"
tm "WireNameMgr"
)
)
on &44
)
*179 (Wire
uid 1030,0
shape (OrthoPolyLine
uid 1031,0
va (VaSet
vasetType 3
)
xt "51000,37000,55000,37000"
pts [
"51000,37000"
"55000,37000"
]
)
end &106
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1037,0
va (VaSet
font "arial,8,0"
)
xt "52000,36000,54000,37000"
st "F8M"
blo "52000,36800"
tm "WireNameMgr"
)
)
on &27
)
*180 (Wire
uid 1048,0
shape (OrthoPolyLine
uid 1049,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,45000,38000,45000"
pts [
"33000,45000"
"38000,45000"
]
)
end &112
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1053,0
va (VaSet
font "arial,8,0"
)
xt "35000,44000,36800,45000"
st "cmd"
blo "35000,44800"
tm "WireNameMgr"
)
)
on &38
)
*181 (Wire
uid 1058,0
shape (OrthoPolyLine
uid 1059,0
va (VaSet
vasetType 3
)
xt "44000,36000,55000,43000"
pts [
"44000,43000"
"50000,43000"
"50000,36000"
"55000,36000"
]
)
start &112
end &106
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1065,0
va (VaSet
font "arial,8,0"
)
xt "45000,42000,47500,43000"
st "TOset"
blo "45000,42800"
tm "WireNameMgr"
)
)
on &116
)
*182 (Wire
uid 1072,0
shape (OrthoPolyLine
uid 1073,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,44000,55000,44000"
pts [
"55000,44000"
"44000,44000"
]
)
start &39
end &112
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1079,0
va (VaSet
font "arial,8,0"
)
xt "50000,43000,54500,44000"
st "qcli_status"
blo "50000,43800"
tm "WireNameMgr"
)
)
on &117
)
*183 (Wire
uid 1082,0
shape (OrthoPolyLine
uid 1083,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,45000,55000,45000"
pts [
"55000,45000"
"44000,45000"
]
)
start &39
end &112
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1089,0
va (VaSet
font "arial,8,0"
)
xt "50000,44000,54600,45000"
st "ctrlr_status"
blo "50000,44800"
tm "WireNameMgr"
)
)
on &118
)
*184 (Wire
uid 1096,0
shape (OrthoPolyLine
uid 1097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,46000,55000,46000"
pts [
"55000,46000"
"44000,46000"
]
)
start &39
end &112
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1103,0
va (VaSet
font "arial,8,0"
)
xt "50000,45000,54700,46000"
st "FIFO_rdata"
blo "50000,45800"
tm "WireNameMgr"
)
)
on &119
)
*185 (Wire
uid 1106,0
shape (OrthoPolyLine
uid 1107,0
va (VaSet
vasetType 3
)
xt "34000,49000,38000,49000"
pts [
"34000,49000"
"38000,49000"
]
)
end &112
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1111,0
va (VaSet
font "arial,8,0"
)
xt "35000,48000,37000,49000"
st "F8M"
blo "35000,48800"
tm "WireNameMgr"
)
)
on &27
)
*186 (Wire
uid 1114,0
shape (OrthoPolyLine
uid 1115,0
va (VaSet
vasetType 3
)
xt "34000,50000,38000,50000"
pts [
"34000,50000"
"38000,50000"
]
)
end &112
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1119,0
va (VaSet
font "arial,8,0"
)
xt "35000,49000,36300,50000"
st "rst"
blo "35000,49800"
tm "WireNameMgr"
)
)
on &44
)
*187 (Wire
uid 1126,0
shape (OrthoPolyLine
uid 1127,0
va (VaSet
vasetType 3
)
xt "44000,47000,55000,47000"
pts [
"44000,47000"
"55000,47000"
]
)
start &112
end &39
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1133,0
va (VaSet
font "arial,8,0"
)
xt "50000,46000,53200,47000"
st "RdFIFO"
blo "50000,46800"
tm "WireNameMgr"
)
)
on &120
)
*188 (Wire
uid 1146,0
shape (OrthoPolyLine
uid 1147,0
va (VaSet
vasetType 3
)
xt "44000,48000,55000,48000"
pts [
"55000,48000"
"44000,48000"
]
)
start &39
end &112
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1153,0
va (VaSet
font "arial,8,0"
)
xt "50000,47000,53100,48000"
st "RdFAck"
blo "50000,47800"
tm "WireNameMgr"
)
)
on &121
)
*189 (Wire
uid 1351,0
shape (OrthoPolyLine
uid 1352,0
va (VaSet
vasetType 3
)
xt "43000,49000,55000,53000"
pts [
"43000,53000"
"45000,53000"
"45000,49000"
"55000,49000"
]
)
start &88
end &39
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1358,0
va (VaSet
font "arial,8,0"
)
xt "50000,48000,53300,49000"
st "Ctrlr_rst"
blo "50000,48800"
tm "WireNameMgr"
)
)
on &122
)
*190 (Wire
uid 2356,0
shape (OrthoPolyLine
uid 2357,0
va (VaSet
vasetType 3
)
xt "68000,55000,69000,55000"
pts [
"68000,55000"
"69000,55000"
]
)
start &123
end &96
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2361,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "69000,54000,71800,55000"
st "QNBsy"
blo "69000,54800"
tm "WireNameMgr"
)
)
on &124
)
*191 (Wire
uid 2617,0
optionalChildren [
*192 (BdJunction
uid 2627,0
ps "OnConnectorStrategy"
shape (Circle
uid 2628,0
va (VaSet
vasetType 1
)
xt "76600,48600,77400,49400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2618,0
va (VaSet
vasetType 3
)
xt "72000,48000,80250,49000"
pts [
"72000,49000"
"78000,49000"
"78000,48000"
"80250,48000"
]
)
start &96
end &60
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2622,0
va (VaSet
font "arial,8,0"
)
xt "73000,48000,74600,49000"
st "oen"
blo "73000,48800"
tm "WireNameMgr"
)
)
on &125
)
*193 (Wire
uid 2623,0
shape (OrthoPolyLine
uid 2624,0
va (VaSet
vasetType 3
)
xt "77000,49000,80250,55000"
pts [
"77000,49000"
"77000,55000"
"80250,55000"
]
)
start &192
end &70
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2626,0
ro 90
va (VaSet
font "arial,8,0"
)
xt "76000,51000,77000,52600"
st "oen"
blo "76200,51000"
tm "WireNameMgr"
)
)
on &125
)
*194 (Wire
uid 3039,0
optionalChildren [
*195 (BdJunction
uid 3049,0
ps "OnConnectorStrategy"
shape (Circle
uid 3050,0
va (VaSet
vasetType 1
)
xt "78600,55600,79400,56400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3040,0
va (VaSet
vasetType 3
)
xt "77000,56000,80250,56000"
pts [
"77000,56000"
"80250,56000"
]
)
end &71
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3042,0
va (VaSet
font "arial,8,0"
)
xt "77250,55000,79250,56000"
st "F8M"
blo "77250,55800"
tm "WireNameMgr"
)
)
on &27
)
*196 (Wire
uid 3045,0
shape (OrthoPolyLine
uid 3046,0
va (VaSet
vasetType 3
)
xt "79000,49000,80250,56000"
pts [
"79000,56000"
"79000,49000"
"80250,49000"
]
)
start &195
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3048,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "78000,50000,80000,51000"
st "F8M"
blo "78000,50800"
tm "WireNameMgr"
)
)
on &27
)
*197 (Wire
uid 3260,0
shape (OrthoPolyLine
uid 3261,0
va (VaSet
vasetType 3
)
xt "76750,29000,78000,29000"
pts [
"76750,29000"
"78000,29000"
]
)
start &130
end &126
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3265,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "77000,26600,78000,29000"
st "Probe"
blo "77800,29000"
tm "WireNameMgr"
)
)
on &127
)
*198 (Wire
uid 3756,0
shape (OrthoPolyLine
uid 3757,0
va (VaSet
vasetType 3
)
xt "32000,29000,67250,47000"
pts [
"32000,47000"
"32000,41000"
"49000,41000"
"49000,29000"
"67250,29000"
]
)
start &146
end &129
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3759,0
va (VaSet
font "arial,8,0"
)
xt "64250,28000,66550,29000"
st "WrEn"
blo "64250,28800"
tm "WireNameMgr"
)
)
on &49
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *199 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*200 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*201 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*203 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*204 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*205 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*206 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*207 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*208 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "21,51,1281,974"
viewArea "3300,15900,85460,77046"
cachedDiagramExtent "0,0,98000,73000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\proteus\\Ansel,winspool,"
fileName "ANSEL"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1013
paperHeight 783
windowsPaperWidth 1013
windowsPaperHeight 783
paperType "LETTER"
windowsPaperName "LETTER"
windowsPaperType 1
scale 70
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 3761,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*210 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*211 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*213 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*214 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*216 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*217 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*219 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*220 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*222 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*223 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*225 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*226 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*227 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*229 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,200,25400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1200,22700,2200"
st "Ports:"
blo "20000,2000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,200,23800,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,200,20000,200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,12600,27100,13600"
st "Diagram Signals:"
blo "20000,13400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,200,24700,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,200,20000,200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 101,0
usingSuid 1
emptyRow *230 (LEmptyRow
)
uid 54,0
optionalChildren [
*231 (RefLabelRowHdr
)
*232 (TitleRowHdr
)
*233 (FilterRowHdr
)
*234 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*235 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*236 (GroupColHdr
tm "GroupColHdrMgr"
)
*237 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*238 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*239 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*240 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*241 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*242 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*243 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 229,0
)
*244 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 2,0
)
)
uid 231,0
)
*245 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_logic"
o 4
suid 3,0
)
)
uid 233,0
)
*246 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 8
suid 4,0
)
)
uid 235,0
)
*247 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 6,0
)
)
uid 237,0
)
*248 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 13
suid 7,0
)
)
uid 239,0
)
*249 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cmd"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 31
suid 9,0
)
)
uid 383,0
)
*250 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
suid 11,0
)
)
uid 385,0
)
*251 (LeafLogPort
port (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 13,0
)
)
uid 387,0
)
*252 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 15,0
)
)
uid 389,0
)
*253 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_ulogic"
o 28
suid 16,0
)
)
uid 391,0
)
*254 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 19
suid 17,0
)
)
uid 393,0
)
*255 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "QSync"
t "std_ulogic"
o 9
suid 23,0
)
)
uid 399,0
)
*256 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "qsclk_o"
t "std_ulogic"
o 37
suid 25,0
)
)
uid 453,0
)
*257 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "qsclk_i"
t "std_ulogic"
o 36
suid 26,0
)
)
uid 455,0
)
*258 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "QSClk"
t "std_logic"
o 11
suid 30,0
)
)
uid 513,0
)
*259 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "qsdata_o"
t "std_ulogic"
o 39
suid 32,0
)
)
uid 637,0
)
*260 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "qsdata_i"
t "std_ulogic"
o 38
suid 33,0
)
)
uid 639,0
)
*261 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "QSData"
t "std_logic"
o 12
suid 35,0
)
)
uid 641,0
)
*262 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "raddr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 42
suid 37,0
)
)
uid 643,0
)
*263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rRd"
t "std_ulogic"
o 40
suid 42,0
)
)
uid 645,0
)
*264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rWr"
t "std_ulogic"
o 41
suid 43,0
)
)
uid 647,0
)
*265 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ram_wdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 44
suid 46,0
)
)
uid 649,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ram_rdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 43
suid 47,0
)
)
uid 651,0
)
*267 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEnB"
t "std_logic"
o 29
suid 51,0
)
)
uid 912,0
)
*268 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cmdB"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 32
suid 53,0
)
)
uid 914,0
)
*269 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WDataB"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 55,0
)
)
uid 916,0
)
*270 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrAck"
t "std_logic"
o 27
suid 57,0
)
)
uid 918,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrSer"
t "std_logic"
o 30
suid 62,0
)
)
uid 920,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdSer"
t "std_logic"
o 22
suid 63,0
)
)
uid 922,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Busy"
t "std_logic"
o 14
suid 64,0
)
)
uid 924,0
)
*274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WDataS"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 65,0
)
)
uid 926,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RDataS"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 67,0
)
)
uid 928,0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdAck"
t "std_logic"
o 18
suid 69,0
)
)
uid 930,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "timeout"
t "std_logic"
o 45
suid 74,0
)
)
uid 1024,0
)
*278 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TOrst"
t "std_logic"
o 23
suid 75,0
)
)
uid 1026,0
)
*279 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TOset"
t "std_logic"
o 24
suid 78,0
)
)
uid 1068,0
)
*280 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "qcli_status"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 35
suid 81,0
)
)
uid 1136,0
)
*281 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ctrlr_status"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 82,0
)
)
uid 1138,0
)
*282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "FIFO_rdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 16
suid 85,0
)
)
uid 1140,0
)
*283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdFIFO"
t "std_logic"
o 21
suid 87,0
)
)
uid 1142,0
)
*284 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdFAck"
t "std_logic"
o 20
suid 89,0
)
)
uid 1156,0
)
*285 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Ctrlr_rst"
t "std_logic"
o 15
suid 91,0
)
)
uid 1369,0
)
*286 (LeafLogPort
port (LogicalPort
decl (Decl
n "QNBsy"
t "std_logic"
o 5
suid 94,0
)
)
uid 2372,0
)
*287 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "oen"
t "std_logic"
o 34
suid 98,0
)
)
uid 2631,0
)
*288 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Probe"
t "std_logic"
o 46
suid 99,0
)
)
uid 3252,0
scheme 0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*289 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *290 (MRCItem
litem &230
pos 46
dimension 20
)
uid 69,0
optionalChildren [
*291 (MRCItem
litem &231
pos 0
dimension 20
uid 70,0
)
*292 (MRCItem
litem &232
pos 1
dimension 23
uid 71,0
)
*293 (MRCItem
litem &233
pos 2
hidden 1
dimension 20
uid 72,0
)
*294 (MRCItem
litem &243
pos 0
dimension 20
uid 230,0
)
*295 (MRCItem
litem &244
pos 1
dimension 20
uid 232,0
)
*296 (MRCItem
litem &245
pos 2
dimension 20
uid 234,0
)
*297 (MRCItem
litem &246
pos 6
dimension 20
uid 236,0
)
*298 (MRCItem
litem &247
pos 3
dimension 20
uid 238,0
)
*299 (MRCItem
litem &248
pos 12
dimension 20
uid 240,0
)
*300 (MRCItem
litem &249
pos 13
dimension 20
uid 384,0
)
*301 (MRCItem
litem &250
pos 4
dimension 20
uid 386,0
)
*302 (MRCItem
litem &251
pos 5
dimension 20
uid 388,0
)
*303 (MRCItem
litem &252
pos 7
dimension 20
uid 390,0
)
*304 (MRCItem
litem &253
pos 14
dimension 20
uid 392,0
)
*305 (MRCItem
litem &254
pos 15
dimension 20
uid 394,0
)
*306 (MRCItem
litem &255
pos 8
dimension 20
uid 400,0
)
*307 (MRCItem
litem &256
pos 16
dimension 20
uid 454,0
)
*308 (MRCItem
litem &257
pos 17
dimension 20
uid 456,0
)
*309 (MRCItem
litem &258
pos 9
dimension 20
uid 514,0
)
*310 (MRCItem
litem &259
pos 18
dimension 20
uid 638,0
)
*311 (MRCItem
litem &260
pos 19
dimension 20
uid 640,0
)
*312 (MRCItem
litem &261
pos 10
dimension 20
uid 642,0
)
*313 (MRCItem
litem &262
pos 20
dimension 20
uid 644,0
)
*314 (MRCItem
litem &263
pos 21
dimension 20
uid 646,0
)
*315 (MRCItem
litem &264
pos 22
dimension 20
uid 648,0
)
*316 (MRCItem
litem &265
pos 23
dimension 20
uid 650,0
)
*317 (MRCItem
litem &266
pos 24
dimension 20
uid 652,0
)
*318 (MRCItem
litem &267
pos 25
dimension 20
uid 913,0
)
*319 (MRCItem
litem &268
pos 26
dimension 20
uid 915,0
)
*320 (MRCItem
litem &269
pos 27
dimension 20
uid 917,0
)
*321 (MRCItem
litem &270
pos 28
dimension 20
uid 919,0
)
*322 (MRCItem
litem &271
pos 29
dimension 20
uid 921,0
)
*323 (MRCItem
litem &272
pos 30
dimension 20
uid 923,0
)
*324 (MRCItem
litem &273
pos 31
dimension 20
uid 925,0
)
*325 (MRCItem
litem &274
pos 32
dimension 20
uid 927,0
)
*326 (MRCItem
litem &275
pos 33
dimension 20
uid 929,0
)
*327 (MRCItem
litem &276
pos 34
dimension 20
uid 931,0
)
*328 (MRCItem
litem &277
pos 35
dimension 20
uid 1025,0
)
*329 (MRCItem
litem &278
pos 36
dimension 20
uid 1027,0
)
*330 (MRCItem
litem &279
pos 37
dimension 20
uid 1069,0
)
*331 (MRCItem
litem &280
pos 38
dimension 20
uid 1137,0
)
*332 (MRCItem
litem &281
pos 39
dimension 20
uid 1139,0
)
*333 (MRCItem
litem &282
pos 40
dimension 20
uid 1141,0
)
*334 (MRCItem
litem &283
pos 41
dimension 20
uid 1143,0
)
*335 (MRCItem
litem &284
pos 42
dimension 20
uid 1157,0
)
*336 (MRCItem
litem &285
pos 43
dimension 20
uid 1370,0
)
*337 (MRCItem
litem &286
pos 11
dimension 20
uid 2373,0
)
*338 (MRCItem
litem &287
pos 44
dimension 20
uid 2632,0
)
*339 (MRCItem
litem &288
pos 45
dimension 20
uid 3253,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*340 (MRCItem
litem &234
pos 0
dimension 20
uid 74,0
)
*341 (MRCItem
litem &236
pos 1
dimension 50
uid 75,0
)
*342 (MRCItem
litem &237
pos 2
dimension 100
uid 76,0
)
*343 (MRCItem
litem &238
pos 3
dimension 50
uid 77,0
)
*344 (MRCItem
litem &239
pos 4
dimension 100
uid 78,0
)
*345 (MRCItem
litem &240
pos 5
dimension 100
uid 79,0
)
*346 (MRCItem
litem &241
pos 6
dimension 50
uid 80,0
)
*347 (MRCItem
litem &242
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *348 (LEmptyRow
)
uid 83,0
optionalChildren [
*349 (RefLabelRowHdr
)
*350 (TitleRowHdr
)
*351 (FilterRowHdr
)
*352 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*353 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*354 (GroupColHdr
tm "GroupColHdrMgr"
)
*355 (NameColHdr
tm "GenericNameColHdrMgr"
)
*356 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*357 (InitColHdr
tm "GenericValueColHdrMgr"
)
*358 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*359 (EolColHdr
tm "GenericEolColHdrMgr"
)
*360 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"1000\""
)
uid 669,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*361 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *362 (MRCItem
litem &348
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*363 (MRCItem
litem &349
pos 0
dimension 20
uid 98,0
)
*364 (MRCItem
litem &350
pos 1
dimension 23
uid 99,0
)
*365 (MRCItem
litem &351
pos 2
hidden 1
dimension 20
uid 100,0
)
*366 (MRCItem
litem &360
pos 0
dimension 20
uid 670,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*367 (MRCItem
litem &352
pos 0
dimension 20
uid 102,0
)
*368 (MRCItem
litem &354
pos 1
dimension 50
uid 103,0
)
*369 (MRCItem
litem &355
pos 2
dimension 100
uid 104,0
)
*370 (MRCItem
litem &356
pos 3
dimension 172
uid 105,0
)
*371 (MRCItem
litem &357
pos 4
dimension 55
uid 106,0
)
*372 (MRCItem
litem &358
pos 5
dimension 50
uid 107,0
)
*373 (MRCItem
litem &359
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
