# vsim -c -novopt -sv_seed random testbench -do "run -all ; exit" 
# Start time: 11:13:01 on Jun 02,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.testbench_sv_unit
# Loading work.processor_interface
# Loading work.agnt_pkg
# Loading work.test_pkg
# Loading work.testbench
# Loading work.Main_Processor
# Loading work.mux2_1_1bit
# Loading work.adder_internal
# Loading work.Control_Unit
# Loading work.reg_file
# Loading work.mux4_1_16bit
# Loading work.ALU
# Loading work.Adder
# Loading work.black_box
# Loading work.gray_box
# Loading work.wallace_8bit
# Loading work.halfadder
# Loading work.full_adder
# Loading work.data_mem
# Loading work.comp
# Loading mtiUvm.questa_uvm_pkg
# ** Warning: (vsim-8637) testbench.sv(380): A modport ('monitor_if_mp') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /test_pkg File: testbench.sv
# ** Warning: (vsim-8637) testbench.sv(189): A modport ('driver_if_mp') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /agnt_pkg::processor_driver File: testbench.sv
# ** Warning: (vsim-8637) testbench.sv(193): A modport ('driver_if_mp') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /agnt_pkg::processor_driver File: testbench.sv
# Loading /tools/mentor/questa/10.5c/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Sv_Seed = 2519766173
# run -all 
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test processor_test...
# UVM_INFO testbench.sv(883) @ 0: uvm_test_top.env [] Called env::connect_phase
# ------------------------------------------------------------------
# Name                       Type                        Size  Value
# ------------------------------------------------------------------
# uvm_test_top               processor_test              -     @462 
#   env                      processor_env               -     @470 
#     agent                  processor_agent             -     @482 
#       driver               processor_driver            -     @523 
#         Drv2Sb             uvm_analysis_port           -     @673 
#         rsp_port           uvm_analysis_port           -     @540 
#         seq_item_port      uvm_seq_item_pull_port      -     @531 
#       sequencer            uvm_sequencer               -     @549 
#         rsp_export         uvm_analysis_export         -     @557 
#         seq_item_export    uvm_seq_item_pull_imp       -     @663 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     mon                    processor_monitor           -     @490 
#       Mon2Sb               uvm_analysis_port           -     @688 
#       aport                uvm_analysis_port           -     @697 
#     sb                     processor_scoreboard        -     @498 
#       Drv2Sb               uvm_analysis_imp_drv_trans  -     @715 
#       Mon2Sb               uvm_analysis_imp_mon_trans  -     @706 
#       drv_fifo             uvm_tlm_fifo #(T)           -     @724 
#         get_ap             uvm_analysis_port           -     @759 
#         get_peek_export    uvm_get_peek_imp            -     @741 
#         put_ap             uvm_analysis_port           -     @750 
#         put_export         uvm_put_imp                 -     @732 
#       mon_fifo             uvm_tlm_fifo #(T)           -     @768 
#         get_ap             uvm_analysis_port           -     @803 
#         get_peek_export    uvm_get_peek_imp            -     @785 
#         put_ap             uvm_analysis_port           -     @794 
#         put_export         uvm_put_imp                 -     @776 
#     sub                    processor_subscriber        -     @506 
#       analysis_imp         uvm_analysis_imp            -     @514 
#       aport                uvm_analysis_imp            -     @813 
# ------------------------------------------------------------------
# UVM_WARNING testbench.sv(928) @ 0: uvm_test_top [] processor test!
# UVM_INFO testbench.sv(602) @ 200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a48d Expected Instruction=a48d 
# 
# UVM_ERROR testbench.sv(847) @ 200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d77d Expected Instruction=d77d 
# 
# UVM_ERROR testbench.sv(847) @ 400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad59 Expected Instruction=ad59 
# 
# UVM_ERROR testbench.sv(847) @ 600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f94 Expected Instruction=0f94 
# 
# UVM_ERROR testbench.sv(847) @ 800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca6c Expected Instruction=ca6c 
# 
# UVM_ERROR testbench.sv(847) @ 1000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8585 Expected Instruction=8585 
# 
# UVM_ERROR testbench.sv(847) @ 1200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9c0 Expected Instruction=e9c0 
# 
# UVM_ERROR testbench.sv(847) @ 1400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ece Expected Instruction=8ece 
# 
# UVM_ERROR testbench.sv(847) @ 1600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa5b Expected Instruction=aa5b 
# 
# UVM_ERROR testbench.sv(847) @ 1800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 2000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d48 Expected Instruction=9d48 
# 
# UVM_ERROR testbench.sv(847) @ 2000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 2200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3aa7 Expected Instruction=3aa7 
# 
# UVM_ERROR testbench.sv(847) @ 2200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 2400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d03d Expected Instruction=d03d 
# 
# UVM_INFO testbench.sv(605) @ 2400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 2400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53309 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 2600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a48c Expected Instruction=a48c 
# 
# UVM_ERROR testbench.sv(847) @ 2600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 2800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef4a Expected Instruction=ef4a 
# 
# UVM_ERROR testbench.sv(847) @ 2800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 3000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1013 Expected Instruction=1013 
# 
# UVM_INFO testbench.sv(605) @ 3000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 3000000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 3200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c318 Expected Instruction=c318 
# 
# UVM_ERROR testbench.sv(847) @ 3200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 3400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebde Expected Instruction=ebde 
# 
# UVM_ERROR testbench.sv(847) @ 3400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 3600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebd9 Expected Instruction=ebd9 
# 
# UVM_ERROR testbench.sv(847) @ 3600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 3800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ba8 Expected Instruction=8ba8 
# 
# UVM_ERROR testbench.sv(847) @ 3800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 4000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1458 Expected Instruction=1458 
# 
# UVM_ERROR testbench.sv(847) @ 4000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 4200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5af4 Expected Instruction=5af4 
# 
# UVM_ERROR testbench.sv(847) @ 4200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 4400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44ad Expected Instruction=44ad 
# 
# UVM_ERROR testbench.sv(847) @ 4400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 4600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21ed Expected Instruction=21ed 
# 
# UVM_ERROR testbench.sv(847) @ 4600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 4800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c77b Expected Instruction=c77b 
# 
# UVM_ERROR testbench.sv(847) @ 4800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 5000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e49 Expected Instruction=5e49 
# 
# UVM_ERROR testbench.sv(847) @ 5000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 5200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8807 Expected Instruction=8807 
# 
# UVM_INFO testbench.sv(605) @ 5200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 5200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 5400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=483b Expected Instruction=483b 
# 
# UVM_INFO testbench.sv(605) @ 5400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 5400000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 5600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e745 Expected Instruction=e745 
# 
# UVM_ERROR testbench.sv(847) @ 5600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 5800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50bc Expected Instruction=50bc 
# 
# UVM_ERROR testbench.sv(847) @ 5800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 6000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8f8 Expected Instruction=e8f8 
# 
# UVM_ERROR testbench.sv(847) @ 6000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 6200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba4a Expected Instruction=ba4a 
# 
# UVM_ERROR testbench.sv(847) @ 6200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 6400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e767 Expected Instruction=e767 
# 
# UVM_ERROR testbench.sv(847) @ 6400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 6600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6159 Expected Instruction=6159 
# 
# UVM_ERROR testbench.sv(847) @ 6600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 6800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5ef Expected Instruction=e5ef 
# 
# UVM_ERROR testbench.sv(847) @ 6800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 7000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a8f Expected Instruction=8a8f 
# 
# UVM_ERROR testbench.sv(847) @ 7000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 7200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1de6 Expected Instruction=1de6 
# 
# UVM_ERROR testbench.sv(847) @ 7200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 7400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a81d Expected Instruction=a81d 
# 
# UVM_INFO testbench.sv(605) @ 7400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 7400000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 7600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f6e Expected Instruction=3f6e 
# 
# UVM_ERROR testbench.sv(847) @ 7600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 7800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6564 Expected Instruction=6564 
# 
# UVM_ERROR testbench.sv(847) @ 7800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 8000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4507 Expected Instruction=4507 
# 
# UVM_ERROR testbench.sv(847) @ 8000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 8200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0ef Expected Instruction=d0ef 
# 
# UVM_ERROR testbench.sv(847) @ 8200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 8400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6da3 Expected Instruction=6da3 
# 
# UVM_ERROR testbench.sv(847) @ 8400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 8600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a72 Expected Instruction=3a72 
# 
# UVM_ERROR testbench.sv(847) @ 8600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 8800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc41 Expected Instruction=dc41 
# 
# UVM_ERROR testbench.sv(847) @ 8800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 9000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5022 Expected Instruction=5022 
# 
# UVM_INFO testbench.sv(605) @ 9000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 9000000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 9200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b11c Expected Instruction=b11c 
# 
# UVM_ERROR testbench.sv(847) @ 9200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 9400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21b8 Expected Instruction=21b8 
# 
# UVM_ERROR testbench.sv(847) @ 9400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 9600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9509 Expected Instruction=9509 
# 
# UVM_ERROR testbench.sv(847) @ 9600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 9800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=135f Expected Instruction=135f 
# 
# UVM_ERROR testbench.sv(847) @ 9800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 10000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c888 Expected Instruction=c888 
# 
# UVM_ERROR testbench.sv(847) @ 10000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 10200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a030 Expected Instruction=a030 
# 
# UVM_INFO testbench.sv(605) @ 10200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 10200000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 10400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32a6 Expected Instruction=32a6 
# 
# UVM_ERROR testbench.sv(847) @ 10400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 10600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a161 Expected Instruction=a161 
# 
# UVM_ERROR testbench.sv(847) @ 10600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 10800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0911 Expected Instruction=0911 
# 
# UVM_ERROR testbench.sv(847) @ 10800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 11000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9214 Expected Instruction=9214 
# 
# UVM_INFO testbench.sv(605) @ 11000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 11000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 11200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e354 Expected Instruction=e354 
# 
# UVM_ERROR testbench.sv(847) @ 11200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 11400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=085c Expected Instruction=085c 
# 
# UVM_ERROR testbench.sv(847) @ 11400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 11600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8e9 Expected Instruction=c8e9 
# 
# UVM_ERROR testbench.sv(847) @ 11600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 11800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2162 Expected Instruction=2162 
# 
# UVM_ERROR testbench.sv(847) @ 11800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 12000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b237 Expected Instruction=b237 
# 
# UVM_INFO testbench.sv(605) @ 12000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 12000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 12200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ac0 Expected Instruction=4ac0 
# 
# UVM_ERROR testbench.sv(847) @ 12200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 12400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfab Expected Instruction=bfab 
# 
# UVM_ERROR testbench.sv(847) @ 12400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 12600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30e6 Expected Instruction=30e6 
# 
# UVM_ERROR testbench.sv(847) @ 12600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 12800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8af3 Expected Instruction=8af3 
# 
# UVM_ERROR testbench.sv(847) @ 12800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 13000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=001d Expected Instruction=001d 
# 
# UVM_INFO testbench.sv(605) @ 13000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 13000000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 13200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=603c Expected Instruction=603c 
# 
# UVM_INFO testbench.sv(605) @ 13200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(716) @ 13200000: uvm_test_top.env.sb [EXOR/EXNOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 13400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ded1 Expected Instruction=ded1 
# 
# UVM_ERROR testbench.sv(847) @ 13400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 13600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ef5 Expected Instruction=1ef5 
# 
# UVM_ERROR testbench.sv(847) @ 13600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 13800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d56 Expected Instruction=6d56 
# 
# UVM_ERROR testbench.sv(847) @ 13800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 14000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d94 Expected Instruction=4d94 
# 
# UVM_ERROR testbench.sv(847) @ 14000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 14200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94a8 Expected Instruction=94a8 
# 
# UVM_ERROR testbench.sv(847) @ 14200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 14400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22a3 Expected Instruction=22a3 
# 
# UVM_ERROR testbench.sv(847) @ 14400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 14600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34ee Expected Instruction=34ee 
# 
# UVM_ERROR testbench.sv(847) @ 14600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 14800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d23e Expected Instruction=d23e 
# 
# UVM_INFO testbench.sv(605) @ 14800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 14800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53822 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 15000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea47 Expected Instruction=ea47 
# 
# UVM_ERROR testbench.sv(847) @ 15000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 15200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b408 Expected Instruction=b408 
# 
# UVM_INFO testbench.sv(605) @ 15200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(795) @ 15200000: uvm_test_top.env.sb [MEM_STORE_ADDR_PASS ] Actual Mem Addr=0 Expected Mem Addr=0 
# 
# UVM_ERROR testbench.sv(810) @ 15200000: uvm_test_top.env.sb [MEM_STORE_EN_FAIL] Actual Calculation=0 Expected Calculation=1 
# 
# UVM_INFO testbench.sv(602) @ 15400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f2e Expected Instruction=6f2e 
# 
# UVM_ERROR testbench.sv(847) @ 15400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 15600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48ce Expected Instruction=48ce 
# 
# UVM_ERROR testbench.sv(847) @ 15600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 15800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e369 Expected Instruction=e369 
# 
# UVM_ERROR testbench.sv(847) @ 15800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 16000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3805 Expected Instruction=3805 
# 
# UVM_INFO testbench.sv(605) @ 16000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 16000000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 16200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a75 Expected Instruction=7a75 
# 
# UVM_ERROR testbench.sv(847) @ 16200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 16400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcc2 Expected Instruction=bcc2 
# 
# UVM_ERROR testbench.sv(847) @ 16400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 16600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb1b Expected Instruction=eb1b 
# 
# UVM_ERROR testbench.sv(847) @ 16600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 16800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44e4 Expected Instruction=44e4 
# 
# UVM_ERROR testbench.sv(847) @ 16800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 17000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b508 Expected Instruction=b508 
# 
# UVM_ERROR testbench.sv(847) @ 17000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 17200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a675 Expected Instruction=a675 
# 
# UVM_ERROR testbench.sv(847) @ 17200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 17400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8448 Expected Instruction=8448 
# 
# UVM_ERROR testbench.sv(847) @ 17400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 17600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09f7 Expected Instruction=09f7 
# 
# UVM_ERROR testbench.sv(847) @ 17600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 17800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30b1 Expected Instruction=30b1 
# 
# UVM_ERROR testbench.sv(847) @ 17800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 18000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a50 Expected Instruction=6a50 
# 
# UVM_ERROR testbench.sv(847) @ 18000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 18200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c7d Expected Instruction=0c7d 
# 
# UVM_ERROR testbench.sv(847) @ 18200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 18400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b484 Expected Instruction=b484 
# 
# UVM_ERROR testbench.sv(847) @ 18400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 18600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43e2 Expected Instruction=43e2 
# 
# UVM_ERROR testbench.sv(847) @ 18600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 18800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f1d Expected Instruction=5f1d 
# 
# UVM_ERROR testbench.sv(847) @ 18800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 19000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1eaf Expected Instruction=1eaf 
# 
# UVM_ERROR testbench.sv(847) @ 19000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 19200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2efc Expected Instruction=2efc 
# 
# UVM_ERROR testbench.sv(847) @ 19200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 19400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19be Expected Instruction=19be 
# 
# UVM_ERROR testbench.sv(847) @ 19400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 19600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1de Expected Instruction=a1de 
# 
# UVM_ERROR testbench.sv(847) @ 19600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 19800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08da Expected Instruction=08da 
# 
# UVM_ERROR testbench.sv(847) @ 19800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 20000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b79 Expected Instruction=4b79 
# 
# UVM_ERROR testbench.sv(847) @ 20000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 20200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57f6 Expected Instruction=57f6 
# 
# UVM_ERROR testbench.sv(847) @ 20200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 20400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d6a Expected Instruction=3d6a 
# 
# UVM_ERROR testbench.sv(847) @ 20400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 20600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d45 Expected Instruction=8d45 
# 
# UVM_ERROR testbench.sv(847) @ 20600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 20800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0615 Expected Instruction=0615 
# 
# UVM_INFO testbench.sv(605) @ 20800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 20800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 21000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61a0 Expected Instruction=61a0 
# 
# UVM_ERROR testbench.sv(847) @ 21000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 21200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcdb Expected Instruction=bcdb 
# 
# UVM_ERROR testbench.sv(847) @ 21200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 21400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbc7 Expected Instruction=bbc7 
# 
# UVM_ERROR testbench.sv(847) @ 21400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 21600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3589 Expected Instruction=3589 
# 
# UVM_ERROR testbench.sv(847) @ 21600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 21800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=145c Expected Instruction=145c 
# 
# UVM_ERROR testbench.sv(847) @ 21800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 22000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=090d Expected Instruction=090d 
# 
# UVM_ERROR testbench.sv(847) @ 22000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 22200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78e3 Expected Instruction=78e3 
# 
# UVM_ERROR testbench.sv(847) @ 22200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 22400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c806 Expected Instruction=c806 
# 
# UVM_INFO testbench.sv(605) @ 22400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 22400000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 22600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e89 Expected Instruction=1e89 
# 
# UVM_ERROR testbench.sv(847) @ 22600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 22800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f45 Expected Instruction=1f45 
# 
# UVM_ERROR testbench.sv(847) @ 22800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 23000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=796e Expected Instruction=796e 
# 
# UVM_ERROR testbench.sv(847) @ 23000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 23200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d741 Expected Instruction=d741 
# 
# UVM_ERROR testbench.sv(847) @ 23200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 23400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c04 Expected Instruction=0c04 
# 
# UVM_INFO testbench.sv(605) @ 23400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 23400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 23600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0f6 Expected Instruction=c0f6 
# 
# UVM_ERROR testbench.sv(847) @ 23600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 23800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab5d Expected Instruction=ab5d 
# 
# UVM_ERROR testbench.sv(847) @ 23800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 24000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26ad Expected Instruction=26ad 
# 
# UVM_ERROR testbench.sv(847) @ 24000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 24200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7804 Expected Instruction=7804 
# 
# UVM_INFO testbench.sv(605) @ 24200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 24200000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 24400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0a1 Expected Instruction=a0a1 
# 
# UVM_ERROR testbench.sv(847) @ 24400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 24600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e69c Expected Instruction=e69c 
# 
# UVM_ERROR testbench.sv(847) @ 24600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 24800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64ea Expected Instruction=64ea 
# 
# UVM_ERROR testbench.sv(847) @ 24800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 25000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0eb5 Expected Instruction=0eb5 
# 
# UVM_ERROR testbench.sv(847) @ 25000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 25200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29e4 Expected Instruction=29e4 
# 
# UVM_ERROR testbench.sv(847) @ 25200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 25400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69ba Expected Instruction=69ba 
# 
# UVM_ERROR testbench.sv(847) @ 25400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 25600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2de1 Expected Instruction=2de1 
# 
# UVM_ERROR testbench.sv(847) @ 25600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 25800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7678 Expected Instruction=7678 
# 
# UVM_ERROR testbench.sv(847) @ 25800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 26000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=863a Expected Instruction=863a 
# 
# UVM_INFO testbench.sv(605) @ 26000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 26000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 26200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c190 Expected Instruction=c190 
# 
# UVM_ERROR testbench.sv(847) @ 26200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 26400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f4e Expected Instruction=3f4e 
# 
# UVM_ERROR testbench.sv(847) @ 26400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 26600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71ef Expected Instruction=71ef 
# 
# UVM_ERROR testbench.sv(847) @ 26600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 26800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ab9 Expected Instruction=0ab9 
# 
# UVM_ERROR testbench.sv(847) @ 26800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 27000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92fe Expected Instruction=92fe 
# 
# UVM_ERROR testbench.sv(847) @ 27000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 27200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57fe Expected Instruction=57fe 
# 
# UVM_ERROR testbench.sv(847) @ 27200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 27400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6a0 Expected Instruction=a6a0 
# 
# UVM_ERROR testbench.sv(847) @ 27400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 27600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=67f4 Expected Instruction=67f4 
# 
# UVM_ERROR testbench.sv(847) @ 27600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 27800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9a3 Expected Instruction=b9a3 
# 
# UVM_ERROR testbench.sv(847) @ 27800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 28000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3733 Expected Instruction=3733 
# 
# UVM_ERROR testbench.sv(847) @ 28000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 28200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59fd Expected Instruction=59fd 
# 
# UVM_ERROR testbench.sv(847) @ 28200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 28400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a227 Expected Instruction=a227 
# 
# UVM_INFO testbench.sv(605) @ 28400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 28400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 28600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12c9 Expected Instruction=12c9 
# 
# UVM_ERROR testbench.sv(847) @ 28600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 28800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f18 Expected Instruction=3f18 
# 
# UVM_ERROR testbench.sv(847) @ 28800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 29000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=edc7 Expected Instruction=edc7 
# 
# UVM_ERROR testbench.sv(847) @ 29000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 29200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10ae Expected Instruction=10ae 
# 
# UVM_ERROR testbench.sv(847) @ 29200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 29400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6632 Expected Instruction=6632 
# 
# UVM_INFO testbench.sv(605) @ 29400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 29400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 29600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4931 Expected Instruction=4931 
# 
# UVM_ERROR testbench.sv(847) @ 29600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 29800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf3e Expected Instruction=bf3e 
# 
# UVM_ERROR testbench.sv(847) @ 29800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 30000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1e2 Expected Instruction=c1e2 
# 
# UVM_ERROR testbench.sv(847) @ 30000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 30200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d73 Expected Instruction=7d73 
# 
# UVM_ERROR testbench.sv(847) @ 30200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 30400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0752 Expected Instruction=0752 
# 
# UVM_ERROR testbench.sv(847) @ 30400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 30600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=369f Expected Instruction=369f 
# 
# UVM_ERROR testbench.sv(847) @ 30600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 30800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd44 Expected Instruction=dd44 
# 
# UVM_ERROR testbench.sv(847) @ 30800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 31000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16f2 Expected Instruction=16f2 
# 
# UVM_ERROR testbench.sv(847) @ 31000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 31200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5945 Expected Instruction=5945 
# 
# UVM_ERROR testbench.sv(847) @ 31200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 31400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ebe Expected Instruction=3ebe 
# 
# UVM_ERROR testbench.sv(847) @ 31400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 31600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c252 Expected Instruction=c252 
# 
# UVM_ERROR testbench.sv(847) @ 31600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 31800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0938 Expected Instruction=0938 
# 
# UVM_ERROR testbench.sv(847) @ 31800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 32000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7dd Expected Instruction=a7dd 
# 
# UVM_ERROR testbench.sv(847) @ 32000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 32200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f99 Expected Instruction=8f99 
# 
# UVM_ERROR testbench.sv(847) @ 32200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 32400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af0a Expected Instruction=af0a 
# 
# UVM_ERROR testbench.sv(847) @ 32400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 32600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41b8 Expected Instruction=41b8 
# 
# UVM_ERROR testbench.sv(847) @ 32600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 32800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c846 Expected Instruction=c846 
# 
# UVM_ERROR testbench.sv(847) @ 32800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 33000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19a2 Expected Instruction=19a2 
# 
# UVM_ERROR testbench.sv(847) @ 33000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 33200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b66 Expected Instruction=0b66 
# 
# UVM_ERROR testbench.sv(847) @ 33200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 33400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8659 Expected Instruction=8659 
# 
# UVM_ERROR testbench.sv(847) @ 33400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 33600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b61c Expected Instruction=b61c 
# 
# UVM_INFO testbench.sv(605) @ 33600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 33600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=4
# 
# UVM_INFO testbench.sv(602) @ 33800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad1d Expected Instruction=ad1d 
# 
# UVM_ERROR testbench.sv(847) @ 33800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 34000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77b6 Expected Instruction=77b6 
# 
# UVM_ERROR testbench.sv(847) @ 34000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 34200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4939 Expected Instruction=4939 
# 
# UVM_ERROR testbench.sv(847) @ 34200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 34400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bf9 Expected Instruction=1bf9 
# 
# UVM_ERROR testbench.sv(847) @ 34400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 34600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=908a Expected Instruction=908a 
# 
# UVM_ERROR testbench.sv(847) @ 34600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 34800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d45 Expected Instruction=0d45 
# 
# UVM_ERROR testbench.sv(847) @ 34800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 35000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c1f Expected Instruction=7c1f 
# 
# UVM_INFO testbench.sv(605) @ 35000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 35000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 35200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2661 Expected Instruction=2661 
# 
# UVM_ERROR testbench.sv(847) @ 35200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 35400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e948 Expected Instruction=e948 
# 
# UVM_ERROR testbench.sv(847) @ 35400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 35600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dff1 Expected Instruction=dff1 
# 
# UVM_ERROR testbench.sv(847) @ 35600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 35800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19fc Expected Instruction=19fc 
# 
# UVM_ERROR testbench.sv(847) @ 35800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 36000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=935f Expected Instruction=935f 
# 
# UVM_ERROR testbench.sv(847) @ 36000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 36200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a39 Expected Instruction=0a39 
# 
# UVM_INFO testbench.sv(605) @ 36200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 36200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 36400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e2f Expected Instruction=5e2f 
# 
# UVM_INFO testbench.sv(605) @ 36400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 36400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 36600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aae1 Expected Instruction=aae1 
# 
# UVM_ERROR testbench.sv(847) @ 36600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 36800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68ff Expected Instruction=68ff 
# 
# UVM_ERROR testbench.sv(847) @ 36800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 37000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03f0 Expected Instruction=03f0 
# 
# UVM_ERROR testbench.sv(847) @ 37000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 37200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c17e Expected Instruction=c17e 
# 
# UVM_ERROR testbench.sv(847) @ 37200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 37400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87fa Expected Instruction=87fa 
# 
# UVM_ERROR testbench.sv(847) @ 37400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 37600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e925 Expected Instruction=e925 
# 
# UVM_ERROR testbench.sv(847) @ 37600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 37800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c9f Expected Instruction=4c9f 
# 
# UVM_ERROR testbench.sv(847) @ 37800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 38000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0b3 Expected Instruction=b0b3 
# 
# UVM_ERROR testbench.sv(847) @ 38000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 38200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec93 Expected Instruction=ec93 
# 
# UVM_ERROR testbench.sv(847) @ 38200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 38400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=615a Expected Instruction=615a 
# 
# UVM_ERROR testbench.sv(847) @ 38400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 38600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3af Expected Instruction=a3af 
# 
# UVM_ERROR testbench.sv(847) @ 38600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 38800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adfc Expected Instruction=adfc 
# 
# UVM_ERROR testbench.sv(847) @ 38800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 39000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daa3 Expected Instruction=daa3 
# 
# UVM_ERROR testbench.sv(847) @ 39000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 39200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a228 Expected Instruction=a228 
# 
# UVM_INFO testbench.sv(605) @ 39200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 39200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 39400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd8e Expected Instruction=dd8e 
# 
# UVM_ERROR testbench.sv(847) @ 39400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 39600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2e6 Expected Instruction=a2e6 
# 
# UVM_ERROR testbench.sv(847) @ 39600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 39800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44f4 Expected Instruction=44f4 
# 
# UVM_ERROR testbench.sv(847) @ 39800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 40000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38ef Expected Instruction=38ef 
# 
# UVM_ERROR testbench.sv(847) @ 40000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 40200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1db Expected Instruction=b1db 
# 
# UVM_ERROR testbench.sv(847) @ 40200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 40400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7d4 Expected Instruction=b7d4 
# 
# UVM_ERROR testbench.sv(847) @ 40400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 40600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7c1 Expected Instruction=b7c1 
# 
# UVM_ERROR testbench.sv(847) @ 40600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 40800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81ca Expected Instruction=81ca 
# 
# UVM_ERROR testbench.sv(847) @ 40800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 41000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85b5 Expected Instruction=85b5 
# 
# UVM_ERROR testbench.sv(847) @ 41000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 41200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a71b Expected Instruction=a71b 
# 
# UVM_ERROR testbench.sv(847) @ 41200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 41400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d033 Expected Instruction=d033 
# 
# UVM_INFO testbench.sv(605) @ 41400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 41400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53299 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 41600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5ab Expected Instruction=c5ab 
# 
# UVM_ERROR testbench.sv(847) @ 41600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 41800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0585 Expected Instruction=0585 
# 
# UVM_ERROR testbench.sv(847) @ 41800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 42000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27c8 Expected Instruction=27c8 
# 
# UVM_ERROR testbench.sv(847) @ 42000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 42200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cabc Expected Instruction=cabc 
# 
# UVM_ERROR testbench.sv(847) @ 42200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 42400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91df Expected Instruction=91df 
# 
# UVM_ERROR testbench.sv(847) @ 42400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 42600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37e7 Expected Instruction=37e7 
# 
# UVM_ERROR testbench.sv(847) @ 42600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 42800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddcb Expected Instruction=ddcb 
# 
# UVM_ERROR testbench.sv(847) @ 42800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 43000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1217 Expected Instruction=1217 
# 
# UVM_INFO testbench.sv(605) @ 43000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 43000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 43200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1223 Expected Instruction=1223 
# 
# UVM_INFO testbench.sv(605) @ 43200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 43200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 43400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca19 Expected Instruction=ca19 
# 
# UVM_INFO testbench.sv(605) @ 43400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 43400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 43600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e54 Expected Instruction=6e54 
# 
# UVM_ERROR testbench.sv(847) @ 43600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 43800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7637 Expected Instruction=7637 
# 
# UVM_INFO testbench.sv(605) @ 43800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 43800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 44000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=123a Expected Instruction=123a 
# 
# UVM_INFO testbench.sv(605) @ 44000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 44000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 44200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c070 Expected Instruction=c070 
# 
# UVM_ERROR testbench.sv(847) @ 44200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 44400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fba Expected Instruction=1fba 
# 
# UVM_ERROR testbench.sv(847) @ 44400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 44600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec2d Expected Instruction=ec2d 
# 
# UVM_INFO testbench.sv(605) @ 44600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 44600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60461 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 44800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8de Expected Instruction=c8de 
# 
# UVM_ERROR testbench.sv(847) @ 44800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 45000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cba Expected Instruction=3cba 
# 
# UVM_ERROR testbench.sv(847) @ 45000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 45200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=250c Expected Instruction=250c 
# 
# UVM_ERROR testbench.sv(847) @ 45200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 45400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba1f Expected Instruction=ba1f 
# 
# UVM_INFO testbench.sv(605) @ 45400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 45400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 45600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44f2 Expected Instruction=44f2 
# 
# UVM_ERROR testbench.sv(847) @ 45600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 45800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c206 Expected Instruction=c206 
# 
# UVM_INFO testbench.sv(605) @ 45800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 45800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 46000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5ce Expected Instruction=c5ce 
# 
# UVM_ERROR testbench.sv(847) @ 46000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 46200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3e1 Expected Instruction=b3e1 
# 
# UVM_ERROR testbench.sv(847) @ 46200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 46400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0522 Expected Instruction=0522 
# 
# UVM_ERROR testbench.sv(847) @ 46400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 46600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0a0 Expected Instruction=c0a0 
# 
# UVM_ERROR testbench.sv(847) @ 46600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 46800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e36 Expected Instruction=5e36 
# 
# UVM_INFO testbench.sv(605) @ 46800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 46800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 47000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2fa Expected Instruction=b2fa 
# 
# UVM_ERROR testbench.sv(847) @ 47000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 47200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa40 Expected Instruction=aa40 
# 
# UVM_ERROR testbench.sv(847) @ 47200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 47400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9868 Expected Instruction=9868 
# 
# UVM_ERROR testbench.sv(847) @ 47400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 47600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=508f Expected Instruction=508f 
# 
# UVM_ERROR testbench.sv(847) @ 47600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 47800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9936 Expected Instruction=9936 
# 
# UVM_ERROR testbench.sv(847) @ 47800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 48000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3fa Expected Instruction=e3fa 
# 
# UVM_ERROR testbench.sv(847) @ 48000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 48200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9256 Expected Instruction=9256 
# 
# UVM_ERROR testbench.sv(847) @ 48200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 48400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=198b Expected Instruction=198b 
# 
# UVM_ERROR testbench.sv(847) @ 48400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 48600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5447 Expected Instruction=5447 
# 
# UVM_ERROR testbench.sv(847) @ 48600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 48800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae36 Expected Instruction=ae36 
# 
# UVM_INFO testbench.sv(605) @ 48800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 48800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 49000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3bb Expected Instruction=c3bb 
# 
# UVM_ERROR testbench.sv(847) @ 49000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 49200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0aa Expected Instruction=d0aa 
# 
# UVM_ERROR testbench.sv(847) @ 49200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 49400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6e2 Expected Instruction=b6e2 
# 
# UVM_ERROR testbench.sv(847) @ 49400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 49600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b780 Expected Instruction=b780 
# 
# UVM_ERROR testbench.sv(847) @ 49600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 49800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5802 Expected Instruction=5802 
# 
# UVM_INFO testbench.sv(605) @ 49800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 49800000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 50000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2337 Expected Instruction=2337 
# 
# UVM_ERROR testbench.sv(847) @ 50000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 50200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c17 Expected Instruction=1c17 
# 
# UVM_INFO testbench.sv(605) @ 50200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 50200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 50400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a513 Expected Instruction=a513 
# 
# UVM_ERROR testbench.sv(847) @ 50400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 50600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0f2 Expected Instruction=b0f2 
# 
# UVM_ERROR testbench.sv(847) @ 50600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 50800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2927 Expected Instruction=2927 
# 
# UVM_ERROR testbench.sv(847) @ 50800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 51000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ab2 Expected Instruction=4ab2 
# 
# UVM_ERROR testbench.sv(847) @ 51000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 51200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fe4 Expected Instruction=6fe4 
# 
# UVM_ERROR testbench.sv(847) @ 51200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 51400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbd5 Expected Instruction=dbd5 
# 
# UVM_ERROR testbench.sv(847) @ 51400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 51600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80ce Expected Instruction=80ce 
# 
# UVM_ERROR testbench.sv(847) @ 51600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 51800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43e0 Expected Instruction=43e0 
# 
# UVM_ERROR testbench.sv(847) @ 51800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 52000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b2b Expected Instruction=2b2b 
# 
# UVM_ERROR testbench.sv(847) @ 52000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 52200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43de Expected Instruction=43de 
# 
# UVM_ERROR testbench.sv(847) @ 52200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 52400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d67 Expected Instruction=7d67 
# 
# UVM_ERROR testbench.sv(847) @ 52400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 52600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a6b Expected Instruction=9a6b 
# 
# UVM_ERROR testbench.sv(847) @ 52600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 52800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3aac Expected Instruction=3aac 
# 
# UVM_ERROR testbench.sv(847) @ 52800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 53000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4086 Expected Instruction=4086 
# 
# UVM_ERROR testbench.sv(847) @ 53000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 53200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b95d Expected Instruction=b95d 
# 
# UVM_ERROR testbench.sv(847) @ 53200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 53400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8bc Expected Instruction=e8bc 
# 
# UVM_ERROR testbench.sv(847) @ 53400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 53600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee0e Expected Instruction=ee0e 
# 
# UVM_INFO testbench.sv(605) @ 53600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 53600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60942 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 53800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d1b Expected Instruction=4d1b 
# 
# UVM_ERROR testbench.sv(847) @ 53800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 54000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65ed Expected Instruction=65ed 
# 
# UVM_ERROR testbench.sv(847) @ 54000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 54200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a088 Expected Instruction=a088 
# 
# UVM_ERROR testbench.sv(847) @ 54200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 54400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4399 Expected Instruction=4399 
# 
# UVM_ERROR testbench.sv(847) @ 54400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 54600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de44 Expected Instruction=de44 
# 
# UVM_ERROR testbench.sv(847) @ 54600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 54800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e811 Expected Instruction=e811 
# 
# UVM_INFO testbench.sv(605) @ 54800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 54800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59409 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 55000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=719b Expected Instruction=719b 
# 
# UVM_ERROR testbench.sv(847) @ 55000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 55200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98a3 Expected Instruction=98a3 
# 
# UVM_ERROR testbench.sv(847) @ 55200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 55400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3e1 Expected Instruction=d3e1 
# 
# UVM_ERROR testbench.sv(847) @ 55400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 55600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1332 Expected Instruction=1332 
# 
# UVM_ERROR testbench.sv(847) @ 55600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 55800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e9e Expected Instruction=0e9e 
# 
# UVM_ERROR testbench.sv(847) @ 55800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 56000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=037c Expected Instruction=037c 
# 
# UVM_ERROR testbench.sv(847) @ 56000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 56200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2774 Expected Instruction=2774 
# 
# UVM_ERROR testbench.sv(847) @ 56200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 56400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3ea Expected Instruction=c3ea 
# 
# UVM_ERROR testbench.sv(847) @ 56400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 56600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e964 Expected Instruction=e964 
# 
# UVM_ERROR testbench.sv(847) @ 56600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 56800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa27 Expected Instruction=aa27 
# 
# UVM_INFO testbench.sv(605) @ 56800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 56800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 57000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=666e Expected Instruction=666e 
# 
# UVM_ERROR testbench.sv(847) @ 57000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 57200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92b9 Expected Instruction=92b9 
# 
# UVM_ERROR testbench.sv(847) @ 57200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 57400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e178 Expected Instruction=e178 
# 
# UVM_ERROR testbench.sv(847) @ 57400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 57600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7e9 Expected Instruction=a7e9 
# 
# UVM_ERROR testbench.sv(847) @ 57600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 57800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adeb Expected Instruction=adeb 
# 
# UVM_ERROR testbench.sv(847) @ 57800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 58000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45d7 Expected Instruction=45d7 
# 
# UVM_ERROR testbench.sv(847) @ 58000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 58200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=044a Expected Instruction=044a 
# 
# UVM_ERROR testbench.sv(847) @ 58200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 58400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a530 Expected Instruction=a530 
# 
# UVM_ERROR testbench.sv(847) @ 58400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 58600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3612 Expected Instruction=3612 
# 
# UVM_INFO testbench.sv(605) @ 58600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 58600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 58800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba87 Expected Instruction=ba87 
# 
# UVM_ERROR testbench.sv(847) @ 58800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 59000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a4e Expected Instruction=6a4e 
# 
# UVM_ERROR testbench.sv(847) @ 59000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 59200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6d8 Expected Instruction=e6d8 
# 
# UVM_ERROR testbench.sv(847) @ 59200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 59400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b39d Expected Instruction=b39d 
# 
# UVM_ERROR testbench.sv(847) @ 59400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 59600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d31 Expected Instruction=7d31 
# 
# UVM_ERROR testbench.sv(847) @ 59600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 59800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dbf Expected Instruction=8dbf 
# 
# UVM_ERROR testbench.sv(847) @ 59800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 60000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae5b Expected Instruction=ae5b 
# 
# UVM_ERROR testbench.sv(847) @ 60000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 60200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e28 Expected Instruction=5e28 
# 
# UVM_INFO testbench.sv(605) @ 60200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 60200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 60400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30bd Expected Instruction=30bd 
# 
# UVM_ERROR testbench.sv(847) @ 60400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 60600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b5a Expected Instruction=7b5a 
# 
# UVM_ERROR testbench.sv(847) @ 60600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 60800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2daf Expected Instruction=2daf 
# 
# UVM_ERROR testbench.sv(847) @ 60800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 61000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9921 Expected Instruction=9921 
# 
# UVM_ERROR testbench.sv(847) @ 61000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 61200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3beb Expected Instruction=3beb 
# 
# UVM_ERROR testbench.sv(847) @ 61200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 61400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ae5 Expected Instruction=3ae5 
# 
# UVM_ERROR testbench.sv(847) @ 61400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 61600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5ff Expected Instruction=d5ff 
# 
# UVM_ERROR testbench.sv(847) @ 61600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 61800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2dd Expected Instruction=c2dd 
# 
# UVM_ERROR testbench.sv(847) @ 61800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 62000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd27 Expected Instruction=bd27 
# 
# UVM_ERROR testbench.sv(847) @ 62000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 62200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd7a Expected Instruction=bd7a 
# 
# UVM_ERROR testbench.sv(847) @ 62200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 62400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da48 Expected Instruction=da48 
# 
# UVM_ERROR testbench.sv(847) @ 62400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 62600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=695c Expected Instruction=695c 
# 
# UVM_ERROR testbench.sv(847) @ 62600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 62800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fc7 Expected Instruction=7fc7 
# 
# UVM_ERROR testbench.sv(847) @ 62800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 63000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac3d Expected Instruction=ac3d 
# 
# UVM_INFO testbench.sv(605) @ 63000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 63000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 63200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64e6 Expected Instruction=64e6 
# 
# UVM_ERROR testbench.sv(847) @ 63200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 63400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0067 Expected Instruction=0067 
# 
# UVM_ERROR testbench.sv(847) @ 63400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 63600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c75f Expected Instruction=c75f 
# 
# UVM_ERROR testbench.sv(847) @ 63600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 63800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40db Expected Instruction=40db 
# 
# UVM_ERROR testbench.sv(847) @ 63800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 64000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d93 Expected Instruction=4d93 
# 
# UVM_ERROR testbench.sv(847) @ 64000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 64200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ee8 Expected Instruction=6ee8 
# 
# UVM_ERROR testbench.sv(847) @ 64200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 64400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=724b Expected Instruction=724b 
# 
# UVM_ERROR testbench.sv(847) @ 64400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 64600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58d5 Expected Instruction=58d5 
# 
# UVM_ERROR testbench.sv(847) @ 64600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 64800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e228 Expected Instruction=e228 
# 
# UVM_INFO testbench.sv(605) @ 64800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 64800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57896 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 65000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdab Expected Instruction=bdab 
# 
# UVM_ERROR testbench.sv(847) @ 65000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 65200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9925 Expected Instruction=9925 
# 
# UVM_ERROR testbench.sv(847) @ 65200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 65400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecd2 Expected Instruction=ecd2 
# 
# UVM_ERROR testbench.sv(847) @ 65400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 65600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=358f Expected Instruction=358f 
# 
# UVM_ERROR testbench.sv(847) @ 65600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 65800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc6c Expected Instruction=dc6c 
# 
# UVM_ERROR testbench.sv(847) @ 65800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 66000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f0f Expected Instruction=3f0f 
# 
# UVM_ERROR testbench.sv(847) @ 66000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 66200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16a2 Expected Instruction=16a2 
# 
# UVM_ERROR testbench.sv(847) @ 66200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 66400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bc1 Expected Instruction=1bc1 
# 
# UVM_ERROR testbench.sv(847) @ 66400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 66600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b331 Expected Instruction=b331 
# 
# UVM_ERROR testbench.sv(847) @ 66600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 66800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb83 Expected Instruction=cb83 
# 
# UVM_ERROR testbench.sv(847) @ 66800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 67000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c82b Expected Instruction=c82b 
# 
# UVM_INFO testbench.sv(605) @ 67000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 67000000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 67200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8165 Expected Instruction=8165 
# 
# UVM_ERROR testbench.sv(847) @ 67200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 67400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ccc Expected Instruction=0ccc 
# 
# UVM_ERROR testbench.sv(847) @ 67400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 67600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f5f Expected Instruction=1f5f 
# 
# UVM_ERROR testbench.sv(847) @ 67600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 67800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3a6 Expected Instruction=a3a6 
# 
# UVM_ERROR testbench.sv(847) @ 67800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 68000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5628 Expected Instruction=5628 
# 
# UVM_INFO testbench.sv(605) @ 68000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 68000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 68200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d83b Expected Instruction=d83b 
# 
# UVM_INFO testbench.sv(605) @ 68200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 68200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55355 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 68400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5dc Expected Instruction=e5dc 
# 
# UVM_ERROR testbench.sv(847) @ 68400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 68600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6406 Expected Instruction=6406 
# 
# UVM_INFO testbench.sv(605) @ 68600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 68600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 68800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=269c Expected Instruction=269c 
# 
# UVM_ERROR testbench.sv(847) @ 68800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 69000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e70c Expected Instruction=e70c 
# 
# UVM_ERROR testbench.sv(847) @ 69000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 69200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa00 Expected Instruction=aa00 
# 
# UVM_INFO testbench.sv(605) @ 69200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 69200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 69400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=249a Expected Instruction=249a 
# 
# UVM_ERROR testbench.sv(847) @ 69400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 69600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d1b Expected Instruction=6d1b 
# 
# UVM_ERROR testbench.sv(847) @ 69600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 69800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96a4 Expected Instruction=96a4 
# 
# UVM_ERROR testbench.sv(847) @ 69800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 70000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32dc Expected Instruction=32dc 
# 
# UVM_ERROR testbench.sv(847) @ 70000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 70200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b17 Expected Instruction=1b17 
# 
# UVM_ERROR testbench.sv(847) @ 70200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 70400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45a1 Expected Instruction=45a1 
# 
# UVM_ERROR testbench.sv(847) @ 70400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 70600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4068 Expected Instruction=4068 
# 
# UVM_ERROR testbench.sv(847) @ 70600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 70800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ce6 Expected Instruction=2ce6 
# 
# UVM_ERROR testbench.sv(847) @ 70800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 71000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34e2 Expected Instruction=34e2 
# 
# UVM_ERROR testbench.sv(847) @ 71000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 71200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d04 Expected Instruction=4d04 
# 
# UVM_ERROR testbench.sv(847) @ 71200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 71400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a2b Expected Instruction=4a2b 
# 
# UVM_INFO testbench.sv(605) @ 71400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 71400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 71600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56a7 Expected Instruction=56a7 
# 
# UVM_ERROR testbench.sv(847) @ 71600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 71800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8c0 Expected Instruction=d8c0 
# 
# UVM_ERROR testbench.sv(847) @ 71800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 72000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0402 Expected Instruction=0402 
# 
# UVM_INFO testbench.sv(605) @ 72000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 72000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 72200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e689 Expected Instruction=e689 
# 
# UVM_ERROR testbench.sv(847) @ 72200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 72400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb34 Expected Instruction=cb34 
# 
# UVM_ERROR testbench.sv(847) @ 72400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 72600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18f6 Expected Instruction=18f6 
# 
# UVM_ERROR testbench.sv(847) @ 72600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 72800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1185 Expected Instruction=1185 
# 
# UVM_ERROR testbench.sv(847) @ 72800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 73000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a5a Expected Instruction=7a5a 
# 
# UVM_ERROR testbench.sv(847) @ 73000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 73200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d26 Expected Instruction=1d26 
# 
# UVM_ERROR testbench.sv(847) @ 73200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 73400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f65 Expected Instruction=6f65 
# 
# UVM_ERROR testbench.sv(847) @ 73400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 73600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37f8 Expected Instruction=37f8 
# 
# UVM_ERROR testbench.sv(847) @ 73600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 73800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98b4 Expected Instruction=98b4 
# 
# UVM_ERROR testbench.sv(847) @ 73800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 74000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebfa Expected Instruction=ebfa 
# 
# UVM_ERROR testbench.sv(847) @ 74000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 74200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b4b Expected Instruction=6b4b 
# 
# UVM_ERROR testbench.sv(847) @ 74200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 74400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea47 Expected Instruction=ea47 
# 
# UVM_ERROR testbench.sv(847) @ 74400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 74600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30bd Expected Instruction=30bd 
# 
# UVM_ERROR testbench.sv(847) @ 74600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 74800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08fc Expected Instruction=08fc 
# 
# UVM_ERROR testbench.sv(847) @ 74800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 75000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=708b Expected Instruction=708b 
# 
# UVM_ERROR testbench.sv(847) @ 75000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 75200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c7e Expected Instruction=3c7e 
# 
# UVM_ERROR testbench.sv(847) @ 75200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 75400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=192c Expected Instruction=192c 
# 
# UVM_ERROR testbench.sv(847) @ 75400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 75600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c0d Expected Instruction=1c0d 
# 
# UVM_INFO testbench.sv(605) @ 75600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 75600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 75800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00f4 Expected Instruction=00f4 
# 
# UVM_ERROR testbench.sv(847) @ 75800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 76000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03e0 Expected Instruction=03e0 
# 
# UVM_ERROR testbench.sv(847) @ 76000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 76200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98ae Expected Instruction=98ae 
# 
# UVM_ERROR testbench.sv(847) @ 76200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 76400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee02 Expected Instruction=ee02 
# 
# UVM_INFO testbench.sv(605) @ 76400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 76400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60930 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 76600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1666 Expected Instruction=1666 
# 
# UVM_ERROR testbench.sv(847) @ 76600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 76800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0198 Expected Instruction=0198 
# 
# UVM_ERROR testbench.sv(847) @ 76800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 77000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7942 Expected Instruction=7942 
# 
# UVM_ERROR testbench.sv(847) @ 77000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 77200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ffe Expected Instruction=5ffe 
# 
# UVM_ERROR testbench.sv(847) @ 77200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 77400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc6f Expected Instruction=dc6f 
# 
# UVM_ERROR testbench.sv(847) @ 77400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 77600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c251 Expected Instruction=c251 
# 
# UVM_ERROR testbench.sv(847) @ 77600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 77800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=896c Expected Instruction=896c 
# 
# UVM_ERROR testbench.sv(847) @ 77800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 78000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6867 Expected Instruction=6867 
# 
# UVM_ERROR testbench.sv(847) @ 78000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 78200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3c8 Expected Instruction=a3c8 
# 
# UVM_ERROR testbench.sv(847) @ 78200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 78400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0073 Expected Instruction=0073 
# 
# UVM_ERROR testbench.sv(847) @ 78400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 78600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9136 Expected Instruction=9136 
# 
# UVM_ERROR testbench.sv(847) @ 78600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 78800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a47e Expected Instruction=a47e 
# 
# UVM_ERROR testbench.sv(847) @ 78800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 79000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b65 Expected Instruction=3b65 
# 
# UVM_ERROR testbench.sv(847) @ 79000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 79200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8e5 Expected Instruction=b8e5 
# 
# UVM_ERROR testbench.sv(847) @ 79200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 79400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fcc Expected Instruction=2fcc 
# 
# UVM_ERROR testbench.sv(847) @ 79400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 79600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e21e Expected Instruction=e21e 
# 
# UVM_INFO testbench.sv(605) @ 79600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 79600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57886 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 79800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbff Expected Instruction=bbff 
# 
# UVM_ERROR testbench.sv(847) @ 79800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 80000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=087a Expected Instruction=087a 
# 
# UVM_ERROR testbench.sv(847) @ 80000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 80200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f8c Expected Instruction=1f8c 
# 
# UVM_ERROR testbench.sv(847) @ 80200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 80400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d30 Expected Instruction=3d30 
# 
# UVM_ERROR testbench.sv(847) @ 80400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 80600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c3e Expected Instruction=1c3e 
# 
# UVM_INFO testbench.sv(605) @ 80600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 80600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 80800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6dd Expected Instruction=d6dd 
# 
# UVM_ERROR testbench.sv(847) @ 80800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 81000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dc9 Expected Instruction=1dc9 
# 
# UVM_ERROR testbench.sv(847) @ 81000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 81200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9adf Expected Instruction=9adf 
# 
# UVM_ERROR testbench.sv(847) @ 81200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 81400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e118 Expected Instruction=e118 
# 
# UVM_ERROR testbench.sv(847) @ 81400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 81600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=229e Expected Instruction=229e 
# 
# UVM_ERROR testbench.sv(847) @ 81600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 81800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54c2 Expected Instruction=54c2 
# 
# UVM_ERROR testbench.sv(847) @ 81800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 82000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d31 Expected Instruction=6d31 
# 
# UVM_ERROR testbench.sv(847) @ 82000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 82200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c70 Expected Instruction=8c70 
# 
# UVM_ERROR testbench.sv(847) @ 82200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 82400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e129 Expected Instruction=e129 
# 
# UVM_ERROR testbench.sv(847) @ 82400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 82600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4852 Expected Instruction=4852 
# 
# UVM_ERROR testbench.sv(847) @ 82600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 82800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a7c Expected Instruction=0a7c 
# 
# UVM_ERROR testbench.sv(847) @ 82800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 83000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19d9 Expected Instruction=19d9 
# 
# UVM_ERROR testbench.sv(847) @ 83000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 83200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecc5 Expected Instruction=ecc5 
# 
# UVM_ERROR testbench.sv(847) @ 83200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 83400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7480 Expected Instruction=7480 
# 
# UVM_ERROR testbench.sv(847) @ 83400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 83600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17aa Expected Instruction=17aa 
# 
# UVM_ERROR testbench.sv(847) @ 83600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 83800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6de0 Expected Instruction=6de0 
# 
# UVM_ERROR testbench.sv(847) @ 83800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 84000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=128b Expected Instruction=128b 
# 
# UVM_ERROR testbench.sv(847) @ 84000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 84200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90f3 Expected Instruction=90f3 
# 
# UVM_ERROR testbench.sv(847) @ 84200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 84400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a8b Expected Instruction=2a8b 
# 
# UVM_ERROR testbench.sv(847) @ 84400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 84600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7417 Expected Instruction=7417 
# 
# UVM_INFO testbench.sv(605) @ 84600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 84600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 84800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b653 Expected Instruction=b653 
# 
# UVM_ERROR testbench.sv(847) @ 84800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 85000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e5c Expected Instruction=0e5c 
# 
# UVM_ERROR testbench.sv(847) @ 85000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 85200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5420 Expected Instruction=5420 
# 
# UVM_INFO testbench.sv(605) @ 85200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 85200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 85400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0adc Expected Instruction=0adc 
# 
# UVM_ERROR testbench.sv(847) @ 85400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 85600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24b8 Expected Instruction=24b8 
# 
# UVM_ERROR testbench.sv(847) @ 85600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 85800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d4f Expected Instruction=2d4f 
# 
# UVM_ERROR testbench.sv(847) @ 85800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 86000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7771 Expected Instruction=7771 
# 
# UVM_ERROR testbench.sv(847) @ 86000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 86200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61b1 Expected Instruction=61b1 
# 
# UVM_ERROR testbench.sv(847) @ 86200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 86400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1b5 Expected Instruction=c1b5 
# 
# UVM_ERROR testbench.sv(847) @ 86400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 86600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fb4 Expected Instruction=9fb4 
# 
# UVM_ERROR testbench.sv(847) @ 86600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 86800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6da Expected Instruction=e6da 
# 
# UVM_ERROR testbench.sv(847) @ 86800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 87000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=521e Expected Instruction=521e 
# 
# UVM_INFO testbench.sv(605) @ 87000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 87000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 87200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81d9 Expected Instruction=81d9 
# 
# UVM_ERROR testbench.sv(847) @ 87200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 87400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5c7 Expected Instruction=e5c7 
# 
# UVM_ERROR testbench.sv(847) @ 87400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 87600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a784 Expected Instruction=a784 
# 
# UVM_ERROR testbench.sv(847) @ 87600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 87800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9430 Expected Instruction=9430 
# 
# UVM_INFO testbench.sv(605) @ 87800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 87800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 88000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98c6 Expected Instruction=98c6 
# 
# UVM_ERROR testbench.sv(847) @ 88000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 88200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9a9 Expected Instruction=c9a9 
# 
# UVM_ERROR testbench.sv(847) @ 88200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 88400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bd9 Expected Instruction=7bd9 
# 
# UVM_ERROR testbench.sv(847) @ 88400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 88600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6390 Expected Instruction=6390 
# 
# UVM_ERROR testbench.sv(847) @ 88600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 88800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef28 Expected Instruction=ef28 
# 
# UVM_ERROR testbench.sv(847) @ 88800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 89000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dea5 Expected Instruction=dea5 
# 
# UVM_ERROR testbench.sv(847) @ 89000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 89200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=038a Expected Instruction=038a 
# 
# UVM_ERROR testbench.sv(847) @ 89200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 89400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d486 Expected Instruction=d486 
# 
# UVM_ERROR testbench.sv(847) @ 89400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 89600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c86 Expected Instruction=8c86 
# 
# UVM_ERROR testbench.sv(847) @ 89600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 89800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab14 Expected Instruction=ab14 
# 
# UVM_ERROR testbench.sv(847) @ 89800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 90000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e89 Expected Instruction=6e89 
# 
# UVM_ERROR testbench.sv(847) @ 90000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 90200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b840 Expected Instruction=b840 
# 
# UVM_ERROR testbench.sv(847) @ 90200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 90400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99b0 Expected Instruction=99b0 
# 
# UVM_ERROR testbench.sv(847) @ 90400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 90600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b458 Expected Instruction=b458 
# 
# UVM_ERROR testbench.sv(847) @ 90600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 90800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d17 Expected Instruction=6d17 
# 
# UVM_ERROR testbench.sv(847) @ 90800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 91000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59b2 Expected Instruction=59b2 
# 
# UVM_ERROR testbench.sv(847) @ 91000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 91200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=713e Expected Instruction=713e 
# 
# UVM_ERROR testbench.sv(847) @ 91200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 91400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f40 Expected Instruction=3f40 
# 
# UVM_ERROR testbench.sv(847) @ 91400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 91600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e40a Expected Instruction=e40a 
# 
# UVM_INFO testbench.sv(605) @ 91600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 91600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58378 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 91800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=edf9 Expected Instruction=edf9 
# 
# UVM_ERROR testbench.sv(847) @ 91800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 92000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85d8 Expected Instruction=85d8 
# 
# UVM_ERROR testbench.sv(847) @ 92000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 92200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9822 Expected Instruction=9822 
# 
# UVM_INFO testbench.sv(605) @ 92200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           4           2
# UVM_INFO testbench.sv(830) @ 92200000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 92400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddb6 Expected Instruction=ddb6 
# 
# UVM_ERROR testbench.sv(847) @ 92400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 92600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cab Expected Instruction=3cab 
# 
# UVM_ERROR testbench.sv(847) @ 92600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 92800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=addc Expected Instruction=addc 
# 
# UVM_ERROR testbench.sv(847) @ 92800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 93000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5998 Expected Instruction=5998 
# 
# UVM_ERROR testbench.sv(847) @ 93000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 93200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e129 Expected Instruction=e129 
# 
# UVM_ERROR testbench.sv(847) @ 93200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 93400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=edcb Expected Instruction=edcb 
# 
# UVM_ERROR testbench.sv(847) @ 93400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 93600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e751 Expected Instruction=e751 
# 
# UVM_ERROR testbench.sv(847) @ 93600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 93800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9928 Expected Instruction=9928 
# 
# UVM_ERROR testbench.sv(847) @ 93800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 94000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c98e Expected Instruction=c98e 
# 
# UVM_ERROR testbench.sv(847) @ 94000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 94200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e2e Expected Instruction=5e2e 
# 
# UVM_INFO testbench.sv(605) @ 94200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 94200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 94400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d053 Expected Instruction=d053 
# 
# UVM_ERROR testbench.sv(847) @ 94400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 94600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0337 Expected Instruction=0337 
# 
# UVM_ERROR testbench.sv(847) @ 94600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 94800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54ff Expected Instruction=54ff 
# 
# UVM_ERROR testbench.sv(847) @ 94800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 95000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9ca Expected Instruction=d9ca 
# 
# UVM_ERROR testbench.sv(847) @ 95000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 95200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b55 Expected Instruction=8b55 
# 
# UVM_ERROR testbench.sv(847) @ 95200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 95400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=189e Expected Instruction=189e 
# 
# UVM_ERROR testbench.sv(847) @ 95400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 95600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac4d Expected Instruction=ac4d 
# 
# UVM_ERROR testbench.sv(847) @ 95600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 95800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c82c Expected Instruction=c82c 
# 
# UVM_INFO testbench.sv(605) @ 95800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 95800000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 96000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a45 Expected Instruction=6a45 
# 
# UVM_ERROR testbench.sv(847) @ 96000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 96200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6d1 Expected Instruction=e6d1 
# 
# UVM_ERROR testbench.sv(847) @ 96200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 96400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfdb Expected Instruction=cfdb 
# 
# UVM_ERROR testbench.sv(847) @ 96400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 96600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1592 Expected Instruction=1592 
# 
# UVM_ERROR testbench.sv(847) @ 96600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 96800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b67a Expected Instruction=b67a 
# 
# UVM_ERROR testbench.sv(847) @ 96800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 97000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e021 Expected Instruction=e021 
# 
# UVM_INFO testbench.sv(605) @ 97000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 97000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57377 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 97200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9fc Expected Instruction=e9fc 
# 
# UVM_ERROR testbench.sv(847) @ 97200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 97400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6adf Expected Instruction=6adf 
# 
# UVM_ERROR testbench.sv(847) @ 97400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 97600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8be8 Expected Instruction=8be8 
# 
# UVM_ERROR testbench.sv(847) @ 97600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 97800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a72 Expected Instruction=0a72 
# 
# UVM_ERROR testbench.sv(847) @ 97800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 98000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ba6 Expected Instruction=5ba6 
# 
# UVM_ERROR testbench.sv(847) @ 98000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 98200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cda2 Expected Instruction=cda2 
# 
# UVM_ERROR testbench.sv(847) @ 98200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 98400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9961 Expected Instruction=9961 
# 
# UVM_ERROR testbench.sv(847) @ 98400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 98600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a310 Expected Instruction=a310 
# 
# UVM_ERROR testbench.sv(847) @ 98600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 98800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b86e Expected Instruction=b86e 
# 
# UVM_ERROR testbench.sv(847) @ 98800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 99000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d21b Expected Instruction=d21b 
# 
# UVM_INFO testbench.sv(605) @ 99000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 99000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53787 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 99200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66f3 Expected Instruction=66f3 
# 
# UVM_ERROR testbench.sv(847) @ 99200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 99400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25b0 Expected Instruction=25b0 
# 
# UVM_ERROR testbench.sv(847) @ 99400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 99600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f1e Expected Instruction=2f1e 
# 
# UVM_ERROR testbench.sv(847) @ 99600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 99800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a71 Expected Instruction=9a71 
# 
# UVM_ERROR testbench.sv(847) @ 99800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 100000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a60 Expected Instruction=1a60 
# 
# UVM_ERROR testbench.sv(847) @ 100000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 100200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fa7 Expected Instruction=5fa7 
# 
# UVM_ERROR testbench.sv(847) @ 100200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 100400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ed7 Expected Instruction=6ed7 
# 
# UVM_ERROR testbench.sv(847) @ 100400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 100600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35b9 Expected Instruction=35b9 
# 
# UVM_ERROR testbench.sv(847) @ 100600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 100800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bc2 Expected Instruction=3bc2 
# 
# UVM_ERROR testbench.sv(847) @ 100800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 101000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3be4 Expected Instruction=3be4 
# 
# UVM_ERROR testbench.sv(847) @ 101000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 101200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e40 Expected Instruction=0e40 
# 
# UVM_ERROR testbench.sv(847) @ 101200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 101400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccfb Expected Instruction=ccfb 
# 
# UVM_ERROR testbench.sv(847) @ 101400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 101600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f30 Expected Instruction=2f30 
# 
# UVM_ERROR testbench.sv(847) @ 101600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 101800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca2d Expected Instruction=ca2d 
# 
# UVM_INFO testbench.sv(605) @ 101800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 101800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 102000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=782f Expected Instruction=782f 
# 
# UVM_INFO testbench.sv(605) @ 102000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 102000000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 102200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa6b Expected Instruction=aa6b 
# 
# UVM_ERROR testbench.sv(847) @ 102200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 102400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d80b Expected Instruction=d80b 
# 
# UVM_INFO testbench.sv(605) @ 102400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 102400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55307 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 102600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98c7 Expected Instruction=98c7 
# 
# UVM_ERROR testbench.sv(847) @ 102600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 102800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee33 Expected Instruction=ee33 
# 
# UVM_INFO testbench.sv(605) @ 102800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 102800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60979 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 103000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53dd Expected Instruction=53dd 
# 
# UVM_ERROR testbench.sv(847) @ 103000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 103200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce1e Expected Instruction=ce1e 
# 
# UVM_INFO testbench.sv(605) @ 103200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 103200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 103400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee98 Expected Instruction=ee98 
# 
# UVM_ERROR testbench.sv(847) @ 103400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 103600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47bd Expected Instruction=47bd 
# 
# UVM_ERROR testbench.sv(847) @ 103600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 103800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=400d Expected Instruction=400d 
# 
# UVM_INFO testbench.sv(605) @ 103800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 103800000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 104000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bda Expected Instruction=3bda 
# 
# UVM_ERROR testbench.sv(847) @ 104000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 104200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aba0 Expected Instruction=aba0 
# 
# UVM_ERROR testbench.sv(847) @ 104200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 104400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5511 Expected Instruction=5511 
# 
# UVM_ERROR testbench.sv(847) @ 104400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 104600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b412 Expected Instruction=b412 
# 
# UVM_INFO testbench.sv(605) @ 104600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 104600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=2
# 
# UVM_INFO testbench.sv(602) @ 104800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=198f Expected Instruction=198f 
# 
# UVM_ERROR testbench.sv(847) @ 104800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 105000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab30 Expected Instruction=ab30 
# 
# UVM_ERROR testbench.sv(847) @ 105000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 105200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2afe Expected Instruction=2afe 
# 
# UVM_ERROR testbench.sv(847) @ 105200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 105400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a35 Expected Instruction=9a35 
# 
# UVM_INFO testbench.sv(605) @ 105400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 105400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_ERROR testbench.sv(853) @ 105610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6226 
# 
# UVM_ERROR testbench.sv(853) @ 105810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27392 
# 
# UVM_ERROR testbench.sv(853) @ 106010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21521 
# 
# UVM_ERROR testbench.sv(853) @ 106210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57426 
# 
# UVM_ERROR testbench.sv(853) @ 106410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8194 
# 
# UVM_ERROR testbench.sv(853) @ 106610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46023 
# 
# UVM_ERROR testbench.sv(853) @ 106810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4674 
# 
# UVM_ERROR testbench.sv(853) @ 107010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43299 
# 
# UVM_ERROR testbench.sv(853) @ 107210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43808 
# 
# UVM_ERROR testbench.sv(853) @ 107410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56399 
# 
# UVM_ERROR testbench.sv(853) @ 107610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44998 
# 
# UVM_ERROR testbench.sv(853) @ 107810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6359 
# 
# UVM_ERROR testbench.sv(853) @ 108010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44117 
# 
# UVM_ERROR testbench.sv(853) @ 108210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50680 
# 
# UVM_ERROR testbench.sv(853) @ 108410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32730 
# 
# UVM_ERROR testbench.sv(853) @ 108610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44479 
# 
# UVM_ERROR testbench.sv(853) @ 108810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11262 
# 
# UVM_ERROR testbench.sv(853) @ 109010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22327 
# 
# UVM_ERROR testbench.sv(853) @ 109210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8888 
# 
# UVM_ERROR testbench.sv(853) @ 109410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46899 
# 
# UVM_ERROR testbench.sv(853) @ 109610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6331 
# 
# UVM_ERROR testbench.sv(853) @ 109810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9250 
# 
# UVM_ERROR testbench.sv(853) @ 110010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42826 
# 
# UVM_ERROR testbench.sv(853) @ 110210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22043 
# 
# UVM_ERROR testbench.sv(853) @ 110410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28196 
# 
# UVM_ERROR testbench.sv(853) @ 110610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2036 
# 
# UVM_ERROR testbench.sv(853) @ 110810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3737 
# 
# UVM_ERROR testbench.sv(853) @ 111010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20686 
# 
# UVM_ERROR testbench.sv(853) @ 111210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11642 
# 
# UVM_ERROR testbench.sv(853) @ 111410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3954 
# 
# UVM_ERROR testbench.sv(853) @ 111610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12230 
# 
# UVM_ERROR testbench.sv(853) @ 111810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45844 
# 
# UVM_ERROR testbench.sv(853) @ 112010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39309 
# 
# UVM_ERROR testbench.sv(853) @ 112210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40289 
# 
# UVM_ERROR testbench.sv(853) @ 112410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47667 
# 
# UVM_ERROR testbench.sv(853) @ 112610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19176 
# 
# UVM_ERROR testbench.sv(853) @ 112810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52230 
# 
# UVM_ERROR testbench.sv(853) @ 113010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5131 
# 
# UVM_ERROR testbench.sv(853) @ 113210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44506 
# 
# UVM_ERROR testbench.sv(853) @ 113410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30233 
# 
# UVM_ERROR testbench.sv(853) @ 113610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32876 
# 
# UVM_ERROR testbench.sv(853) @ 113810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6286 
# 
# UVM_ERROR testbench.sv(853) @ 114010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43946 
# 
# UVM_ERROR testbench.sv(853) @ 114210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44616 
# 
# UVM_ERROR testbench.sv(853) @ 114410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21156 
# 
# UVM_ERROR testbench.sv(853) @ 114610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46060 
# 
# UVM_ERROR testbench.sv(853) @ 114810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30261 
# 
# UVM_ERROR testbench.sv(853) @ 115010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59404 
# 
# UVM_ERROR testbench.sv(853) @ 115210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29889 
# 
# UVM_ERROR testbench.sv(853) @ 115410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31825 
# 
# UVM_ERROR testbench.sv(853) @ 115610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43244 
# 
# UVM_ERROR testbench.sv(853) @ 115810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33867 
# 
# UVM_ERROR testbench.sv(853) @ 116010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50718 
# 
# UVM_ERROR testbench.sv(853) @ 116210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20220 
# 
# UVM_ERROR testbench.sv(853) @ 116410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21046 
# 
# UVM_ERROR testbench.sv(853) @ 116610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46379 
# 
# UVM_ERROR testbench.sv(853) @ 116810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50865 
# 
# UVM_ERROR testbench.sv(853) @ 117010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48599 
# 
# UVM_ERROR testbench.sv(853) @ 117210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27277 
# 
# UVM_ERROR testbench.sv(853) @ 117410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54873 
# 
# UVM_ERROR testbench.sv(853) @ 117610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44984 
# 
# UVM_ERROR testbench.sv(853) @ 117810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2651 
# 
# UVM_ERROR testbench.sv(853) @ 118010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51292 
# 
# UVM_ERROR testbench.sv(853) @ 118210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41168 
# 
# UVM_ERROR testbench.sv(853) @ 118410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17683 
# 
# UVM_ERROR testbench.sv(853) @ 118610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30462 
# 
# UVM_ERROR testbench.sv(853) @ 118810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57759 
# 
# UVM_ERROR testbench.sv(853) @ 119010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53500 
# 
# UVM_ERROR testbench.sv(853) @ 119210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22208 
# 
# UVM_ERROR testbench.sv(853) @ 119410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6446 
# 
# UVM_ERROR testbench.sv(853) @ 119610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30698 
# 
# UVM_ERROR testbench.sv(853) @ 119810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44588 
# 
# UVM_ERROR testbench.sv(853) @ 120010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49029 
# 
# UVM_ERROR testbench.sv(853) @ 120210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53166 
# 
# UVM_ERROR testbench.sv(853) @ 120410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17117 
# 
# UVM_ERROR testbench.sv(853) @ 120610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21163 
# 
# UVM_ERROR testbench.sv(853) @ 120810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51825 
# 
# UVM_ERROR testbench.sv(853) @ 121010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16901 
# 
# UVM_ERROR testbench.sv(853) @ 121210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55949 
# 
# UVM_ERROR testbench.sv(853) @ 121410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13055 
# 
# UVM_ERROR testbench.sv(853) @ 121610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21115 
# 
# UVM_ERROR testbench.sv(853) @ 121810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14442 
# 
# UVM_ERROR testbench.sv(853) @ 122010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29884 
# 
# UVM_ERROR testbench.sv(853) @ 122210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40382 
# 
# UVM_ERROR testbench.sv(853) @ 122410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1369 
# 
# UVM_ERROR testbench.sv(853) @ 122610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19480 
# 
# UVM_ERROR testbench.sv(853) @ 122810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10286 
# 
# UVM_ERROR testbench.sv(853) @ 123010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46745 
# 
# UVM_ERROR testbench.sv(853) @ 123210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53064 
# 
# UVM_ERROR testbench.sv(853) @ 123410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54366 
# 
# UVM_ERROR testbench.sv(853) @ 123610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45825 
# 
# UVM_ERROR testbench.sv(853) @ 123810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44496 
# 
# UVM_ERROR testbench.sv(853) @ 124010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38548 
# 
# UVM_ERROR testbench.sv(853) @ 124210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33223 
# 
# UVM_ERROR testbench.sv(853) @ 124410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15483 
# 
# UVM_ERROR testbench.sv(853) @ 124610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6968 
# 
# UVM_ERROR testbench.sv(853) @ 124810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53087 
# 
# UVM_ERROR testbench.sv(853) @ 125010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29114 
# 
# UVM_ERROR testbench.sv(853) @ 125210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34505 
# 
# UVM_ERROR testbench.sv(853) @ 125410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49810 
# 
# UVM_ERROR testbench.sv(853) @ 125610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21412 
# 
# UVM_ERROR testbench.sv(853) @ 125810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40977 
# 
# UVM_ERROR testbench.sv(853) @ 126010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27850 
# 
# UVM_ERROR testbench.sv(853) @ 126210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59365 
# 
# UVM_ERROR testbench.sv(853) @ 126410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36868 
# 
# UVM_ERROR testbench.sv(853) @ 126610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38716 
# 
# UVM_ERROR testbench.sv(853) @ 126810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34735 
# 
# UVM_ERROR testbench.sv(853) @ 127010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59629 
# 
# UVM_ERROR testbench.sv(853) @ 127210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20619 
# 
# UVM_ERROR testbench.sv(853) @ 127410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6354 
# 
# UVM_ERROR testbench.sv(853) @ 127610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51798 
# 
# UVM_ERROR testbench.sv(853) @ 127810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53902 
# 
# UVM_ERROR testbench.sv(853) @ 128010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24680 
# 
# UVM_ERROR testbench.sv(853) @ 128210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13714 
# 
# UVM_ERROR testbench.sv(853) @ 128410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58067 
# 
# UVM_ERROR testbench.sv(853) @ 128610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49282 
# 
# UVM_ERROR testbench.sv(853) @ 128810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49146 
# 
# UVM_ERROR testbench.sv(853) @ 129010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58544 
# 
# UVM_ERROR testbench.sv(853) @ 129210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23868 
# 
# UVM_ERROR testbench.sv(853) @ 129410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41362 
# 
# UVM_ERROR testbench.sv(853) @ 129610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4832 
# 
# UVM_ERROR testbench.sv(853) @ 129810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28573 
# 
# UVM_ERROR testbench.sv(853) @ 130010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41797 
# 
# UVM_ERROR testbench.sv(853) @ 130210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26218 
# 
# UVM_ERROR testbench.sv(853) @ 130410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56002 
# 
# UVM_ERROR testbench.sv(853) @ 130610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48610 
# 
# UVM_ERROR testbench.sv(853) @ 130810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8066 
# 
# UVM_ERROR testbench.sv(853) @ 131010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31207 
# 
# UVM_ERROR testbench.sv(853) @ 131210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7992 
# 
# UVM_ERROR testbench.sv(853) @ 131410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28938 
# 
# UVM_ERROR testbench.sv(853) @ 131610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55686 
# 
# UVM_ERROR testbench.sv(853) @ 131810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10307 
# 
# UVM_ERROR testbench.sv(853) @ 132010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10987 
# 
# UVM_ERROR testbench.sv(853) @ 132210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18051 
# 
# UVM_ERROR testbench.sv(853) @ 132410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53886 
# 
# UVM_ERROR testbench.sv(853) @ 132610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28721 
# 
# UVM_ERROR testbench.sv(853) @ 132810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42641 
# 
# UVM_ERROR testbench.sv(853) @ 133010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18621 
# 
# UVM_ERROR testbench.sv(853) @ 133210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58076 
# 
# UVM_ERROR testbench.sv(853) @ 133410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37083 
# 
# UVM_ERROR testbench.sv(853) @ 133610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38534 
# 
# UVM_ERROR testbench.sv(853) @ 133810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36577 
# 
# UVM_ERROR testbench.sv(853) @ 134010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13145 
# 
# UVM_ERROR testbench.sv(853) @ 134210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56024 
# 
# UVM_ERROR testbench.sv(853) @ 134410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16076 
# 
# UVM_ERROR testbench.sv(853) @ 134610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3553 
# 
# UVM_ERROR testbench.sv(853) @ 134810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5533 
# 
# UVM_ERROR testbench.sv(853) @ 135010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58315 
# 
# UVM_ERROR testbench.sv(853) @ 135210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50516 
# 
# UVM_ERROR testbench.sv(853) @ 135410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9808 
# 
# UVM_ERROR testbench.sv(853) @ 135610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7143 
# 
# UVM_ERROR testbench.sv(853) @ 135810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6574 
# 
# UVM_ERROR testbench.sv(853) @ 136010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21195 
# 
# UVM_ERROR testbench.sv(853) @ 136210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53471 
# 
# UVM_ERROR testbench.sv(853) @ 136410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27101 
# 
# UVM_ERROR testbench.sv(853) @ 136610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9850 
# 
# UVM_ERROR testbench.sv(853) @ 136810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57897 
# 
# UVM_ERROR testbench.sv(853) @ 137010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42534 
# 
# UVM_ERROR testbench.sv(853) @ 137210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49246 
# 
# UVM_ERROR testbench.sv(853) @ 137410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13901 
# 
# UVM_ERROR testbench.sv(853) @ 137610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48974 
# 
# UVM_ERROR testbench.sv(853) @ 137810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4306 
# 
# UVM_ERROR testbench.sv(853) @ 138010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39267 
# 
# UVM_ERROR testbench.sv(853) @ 138210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46354 
# 
# UVM_ERROR testbench.sv(853) @ 138410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53535 
# 
# UVM_ERROR testbench.sv(853) @ 138610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61350 
# 
# UVM_ERROR testbench.sv(853) @ 138810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19175 
# 
# UVM_ERROR testbench.sv(853) @ 139010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50929 
# 
# UVM_ERROR testbench.sv(853) @ 139210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53650 
# 
# UVM_ERROR testbench.sv(853) @ 139410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60729 
# 
# UVM_ERROR testbench.sv(853) @ 139610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37894 
# 
# UVM_ERROR testbench.sv(853) @ 139810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56487 
# 
# UVM_ERROR testbench.sv(853) @ 140010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20852 
# 
# UVM_ERROR testbench.sv(853) @ 140210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4196 
# 
# UVM_ERROR testbench.sv(853) @ 140410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57352 
# 
# UVM_ERROR testbench.sv(853) @ 140610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6437 
# 
# UVM_ERROR testbench.sv(853) @ 140810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5158 
# 
# UVM_ERROR testbench.sv(853) @ 141010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31974 
# 
# UVM_ERROR testbench.sv(853) @ 141210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28653 
# 
# UVM_ERROR testbench.sv(853) @ 141410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53931 
# 
# UVM_ERROR testbench.sv(853) @ 141610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55094 
# 
# UVM_ERROR testbench.sv(853) @ 141810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1006 
# 
# UVM_ERROR testbench.sv(853) @ 142010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16347 
# 
# UVM_ERROR testbench.sv(853) @ 142210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59884 
# 
# UVM_ERROR testbench.sv(853) @ 142410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5151 
# 
# UVM_ERROR testbench.sv(853) @ 142610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27124 
# 
# UVM_ERROR testbench.sv(853) @ 142810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37069 
# 
# UVM_ERROR testbench.sv(853) @ 143010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28156 
# 
# UVM_ERROR testbench.sv(853) @ 143210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55516 
# 
# UVM_ERROR testbench.sv(853) @ 143410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48750 
# 
# UVM_ERROR testbench.sv(853) @ 143610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16426 
# 
# UVM_ERROR testbench.sv(853) @ 143810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13589 
# 
# UVM_ERROR testbench.sv(853) @ 144010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21436 
# 
# UVM_ERROR testbench.sv(853) @ 144210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41326 
# 
# UVM_ERROR testbench.sv(853) @ 144410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44510 
# 
# UVM_ERROR testbench.sv(853) @ 144610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56797 
# 
# UVM_ERROR testbench.sv(853) @ 144810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31981 
# 
# UVM_ERROR testbench.sv(853) @ 145010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20816 
# 
# UVM_ERROR testbench.sv(853) @ 145210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60684 
# 
# UVM_ERROR testbench.sv(853) @ 145410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47761 
# 
# UVM_ERROR testbench.sv(853) @ 145610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9036 
# 
# UVM_ERROR testbench.sv(853) @ 145810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27121 
# 
# UVM_ERROR testbench.sv(853) @ 146010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15729 
# 
# UVM_ERROR testbench.sv(853) @ 146210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8200 
# 
# UVM_ERROR testbench.sv(853) @ 146410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1344 
# 
# UVM_ERROR testbench.sv(853) @ 146610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2855 
# 
# UVM_ERROR testbench.sv(853) @ 146810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4853 
# 
# UVM_ERROR testbench.sv(853) @ 147010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41531 
# 
# UVM_ERROR testbench.sv(853) @ 147210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44411 
# 
# UVM_ERROR testbench.sv(853) @ 147410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22486 
# 
# UVM_ERROR testbench.sv(853) @ 147610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34209 
# 
# UVM_ERROR testbench.sv(853) @ 147810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28853 
# 
# UVM_ERROR testbench.sv(853) @ 148010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37576 
# 
# UVM_ERROR testbench.sv(853) @ 148210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45598 
# 
# UVM_ERROR testbench.sv(853) @ 148410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8267 
# 
# UVM_ERROR testbench.sv(853) @ 148610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11501 
# 
# UVM_ERROR testbench.sv(853) @ 148810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60121 
# 
# UVM_ERROR testbench.sv(853) @ 149010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27187 
# 
# UVM_ERROR testbench.sv(853) @ 149210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2896 
# 
# UVM_ERROR testbench.sv(853) @ 149410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19220 
# 
# UVM_ERROR testbench.sv(853) @ 149610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53739 
# 
# UVM_ERROR testbench.sv(853) @ 149810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16263 
# 
# UVM_ERROR testbench.sv(853) @ 150010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20012 
# 
# UVM_ERROR testbench.sv(853) @ 150210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10690 
# 
# UVM_ERROR testbench.sv(853) @ 150410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42457 
# 
# UVM_ERROR testbench.sv(853) @ 150610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2277 
# 
# UVM_ERROR testbench.sv(853) @ 150810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47144 
# 
# UVM_ERROR testbench.sv(853) @ 151010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18733 
# 
# UVM_ERROR testbench.sv(853) @ 151210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45806 
# 
# UVM_ERROR testbench.sv(853) @ 151410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41865 
# 
# UVM_ERROR testbench.sv(853) @ 151610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9167 
# 
# UVM_ERROR testbench.sv(853) @ 151810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25558 
# 
# UVM_ERROR testbench.sv(853) @ 152010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4386 
# 
# UVM_ERROR testbench.sv(853) @ 152210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17800 
# 
# UVM_ERROR testbench.sv(853) @ 152410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44274 
# 
# UVM_ERROR testbench.sv(853) @ 152610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37233 
# 
# UVM_ERROR testbench.sv(853) @ 152810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11045 
# 
# UVM_ERROR testbench.sv(853) @ 153010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57414 
# 
# UVM_ERROR testbench.sv(853) @ 153210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11208 
# 
# UVM_ERROR testbench.sv(853) @ 153410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19473 
# 
# UVM_ERROR testbench.sv(853) @ 153610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  837 
# 
# UVM_ERROR testbench.sv(853) @ 153810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1384 
# 
# UVM_ERROR testbench.sv(853) @ 154010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11612 
# 
# UVM_ERROR testbench.sv(853) @ 154210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43243 
# 
# UVM_ERROR testbench.sv(853) @ 154410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57394 
# 
# UVM_ERROR testbench.sv(853) @ 154610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60587 
# 
# UVM_ERROR testbench.sv(853) @ 154810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34581 
# 
# UVM_ERROR testbench.sv(853) @ 155010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2217 
# 
# UVM_ERROR testbench.sv(853) @ 155210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46253 
# 
# UVM_ERROR testbench.sv(853) @ 155410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31436 
# 
# UVM_ERROR testbench.sv(853) @ 155610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16091 
# 
# UVM_ERROR testbench.sv(853) @ 155810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2041 
# 
# UVM_ERROR testbench.sv(853) @ 156010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35938 
# 
# UVM_ERROR testbench.sv(853) @ 156210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56938 
# 
# UVM_ERROR testbench.sv(853) @ 156410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16874 
# 
# UVM_ERROR testbench.sv(853) @ 156610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25127 
# 
# UVM_ERROR testbench.sv(853) @ 156810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19101 
# 
# UVM_ERROR testbench.sv(853) @ 157010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52209 
# 
# UVM_ERROR testbench.sv(853) @ 157210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56505 
# 
# UVM_ERROR testbench.sv(853) @ 157410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29512 
# 
# UVM_ERROR testbench.sv(853) @ 157610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13418 
# 
# UVM_ERROR testbench.sv(853) @ 157810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10515 
# 
# UVM_ERROR testbench.sv(853) @ 158010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14614 
# 
# UVM_ERROR testbench.sv(853) @ 158210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57189 
# 
# UVM_ERROR testbench.sv(853) @ 158410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16424 
# 
# UVM_ERROR testbench.sv(853) @ 158610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4965 
# 
# UVM_ERROR testbench.sv(853) @ 158810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47872 
# 
# UVM_ERROR testbench.sv(853) @ 159010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7034 
# 
# UVM_ERROR testbench.sv(853) @ 159210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32932 
# 
# UVM_ERROR testbench.sv(853) @ 159410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8799 
# 
# UVM_ERROR testbench.sv(853) @ 159610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13512 
# 
# UVM_ERROR testbench.sv(853) @ 159810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33566 
# 
# UVM_ERROR testbench.sv(853) @ 160010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15037 
# 
# UVM_ERROR testbench.sv(853) @ 160210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5962 
# 
# UVM_ERROR testbench.sv(853) @ 160410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  897 
# 
# UVM_ERROR testbench.sv(853) @ 160610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14590 
# 
# UVM_ERROR testbench.sv(853) @ 160810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5984 
# 
# UVM_ERROR testbench.sv(853) @ 161010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6572 
# 
# UVM_ERROR testbench.sv(853) @ 161210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52714 
# 
# UVM_ERROR testbench.sv(853) @ 161410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13541 
# 
# UVM_ERROR testbench.sv(853) @ 161610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19072 
# 
# UVM_ERROR testbench.sv(853) @ 161810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22807 
# 
# UVM_ERROR testbench.sv(853) @ 162010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15295 
# 
# UVM_ERROR testbench.sv(853) @ 162210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47475 
# 
# UVM_ERROR testbench.sv(853) @ 162410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35357 
# 
# UVM_ERROR testbench.sv(853) @ 162610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49652 
# 
# UVM_ERROR testbench.sv(853) @ 162810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  782 
# 
# UVM_ERROR testbench.sv(853) @ 163010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24067 
# 
# UVM_ERROR testbench.sv(853) @ 163210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40400 
# 
# UVM_ERROR testbench.sv(853) @ 163410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40502 
# 
# UVM_ERROR testbench.sv(853) @ 163610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30718 
# 
# UVM_ERROR testbench.sv(853) @ 163810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43770 
# 
# UVM_ERROR testbench.sv(853) @ 164010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7941 
# 
# UVM_ERROR testbench.sv(853) @ 164210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15678 
# 
# UVM_ERROR testbench.sv(853) @ 164410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35985 
# 
# UVM_ERROR testbench.sv(853) @ 164610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52571 
# 
# UVM_ERROR testbench.sv(853) @ 164810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19970 
# 
# UVM_ERROR testbench.sv(853) @ 165010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47433 
# 
# UVM_ERROR testbench.sv(853) @ 165210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1246 
# 
# UVM_ERROR testbench.sv(853) @ 165410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54492 
# 
# UVM_ERROR testbench.sv(853) @ 165610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30350 
# 
# UVM_ERROR testbench.sv(853) @ 165810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19183 
# 
# UVM_ERROR testbench.sv(853) @ 166010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11334 
# 
# UVM_ERROR testbench.sv(853) @ 166210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8469 
# 
# UVM_ERROR testbench.sv(853) @ 166410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8106 
# 
# UVM_ERROR testbench.sv(853) @ 166610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7685 
# 
# UVM_ERROR testbench.sv(853) @ 166810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47744 
# 
# UVM_ERROR testbench.sv(853) @ 167010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31893 
# 
# UVM_ERROR testbench.sv(853) @ 167210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49756 
# 
# UVM_ERROR testbench.sv(853) @ 167410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21505 
# 
# UVM_ERROR testbench.sv(853) @ 167610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16295 
# 
# UVM_ERROR testbench.sv(853) @ 167810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9057 
# 
# UVM_ERROR testbench.sv(853) @ 168010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35845 
# 
# UVM_ERROR testbench.sv(853) @ 168210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8841 
# 
# UVM_ERROR testbench.sv(853) @ 168410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46666 
# 
# UVM_ERROR testbench.sv(853) @ 168610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37344 
# 
# UVM_ERROR testbench.sv(853) @ 168810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20812 
# 
# UVM_ERROR testbench.sv(853) @ 169010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1660 
# 
# UVM_ERROR testbench.sv(853) @ 169210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60218 
# 
# UVM_ERROR testbench.sv(853) @ 169410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60862 
# 
# UVM_ERROR testbench.sv(853) @ 169610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39859 
# 
# UVM_ERROR testbench.sv(853) @ 169810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32991 
# 
# UVM_ERROR testbench.sv(853) @ 170010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57971 
# 
# UVM_ERROR testbench.sv(853) @ 170210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2780 
# 
# UVM_ERROR testbench.sv(853) @ 170410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40843 
# 
# UVM_ERROR testbench.sv(853) @ 170610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25060 
# 
# UVM_ERROR testbench.sv(853) @ 170810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31642 
# 
# UVM_ERROR testbench.sv(853) @ 171010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25697 
# 
# UVM_ERROR testbench.sv(853) @ 171210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40849 
# 
# UVM_ERROR testbench.sv(853) @ 171410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45431 
# 
# UVM_ERROR testbench.sv(853) @ 171610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53198 
# 
# UVM_ERROR testbench.sv(853) @ 171810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10946 
# 
# UVM_ERROR testbench.sv(853) @ 172010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53371 
# 
# UVM_ERROR testbench.sv(853) @ 172210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32589 
# 
# UVM_ERROR testbench.sv(853) @ 172410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32557 
# 
# UVM_ERROR testbench.sv(853) @ 172610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20557 
# 
# UVM_ERROR testbench.sv(853) @ 172810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37455 
# 
# UVM_ERROR testbench.sv(853) @ 173010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38815 
# 
# UVM_ERROR testbench.sv(853) @ 173210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47465 
# 
# UVM_ERROR testbench.sv(853) @ 173410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6982 
# 
# UVM_ERROR testbench.sv(853) @ 173610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46242 
# 
# UVM_ERROR testbench.sv(853) @ 173810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51183 
# 
# UVM_ERROR testbench.sv(853) @ 174010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11595 
# 
# UVM_ERROR testbench.sv(853) @ 174210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29994 
# 
# UVM_ERROR testbench.sv(853) @ 174410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12527 
# 
# UVM_ERROR testbench.sv(853) @ 174610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34146 
# 
# UVM_ERROR testbench.sv(853) @ 174810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52774 
# 
# UVM_ERROR testbench.sv(853) @ 175010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33465 
# 
# UVM_ERROR testbench.sv(853) @ 175210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61186 
# 
# UVM_ERROR testbench.sv(853) @ 175410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2726 
# 
# UVM_ERROR testbench.sv(853) @ 175610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43712 
# 
# UVM_ERROR testbench.sv(853) @ 175810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42480 
# 
# UVM_ERROR testbench.sv(853) @ 176010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16186 
# 
# UVM_ERROR testbench.sv(853) @ 176210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45209 
# 
# UVM_ERROR testbench.sv(853) @ 176410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12074 
# 
# UVM_ERROR testbench.sv(853) @ 176610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59484 
# 
# UVM_ERROR testbench.sv(853) @ 176810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24957 
# 
# UVM_ERROR testbench.sv(853) @ 177010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6002 
# 
# UVM_ERROR testbench.sv(853) @ 177210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43223 
# 
# UVM_ERROR testbench.sv(853) @ 177410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60345 
# 
# UVM_ERROR testbench.sv(853) @ 177610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29176 
# 
# UVM_ERROR testbench.sv(853) @ 177810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26666 
# 
# UVM_ERROR testbench.sv(853) @ 178010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2390 
# 
# UVM_ERROR testbench.sv(853) @ 178210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13648 
# 
# UVM_ERROR testbench.sv(853) @ 178410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59036 
# 
# UVM_ERROR testbench.sv(853) @ 178610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28483 
# 
# UVM_ERROR testbench.sv(853) @ 178810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56453 
# 
# UVM_ERROR testbench.sv(853) @ 179010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60203 
# 
# UVM_ERROR testbench.sv(853) @ 179210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47153 
# 
# UVM_ERROR testbench.sv(853) @ 179410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33776 
# 
# UVM_ERROR testbench.sv(853) @ 179610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26649 
# 
# UVM_ERROR testbench.sv(853) @ 179810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28552 
# 
# UVM_ERROR testbench.sv(853) @ 180010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47757 
# 
# UVM_ERROR testbench.sv(853) @ 180210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42684 
# 
# UVM_ERROR testbench.sv(853) @ 180410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20162 
# 
# UVM_ERROR testbench.sv(853) @ 180610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45174 
# 
# UVM_ERROR testbench.sv(853) @ 180810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35550 
# 
# UVM_ERROR testbench.sv(853) @ 181010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  665 
# 
# UVM_ERROR testbench.sv(853) @ 181210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55156 
# 
# UVM_ERROR testbench.sv(853) @ 181410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21081 
# 
# UVM_ERROR testbench.sv(853) @ 181610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6848 
# 
# UVM_ERROR testbench.sv(853) @ 181810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42237 
# 
# UVM_ERROR testbench.sv(853) @ 182010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52747 
# 
# UVM_ERROR testbench.sv(853) @ 182210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  915 
# 
# UVM_ERROR testbench.sv(853) @ 182410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51048 
# 
# UVM_ERROR testbench.sv(853) @ 182610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4394 
# 
# UVM_ERROR testbench.sv(853) @ 182810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32070 
# 
# UVM_ERROR testbench.sv(853) @ 183010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  963 
# 
# UVM_ERROR testbench.sv(853) @ 183210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6950 
# 
# UVM_ERROR testbench.sv(853) @ 183410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34729 
# 
# UVM_ERROR testbench.sv(853) @ 183610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22379 
# 
# UVM_ERROR testbench.sv(853) @ 183810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9690 
# 
# UVM_ERROR testbench.sv(853) @ 184010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31536 
# 
# UVM_ERROR testbench.sv(853) @ 184210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14733 
# 
# UVM_ERROR testbench.sv(853) @ 184410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38893 
# 
# UVM_ERROR testbench.sv(853) @ 184610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58543 
# 
# UVM_ERROR testbench.sv(853) @ 184810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2445 
# 
# UVM_ERROR testbench.sv(853) @ 185010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20343 
# 
# UVM_ERROR testbench.sv(853) @ 185210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53290 
# 
# UVM_ERROR testbench.sv(853) @ 185410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13606 
# 
# UVM_ERROR testbench.sv(853) @ 185610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29812 
# 
# UVM_ERROR testbench.sv(853) @ 185810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44104 
# 
# UVM_ERROR testbench.sv(853) @ 186010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8760 
# 
# UVM_ERROR testbench.sv(853) @ 186210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6954 
# 
# UVM_ERROR testbench.sv(853) @ 186410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2741 
# 
# UVM_ERROR testbench.sv(853) @ 186610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19190 
# 
# UVM_ERROR testbench.sv(853) @ 186810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56693 
# 
# UVM_ERROR testbench.sv(853) @ 187010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16556 
# 
# UVM_ERROR testbench.sv(853) @ 187210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15447 
# 
# UVM_ERROR testbench.sv(853) @ 187410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60951 
# 
# UVM_ERROR testbench.sv(853) @ 187610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26323 
# 
# UVM_ERROR testbench.sv(853) @ 187810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55084 
# 
# UVM_ERROR testbench.sv(853) @ 188010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26648 
# 
# UVM_ERROR testbench.sv(853) @ 188210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6084 
# 
# UVM_ERROR testbench.sv(853) @ 188410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45567 
# 
# UVM_ERROR testbench.sv(853) @ 188610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16070 
# 
# UVM_ERROR testbench.sv(853) @ 188810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38628 
# 
# UVM_ERROR testbench.sv(853) @ 189010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16921 
# 
# UVM_ERROR testbench.sv(853) @ 189210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49924 
# 
# UVM_ERROR testbench.sv(853) @ 189410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29822 
# 
# UVM_ERROR testbench.sv(853) @ 189610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55073 
# 
# UVM_ERROR testbench.sv(853) @ 189810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8650 
# 
# UVM_ERROR testbench.sv(853) @ 190010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57393 
# 
# UVM_ERROR testbench.sv(853) @ 190210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18189 
# 
# UVM_ERROR testbench.sv(853) @ 190410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38331 
# 
# UVM_ERROR testbench.sv(853) @ 190610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21320 
# 
# UVM_ERROR testbench.sv(853) @ 190810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42996 
# 
# UVM_ERROR testbench.sv(853) @ 191010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32158 
# 
# UVM_ERROR testbench.sv(853) @ 191210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48577 
# 
# UVM_ERROR testbench.sv(853) @ 191410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31960 
# 
# UVM_ERROR testbench.sv(853) @ 191610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39617 
# 
# UVM_ERROR testbench.sv(853) @ 191810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58873 
# 
# UVM_ERROR testbench.sv(853) @ 192010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15247 
# 
# UVM_ERROR testbench.sv(853) @ 192210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20059 
# 
# UVM_ERROR testbench.sv(853) @ 192410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3058 
# 
# UVM_ERROR testbench.sv(853) @ 192610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11439 
# 
# UVM_ERROR testbench.sv(853) @ 192810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2778 
# 
# UVM_ERROR testbench.sv(853) @ 193010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47340 
# 
# UVM_ERROR testbench.sv(853) @ 193210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56621 
# 
# UVM_ERROR testbench.sv(853) @ 193410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5481 
# 
# UVM_ERROR testbench.sv(853) @ 193610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18327 
# 
# UVM_ERROR testbench.sv(853) @ 193810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12618 
# 
# UVM_ERROR testbench.sv(853) @ 194010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10280 
# 
# UVM_ERROR testbench.sv(853) @ 194210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61038 
# 
# UVM_ERROR testbench.sv(853) @ 194410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27398 
# 
# UVM_ERROR testbench.sv(853) @ 194610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8702 
# 
# UVM_ERROR testbench.sv(853) @ 194810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2063 
# 
# UVM_ERROR testbench.sv(853) @ 195010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44552 
# 
# UVM_ERROR testbench.sv(853) @ 195210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37513 
# 
# UVM_ERROR testbench.sv(853) @ 195410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2552 
# 
# UVM_ERROR testbench.sv(853) @ 195610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9114 
# 
# UVM_ERROR testbench.sv(853) @ 195810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28373 
# 
# UVM_ERROR testbench.sv(853) @ 196010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8590 
# 
# UVM_ERROR testbench.sv(853) @ 196210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21790 
# 
# UVM_ERROR testbench.sv(853) @ 196410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13805 
# 
# UVM_ERROR testbench.sv(853) @ 196610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27242 
# 
# UVM_ERROR testbench.sv(853) @ 196810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5198 
# 
# UVM_ERROR testbench.sv(853) @ 197010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8505 
# 
# UVM_ERROR testbench.sv(853) @ 197210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51200 
# 
# UVM_ERROR testbench.sv(853) @ 197410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53853 
# 
# UVM_ERROR testbench.sv(853) @ 197610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20703 
# 
# UVM_ERROR testbench.sv(853) @ 197810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4555 
# 
# UVM_ERROR testbench.sv(853) @ 198010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26901 
# 
# UVM_ERROR testbench.sv(853) @ 198210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49239 
# 
# UVM_ERROR testbench.sv(853) @ 198410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46455 
# 
# UVM_ERROR testbench.sv(853) @ 198610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31765 
# 
# UVM_ERROR testbench.sv(853) @ 198810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43830 
# 
# UVM_ERROR testbench.sv(853) @ 199010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24432 
# 
# UVM_ERROR testbench.sv(853) @ 199210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18432 
# 
# UVM_ERROR testbench.sv(853) @ 199410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57862 
# 
# UVM_ERROR testbench.sv(853) @ 199610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43295 
# 
# UVM_ERROR testbench.sv(853) @ 199810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43772 
# 
# UVM_ERROR testbench.sv(853) @ 200010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48777 
# 
# UVM_ERROR testbench.sv(853) @ 200210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34310 
# 
# UVM_ERROR testbench.sv(853) @ 200410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9130 
# 
# UVM_ERROR testbench.sv(853) @ 200610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10776 
# 
# UVM_ERROR testbench.sv(853) @ 200810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45593 
# 
# UVM_ERROR testbench.sv(853) @ 201010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8519 
# 
# UVM_ERROR testbench.sv(853) @ 201210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26649 
# 
# UVM_ERROR testbench.sv(853) @ 201410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33942 
# 
# UVM_ERROR testbench.sv(853) @ 201610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2265 
# 
# UVM_ERROR testbench.sv(853) @ 201810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1781 
# 
# UVM_ERROR testbench.sv(853) @ 202010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15736 
# 
# UVM_ERROR testbench.sv(853) @ 202210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43418 
# 
# UVM_ERROR testbench.sv(853) @ 202410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24483 
# 
# UVM_ERROR testbench.sv(853) @ 202610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40173 
# 
# UVM_ERROR testbench.sv(853) @ 202810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14480 
# 
# UVM_ERROR testbench.sv(853) @ 203010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25844 
# 
# UVM_ERROR testbench.sv(853) @ 203210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19083 
# 
# UVM_ERROR testbench.sv(853) @ 203410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5760 
# 
# UVM_ERROR testbench.sv(853) @ 203610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29405 
# 
# UVM_ERROR testbench.sv(853) @ 203810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9284 
# 
# UVM_ERROR testbench.sv(853) @ 204010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51537 
# 
# UVM_ERROR testbench.sv(853) @ 204210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37013 
# 
# UVM_ERROR testbench.sv(853) @ 204410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41220 
# 
# UVM_ERROR testbench.sv(853) @ 204610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56078 
# 
# UVM_ERROR testbench.sv(853) @ 204810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46647 
# 
# UVM_ERROR testbench.sv(853) @ 205010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46988 
# 
# UVM_ERROR testbench.sv(853) @ 205210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59173 
# 
# UVM_ERROR testbench.sv(853) @ 205410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41657 
# 
# UVM_ERROR testbench.sv(853) @ 205610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49207 
# 
# UVM_ERROR testbench.sv(853) @ 205810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6363 
# 
# UVM_ERROR testbench.sv(853) @ 206010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4125 
# 
# UVM_ERROR testbench.sv(853) @ 206210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26144 
# 
# UVM_ERROR testbench.sv(853) @ 206410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23993 
# 
# UVM_ERROR testbench.sv(853) @ 206610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30471 
# 
# UVM_ERROR testbench.sv(853) @ 206810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16397 
# 
# UVM_ERROR testbench.sv(853) @ 207010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5903 
# 
# UVM_ERROR testbench.sv(853) @ 207210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58886 
# 
# UVM_ERROR testbench.sv(853) @ 207410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4261 
# 
# UVM_ERROR testbench.sv(853) @ 207610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54024 
# 
# UVM_ERROR testbench.sv(853) @ 207810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30379 
# 
# UVM_ERROR testbench.sv(853) @ 208010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14983 
# 
# UVM_ERROR testbench.sv(853) @ 208210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13272 
# 
# UVM_ERROR testbench.sv(853) @ 208410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51368 
# 
# UVM_ERROR testbench.sv(853) @ 208610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6560 
# 
# UVM_ERROR testbench.sv(853) @ 208810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52011 
# 
# UVM_ERROR testbench.sv(853) @ 209010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34225 
# 
# UVM_ERROR testbench.sv(853) @ 209210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27474 
# 
# UVM_ERROR testbench.sv(853) @ 209410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19400 
# 
# UVM_ERROR testbench.sv(853) @ 209610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59226 
# 
# UVM_ERROR testbench.sv(853) @ 209810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14405 
# 
# UVM_ERROR testbench.sv(853) @ 210010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37575 
# 
# UVM_ERROR testbench.sv(853) @ 210210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51503 
# 
# UVM_ERROR testbench.sv(853) @ 210410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46159 
# 
# UVM_ERROR testbench.sv(853) @ 210610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9587 
# 
# UVM_ERROR testbench.sv(853) @ 210810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58681 
# 
# UVM_ERROR testbench.sv(853) @ 211010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34339 
# 
# UVM_ERROR testbench.sv(853) @ 211210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21964 
# 
# UVM_ERROR testbench.sv(853) @ 211410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17062 
# 
# UVM_ERROR testbench.sv(853) @ 211610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4159 
# 
# UVM_ERROR testbench.sv(853) @ 211810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31720 
# 
# UVM_ERROR testbench.sv(853) @ 212010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28913 
# 
# UVM_ERROR testbench.sv(853) @ 212210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39869 
# 
# UVM_ERROR testbench.sv(853) @ 212410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12671 
# 
# UVM_ERROR testbench.sv(853) @ 212610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58782 
# 
# UVM_ERROR testbench.sv(853) @ 212810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56316 
# 
# UVM_ERROR testbench.sv(853) @ 213010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4974 
# 
# UVM_ERROR testbench.sv(853) @ 213210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56377 
# 
# UVM_ERROR testbench.sv(853) @ 213410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29171 
# 
# UVM_ERROR testbench.sv(853) @ 213610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50106 
# 
# UVM_ERROR testbench.sv(853) @ 213810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27153 
# 
# UVM_ERROR testbench.sv(853) @ 214010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56102 
# 
# UVM_ERROR testbench.sv(853) @ 214210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16897 
# 
# UVM_ERROR testbench.sv(853) @ 214410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3867 
# 
# UVM_ERROR testbench.sv(853) @ 214610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49182 
# 
# UVM_ERROR testbench.sv(853) @ 214810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55175 
# 
# UVM_ERROR testbench.sv(853) @ 215010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20996 
# 
# UVM_ERROR testbench.sv(853) @ 215210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10347 
# 
# UVM_ERROR testbench.sv(853) @ 215410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7667 
# 
# UVM_ERROR testbench.sv(853) @ 215610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50661 
# 
# UVM_ERROR testbench.sv(853) @ 215810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6343 
# 
# UVM_ERROR testbench.sv(853) @ 216010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50937 
# 
# UVM_ERROR testbench.sv(853) @ 216210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38041 
# 
# UVM_ERROR testbench.sv(853) @ 216410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18275 
# 
# UVM_ERROR testbench.sv(853) @ 216610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61070 
# 
# UVM_ERROR testbench.sv(853) @ 216810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48172 
# 
# UVM_ERROR testbench.sv(853) @ 217010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21831 
# 
# UVM_ERROR testbench.sv(853) @ 217210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11136 
# 
# UVM_ERROR testbench.sv(853) @ 217410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5850 
# 
# UVM_ERROR testbench.sv(853) @ 217610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16169 
# 
# UVM_ERROR testbench.sv(853) @ 217810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18938 
# 
# UVM_ERROR testbench.sv(853) @ 218010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39148 
# 
# UVM_ERROR testbench.sv(853) @ 218210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7533 
# 
# UVM_ERROR testbench.sv(853) @ 218410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15868 
# 
# UVM_ERROR testbench.sv(853) @ 218610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18123 
# 
# UVM_ERROR testbench.sv(853) @ 218810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11211 
# 
# UVM_ERROR testbench.sv(853) @ 219010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53234 
# 
# UVM_ERROR testbench.sv(853) @ 219210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3638 
# 
# UVM_ERROR testbench.sv(853) @ 219410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39771 
# 
# UVM_ERROR testbench.sv(853) @ 219610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38952 
# 
# UVM_ERROR testbench.sv(853) @ 219810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39122 
# 
# UVM_ERROR testbench.sv(853) @ 220010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16450 
# 
# UVM_ERROR testbench.sv(853) @ 220210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28528 
# 
# UVM_ERROR testbench.sv(853) @ 220410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1139 
# 
# UVM_ERROR testbench.sv(853) @ 220610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21008 
# 
# UVM_ERROR testbench.sv(853) @ 220810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46024 
# 
# UVM_ERROR testbench.sv(853) @ 221010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11342 
# 
# UVM_ERROR testbench.sv(853) @ 221210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14870 
# 
# UVM_ERROR testbench.sv(853) @ 221410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31504 
# 
# UVM_ERROR testbench.sv(853) @ 221610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43722 
# 
# UVM_ERROR testbench.sv(853) @ 221810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2930 
# 
# UVM_ERROR testbench.sv(853) @ 222010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61285 
# 
# UVM_ERROR testbench.sv(853) @ 222210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26741 
# 
# UVM_ERROR testbench.sv(853) @ 222410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44868 
# 
# UVM_ERROR testbench.sv(853) @ 222610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26518 
# 
# UVM_ERROR testbench.sv(853) @ 222810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11448 
# 
# UVM_ERROR testbench.sv(853) @ 223010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5414 
# 
# UVM_ERROR testbench.sv(853) @ 223210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45595 
# 
# UVM_ERROR testbench.sv(853) @ 223410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36499 
# 
# UVM_ERROR testbench.sv(853) @ 223610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31297 
# 
# UVM_ERROR testbench.sv(853) @ 223810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52241 
# 
# UVM_ERROR testbench.sv(853) @ 224010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54504 
# 
# UVM_ERROR testbench.sv(853) @ 224210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5781 
# 
# UVM_ERROR testbench.sv(853) @ 224410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38866 
# 
# UVM_ERROR testbench.sv(853) @ 224610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59966 
# 
# UVM_ERROR testbench.sv(853) @ 224810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20053 
# 
# UVM_ERROR testbench.sv(853) @ 225010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9511 
# 
# UVM_ERROR testbench.sv(853) @ 225210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19528 
# 
# UVM_ERROR testbench.sv(853) @ 225410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29194 
# 
# UVM_ERROR testbench.sv(853) @ 225610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19731 
# 
# UVM_ERROR testbench.sv(853) @ 225810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14021 
# 
# UVM_ERROR testbench.sv(853) @ 226010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56727 
# 
# UVM_ERROR testbench.sv(853) @ 226210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51645 
# 
# UVM_ERROR testbench.sv(853) @ 226410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11770 
# 
# UVM_ERROR testbench.sv(853) @ 226610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54917 
# 
# UVM_ERROR testbench.sv(853) @ 226810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34025 
# 
# UVM_ERROR testbench.sv(853) @ 227010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24779 
# 
# UVM_ERROR testbench.sv(853) @ 227210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60671 
# 
# UVM_ERROR testbench.sv(853) @ 227410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9469 
# 
# UVM_ERROR testbench.sv(853) @ 227610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13614 
# 
# UVM_ERROR testbench.sv(853) @ 227810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38130 
# 
# UVM_ERROR testbench.sv(853) @ 228010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22122 
# 
# UVM_ERROR testbench.sv(853) @ 228210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1168 
# 
# UVM_ERROR testbench.sv(853) @ 228410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51068 
# 
# UVM_ERROR testbench.sv(853) @ 228610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58239 
# 
# UVM_ERROR testbench.sv(853) @ 228810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43132 
# 
# UVM_ERROR testbench.sv(853) @ 229010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55169 
# 
# UVM_ERROR testbench.sv(853) @ 229210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34067 
# 
# UVM_ERROR testbench.sv(853) @ 229410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48724 
# 
# UVM_ERROR testbench.sv(853) @ 229610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12922 
# 
# UVM_ERROR testbench.sv(853) @ 229810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6893 
# 
# UVM_ERROR testbench.sv(853) @ 230010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15489 
# 
# UVM_ERROR testbench.sv(853) @ 230210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22085 
# 
# UVM_ERROR testbench.sv(853) @ 230410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60357 
# 
# UVM_ERROR testbench.sv(853) @ 230610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27765 
# 
# UVM_ERROR testbench.sv(853) @ 230810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49723 
# 
# UVM_ERROR testbench.sv(853) @ 231010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8705 
# 
# UVM_ERROR testbench.sv(853) @ 231210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26733 
# 
# UVM_ERROR testbench.sv(853) @ 231410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27114 
# 
# UVM_ERROR testbench.sv(853) @ 231610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60141 
# 
# UVM_ERROR testbench.sv(853) @ 231810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  484 
# 
# UVM_ERROR testbench.sv(853) @ 232010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31213 
# 
# UVM_ERROR testbench.sv(853) @ 232210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24417 
# 
# UVM_ERROR testbench.sv(853) @ 232410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48464 
# 
# UVM_ERROR testbench.sv(853) @ 232610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15700 
# 
# UVM_ERROR testbench.sv(853) @ 232810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5828 
# 
# UVM_ERROR testbench.sv(853) @ 233010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7581 
# 
# UVM_ERROR testbench.sv(853) @ 233210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31837 
# 
# UVM_ERROR testbench.sv(853) @ 233410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38737 
# 
# UVM_ERROR testbench.sv(853) @ 233610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47596 
# 
# UVM_ERROR testbench.sv(853) @ 233810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57459 
# 
# UVM_ERROR testbench.sv(853) @ 234010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46203 
# 
# UVM_ERROR testbench.sv(853) @ 234210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46884 
# 
# UVM_ERROR testbench.sv(853) @ 234410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42005 
# 
# UVM_ERROR testbench.sv(853) @ 234610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45237 
# 
# UVM_ERROR testbench.sv(853) @ 234810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19381 
# 
# UVM_ERROR testbench.sv(853) @ 235010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34190 
# 
# UVM_ERROR testbench.sv(853) @ 235210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15721 
# 
# UVM_ERROR testbench.sv(853) @ 235410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54162 
# 
# UVM_ERROR testbench.sv(853) @ 235610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2953 
# 
# UVM_ERROR testbench.sv(853) @ 235810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56571 
# 
# UVM_ERROR testbench.sv(853) @ 236010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24807 
# 
# UVM_ERROR testbench.sv(853) @ 236210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11042 
# 
# UVM_ERROR testbench.sv(853) @ 236410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59894 
# 
# UVM_ERROR testbench.sv(853) @ 236610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19578 
# 
# UVM_ERROR testbench.sv(853) @ 236810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13642 
# 
# UVM_ERROR testbench.sv(853) @ 237010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57527 
# 
# UVM_ERROR testbench.sv(853) @ 237210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20427 
# 
# UVM_ERROR testbench.sv(853) @ 237410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9971 
# 
# UVM_ERROR testbench.sv(853) @ 237610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5347 
# 
# UVM_ERROR testbench.sv(853) @ 237810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40223 
# 
# UVM_ERROR testbench.sv(853) @ 238010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47836 
# 
# UVM_ERROR testbench.sv(853) @ 238210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35285 
# 
# UVM_ERROR testbench.sv(853) @ 238410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39274 
# 
# UVM_ERROR testbench.sv(853) @ 238610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13442 
# 
# UVM_ERROR testbench.sv(853) @ 238810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32825 
# 
# UVM_ERROR testbench.sv(853) @ 239010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21349 
# 
# UVM_ERROR testbench.sv(853) @ 239210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15898 
# 
# UVM_ERROR testbench.sv(853) @ 239410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43614 
# 
# UVM_ERROR testbench.sv(853) @ 239610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4368 
# 
# UVM_ERROR testbench.sv(853) @ 239810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44446 
# 
# UVM_ERROR testbench.sv(853) @ 240010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45539 
# 
# UVM_ERROR testbench.sv(853) @ 240210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31483 
# 
# UVM_ERROR testbench.sv(853) @ 240410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51113 
# 
# UVM_ERROR testbench.sv(853) @ 240610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42855 
# 
# UVM_ERROR testbench.sv(853) @ 240810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  742 
# 
# UVM_ERROR testbench.sv(853) @ 241010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50621 
# 
# UVM_ERROR testbench.sv(853) @ 241210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31247 
# 
# UVM_ERROR testbench.sv(853) @ 241410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27168 
# 
# UVM_ERROR testbench.sv(853) @ 241610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35459 
# 
# UVM_ERROR testbench.sv(853) @ 241810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6707 
# 
# UVM_ERROR testbench.sv(853) @ 242010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34331 
# 
# UVM_ERROR testbench.sv(853) @ 242210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30519 
# 
# UVM_ERROR testbench.sv(853) @ 242410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37122 
# 
# UVM_ERROR testbench.sv(853) @ 242610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21237 
# 
# UVM_ERROR testbench.sv(853) @ 242810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17390 
# 
# UVM_ERROR testbench.sv(853) @ 243010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20113 
# 
# UVM_ERROR testbench.sv(853) @ 243210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49643 
# 
# UVM_ERROR testbench.sv(853) @ 243410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24560 
# 
# UVM_ERROR testbench.sv(853) @ 243610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31610 
# 
# UVM_ERROR testbench.sv(853) @ 243810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56708 
# 
# UVM_ERROR testbench.sv(853) @ 244010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13495 
# 
# UVM_ERROR testbench.sv(853) @ 244210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19805 
# 
# UVM_ERROR testbench.sv(853) @ 244410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1957 
# 
# UVM_ERROR testbench.sv(853) @ 244610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24191 
# 
# UVM_ERROR testbench.sv(853) @ 244810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7930 
# 
# UVM_ERROR testbench.sv(853) @ 245010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19670 
# 
# UVM_ERROR testbench.sv(853) @ 245210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20104 
# 
# UVM_ERROR testbench.sv(853) @ 245410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18621 
# 
# UVM_ERROR testbench.sv(853) @ 245610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49332 
# 
# UVM_ERROR testbench.sv(853) @ 245810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14498 
# 
# UVM_ERROR testbench.sv(853) @ 246010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57425 
# 
# UVM_ERROR testbench.sv(853) @ 246210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20950 
# 
# UVM_ERROR testbench.sv(853) @ 246410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9099 
# 
# UVM_ERROR testbench.sv(853) @ 246610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43215 
# 
# UVM_ERROR testbench.sv(853) @ 246810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6179 
# 
# UVM_ERROR testbench.sv(853) @ 247010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48735 
# 
# UVM_ERROR testbench.sv(853) @ 247210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17508 
# 
# UVM_ERROR testbench.sv(853) @ 247410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44055 
# 
# UVM_ERROR testbench.sv(853) @ 247610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59321 
# 
# UVM_ERROR testbench.sv(853) @ 247810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1672 
# 
# UVM_ERROR testbench.sv(853) @ 248010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51159 
# 
# UVM_ERROR testbench.sv(853) @ 248210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26977 
# 
# UVM_ERROR testbench.sv(853) @ 248410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56170 
# 
# UVM_ERROR testbench.sv(853) @ 248610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16838 
# 
# UVM_ERROR testbench.sv(853) @ 248810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38506 
# 
# UVM_ERROR testbench.sv(853) @ 249010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39818 
# 
# UVM_ERROR testbench.sv(853) @ 249210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23755 
# 
# UVM_ERROR testbench.sv(853) @ 249410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8183 
# 
# UVM_ERROR testbench.sv(853) @ 249610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46317 
# 
# UVM_ERROR testbench.sv(853) @ 249810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8191 
# 
# UVM_ERROR testbench.sv(853) @ 250010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46951 
# 
# UVM_ERROR testbench.sv(853) @ 250210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41391 
# 
# UVM_ERROR testbench.sv(853) @ 250410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52711 
# 
# UVM_ERROR testbench.sv(853) @ 250610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37848 
# 
# UVM_ERROR testbench.sv(853) @ 250810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36691 
# 
# UVM_ERROR testbench.sv(853) @ 251010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10670 
# 
# UVM_ERROR testbench.sv(853) @ 251210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36557 
# 
# UVM_ERROR testbench.sv(853) @ 251410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36414 
# 
# UVM_ERROR testbench.sv(853) @ 251610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22525 
# 
# UVM_ERROR testbench.sv(853) @ 251810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21386 
# 
# UVM_ERROR testbench.sv(853) @ 252010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33680 
# 
# UVM_ERROR testbench.sv(853) @ 252210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7634 
# 
# UVM_ERROR testbench.sv(853) @ 252410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49449 
# 
# UVM_ERROR testbench.sv(853) @ 252610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35989 
# 
# UVM_ERROR testbench.sv(853) @ 252810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26159 
# 
# UVM_ERROR testbench.sv(853) @ 253010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  953 
# 
# UVM_ERROR testbench.sv(853) @ 253210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55907 
# 
# UVM_ERROR testbench.sv(853) @ 253410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54854 
# 
# UVM_ERROR testbench.sv(853) @ 253610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54166 
# 
# UVM_ERROR testbench.sv(853) @ 253810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23792 
# 
# UVM_ERROR testbench.sv(853) @ 254010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49034 
# 
# UVM_ERROR testbench.sv(853) @ 254210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24525 
# 
# UVM_ERROR testbench.sv(853) @ 254410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22475 
# 
# UVM_ERROR testbench.sv(853) @ 254610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2474 
# 
# UVM_ERROR testbench.sv(853) @ 254810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34019 
# 
# UVM_ERROR testbench.sv(853) @ 255010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43966 
# 
# UVM_ERROR testbench.sv(853) @ 255210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14792 
# 
# UVM_ERROR testbench.sv(853) @ 255410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22856 
# 
# UVM_ERROR testbench.sv(853) @ 255610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3045 
# 
# UVM_ERROR testbench.sv(853) @ 255810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20386 
# 
# UVM_ERROR testbench.sv(853) @ 256010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6647 
# 
# UVM_ERROR testbench.sv(853) @ 256210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60729 
# 
# UVM_ERROR testbench.sv(853) @ 256410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10932 
# 
# UVM_ERROR testbench.sv(853) @ 256610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54273 
# 
# UVM_ERROR testbench.sv(853) @ 256810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31445 
# 
# UVM_ERROR testbench.sv(853) @ 257010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50543 
# 
# UVM_ERROR testbench.sv(853) @ 257210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19044 
# 
# UVM_ERROR testbench.sv(853) @ 257410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60318 
# 
# UVM_ERROR testbench.sv(853) @ 257610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58763 
# 
# UVM_ERROR testbench.sv(853) @ 257810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60155 
# 
# UVM_ERROR testbench.sv(853) @ 258010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18748 
# 
# UVM_ERROR testbench.sv(853) @ 258210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17607 
# 
# UVM_ERROR testbench.sv(853) @ 258410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15200 
# 
# UVM_ERROR testbench.sv(853) @ 258610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38467 
# 
# UVM_ERROR testbench.sv(853) @ 258810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29540 
# 
# UVM_ERROR testbench.sv(853) @ 259010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36525 
# 
# UVM_ERROR testbench.sv(853) @ 259210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53439 
# 
# UVM_ERROR testbench.sv(853) @ 259410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20269 
# 
# UVM_ERROR testbench.sv(853) @ 259610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24920 
# 
# UVM_ERROR testbench.sv(853) @ 259810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50304 
# 
# UVM_ERROR testbench.sv(853) @ 260010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45107 
# 
# UVM_ERROR testbench.sv(853) @ 260210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39838 
# 
# UVM_ERROR testbench.sv(853) @ 260410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41526 
# 
# UVM_ERROR testbench.sv(853) @ 260610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17616 
# 
# UVM_ERROR testbench.sv(853) @ 260810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32331 
# 
# UVM_ERROR testbench.sv(853) @ 261010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52415 
# 
# UVM_ERROR testbench.sv(853) @ 261210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61077 
# 
# UVM_ERROR testbench.sv(853) @ 261410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38745 
# 
# UVM_ERROR testbench.sv(853) @ 261610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40496 
# 
# UVM_ERROR testbench.sv(853) @ 261810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46084 
# 
# UVM_ERROR testbench.sv(853) @ 262010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13344 
# 
# UVM_ERROR testbench.sv(853) @ 262210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48652 
# 
# UVM_ERROR testbench.sv(853) @ 262410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40260 
# 
# UVM_ERROR testbench.sv(853) @ 262610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60647 
# 
# UVM_ERROR testbench.sv(853) @ 262810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8120 
# 
# UVM_ERROR testbench.sv(853) @ 263010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39890 
# 
# UVM_ERROR testbench.sv(853) @ 263210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2359 
# 
# UVM_ERROR testbench.sv(853) @ 263410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48716 
# 
# UVM_ERROR testbench.sv(853) @ 263610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14025 
# 
# UVM_ERROR testbench.sv(853) @ 263810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28206 
# 
# UVM_ERROR testbench.sv(853) @ 264010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11787 
# 
# UVM_ERROR testbench.sv(853) @ 264210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58368 
# 
# UVM_ERROR testbench.sv(853) @ 264410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15678 
# 
# UVM_ERROR testbench.sv(853) @ 264610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19513 
# 
# UVM_ERROR testbench.sv(853) @ 264810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22788 
# 
# UVM_ERROR testbench.sv(853) @ 265010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11955 
# 
# UVM_ERROR testbench.sv(853) @ 265210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18891 
# 
# UVM_ERROR testbench.sv(853) @ 265410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54831 
# 
# UVM_ERROR testbench.sv(853) @ 265610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23569 
# 
# UVM_ERROR testbench.sv(853) @ 265810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45258 
# 
# UVM_ERROR testbench.sv(853) @ 266010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31387 
# 
# UVM_ERROR testbench.sv(853) @ 266210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36902 
# 
# UVM_ERROR testbench.sv(853) @ 266410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48920 
# 
# UVM_ERROR testbench.sv(853) @ 266610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53466 
# 
# UVM_ERROR testbench.sv(853) @ 266810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16949 
# 
# UVM_ERROR testbench.sv(853) @ 267010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5711 
# 
# UVM_ERROR testbench.sv(853) @ 267210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60470 
# 
# UVM_ERROR testbench.sv(853) @ 267410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18721 
# 
# UVM_ERROR testbench.sv(853) @ 267610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51228 
# 
# UVM_ERROR testbench.sv(853) @ 267810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  445 
# 
# UVM_ERROR testbench.sv(853) @ 268010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37116 
# 
# UVM_ERROR testbench.sv(853) @ 268210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1089 
# 
# UVM_ERROR testbench.sv(853) @ 268410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33214 
# 
# UVM_ERROR testbench.sv(853) @ 268610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27731 
# 
# UVM_ERROR testbench.sv(853) @ 268810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55521 
# 
# UVM_ERROR testbench.sv(853) @ 269010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  786 
# 
# UVM_ERROR testbench.sv(853) @ 269210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10021 
# 
# UVM_ERROR testbench.sv(853) @ 269410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31975 
# 
# UVM_ERROR testbench.sv(853) @ 269610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45813 
# 
# UVM_ERROR testbench.sv(853) @ 269810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52181 
# 
# UVM_ERROR testbench.sv(853) @ 270010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1729 
# 
# UVM_ERROR testbench.sv(853) @ 270210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40388 
# 
# UVM_ERROR testbench.sv(853) @ 270410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33784 
# 
# UVM_ERROR testbench.sv(853) @ 270610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11354 
# 
# UVM_ERROR testbench.sv(853) @ 270810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7337 
# 
# UVM_ERROR testbench.sv(853) @ 271010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42641 
# 
# UVM_ERROR testbench.sv(853) @ 271210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30514 
# 
# UVM_ERROR testbench.sv(853) @ 271410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4668 
# 
# UVM_ERROR testbench.sv(853) @ 271610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17232 
# 
# UVM_ERROR testbench.sv(853) @ 271810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32761 
# 
# UVM_ERROR testbench.sv(853) @ 272010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52453 
# 
# UVM_ERROR testbench.sv(853) @ 272210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17281 
# 
# UVM_ERROR testbench.sv(853) @ 272410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3635 
# 
# UVM_ERROR testbench.sv(853) @ 272610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41363 
# 
# UVM_ERROR testbench.sv(853) @ 272810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36649 
# 
# UVM_ERROR testbench.sv(853) @ 273010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53699 
# 
# UVM_ERROR testbench.sv(853) @ 273210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31205 
# 
# UVM_ERROR testbench.sv(853) @ 273410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37480 
# 
# UVM_ERROR testbench.sv(853) @ 273610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51480 
# 
# UVM_ERROR testbench.sv(853) @ 273810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13017 
# 
# UVM_ERROR testbench.sv(853) @ 274010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57296 
# 
# UVM_ERROR testbench.sv(853) @ 274210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19760 
# 
# UVM_ERROR testbench.sv(853) @ 274410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31494 
# 
# UVM_ERROR testbench.sv(853) @ 274610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9217 
# 
# UVM_ERROR testbench.sv(853) @ 274810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12548 
# 
# UVM_ERROR testbench.sv(853) @ 275010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15445 
# 
# UVM_ERROR testbench.sv(853) @ 275210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37936 
# 
# UVM_ERROR testbench.sv(853) @ 275410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2833 
# 
# UVM_ERROR testbench.sv(853) @ 275610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34941 
# 
# UVM_ERROR testbench.sv(853) @ 275810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51765 
# 
# UVM_ERROR testbench.sv(853) @ 276010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47702 
# 
# UVM_ERROR testbench.sv(853) @ 276210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23585 
# 
# UVM_ERROR testbench.sv(853) @ 276410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17539 
# 
# UVM_ERROR testbench.sv(853) @ 276610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16829 
# 
# UVM_ERROR testbench.sv(853) @ 276810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35765 
# 
# UVM_ERROR testbench.sv(853) @ 277010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12894 
# 
# UVM_ERROR testbench.sv(853) @ 277210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8126 
# 
# UVM_ERROR testbench.sv(853) @ 277410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22533 
# 
# UVM_ERROR testbench.sv(853) @ 277610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56672 
# 
# UVM_ERROR testbench.sv(853) @ 277810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10778 
# 
# UVM_ERROR testbench.sv(853) @ 278010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44751 
# 
# UVM_ERROR testbench.sv(853) @ 278210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32308 
# 
# UVM_ERROR testbench.sv(853) @ 278410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47804 
# 
# UVM_ERROR testbench.sv(853) @ 278610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13748 
# 
# UVM_ERROR testbench.sv(853) @ 278810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14601 
# 
# UVM_ERROR testbench.sv(853) @ 279010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8726 
# 
# UVM_ERROR testbench.sv(853) @ 279210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29466 
# 
# UVM_ERROR testbench.sv(853) @ 279410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57382 
# 
# UVM_ERROR testbench.sv(853) @ 279610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33679 
# 
# UVM_ERROR testbench.sv(853) @ 279810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36818 
# 
# UVM_ERROR testbench.sv(853) @ 280010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50102 
# 
# UVM_ERROR testbench.sv(853) @ 280210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2963 
# 
# UVM_ERROR testbench.sv(853) @ 280410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6316 
# 
# UVM_ERROR testbench.sv(853) @ 280610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31436 
# 
# UVM_ERROR testbench.sv(853) @ 280810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10295 
# 
# UVM_ERROR testbench.sv(853) @ 281010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26743 
# 
# UVM_ERROR testbench.sv(853) @ 281210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30365 
# 
# UVM_ERROR testbench.sv(853) @ 281410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7450 
# 
# UVM_ERROR testbench.sv(853) @ 281610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39884 
# 
# UVM_ERROR testbench.sv(853) @ 281810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37535 
# 
# UVM_ERROR testbench.sv(853) @ 282010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24376 
# 
# UVM_ERROR testbench.sv(853) @ 282210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16379 
# 
# UVM_ERROR testbench.sv(853) @ 282410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58319 
# 
# UVM_ERROR testbench.sv(853) @ 282610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16577 
# 
# UVM_ERROR testbench.sv(853) @ 282810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32682 
# 
# UVM_ERROR testbench.sv(853) @ 283010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48907 
# 
# UVM_ERROR testbench.sv(853) @ 283210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7624 
# 
# UVM_ERROR testbench.sv(853) @ 283410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17259 
# 
# UVM_ERROR testbench.sv(853) @ 283610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60862 
# 
# UVM_ERROR testbench.sv(853) @ 283810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  512 
# 
# UVM_ERROR testbench.sv(853) @ 284010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10302 
# 
# UVM_ERROR testbench.sv(853) @ 284210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28588 
# 
# UVM_ERROR testbench.sv(853) @ 284410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43848 
# 
# UVM_ERROR testbench.sv(853) @ 284610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20162 
# 
# UVM_ERROR testbench.sv(853) @ 284810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41382 
# 
# UVM_ERROR testbench.sv(853) @ 285010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48465 
# 
# UVM_ERROR testbench.sv(853) @ 285210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32627 
# 
# UVM_ERROR testbench.sv(853) @ 285410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60940 
# 
# UVM_ERROR testbench.sv(853) @ 285610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53327 
# 
# UVM_ERROR testbench.sv(853) @ 285810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27176 
# 
# UVM_ERROR testbench.sv(853) @ 286010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30789 
# 
# UVM_ERROR testbench.sv(853) @ 286210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61413 
# 
# UVM_ERROR testbench.sv(853) @ 286410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48404 
# 
# UVM_ERROR testbench.sv(853) @ 286610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33211 
# 
# UVM_ERROR testbench.sv(853) @ 286810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16022 
# 
# UVM_ERROR testbench.sv(853) @ 287010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10815 
# 
# UVM_ERROR testbench.sv(853) @ 287210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42221 
# 
# UVM_ERROR testbench.sv(853) @ 287410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31130 
# 
# UVM_ERROR testbench.sv(853) @ 287610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3924 
# 
# UVM_ERROR testbench.sv(853) @ 287810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7520 
# 
# UVM_ERROR testbench.sv(853) @ 288010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4273 
# 
# UVM_ERROR testbench.sv(853) @ 288210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17807 
# 
# UVM_ERROR testbench.sv(853) @ 288410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30050 
# 
# UVM_ERROR testbench.sv(853) @ 288610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31976 
# 
# UVM_ERROR testbench.sv(853) @ 288810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44375 
# 
# UVM_ERROR testbench.sv(853) @ 289010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33630 
# 
# UVM_ERROR testbench.sv(853) @ 289210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55474 
# 
# UVM_ERROR testbench.sv(853) @ 289410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2206 
# 
# UVM_ERROR testbench.sv(853) @ 289610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44424 
# 
# UVM_ERROR testbench.sv(853) @ 289810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46851 
# 
# UVM_ERROR testbench.sv(853) @ 290010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41196 
# 
# UVM_ERROR testbench.sv(853) @ 290210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38393 
# 
# UVM_ERROR testbench.sv(853) @ 290410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37212 
# 
# UVM_ERROR testbench.sv(853) @ 290610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20103 
# 
# UVM_ERROR testbench.sv(853) @ 290810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18261 
# 
# UVM_ERROR testbench.sv(853) @ 291010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22896 
# 
# UVM_ERROR testbench.sv(853) @ 291210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15968 
# 
# UVM_ERROR testbench.sv(853) @ 291410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47341 
# 
# UVM_ERROR testbench.sv(853) @ 291610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6861 
# 
# UVM_ERROR testbench.sv(853) @ 291810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17206 
# 
# UVM_ERROR testbench.sv(853) @ 292010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53715 
# 
# UVM_ERROR testbench.sv(853) @ 292210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7778 
# 
# UVM_ERROR testbench.sv(853) @ 292410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  589 
# 
# UVM_ERROR testbench.sv(853) @ 292610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44055 
# 
# UVM_ERROR testbench.sv(853) @ 292810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37243 
# 
# UVM_ERROR testbench.sv(853) @ 293010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47854 
# 
# UVM_ERROR testbench.sv(853) @ 293210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27203 
# 
# UVM_ERROR testbench.sv(853) @ 293410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29218 
# 
# UVM_ERROR testbench.sv(853) @ 293610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33732 
# 
# UVM_ERROR testbench.sv(853) @ 293810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58046 
# 
# UVM_ERROR testbench.sv(853) @ 294010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59211 
# 
# UVM_ERROR testbench.sv(853) @ 294210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54013 
# 
# UVM_ERROR testbench.sv(853) @ 294410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5399 
# 
# UVM_ERROR testbench.sv(853) @ 294610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46809 
# 
# UVM_ERROR testbench.sv(853) @ 294810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5103 
# 
# UVM_ERROR testbench.sv(853) @ 295010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9349 
# 
# UVM_ERROR testbench.sv(853) @ 295210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31409 
# 
# UVM_ERROR testbench.sv(853) @ 295410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42527 
# 
# UVM_ERROR testbench.sv(853) @ 295610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4627 
# 
# UVM_ERROR testbench.sv(853) @ 295810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45331 
# 
# UVM_ERROR testbench.sv(853) @ 296010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39426 
# 
# UVM_ERROR testbench.sv(853) @ 296210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27806 
# 
# UVM_ERROR testbench.sv(853) @ 296410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47708 
# 
# UVM_ERROR testbench.sv(853) @ 296610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47799 
# 
# UVM_ERROR testbench.sv(853) @ 296810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13249 
# 
# UVM_ERROR testbench.sv(853) @ 297010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18301 
# 
# UVM_ERROR testbench.sv(853) @ 297210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14168 
# 
# UVM_ERROR testbench.sv(853) @ 297410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28048 
# 
# UVM_ERROR testbench.sv(853) @ 297610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3455 
# 
# UVM_ERROR testbench.sv(853) @ 297810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28440 
# 
# UVM_ERROR testbench.sv(853) @ 298010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2120 
# 
# UVM_ERROR testbench.sv(853) @ 298210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19514 
# 
# UVM_ERROR testbench.sv(853) @ 298410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50912 
# 
# UVM_ERROR testbench.sv(853) @ 298610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39700 
# 
# UVM_ERROR testbench.sv(853) @ 298810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61243 
# 
# UVM_ERROR testbench.sv(853) @ 299010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7083 
# 
# UVM_ERROR testbench.sv(853) @ 299210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42146 
# 
# UVM_ERROR testbench.sv(853) @ 299410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42580 
# 
# UVM_ERROR testbench.sv(853) @ 299610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45246 
# 
# UVM_ERROR testbench.sv(853) @ 299810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34382 
# 
# UVM_ERROR testbench.sv(853) @ 300010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34986 
# 
# UVM_ERROR testbench.sv(853) @ 300210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23909 
# 
# UVM_ERROR testbench.sv(853) @ 300410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30920 
# 
# UVM_ERROR testbench.sv(853) @ 300610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40756 
# 
# UVM_ERROR testbench.sv(853) @ 300810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15045 
# 
# UVM_ERROR testbench.sv(853) @ 301010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14819 
# 
# UVM_ERROR testbench.sv(853) @ 301210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37093 
# 
# UVM_ERROR testbench.sv(853) @ 301410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45429 
# 
# UVM_ERROR testbench.sv(853) @ 301610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28604 
# 
# UVM_ERROR testbench.sv(853) @ 301810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54049 
# 
# UVM_ERROR testbench.sv(853) @ 302010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22030 
# 
# UVM_ERROR testbench.sv(853) @ 302210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21501 
# 
# UVM_ERROR testbench.sv(853) @ 302410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11384 
# 
# UVM_ERROR testbench.sv(853) @ 302610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33195 
# 
# UVM_ERROR testbench.sv(853) @ 302810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16788 
# 
# UVM_ERROR testbench.sv(853) @ 303010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18538 
# 
# UVM_ERROR testbench.sv(853) @ 303210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7892 
# 
# UVM_ERROR testbench.sv(853) @ 303410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35901 
# 
# UVM_ERROR testbench.sv(853) @ 303610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53580 
# 
# UVM_ERROR testbench.sv(853) @ 303810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6147 
# 
# UVM_ERROR testbench.sv(853) @ 304010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57624 
# 
# UVM_ERROR testbench.sv(853) @ 304210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52648 
# 
# UVM_ERROR testbench.sv(853) @ 304410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20369 
# 
# UVM_ERROR testbench.sv(853) @ 304610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43041 
# 
# UVM_ERROR testbench.sv(853) @ 304810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35093 
# 
# UVM_ERROR testbench.sv(853) @ 305010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14976 
# 
# UVM_ERROR testbench.sv(853) @ 305210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10845 
# 
# UVM_ERROR testbench.sv(853) @ 305410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44964 
# 
# UVM_ERROR testbench.sv(853) @ 305610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31039 
# 
# UVM_ERROR testbench.sv(853) @ 305810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45655 
# 
# UVM_ERROR testbench.sv(853) @ 306010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36279 
# 
# UVM_ERROR testbench.sv(853) @ 306210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54451 
# 
# UVM_ERROR testbench.sv(853) @ 306410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58721 
# 
# UVM_ERROR testbench.sv(853) @ 306610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45843 
# 
# UVM_ERROR testbench.sv(853) @ 306810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44345 
# 
# UVM_ERROR testbench.sv(853) @ 307010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35329 
# 
# UVM_ERROR testbench.sv(853) @ 307210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24936 
# 
# UVM_ERROR testbench.sv(853) @ 307410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12575 
# 
# UVM_ERROR testbench.sv(853) @ 307610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31382 
# 
# UVM_ERROR testbench.sv(853) @ 307810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1382 
# 
# UVM_ERROR testbench.sv(853) @ 308010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59951 
# 
# UVM_ERROR testbench.sv(853) @ 308210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8260 
# 
# UVM_ERROR testbench.sv(853) @ 308410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53371 
# 
# UVM_ERROR testbench.sv(853) @ 308610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36156 
# 
# UVM_ERROR testbench.sv(853) @ 308810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7551 
# 
# UVM_ERROR testbench.sv(853) @ 309010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14734 
# 
# UVM_ERROR testbench.sv(853) @ 309210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51885 
# 
# UVM_ERROR testbench.sv(853) @ 309410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31172 
# 
# UVM_ERROR testbench.sv(853) @ 309610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26672 
# 
# UVM_ERROR testbench.sv(853) @ 309810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16525 
# 
# UVM_ERROR testbench.sv(853) @ 310010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52808 
# 
# UVM_ERROR testbench.sv(853) @ 310210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51710 
# 
# UVM_ERROR testbench.sv(853) @ 310410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59980 
# 
# UVM_ERROR testbench.sv(853) @ 310610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34219 
# 
# UVM_ERROR testbench.sv(853) @ 310810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36531 
# 
# UVM_ERROR testbench.sv(853) @ 311010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17006 
# 
# UVM_ERROR testbench.sv(853) @ 311210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50837 
# 
# UVM_ERROR testbench.sv(853) @ 311410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40545 
# 
# UVM_ERROR testbench.sv(853) @ 311610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35207 
# 
# UVM_ERROR testbench.sv(853) @ 311810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27812 
# 
# UVM_ERROR testbench.sv(853) @ 312010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50341 
# 
# UVM_ERROR testbench.sv(853) @ 312210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53486 
# 
# UVM_ERROR testbench.sv(853) @ 312410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60849 
# 
# UVM_ERROR testbench.sv(853) @ 312610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45117 
# 
# UVM_ERROR testbench.sv(853) @ 312810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25032 
# 
# UVM_ERROR testbench.sv(853) @ 313010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47223 
# 
# UVM_ERROR testbench.sv(853) @ 313210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6934 
# 
# UVM_ERROR testbench.sv(853) @ 313410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60099 
# 
# UVM_ERROR testbench.sv(853) @ 313610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21303 
# 
# UVM_ERROR testbench.sv(853) @ 313810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21152 
# 
# UVM_ERROR testbench.sv(853) @ 314010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6917 
# 
# UVM_ERROR testbench.sv(853) @ 314210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5798 
# 
# UVM_ERROR testbench.sv(853) @ 314410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11092 
# 
# UVM_ERROR testbench.sv(853) @ 314610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50119 
# 
# UVM_ERROR testbench.sv(853) @ 314810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13906 
# 
# UVM_ERROR testbench.sv(853) @ 315010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23229 
# 
# UVM_ERROR testbench.sv(853) @ 315210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9072 
# 
# UVM_ERROR testbench.sv(853) @ 315410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10320 
# 
# UVM_ERROR testbench.sv(853) @ 315610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30264 
# 
# UVM_ERROR testbench.sv(853) @ 315810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46380 
# 
# UVM_ERROR testbench.sv(853) @ 316010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52361 
# 
# UVM_ERROR testbench.sv(853) @ 316210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9778 
# 
# UVM_ERROR testbench.sv(853) @ 316410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59125 
# 
# UVM_ERROR testbench.sv(853) @ 316610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44877 
# 
# UVM_ERROR testbench.sv(853) @ 316810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44505 
# 
# UVM_ERROR testbench.sv(853) @ 317010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45496 
# 
# UVM_ERROR testbench.sv(853) @ 317210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7710 
# 
# UVM_ERROR testbench.sv(853) @ 317410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9202 
# 
# UVM_ERROR testbench.sv(853) @ 317610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29362 
# 
# UVM_ERROR testbench.sv(853) @ 317810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38509 
# 
# UVM_ERROR testbench.sv(853) @ 318010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35152 
# 
# UVM_ERROR testbench.sv(853) @ 318210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14359 
# 
# UVM_ERROR testbench.sv(853) @ 318410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40010 
# 
# UVM_ERROR testbench.sv(853) @ 318610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44377 
# 
# UVM_ERROR testbench.sv(853) @ 318810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50091 
# 
# UVM_ERROR testbench.sv(853) @ 319010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7165 
# 
# UVM_ERROR testbench.sv(853) @ 319210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31527 
# 
# UVM_ERROR testbench.sv(853) @ 319410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51035 
# 
# UVM_ERROR testbench.sv(853) @ 319610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60980 
# 
# UVM_ERROR testbench.sv(853) @ 319810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20166 
# 
# UVM_ERROR testbench.sv(853) @ 320010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16626 
# 
# UVM_ERROR testbench.sv(853) @ 320210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58230 
# 
# UVM_ERROR testbench.sv(853) @ 320410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4773 
# 
# UVM_ERROR testbench.sv(853) @ 320610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26585 
# 
# UVM_ERROR testbench.sv(853) @ 320810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6635 
# 
# UVM_ERROR testbench.sv(853) @ 321010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60152 
# 
# UVM_ERROR testbench.sv(853) @ 321210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44545 
# 
# UVM_ERROR testbench.sv(853) @ 321410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37946 
# 
# UVM_ERROR testbench.sv(853) @ 321610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57710 
# 
# UVM_ERROR testbench.sv(853) @ 321810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12486 
# 
# UVM_ERROR testbench.sv(853) @ 322010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7435 
# 
# UVM_ERROR testbench.sv(853) @ 322210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50024 
# 
# UVM_ERROR testbench.sv(853) @ 322410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18600 
# 
# UVM_ERROR testbench.sv(853) @ 322610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11418 
# 
# UVM_ERROR testbench.sv(853) @ 322810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10700 
# 
# UVM_ERROR testbench.sv(853) @ 323010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29686 
# 
# UVM_ERROR testbench.sv(853) @ 323210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39915 
# 
# UVM_ERROR testbench.sv(853) @ 323410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13501 
# 
# UVM_ERROR testbench.sv(853) @ 323610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48876 
# 
# UVM_ERROR testbench.sv(853) @ 323810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6824 
# 
# UVM_ERROR testbench.sv(853) @ 324010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35079 
# 
# UVM_ERROR testbench.sv(853) @ 324210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26805 
# 
# UVM_ERROR testbench.sv(853) @ 324410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51381 
# 
# UVM_ERROR testbench.sv(853) @ 324610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14407 
# 
# UVM_ERROR testbench.sv(853) @ 324810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12092 
# 
# UVM_ERROR testbench.sv(853) @ 325010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35294 
# 
# UVM_ERROR testbench.sv(853) @ 325210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60969 
# 
# UVM_ERROR testbench.sv(853) @ 325410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16592 
# 
# UVM_ERROR testbench.sv(853) @ 325610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24391 
# 
# UVM_ERROR testbench.sv(853) @ 325810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21580 
# 
# UVM_ERROR testbench.sv(853) @ 326010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33447 
# 
# UVM_ERROR testbench.sv(853) @ 326210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23280 
# 
# UVM_ERROR testbench.sv(853) @ 326410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59354 
# 
# UVM_ERROR testbench.sv(853) @ 326610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22325 
# 
# UVM_ERROR testbench.sv(853) @ 326810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45739 
# 
# UVM_ERROR testbench.sv(853) @ 327010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27824 
# 
# UVM_ERROR testbench.sv(853) @ 327210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7806 
# 
# UVM_ERROR testbench.sv(853) @ 327410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58296 
# 
# UVM_ERROR testbench.sv(853) @ 327610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23878 
# 
# UVM_ERROR testbench.sv(853) @ 327810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19643 
# 
# UVM_ERROR testbench.sv(853) @ 328010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28570 
# 
# UVM_ERROR testbench.sv(853) @ 328210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36690 
# 
# UVM_ERROR testbench.sv(853) @ 328410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26630 
# 
# UVM_ERROR testbench.sv(853) @ 328610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17818 
# 
# UVM_ERROR testbench.sv(853) @ 328810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45678 
# 
# UVM_ERROR testbench.sv(853) @ 329010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43688 
# 
# UVM_ERROR testbench.sv(853) @ 329210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49056 
# 
# UVM_ERROR testbench.sv(853) @ 329410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36603 
# 
# UVM_ERROR testbench.sv(853) @ 329610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45928 
# 
# UVM_ERROR testbench.sv(853) @ 329810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1060 
# 
# UVM_ERROR testbench.sv(853) @ 330010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55234 
# 
# UVM_ERROR testbench.sv(853) @ 330210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36986 
# 
# UVM_ERROR testbench.sv(853) @ 330410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47567 
# 
# UVM_ERROR testbench.sv(853) @ 330610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57941 
# 
# UVM_ERROR testbench.sv(853) @ 330810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57419 
# 
# UVM_ERROR testbench.sv(853) @ 331010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7744 
# 
# UVM_ERROR testbench.sv(853) @ 331210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3565 
# 
# UVM_ERROR testbench.sv(853) @ 331410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53212 
# 
# UVM_ERROR testbench.sv(853) @ 331610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9498 
# 
# UVM_ERROR testbench.sv(853) @ 331810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2702 
# 
# UVM_ERROR testbench.sv(853) @ 332010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3044 
# 
# UVM_ERROR testbench.sv(853) @ 332210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11693 
# 
# UVM_ERROR testbench.sv(853) @ 332410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11112 
# 
# UVM_ERROR testbench.sv(853) @ 332610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20882 
# 
# UVM_ERROR testbench.sv(853) @ 332810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43507 
# 
# UVM_ERROR testbench.sv(853) @ 333010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  264 
# 
# UVM_ERROR testbench.sv(853) @ 333210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3954 
# 
# UVM_ERROR testbench.sv(853) @ 333410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  729 
# 
# UVM_ERROR testbench.sv(853) @ 333610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36801 
# 
# UVM_ERROR testbench.sv(853) @ 333810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  954 
# 
# UVM_ERROR testbench.sv(853) @ 334010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  684 
# 
# UVM_ERROR testbench.sv(853) @ 334210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2103 
# 
# UVM_ERROR testbench.sv(853) @ 334410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31362 
# 
# UVM_ERROR testbench.sv(853) @ 334610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44650 
# 
# UVM_ERROR testbench.sv(853) @ 334810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60596 
# 
# UVM_ERROR testbench.sv(853) @ 335010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4380 
# 
# UVM_ERROR testbench.sv(853) @ 335210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53632 
# 
# UVM_ERROR testbench.sv(853) @ 335410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61342 
# 
# UVM_ERROR testbench.sv(853) @ 335610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25275 
# 
# UVM_ERROR testbench.sv(853) @ 335810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47199 
# 
# UVM_ERROR testbench.sv(853) @ 336010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15786 
# 
# UVM_ERROR testbench.sv(853) @ 336210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39790 
# 
# UVM_ERROR testbench.sv(853) @ 336410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43187 
# 
# UVM_ERROR testbench.sv(853) @ 336610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21578 
# 
# UVM_ERROR testbench.sv(853) @ 336810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48054 
# 
# UVM_ERROR testbench.sv(853) @ 337010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2520 
# 
# UVM_ERROR testbench.sv(853) @ 337210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7963 
# 
# UVM_ERROR testbench.sv(853) @ 337410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8138 
# 
# UVM_ERROR testbench.sv(853) @ 337610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30246 
# 
# UVM_ERROR testbench.sv(853) @ 337810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37250 
# 
# UVM_ERROR testbench.sv(853) @ 338010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14797 
# 
# UVM_ERROR testbench.sv(853) @ 338210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53827 
# 
# UVM_ERROR testbench.sv(853) @ 338410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7578 
# 
# UVM_ERROR testbench.sv(853) @ 338610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44952 
# 
# UVM_ERROR testbench.sv(853) @ 338810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11542 
# 
# UVM_ERROR testbench.sv(853) @ 339010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31197 
# 
# UVM_ERROR testbench.sv(853) @ 339210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22248 
# 
# UVM_ERROR testbench.sv(853) @ 339410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23990 
# 
# UVM_ERROR testbench.sv(853) @ 339610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57925 
# 
# UVM_ERROR testbench.sv(853) @ 339810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51431 
# 
# UVM_ERROR testbench.sv(853) @ 340010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21217 
# 
# UVM_ERROR testbench.sv(853) @ 340210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54604 
# 
# UVM_ERROR testbench.sv(853) @ 340410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7696 
# 
# UVM_ERROR testbench.sv(853) @ 340610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43064 
# 
# UVM_ERROR testbench.sv(853) @ 340810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3857 
# 
# UVM_ERROR testbench.sv(853) @ 341010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16192 
# 
# UVM_ERROR testbench.sv(853) @ 341210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38244 
# 
# UVM_ERROR testbench.sv(853) @ 341410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30120 
# 
# UVM_ERROR testbench.sv(853) @ 341610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12358 
# 
# UVM_ERROR testbench.sv(853) @ 341810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24542 
# 
# UVM_ERROR testbench.sv(853) @ 342010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48299 
# 
# UVM_ERROR testbench.sv(853) @ 342210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46810 
# 
# UVM_ERROR testbench.sv(853) @ 342410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  255 
# 
# UVM_ERROR testbench.sv(853) @ 342610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13882 
# 
# UVM_ERROR testbench.sv(853) @ 342810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14484 
# 
# UVM_ERROR testbench.sv(853) @ 343010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53851 
# 
# UVM_ERROR testbench.sv(853) @ 343210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1420 
# 
# UVM_ERROR testbench.sv(853) @ 343410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26173 
# 
# UVM_ERROR testbench.sv(853) @ 343610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3293 
# 
# UVM_ERROR testbench.sv(853) @ 343810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28387 
# 
# UVM_ERROR testbench.sv(853) @ 344010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33300 
# 
# UVM_ERROR testbench.sv(853) @ 344210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57347 
# 
# UVM_ERROR testbench.sv(853) @ 344410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6358 
# 
# UVM_ERROR testbench.sv(853) @ 344610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39493 
# 
# UVM_ERROR testbench.sv(853) @ 344810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6682 
# 
# UVM_ERROR testbench.sv(853) @ 345010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52399 
# 
# UVM_ERROR testbench.sv(853) @ 345210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57065 
# 
# UVM_ERROR testbench.sv(853) @ 345410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19566 
# 
# UVM_ERROR testbench.sv(853) @ 345610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23905 
# 
# UVM_ERROR testbench.sv(853) @ 345810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19017 
# 
# UVM_ERROR testbench.sv(853) @ 346010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2075 
# 
# UVM_ERROR testbench.sv(853) @ 346210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16906 
# 
# UVM_ERROR testbench.sv(853) @ 346410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38385 
# 
# UVM_ERROR testbench.sv(853) @ 346610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20087 
# 
# UVM_ERROR testbench.sv(853) @ 346810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33328 
# 
# UVM_ERROR testbench.sv(853) @ 347010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51712 
# 
# UVM_ERROR testbench.sv(853) @ 347210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6897 
# 
# UVM_ERROR testbench.sv(853) @ 347410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55230 
# 
# UVM_ERROR testbench.sv(853) @ 347610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11921 
# 
# UVM_ERROR testbench.sv(853) @ 347810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  443 
# 
# UVM_ERROR testbench.sv(853) @ 348010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56668 
# 
# UVM_ERROR testbench.sv(853) @ 348210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24188 
# 
# UVM_ERROR testbench.sv(853) @ 348410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16942 
# 
# UVM_ERROR testbench.sv(853) @ 348610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49059 
# 
# UVM_ERROR testbench.sv(853) @ 348810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4008 
# 
# UVM_ERROR testbench.sv(853) @ 349010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35142 
# 
# UVM_ERROR testbench.sv(853) @ 349210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57260 
# 
# UVM_ERROR testbench.sv(853) @ 349410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15926 
# 
# UVM_ERROR testbench.sv(853) @ 349610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60070 
# 
# UVM_ERROR testbench.sv(853) @ 349810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45133 
# 
# UVM_ERROR testbench.sv(853) @ 350010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21432 
# 
# UVM_ERROR testbench.sv(853) @ 350210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1030 
# 
# UVM_ERROR testbench.sv(853) @ 350410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7071 
# 
# UVM_ERROR testbench.sv(853) @ 350610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60836 
# 
# UVM_ERROR testbench.sv(853) @ 350810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24829 
# 
# UVM_ERROR testbench.sv(853) @ 351010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11035 
# 
# UVM_ERROR testbench.sv(853) @ 351210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7193 
# 
# UVM_ERROR testbench.sv(853) @ 351410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19076 
# 
# UVM_ERROR testbench.sv(853) @ 351610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24171 
# 
# UVM_ERROR testbench.sv(853) @ 351810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1826 
# 
# UVM_ERROR testbench.sv(853) @ 352010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56632 
# 
# UVM_ERROR testbench.sv(853) @ 352210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28762 
# 
# UVM_ERROR testbench.sv(853) @ 352410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15482 
# 
# UVM_ERROR testbench.sv(853) @ 352610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59303 
# 
# UVM_ERROR testbench.sv(853) @ 352810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51308 
# 
# UVM_ERROR testbench.sv(853) @ 353010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16371 
# 
# UVM_ERROR testbench.sv(853) @ 353210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50073 
# 
# UVM_ERROR testbench.sv(853) @ 353410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38337 
# 
# UVM_ERROR testbench.sv(853) @ 353610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14891 
# 
# UVM_ERROR testbench.sv(853) @ 353810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20910 
# 
# UVM_ERROR testbench.sv(853) @ 354010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9572 
# 
# UVM_ERROR testbench.sv(853) @ 354210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59154 
# 
# UVM_ERROR testbench.sv(853) @ 354410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56315 
# 
# UVM_ERROR testbench.sv(853) @ 354610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2942 
# 
# UVM_ERROR testbench.sv(853) @ 354810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43079 
# 
# UVM_ERROR testbench.sv(853) @ 355010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19579 
# 
# UVM_ERROR testbench.sv(853) @ 355210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16194 
# 
# UVM_ERROR testbench.sv(853) @ 355410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49809 
# 
# UVM_ERROR testbench.sv(853) @ 355610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10834 
# 
# UVM_ERROR testbench.sv(853) @ 355810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17755 
# 
# UVM_ERROR testbench.sv(853) @ 356010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54767 
# 
# UVM_ERROR testbench.sv(853) @ 356210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28358 
# 
# UVM_ERROR testbench.sv(853) @ 356410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14808 
# 
# UVM_ERROR testbench.sv(853) @ 356610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24489 
# 
# UVM_ERROR testbench.sv(853) @ 356810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51673 
# 
# UVM_ERROR testbench.sv(853) @ 357010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12388 
# 
# UVM_ERROR testbench.sv(853) @ 357210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41558 
# 
# UVM_ERROR testbench.sv(853) @ 357410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30494 
# 
# UVM_ERROR testbench.sv(853) @ 357610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5378 
# 
# UVM_ERROR testbench.sv(853) @ 357810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9573 
# 
# UVM_ERROR testbench.sv(853) @ 358010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1250 
# 
# UVM_ERROR testbench.sv(853) @ 358210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51039 
# 
# UVM_ERROR testbench.sv(853) @ 358410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22854 
# 
# UVM_ERROR testbench.sv(853) @ 358610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35382 
# 
# UVM_ERROR testbench.sv(853) @ 358810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6776 
# 
# UVM_ERROR testbench.sv(853) @ 359010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49065 
# 
# UVM_ERROR testbench.sv(853) @ 359210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34400 
# 
# UVM_ERROR testbench.sv(853) @ 359410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10168 
# 
# UVM_ERROR testbench.sv(853) @ 359610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24314 
# 
# UVM_ERROR testbench.sv(853) @ 359810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27236 
# 
# UVM_ERROR testbench.sv(853) @ 360010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60681 
# 
# UVM_ERROR testbench.sv(853) @ 360210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16913 
# 
# UVM_ERROR testbench.sv(853) @ 360410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40904 
# 
# UVM_ERROR testbench.sv(853) @ 360610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30499 
# 
# UVM_ERROR testbench.sv(853) @ 360810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54675 
# 
# UVM_ERROR testbench.sv(853) @ 361010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45770 
# 
# UVM_ERROR testbench.sv(853) @ 361210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39743 
# 
# UVM_ERROR testbench.sv(853) @ 361410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44587 
# 
# UVM_ERROR testbench.sv(853) @ 361610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37479 
# 
# UVM_ERROR testbench.sv(853) @ 361810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6597 
# 
# UVM_ERROR testbench.sv(853) @ 362010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43134 
# 
# UVM_ERROR testbench.sv(853) @ 362210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8246 
# 
# UVM_ERROR testbench.sv(853) @ 362410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16930 
# 
# UVM_ERROR testbench.sv(853) @ 362610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14572 
# 
# UVM_ERROR testbench.sv(853) @ 362810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54495 
# 
# UVM_ERROR testbench.sv(853) @ 363010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5038 
# 
# UVM_ERROR testbench.sv(853) @ 363210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34581 
# 
# UVM_ERROR testbench.sv(853) @ 363410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48746 
# 
# UVM_ERROR testbench.sv(853) @ 363610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51073 
# 
# UVM_ERROR testbench.sv(853) @ 363810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1282 
# 
# UVM_ERROR testbench.sv(853) @ 364010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22383 
# 
# UVM_ERROR testbench.sv(853) @ 364210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7406 
# 
# UVM_ERROR testbench.sv(853) @ 364410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41453 
# 
# UVM_ERROR testbench.sv(853) @ 364610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22913 
# 
# UVM_ERROR testbench.sv(853) @ 364810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10936 
# 
# UVM_ERROR testbench.sv(853) @ 365010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53704 
# 
# UVM_ERROR testbench.sv(853) @ 365210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12897 
# 
# UVM_ERROR testbench.sv(853) @ 365410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2753 
# 
# UVM_ERROR testbench.sv(853) @ 365610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33037 
# 
# UVM_ERROR testbench.sv(853) @ 365810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14597 
# 
# UVM_ERROR testbench.sv(853) @ 366010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38779 
# 
# UVM_ERROR testbench.sv(853) @ 366210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12036 
# 
# UVM_ERROR testbench.sv(853) @ 366410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2189 
# 
# UVM_ERROR testbench.sv(853) @ 366610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39659 
# 
# UVM_ERROR testbench.sv(853) @ 366810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12967 
# 
# UVM_ERROR testbench.sv(853) @ 367010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15938 
# 
# UVM_ERROR testbench.sv(853) @ 367210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5825 
# 
# UVM_ERROR testbench.sv(853) @ 367410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2055 
# 
# UVM_ERROR testbench.sv(853) @ 367610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59278 
# 
# UVM_ERROR testbench.sv(853) @ 367810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31544 
# 
# UVM_ERROR testbench.sv(853) @ 368010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50650 
# 
# UVM_ERROR testbench.sv(853) @ 368210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31571 
# 
# UVM_ERROR testbench.sv(853) @ 368410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13704 
# 
# UVM_ERROR testbench.sv(853) @ 368610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52072 
# 
# UVM_ERROR testbench.sv(853) @ 368810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2079 
# 
# UVM_ERROR testbench.sv(853) @ 369010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21341 
# 
# UVM_ERROR testbench.sv(853) @ 369210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52889 
# 
# UVM_ERROR testbench.sv(853) @ 369410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3732 
# 
# UVM_ERROR testbench.sv(853) @ 369610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9819 
# 
# UVM_ERROR testbench.sv(853) @ 369810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  676 
# 
# UVM_ERROR testbench.sv(853) @ 370010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40349 
# 
# UVM_ERROR testbench.sv(853) @ 370210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45612 
# 
# UVM_ERROR testbench.sv(853) @ 370410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22340 
# 
# UVM_ERROR testbench.sv(853) @ 370610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52002 
# 
# UVM_ERROR testbench.sv(853) @ 370810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31106 
# 
# UVM_ERROR testbench.sv(853) @ 371010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56708 
# 
# UVM_ERROR testbench.sv(853) @ 371210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13666 
# 
# UVM_ERROR testbench.sv(853) @ 371410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9944 
# 
# UVM_ERROR testbench.sv(853) @ 371610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50533 
# 
# UVM_ERROR testbench.sv(853) @ 371810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30569 
# 
# UVM_ERROR testbench.sv(853) @ 372010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11758 
# 
# UVM_ERROR testbench.sv(853) @ 372210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16956 
# 
# UVM_ERROR testbench.sv(853) @ 372410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12137 
# 
# UVM_ERROR testbench.sv(853) @ 372610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21446 
# 
# UVM_ERROR testbench.sv(853) @ 372810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32122 
# 
# UVM_ERROR testbench.sv(853) @ 373010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58643 
# 
# UVM_ERROR testbench.sv(853) @ 373210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46725 
# 
# UVM_ERROR testbench.sv(853) @ 373410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7977 
# 
# UVM_ERROR testbench.sv(853) @ 373610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33116 
# 
# UVM_ERROR testbench.sv(853) @ 373810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10438 
# 
# UVM_ERROR testbench.sv(853) @ 374010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51985 
# 
# UVM_ERROR testbench.sv(853) @ 374210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34172 
# 
# UVM_ERROR testbench.sv(853) @ 374410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6992 
# 
# UVM_ERROR testbench.sv(853) @ 374610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53242 
# 
# UVM_ERROR testbench.sv(853) @ 374810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7219 
# 
# UVM_ERROR testbench.sv(853) @ 375010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55542 
# 
# UVM_ERROR testbench.sv(853) @ 375210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22997 
# 
# UVM_ERROR testbench.sv(853) @ 375410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58140 
# 
# UVM_ERROR testbench.sv(853) @ 375610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37454 
# 
# UVM_ERROR testbench.sv(853) @ 375810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41234 
# 
# UVM_ERROR testbench.sv(853) @ 376010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18808 
# 
# UVM_ERROR testbench.sv(853) @ 376210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17731 
# 
# UVM_ERROR testbench.sv(853) @ 376410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31829 
# 
# UVM_ERROR testbench.sv(853) @ 376610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7683 
# 
# UVM_ERROR testbench.sv(853) @ 376810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58557 
# 
# UVM_ERROR testbench.sv(853) @ 377010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40150 
# 
# UVM_ERROR testbench.sv(853) @ 377210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3483 
# 
# UVM_ERROR testbench.sv(853) @ 377410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23219 
# 
# UVM_ERROR testbench.sv(853) @ 377610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19159 
# 
# UVM_ERROR testbench.sv(853) @ 377810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42722 
# 
# UVM_ERROR testbench.sv(853) @ 378010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60822 
# 
# UVM_ERROR testbench.sv(853) @ 378210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42272 
# 
# UVM_ERROR testbench.sv(853) @ 378410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28087 
# 
# UVM_ERROR testbench.sv(853) @ 378610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32684 
# 
# UVM_ERROR testbench.sv(853) @ 378810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29135 
# 
# UVM_ERROR testbench.sv(853) @ 379010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21204 
# 
# UVM_ERROR testbench.sv(853) @ 379210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47648 
# 
# UVM_ERROR testbench.sv(853) @ 379410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4084 
# 
# UVM_ERROR testbench.sv(853) @ 379610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35410 
# 
# UVM_ERROR testbench.sv(853) @ 379810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11513 
# 
# UVM_ERROR testbench.sv(853) @ 380010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37494 
# 
# UVM_ERROR testbench.sv(853) @ 380210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31020 
# 
# UVM_ERROR testbench.sv(853) @ 380410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20947 
# 
# UVM_ERROR testbench.sv(853) @ 380610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2102 
# 
# UVM_ERROR testbench.sv(853) @ 380810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31995 
# 
# UVM_ERROR testbench.sv(853) @ 381010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2413 
# 
# UVM_ERROR testbench.sv(853) @ 381210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13229 
# 
# UVM_ERROR testbench.sv(853) @ 381410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35054 
# 
# UVM_ERROR testbench.sv(853) @ 381610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14134 
# 
# UVM_ERROR testbench.sv(853) @ 381810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23374 
# 
# UVM_ERROR testbench.sv(853) @ 382010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   32 
# 
# UVM_ERROR testbench.sv(853) @ 382210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22794 
# 
# UVM_ERROR testbench.sv(853) @ 382410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2598 
# 
# UVM_ERROR testbench.sv(853) @ 382610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16666 
# 
# UVM_ERROR testbench.sv(853) @ 382810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9506 
# 
# UVM_ERROR testbench.sv(853) @ 383010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  987 
# 
# UVM_ERROR testbench.sv(853) @ 383210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50015 
# 
# UVM_ERROR testbench.sv(853) @ 383410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20105 
# 
# UVM_ERROR testbench.sv(853) @ 383610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19944 
# 
# UVM_ERROR testbench.sv(853) @ 383810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56669 
# 
# UVM_ERROR testbench.sv(853) @ 384010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5989 
# 
# UVM_ERROR testbench.sv(853) @ 384210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38197 
# 
# UVM_ERROR testbench.sv(853) @ 384410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8235 
# 
# UVM_ERROR testbench.sv(853) @ 384610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59224 
# 
# UVM_ERROR testbench.sv(853) @ 384810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32825 
# 
# UVM_ERROR testbench.sv(853) @ 385010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50656 
# 
# UVM_ERROR testbench.sv(853) @ 385210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32138 
# 
# UVM_ERROR testbench.sv(853) @ 385410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38106 
# 
# UVM_ERROR testbench.sv(853) @ 385610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29761 
# 
# UVM_ERROR testbench.sv(853) @ 385810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45072 
# 
# UVM_ERROR testbench.sv(853) @ 386010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39178 
# 
# UVM_ERROR testbench.sv(853) @ 386210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34403 
# 
# UVM_ERROR testbench.sv(853) @ 386410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47265 
# 
# UVM_ERROR testbench.sv(853) @ 386610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7201 
# 
# UVM_ERROR testbench.sv(853) @ 386810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31144 
# 
# UVM_ERROR testbench.sv(853) @ 387010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24807 
# 
# UVM_ERROR testbench.sv(853) @ 387210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54380 
# 
# UVM_ERROR testbench.sv(853) @ 387410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29903 
# 
# UVM_ERROR testbench.sv(853) @ 387610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10834 
# 
# UVM_ERROR testbench.sv(853) @ 387810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  320 
# 
# UVM_ERROR testbench.sv(853) @ 388010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36342 
# 
# UVM_ERROR testbench.sv(853) @ 388210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14686 
# 
# UVM_ERROR testbench.sv(853) @ 388410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50886 
# 
# UVM_ERROR testbench.sv(853) @ 388610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35736 
# 
# UVM_ERROR testbench.sv(853) @ 388810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51094 
# 
# UVM_ERROR testbench.sv(853) @ 389010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36483 
# 
# UVM_ERROR testbench.sv(853) @ 389210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17127 
# 
# UVM_ERROR testbench.sv(853) @ 389410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8216 
# 
# UVM_ERROR testbench.sv(853) @ 389610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  838 
# 
# UVM_ERROR testbench.sv(853) @ 389810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38989 
# 
# UVM_ERROR testbench.sv(853) @ 390010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46714 
# 
# UVM_ERROR testbench.sv(853) @ 390210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17639 
# 
# UVM_ERROR testbench.sv(853) @ 390410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42249 
# 
# UVM_ERROR testbench.sv(853) @ 390610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61080 
# 
# UVM_ERROR testbench.sv(853) @ 390810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44016 
# 
# UVM_ERROR testbench.sv(853) @ 391010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14670 
# 
# UVM_ERROR testbench.sv(853) @ 391210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45942 
# 
# UVM_ERROR testbench.sv(853) @ 391410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39296 
# 
# UVM_ERROR testbench.sv(853) @ 391610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30438 
# 
# UVM_ERROR testbench.sv(853) @ 391810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51409 
# 
# UVM_ERROR testbench.sv(853) @ 392010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22853 
# 
# UVM_ERROR testbench.sv(853) @ 392210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17123 
# 
# UVM_ERROR testbench.sv(853) @ 392410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12352 
# 
# UVM_ERROR testbench.sv(853) @ 392610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36170 
# 
# UVM_ERROR testbench.sv(853) @ 392810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49814 
# 
# UVM_ERROR testbench.sv(853) @ 393010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5368 
# 
# UVM_ERROR testbench.sv(853) @ 393210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24297 
# 
# UVM_ERROR testbench.sv(853) @ 393410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10904 
# 
# UVM_ERROR testbench.sv(853) @ 393610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33582 
# 
# UVM_ERROR testbench.sv(853) @ 393810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12712 
# 
# UVM_ERROR testbench.sv(853) @ 394010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  255 
# 
# UVM_ERROR testbench.sv(853) @ 394210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51585 
# 
# UVM_ERROR testbench.sv(853) @ 394410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16843 
# 
# UVM_ERROR testbench.sv(853) @ 394610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33088 
# 
# UVM_ERROR testbench.sv(853) @ 394810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55793 
# 
# UVM_ERROR testbench.sv(853) @ 395010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11696 
# 
# UVM_ERROR testbench.sv(853) @ 395210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2732 
# 
# UVM_ERROR testbench.sv(853) @ 395410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1936 
# 
# UVM_ERROR testbench.sv(853) @ 395610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29007 
# 
# UVM_ERROR testbench.sv(853) @ 395810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  680 
# 
# UVM_ERROR testbench.sv(853) @ 396010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20694 
# 
# UVM_ERROR testbench.sv(853) @ 396210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8717 
# 
# UVM_ERROR testbench.sv(853) @ 396410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42396 
# 
# UVM_ERROR testbench.sv(853) @ 396610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50479 
# 
# UVM_ERROR testbench.sv(853) @ 396810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57006 
# 
# UVM_ERROR testbench.sv(853) @ 397010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14791 
# 
# UVM_ERROR testbench.sv(853) @ 397210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34684 
# 
# UVM_ERROR testbench.sv(853) @ 397410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56775 
# 
# UVM_ERROR testbench.sv(853) @ 397610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45160 
# 
# UVM_ERROR testbench.sv(853) @ 397810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1892 
# 
# UVM_ERROR testbench.sv(853) @ 398010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59506 
# 
# UVM_ERROR testbench.sv(853) @ 398210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16972 
# 
# UVM_ERROR testbench.sv(853) @ 398410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15652 
# 
# UVM_ERROR testbench.sv(853) @ 398610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54803 
# 
# UVM_ERROR testbench.sv(853) @ 398810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24877 
# 
# UVM_ERROR testbench.sv(853) @ 399010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50848 
# 
# UVM_ERROR testbench.sv(853) @ 399210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6796 
# 
# UVM_ERROR testbench.sv(853) @ 399410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45832 
# 
# UVM_ERROR testbench.sv(853) @ 399610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61356 
# 
# UVM_ERROR testbench.sv(853) @ 399810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36178 
# 
# UVM_ERROR testbench.sv(853) @ 400010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49016 
# 
# UVM_ERROR testbench.sv(853) @ 400210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50199 
# 
# UVM_ERROR testbench.sv(853) @ 400410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13857 
# 
# UVM_ERROR testbench.sv(853) @ 400610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46284 
# 
# UVM_ERROR testbench.sv(853) @ 400810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16892 
# 
# UVM_ERROR testbench.sv(853) @ 401010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16126 
# 
# UVM_ERROR testbench.sv(853) @ 401210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20628 
# 
# UVM_ERROR testbench.sv(853) @ 401410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53972 
# 
# UVM_ERROR testbench.sv(853) @ 401610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26570 
# 
# UVM_ERROR testbench.sv(853) @ 401810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45012 
# 
# UVM_ERROR testbench.sv(853) @ 402010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32377 
# 
# UVM_ERROR testbench.sv(853) @ 402210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54005 
# 
# UVM_ERROR testbench.sv(853) @ 402410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16781 
# 
# UVM_ERROR testbench.sv(853) @ 402610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3095 
# 
# UVM_ERROR testbench.sv(853) @ 402810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55779 
# 
# UVM_ERROR testbench.sv(853) @ 403010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36433 
# 
# UVM_ERROR testbench.sv(853) @ 403210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32617 
# 
# UVM_ERROR testbench.sv(853) @ 403410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3132 
# 
# UVM_ERROR testbench.sv(853) @ 403610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35431 
# 
# UVM_ERROR testbench.sv(853) @ 403810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42139 
# 
# UVM_ERROR testbench.sv(853) @ 404010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35862 
# 
# UVM_ERROR testbench.sv(853) @ 404210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49746 
# 
# UVM_ERROR testbench.sv(853) @ 404410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23168 
# 
# UVM_ERROR testbench.sv(853) @ 404610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17859 
# 
# UVM_ERROR testbench.sv(853) @ 404810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38979 
# 
# UVM_ERROR testbench.sv(853) @ 405010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42747 
# 
# UVM_ERROR testbench.sv(853) @ 405210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52682 
# 
# UVM_ERROR testbench.sv(853) @ 405410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36873 
# 
# UVM_ERROR testbench.sv(853) @ 405610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42398 
# 
# UVM_ERROR testbench.sv(853) @ 405810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13122 
# 
# UVM_ERROR testbench.sv(853) @ 406010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7382 
# 
# UVM_ERROR testbench.sv(853) @ 406210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8586 
# 
# UVM_ERROR testbench.sv(853) @ 406410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60508 
# 
# UVM_ERROR testbench.sv(853) @ 406610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20271 
# 
# UVM_ERROR testbench.sv(853) @ 406810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52614 
# 
# UVM_ERROR testbench.sv(853) @ 407010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12513 
# 
# UVM_ERROR testbench.sv(853) @ 407210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32904 
# 
# UVM_ERROR testbench.sv(853) @ 407410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4563 
# 
# UVM_ERROR testbench.sv(853) @ 407610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50128 
# 
# UVM_ERROR testbench.sv(853) @ 407810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18509 
# 
# UVM_ERROR testbench.sv(853) @ 408010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5851 
# 
# UVM_ERROR testbench.sv(853) @ 408210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60226 
# 
# UVM_ERROR testbench.sv(853) @ 408410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58971 
# 
# UVM_ERROR testbench.sv(853) @ 408610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37397 
# 
# UVM_ERROR testbench.sv(853) @ 408810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9513 
# 
# UVM_ERROR testbench.sv(853) @ 409010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22898 
# 
# UVM_ERROR testbench.sv(853) @ 409210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39816 
# 
# UVM_ERROR testbench.sv(853) @ 409410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34240 
# 
# UVM_ERROR testbench.sv(853) @ 409610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34743 
# 
# UVM_ERROR testbench.sv(853) @ 409810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29107 
# 
# UVM_ERROR testbench.sv(853) @ 410010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13593 
# 
# UVM_ERROR testbench.sv(853) @ 410210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5384 
# 
# UVM_ERROR testbench.sv(853) @ 410410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24369 
# 
# UVM_ERROR testbench.sv(853) @ 410610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10448 
# 
# UVM_ERROR testbench.sv(853) @ 410810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50713 
# 
# UVM_ERROR testbench.sv(853) @ 411010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16459 
# 
# UVM_ERROR testbench.sv(853) @ 411210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12093 
# 
# UVM_ERROR testbench.sv(853) @ 411410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21742 
# 
# UVM_ERROR testbench.sv(853) @ 411610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17583 
# 
# UVM_ERROR testbench.sv(853) @ 411810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20481 
# 
# UVM_ERROR testbench.sv(853) @ 412010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39900 
# 
# UVM_ERROR testbench.sv(853) @ 412210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18524 
# 
# UVM_ERROR testbench.sv(853) @ 412410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35829 
# 
# UVM_ERROR testbench.sv(853) @ 412610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21853 
# 
# UVM_ERROR testbench.sv(853) @ 412810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56406 
# 
# UVM_ERROR testbench.sv(853) @ 413010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31851 
# 
# UVM_ERROR testbench.sv(853) @ 413210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53302 
# 
# UVM_ERROR testbench.sv(853) @ 413410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20069 
# 
# UVM_ERROR testbench.sv(853) @ 413610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46624 
# 
# UVM_ERROR testbench.sv(853) @ 413810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24232 
# 
# UVM_ERROR testbench.sv(853) @ 414010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35139 
# 
# UVM_ERROR testbench.sv(853) @ 414210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52879 
# 
# UVM_ERROR testbench.sv(853) @ 414410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58738 
# 
# UVM_ERROR testbench.sv(853) @ 414610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36890 
# 
# UVM_ERROR testbench.sv(853) @ 414810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25576 
# 
# UVM_ERROR testbench.sv(853) @ 415010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53380 
# 
# UVM_ERROR testbench.sv(853) @ 415210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8805 
# 
# UVM_ERROR testbench.sv(853) @ 415410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34159 
# 
# UVM_ERROR testbench.sv(853) @ 415610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19483 
# 
# UVM_ERROR testbench.sv(853) @ 415810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13294 
# 
# UVM_ERROR testbench.sv(853) @ 416010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35753 
# 
# UVM_ERROR testbench.sv(853) @ 416210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9111 
# 
# UVM_ERROR testbench.sv(853) @ 416410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59744 
# 
# UVM_ERROR testbench.sv(853) @ 416610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12397 
# 
# UVM_ERROR testbench.sv(853) @ 416810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1634 
# 
# UVM_ERROR testbench.sv(853) @ 417010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13281 
# 
# UVM_ERROR testbench.sv(853) @ 417210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45842 
# 
# UVM_ERROR testbench.sv(853) @ 417410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17408 
# 
# UVM_ERROR testbench.sv(853) @ 417610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13521 
# 
# UVM_ERROR testbench.sv(853) @ 417810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51127 
# 
# UVM_ERROR testbench.sv(853) @ 418010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  918 
# 
# UVM_ERROR testbench.sv(853) @ 418210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20155 
# 
# UVM_ERROR testbench.sv(853) @ 418410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54743 
# 
# UVM_ERROR testbench.sv(853) @ 418610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44410 
# 
# UVM_ERROR testbench.sv(853) @ 418810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40990 
# 
# UVM_ERROR testbench.sv(853) @ 419010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2388 
# 
# UVM_ERROR testbench.sv(853) @ 419210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33137 
# 
# UVM_ERROR testbench.sv(853) @ 419410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1248 
# 
# UVM_ERROR testbench.sv(853) @ 419610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52928 
# 
# UVM_ERROR testbench.sv(853) @ 419810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14982 
# 
# UVM_ERROR testbench.sv(853) @ 420010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21541 
# 
# UVM_ERROR testbench.sv(853) @ 420210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55863 
# 
# UVM_ERROR testbench.sv(853) @ 420410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5619 
# 
# UVM_ERROR testbench.sv(853) @ 420610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17520 
# 
# UVM_ERROR testbench.sv(853) @ 420810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37437 
# 
# UVM_ERROR testbench.sv(853) @ 421010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10191 
# 
# UVM_ERROR testbench.sv(853) @ 421210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19881 
# 
# UVM_ERROR testbench.sv(853) @ 421410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40942 
# 
# UVM_ERROR testbench.sv(853) @ 421610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29913 
# 
# UVM_ERROR testbench.sv(853) @ 421810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32010 
# 
# UVM_ERROR testbench.sv(853) @ 422010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  966 
# 
# UVM_ERROR testbench.sv(853) @ 422210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39605 
# 
# UVM_ERROR testbench.sv(853) @ 422410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19905 
# 
# UVM_ERROR testbench.sv(853) @ 422610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16774 
# 
# UVM_ERROR testbench.sv(853) @ 422810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37818 
# 
# UVM_ERROR testbench.sv(853) @ 423010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59856 
# 
# UVM_ERROR testbench.sv(853) @ 423210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  146 
# 
# UVM_ERROR testbench.sv(853) @ 423410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17722 
# 
# UVM_ERROR testbench.sv(853) @ 423610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32887 
# 
# UVM_ERROR testbench.sv(853) @ 423810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50177 
# 
# UVM_ERROR testbench.sv(853) @ 424010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36570 
# 
# UVM_ERROR testbench.sv(853) @ 424210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23483 
# 
# UVM_ERROR testbench.sv(853) @ 424410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28919 
# 
# UVM_ERROR testbench.sv(853) @ 424610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39837 
# 
# UVM_ERROR testbench.sv(853) @ 424810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50530 
# 
# UVM_ERROR testbench.sv(853) @ 425010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36494 
# 
# UVM_ERROR testbench.sv(853) @ 425210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58458 
# 
# UVM_ERROR testbench.sv(853) @ 425410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57863 
# 
# UVM_ERROR testbench.sv(853) @ 425610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28829 
# 
# UVM_ERROR testbench.sv(853) @ 425810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40985 
# 
# UVM_ERROR testbench.sv(853) @ 426010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42865 
# 
# UVM_ERROR testbench.sv(853) @ 426210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3865 
# 
# UVM_ERROR testbench.sv(853) @ 426410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52209 
# 
# UVM_ERROR testbench.sv(853) @ 426610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5959 
# 
# UVM_ERROR testbench.sv(853) @ 426810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5987 
# 
# UVM_ERROR testbench.sv(853) @ 427010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55811 
# 
# UVM_ERROR testbench.sv(853) @ 427210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1502 
# 
# UVM_ERROR testbench.sv(853) @ 427410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1589 
# 
# UVM_ERROR testbench.sv(853) @ 427610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8925 
# 
# UVM_ERROR testbench.sv(853) @ 427810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58985 
# 
# UVM_ERROR testbench.sv(853) @ 428010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37646 
# 
# UVM_ERROR testbench.sv(853) @ 428210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17352 
# 
# UVM_ERROR testbench.sv(853) @ 428410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52535 
# 
# UVM_ERROR testbench.sv(853) @ 428610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28560 
# 
# UVM_ERROR testbench.sv(853) @ 428810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38546 
# 
# UVM_ERROR testbench.sv(853) @ 429010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17561 
# 
# UVM_ERROR testbench.sv(853) @ 429210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26601 
# 
# UVM_ERROR testbench.sv(853) @ 429410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23010 
# 
# UVM_ERROR testbench.sv(853) @ 429610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60476 
# 
# UVM_ERROR testbench.sv(853) @ 429810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4559 
# 
# UVM_ERROR testbench.sv(853) @ 430010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40287 
# 
# UVM_ERROR testbench.sv(853) @ 430210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  318 
# 
# UVM_ERROR testbench.sv(853) @ 430410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50830 
# 
# UVM_ERROR testbench.sv(853) @ 430610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6177 
# 
# UVM_ERROR testbench.sv(853) @ 430810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56115 
# 
# UVM_ERROR testbench.sv(853) @ 431010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4281 
# 
# UVM_ERROR testbench.sv(853) @ 431210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13694 
# 
# UVM_ERROR testbench.sv(853) @ 431410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59788 
# 
# UVM_ERROR testbench.sv(853) @ 431610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43852 
# 
# UVM_ERROR testbench.sv(853) @ 431810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18638 
# 
# UVM_ERROR testbench.sv(853) @ 432010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3405 
# 
# UVM_ERROR testbench.sv(853) @ 432210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22526 
# 
# UVM_ERROR testbench.sv(853) @ 432410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53402 
# 
# UVM_ERROR testbench.sv(853) @ 432610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6453 
# 
# UVM_ERROR testbench.sv(853) @ 432810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52925 
# 
# UVM_ERROR testbench.sv(853) @ 433010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51377 
# 
# UVM_ERROR testbench.sv(853) @ 433210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21360 
# 
# UVM_ERROR testbench.sv(853) @ 433410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52665 
# 
# UVM_ERROR testbench.sv(853) @ 433610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44270 
# 
# UVM_ERROR testbench.sv(853) @ 433810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43776 
# 
# UVM_ERROR testbench.sv(853) @ 434010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49623 
# 
# UVM_ERROR testbench.sv(853) @ 434210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25405 
# 
# UVM_ERROR testbench.sv(853) @ 434410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8740 
# 
# UVM_ERROR testbench.sv(853) @ 434610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32666 
# 
# UVM_ERROR testbench.sv(853) @ 434810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23980 
# 
# UVM_ERROR testbench.sv(853) @ 435010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23674 
# 
# UVM_ERROR testbench.sv(853) @ 435210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47393 
# 
# UVM_ERROR testbench.sv(853) @ 435410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50366 
# 
# UVM_ERROR testbench.sv(853) @ 435610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51841 
# 
# UVM_ERROR testbench.sv(853) @ 435810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46098 
# 
# UVM_ERROR testbench.sv(853) @ 436010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51205 
# 
# UVM_ERROR testbench.sv(853) @ 436210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60360 
# 
# UVM_ERROR testbench.sv(853) @ 436410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59974 
# 
# UVM_ERROR testbench.sv(853) @ 436610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27801 
# 
# UVM_ERROR testbench.sv(853) @ 436810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55514 
# 
# UVM_ERROR testbench.sv(853) @ 437010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23747 
# 
# UVM_ERROR testbench.sv(853) @ 437210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9356 
# 
# UVM_ERROR testbench.sv(853) @ 437410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28986 
# 
# UVM_ERROR testbench.sv(853) @ 437610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13460 
# 
# UVM_ERROR testbench.sv(853) @ 437810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36896 
# 
# UVM_ERROR testbench.sv(853) @ 438010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14096 
# 
# UVM_ERROR testbench.sv(853) @ 438210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10186 
# 
# UVM_ERROR testbench.sv(853) @ 438410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13409 
# 
# UVM_ERROR testbench.sv(853) @ 438610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43101 
# 
# UVM_ERROR testbench.sv(853) @ 438810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36801 
# 
# UVM_ERROR testbench.sv(853) @ 439010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27004 
# 
# UVM_ERROR testbench.sv(853) @ 439210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34419 
# 
# UVM_ERROR testbench.sv(853) @ 439410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60032 
# 
# UVM_ERROR testbench.sv(853) @ 439610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19941 
# 
# UVM_ERROR testbench.sv(853) @ 439810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2800 
# 
# UVM_ERROR testbench.sv(853) @ 440010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23629 
# 
# UVM_ERROR testbench.sv(853) @ 440210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  825 
# 
# UVM_ERROR testbench.sv(853) @ 440410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47874 
# 
# UVM_ERROR testbench.sv(853) @ 440610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  811 
# 
# UVM_ERROR testbench.sv(853) @ 440810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8115 
# 
# UVM_ERROR testbench.sv(853) @ 441010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27327 
# 
# UVM_ERROR testbench.sv(853) @ 441210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52942 
# 
# UVM_ERROR testbench.sv(853) @ 441410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23104 
# 
# UVM_ERROR testbench.sv(853) @ 441610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15049 
# 
# UVM_ERROR testbench.sv(853) @ 441810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31453 
# 
# UVM_ERROR testbench.sv(853) @ 442010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18420 
# 
# UVM_ERROR testbench.sv(853) @ 442210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23769 
# 
# UVM_ERROR testbench.sv(853) @ 442410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49015 
# 
# UVM_ERROR testbench.sv(853) @ 442610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14262 
# 
# UVM_ERROR testbench.sv(853) @ 442810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20142 
# 
# UVM_ERROR testbench.sv(853) @ 443010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32095 
# 
# UVM_ERROR testbench.sv(853) @ 443210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19354 
# 
# UVM_ERROR testbench.sv(853) @ 443410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10777 
# 
# UVM_ERROR testbench.sv(853) @ 443610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51791 
# 
# UVM_ERROR testbench.sv(853) @ 443810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43180 
# 
# UVM_ERROR testbench.sv(853) @ 444010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13564 
# 
# UVM_ERROR testbench.sv(853) @ 444210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  519 
# 
# UVM_ERROR testbench.sv(853) @ 444410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10339 
# 
# UVM_ERROR testbench.sv(853) @ 444610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24917 
# 
# UVM_ERROR testbench.sv(853) @ 444810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2489 
# 
# UVM_ERROR testbench.sv(853) @ 445010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35844 
# 
# UVM_ERROR testbench.sv(853) @ 445210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7067 
# 
# UVM_ERROR testbench.sv(853) @ 445410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58003 
# 
# UVM_ERROR testbench.sv(853) @ 445610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50374 
# 
# UVM_ERROR testbench.sv(853) @ 445810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55371 
# 
# UVM_ERROR testbench.sv(853) @ 446010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48199 
# 
# UVM_ERROR testbench.sv(853) @ 446210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10197 
# 
# UVM_ERROR testbench.sv(853) @ 446410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2791 
# 
# UVM_ERROR testbench.sv(853) @ 446610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17096 
# 
# UVM_ERROR testbench.sv(853) @ 446810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56405 
# 
# UVM_ERROR testbench.sv(853) @ 447010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23968 
# 
# UVM_ERROR testbench.sv(853) @ 447210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57339 
# 
# UVM_ERROR testbench.sv(853) @ 447410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9331 
# 
# UVM_ERROR testbench.sv(853) @ 447610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59007 
# 
# UVM_ERROR testbench.sv(853) @ 447810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7250 
# 
# UVM_ERROR testbench.sv(853) @ 448010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56873 
# 
# UVM_ERROR testbench.sv(853) @ 448210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58054 
# 
# UVM_ERROR testbench.sv(853) @ 448410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29102 
# 
# UVM_ERROR testbench.sv(853) @ 448610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31540 
# 
# UVM_ERROR testbench.sv(853) @ 448810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58865 
# 
# UVM_ERROR testbench.sv(853) @ 449010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60244 
# 
# UVM_ERROR testbench.sv(853) @ 449210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56186 
# 
# UVM_ERROR testbench.sv(853) @ 449410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40799 
# 
# UVM_ERROR testbench.sv(853) @ 449610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6629 
# 
# UVM_ERROR testbench.sv(853) @ 449810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2412 
# 
# UVM_ERROR testbench.sv(853) @ 450010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59297 
# 
# UVM_ERROR testbench.sv(853) @ 450210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26101 
# 
# UVM_ERROR testbench.sv(853) @ 450410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49698 
# 
# UVM_ERROR testbench.sv(853) @ 450610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14503 
# 
# UVM_ERROR testbench.sv(853) @ 450810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32691 
# 
# UVM_ERROR testbench.sv(853) @ 451010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11291 
# 
# UVM_ERROR testbench.sv(853) @ 451210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  101 
# 
# UVM_ERROR testbench.sv(853) @ 451410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27615 
# 
# UVM_ERROR testbench.sv(853) @ 451610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41559 
# 
# UVM_ERROR testbench.sv(853) @ 451810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59383 
# 
# UVM_ERROR testbench.sv(853) @ 452010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56587 
# 
# UVM_ERROR testbench.sv(853) @ 452210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14980 
# 
# UVM_ERROR testbench.sv(853) @ 452410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2355 
# 
# UVM_ERROR testbench.sv(853) @ 452610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9652 
# 
# UVM_ERROR testbench.sv(853) @ 452810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33846 
# 
# UVM_ERROR testbench.sv(853) @ 453010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54754 
# 
# UVM_ERROR testbench.sv(853) @ 453210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40709 
# 
# UVM_ERROR testbench.sv(853) @ 453410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49487 
# 
# UVM_ERROR testbench.sv(853) @ 453610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23404 
# 
# UVM_ERROR testbench.sv(853) @ 453810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61423 
# 
# UVM_ERROR testbench.sv(853) @ 454010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42994 
# 
# UVM_ERROR testbench.sv(853) @ 454210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3417 
# 
# UVM_ERROR testbench.sv(853) @ 454410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50135 
# 
# UVM_ERROR testbench.sv(853) @ 454610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20234 
# 
# UVM_ERROR testbench.sv(853) @ 454810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4213 
# 
# UVM_ERROR testbench.sv(853) @ 455010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45418 
# 
# UVM_ERROR testbench.sv(853) @ 455210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17284 
# 
# UVM_ERROR testbench.sv(853) @ 455410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59107 
# 
# UVM_ERROR testbench.sv(853) @ 455610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60964 
# 
# UVM_ERROR testbench.sv(853) @ 455810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40737 
# 
# UVM_ERROR testbench.sv(853) @ 456010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47258 
# 
# UVM_ERROR testbench.sv(853) @ 456210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17100 
# 
# UVM_ERROR testbench.sv(853) @ 456410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5332 
# 
# UVM_ERROR testbench.sv(853) @ 456610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20751 
# 
# UVM_ERROR testbench.sv(853) @ 456810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  369 
# 
# UVM_ERROR testbench.sv(853) @ 457010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49364 
# 
# UVM_ERROR testbench.sv(853) @ 457210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15477 
# 
# UVM_ERROR testbench.sv(853) @ 457410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43885 
# 
# UVM_ERROR testbench.sv(853) @ 457610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56511 
# 
# UVM_ERROR testbench.sv(853) @ 457810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34664 
# 
# UVM_ERROR testbench.sv(853) @ 458010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15190 
# 
# UVM_ERROR testbench.sv(853) @ 458210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33207 
# 
# UVM_ERROR testbench.sv(853) @ 458410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26476 
# 
# UVM_ERROR testbench.sv(853) @ 458610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47519 
# 
# UVM_ERROR testbench.sv(853) @ 458810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34223 
# 
# UVM_ERROR testbench.sv(853) @ 459010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34799 
# 
# UVM_ERROR testbench.sv(853) @ 459210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4827 
# 
# UVM_ERROR testbench.sv(853) @ 459410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20324 
# 
# UVM_ERROR testbench.sv(853) @ 459610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2298 
# 
# UVM_ERROR testbench.sv(853) @ 459810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49327 
# 
# UVM_ERROR testbench.sv(853) @ 460010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   72 
# 
# UVM_ERROR testbench.sv(853) @ 460210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21798 
# 
# UVM_ERROR testbench.sv(853) @ 460410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15240 
# 
# UVM_ERROR testbench.sv(853) @ 460610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22030 
# 
# UVM_ERROR testbench.sv(853) @ 460810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16114 
# 
# UVM_ERROR testbench.sv(853) @ 461010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5824 
# 
# UVM_ERROR testbench.sv(853) @ 461210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13455 
# 
# UVM_ERROR testbench.sv(853) @ 461410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46179 
# 
# UVM_ERROR testbench.sv(853) @ 461610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25327 
# 
# UVM_ERROR testbench.sv(853) @ 461810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33953 
# 
# UVM_ERROR testbench.sv(853) @ 462010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58565 
# 
# UVM_ERROR testbench.sv(853) @ 462210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13095 
# 
# UVM_ERROR testbench.sv(853) @ 462410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16022 
# 
# UVM_ERROR testbench.sv(853) @ 462610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59242 
# 
# UVM_ERROR testbench.sv(853) @ 462810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16867 
# 
# UVM_ERROR testbench.sv(853) @ 463010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23234 
# 
# UVM_ERROR testbench.sv(853) @ 463210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43095 
# 
# UVM_ERROR testbench.sv(853) @ 463410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  380 
# 
# UVM_ERROR testbench.sv(853) @ 463610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23610 
# 
# UVM_ERROR testbench.sv(853) @ 463810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17231 
# 
# UVM_ERROR testbench.sv(853) @ 464010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32839 
# 
# UVM_ERROR testbench.sv(853) @ 464210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43134 
# 
# UVM_ERROR testbench.sv(853) @ 464410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30873 
# 
# UVM_ERROR testbench.sv(853) @ 464610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55822 
# 
# UVM_ERROR testbench.sv(853) @ 464810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16223 
# 
# UVM_ERROR testbench.sv(853) @ 465010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57913 
# 
# UVM_ERROR testbench.sv(853) @ 465210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16592 
# 
# UVM_ERROR testbench.sv(853) @ 465410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53501 
# 
# UVM_ERROR testbench.sv(853) @ 465610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21953 
# 
# UVM_ERROR testbench.sv(853) @ 465810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24737 
# 
# UVM_ERROR testbench.sv(853) @ 466010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29053 
# 
# UVM_ERROR testbench.sv(853) @ 466210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43111 
# 
# UVM_ERROR testbench.sv(853) @ 466410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21876 
# 
# UVM_ERROR testbench.sv(853) @ 466610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54559 
# 
# UVM_ERROR testbench.sv(853) @ 466810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22278 
# 
# UVM_ERROR testbench.sv(853) @ 467010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11023 
# 
# UVM_ERROR testbench.sv(853) @ 467210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4601 
# 
# UVM_ERROR testbench.sv(853) @ 467410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18889 
# 
# UVM_ERROR testbench.sv(853) @ 467610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6411 
# 
# UVM_ERROR testbench.sv(853) @ 467810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1466 
# 
# UVM_ERROR testbench.sv(853) @ 468010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1502 
# 
# UVM_ERROR testbench.sv(853) @ 468210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47448 
# 
# UVM_ERROR testbench.sv(853) @ 468410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41612 
# 
# UVM_ERROR testbench.sv(853) @ 468610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47226 
# 
# UVM_ERROR testbench.sv(853) @ 468810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51468 
# 
# UVM_ERROR testbench.sv(853) @ 469010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49869 
# 
# UVM_ERROR testbench.sv(853) @ 469210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36243 
# 
# UVM_ERROR testbench.sv(853) @ 469410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39075 
# 
# UVM_ERROR testbench.sv(853) @ 469610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52252 
# 
# UVM_ERROR testbench.sv(853) @ 469810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54522 
# 
# UVM_ERROR testbench.sv(853) @ 470010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4490 
# 
# UVM_ERROR testbench.sv(853) @ 470210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29425 
# 
# UVM_ERROR testbench.sv(853) @ 470410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59507 
# 
# UVM_ERROR testbench.sv(853) @ 470610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22539 
# 
# UVM_ERROR testbench.sv(853) @ 470810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26561 
# 
# UVM_ERROR testbench.sv(853) @ 471010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41623 
# 
# UVM_ERROR testbench.sv(853) @ 471210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27642 
# 
# UVM_ERROR testbench.sv(853) @ 471410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12351 
# 
# UVM_ERROR testbench.sv(853) @ 471610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24886 
# 
# UVM_ERROR testbench.sv(853) @ 471810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39025 
# 
# UVM_ERROR testbench.sv(853) @ 472010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4423 
# 
# UVM_ERROR testbench.sv(853) @ 472210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53886 
# 
# UVM_ERROR testbench.sv(853) @ 472410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45584 
# 
# UVM_ERROR testbench.sv(853) @ 472610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31386 
# 
# UVM_ERROR testbench.sv(853) @ 472810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39629 
# 
# UVM_ERROR testbench.sv(853) @ 473010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9317 
# 
# UVM_ERROR testbench.sv(853) @ 473210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19792 
# 
# UVM_ERROR testbench.sv(853) @ 473410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51924 
# 
# UVM_ERROR testbench.sv(853) @ 473610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50238 
# 
# UVM_ERROR testbench.sv(853) @ 473810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14602 
# 
# UVM_ERROR testbench.sv(853) @ 474010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49230 
# 
# UVM_ERROR testbench.sv(853) @ 474210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30733 
# 
# UVM_ERROR testbench.sv(853) @ 474410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58764 
# 
# UVM_ERROR testbench.sv(853) @ 474610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53107 
# 
# UVM_ERROR testbench.sv(853) @ 474810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28211 
# 
# UVM_ERROR testbench.sv(853) @ 475010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41677 
# 
# UVM_ERROR testbench.sv(853) @ 475210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59638 
# 
# UVM_ERROR testbench.sv(853) @ 475410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7061 
# 
# UVM_ERROR testbench.sv(853) @ 475610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43213 
# 
# UVM_ERROR testbench.sv(853) @ 475810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3707 
# 
# UVM_ERROR testbench.sv(853) @ 476010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6087 
# 
# UVM_ERROR testbench.sv(853) @ 476210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14178 
# 
# UVM_ERROR testbench.sv(853) @ 476410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32301 
# 
# UVM_ERROR testbench.sv(853) @ 476610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14102 
# 
# UVM_ERROR testbench.sv(853) @ 476810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56968 
# 
# UVM_ERROR testbench.sv(853) @ 477010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9962 
# 
# UVM_ERROR testbench.sv(853) @ 477210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50625 
# 
# UVM_ERROR testbench.sv(853) @ 477410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19507 
# 
# UVM_ERROR testbench.sv(853) @ 477610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18724 
# 
# UVM_ERROR testbench.sv(853) @ 477810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44688 
# 
# UVM_ERROR testbench.sv(853) @ 478010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24309 
# 
# UVM_ERROR testbench.sv(853) @ 478210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53276 
# 
# UVM_ERROR testbench.sv(853) @ 478410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25957 
# 
# UVM_ERROR testbench.sv(853) @ 478610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4078 
# 
# UVM_ERROR testbench.sv(853) @ 478810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57688 
# 
# UVM_ERROR testbench.sv(853) @ 479010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58460 
# 
# UVM_ERROR testbench.sv(853) @ 479210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54700 
# 
# UVM_ERROR testbench.sv(853) @ 479410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19829 
# 
# UVM_ERROR testbench.sv(853) @ 479610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45609 
# 
# UVM_ERROR testbench.sv(853) @ 479810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17830 
# 
# UVM_ERROR testbench.sv(853) @ 480010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29085 
# 
# UVM_ERROR testbench.sv(853) @ 480210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30673 
# 
# UVM_ERROR testbench.sv(853) @ 480410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6727 
# 
# UVM_ERROR testbench.sv(853) @ 480610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33740 
# 
# UVM_ERROR testbench.sv(853) @ 480810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14973 
# 
# UVM_ERROR testbench.sv(853) @ 481010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36856 
# 
# UVM_ERROR testbench.sv(853) @ 481210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57012 
# 
# UVM_ERROR testbench.sv(853) @ 481410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46524 
# 
# UVM_ERROR testbench.sv(853) @ 481610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58441 
# 
# UVM_ERROR testbench.sv(853) @ 481810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56711 
# 
# UVM_ERROR testbench.sv(853) @ 482010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52452 
# 
# UVM_ERROR testbench.sv(853) @ 482210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21000 
# 
# UVM_ERROR testbench.sv(853) @ 482410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54848 
# 
# UVM_ERROR testbench.sv(853) @ 482610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34193 
# 
# UVM_ERROR testbench.sv(853) @ 482810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17964 
# 
# UVM_ERROR testbench.sv(853) @ 483010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8943 
# 
# UVM_ERROR testbench.sv(853) @ 483210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57247 
# 
# UVM_ERROR testbench.sv(853) @ 483410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1634 
# 
# UVM_ERROR testbench.sv(853) @ 483610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54369 
# 
# UVM_ERROR testbench.sv(853) @ 483810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9145 
# 
# UVM_ERROR testbench.sv(853) @ 484010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45719 
# 
# UVM_ERROR testbench.sv(853) @ 484210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44015 
# 
# UVM_ERROR testbench.sv(853) @ 484410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49476 
# 
# UVM_ERROR testbench.sv(853) @ 484610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37278 
# 
# UVM_ERROR testbench.sv(853) @ 484810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39119 
# 
# UVM_ERROR testbench.sv(853) @ 485010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  442 
# 
# UVM_ERROR testbench.sv(853) @ 485210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5929 
# 
# UVM_ERROR testbench.sv(853) @ 485410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4414 
# 
# UVM_ERROR testbench.sv(853) @ 485610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13229 
# 
# UVM_ERROR testbench.sv(853) @ 485810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47810 
# 
# UVM_ERROR testbench.sv(853) @ 486010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31399 
# 
# UVM_ERROR testbench.sv(853) @ 486210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2421 
# 
# UVM_ERROR testbench.sv(853) @ 486410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1725 
# 
# UVM_ERROR testbench.sv(853) @ 486610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23609 
# 
# UVM_ERROR testbench.sv(853) @ 486810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19175 
# 
# UVM_ERROR testbench.sv(853) @ 487010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47708 
# 
# UVM_ERROR testbench.sv(853) @ 487210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43759 
# 
# UVM_ERROR testbench.sv(853) @ 487410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34095 
# 
# UVM_ERROR testbench.sv(853) @ 487610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24856 
# 
# UVM_ERROR testbench.sv(853) @ 487810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14957 
# 
# UVM_ERROR testbench.sv(853) @ 488010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56776 
# 
# UVM_ERROR testbench.sv(853) @ 488210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3290 
# 
# UVM_ERROR testbench.sv(853) @ 488410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26666 
# 
# UVM_ERROR testbench.sv(853) @ 488610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59405 
# 
# UVM_ERROR testbench.sv(853) @ 488810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51432 
# 
# UVM_ERROR testbench.sv(853) @ 489010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24260 
# 
# UVM_ERROR testbench.sv(853) @ 489210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26297 
# 
# UVM_ERROR testbench.sv(853) @ 489410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8955 
# 
# UVM_ERROR testbench.sv(853) @ 489610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44577 
# 
# UVM_ERROR testbench.sv(853) @ 489810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30058 
# 
# UVM_ERROR testbench.sv(853) @ 490010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6750 
# 
# UVM_ERROR testbench.sv(853) @ 490210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57361 
# 
# UVM_ERROR testbench.sv(853) @ 490410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6676 
# 
# UVM_ERROR testbench.sv(853) @ 490610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19366 
# 
# UVM_ERROR testbench.sv(853) @ 490810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50739 
# 
# UVM_ERROR testbench.sv(853) @ 491010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53548 
# 
# UVM_ERROR testbench.sv(853) @ 491210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39634 
# 
# UVM_ERROR testbench.sv(853) @ 491410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15502 
# 
# UVM_ERROR testbench.sv(853) @ 491610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15114 
# 
# UVM_ERROR testbench.sv(853) @ 491810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15181 
# 
# UVM_ERROR testbench.sv(853) @ 492010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22166 
# 
# UVM_ERROR testbench.sv(853) @ 492210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2518 
# 
# UVM_ERROR testbench.sv(853) @ 492410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12393 
# 
# UVM_ERROR testbench.sv(853) @ 492610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24887 
# 
# UVM_ERROR testbench.sv(853) @ 492810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49993 
# 
# UVM_ERROR testbench.sv(853) @ 493010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44227 
# 
# UVM_ERROR testbench.sv(853) @ 493210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8369 
# 
# UVM_ERROR testbench.sv(853) @ 493410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17544 
# 
# UVM_ERROR testbench.sv(853) @ 493610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29427 
# 
# UVM_ERROR testbench.sv(853) @ 493810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38506 
# 
# UVM_ERROR testbench.sv(853) @ 494010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32793 
# 
# UVM_ERROR testbench.sv(853) @ 494210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53425 
# 
# UVM_ERROR testbench.sv(853) @ 494410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45785 
# 
# UVM_ERROR testbench.sv(853) @ 494610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37582 
# 
# UVM_ERROR testbench.sv(853) @ 494810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17391 
# 
# UVM_ERROR testbench.sv(853) @ 495010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60030 
# 
# UVM_ERROR testbench.sv(853) @ 495210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57099 
# 
# UVM_ERROR testbench.sv(853) @ 495410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12311 
# 
# UVM_ERROR testbench.sv(853) @ 495610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8095 
# 
# UVM_ERROR testbench.sv(853) @ 495810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35341 
# 
# UVM_ERROR testbench.sv(853) @ 496010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53351 
# 
# UVM_ERROR testbench.sv(853) @ 496210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56459 
# 
# UVM_ERROR testbench.sv(853) @ 496410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  385 
# 
# UVM_ERROR testbench.sv(853) @ 496610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44096 
# 
# UVM_ERROR testbench.sv(853) @ 496810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8162 
# 
# UVM_ERROR testbench.sv(853) @ 497010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52809 
# 
# UVM_ERROR testbench.sv(853) @ 497210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54631 
# 
# UVM_ERROR testbench.sv(853) @ 497410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58639 
# 
# UVM_ERROR testbench.sv(853) @ 497610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50870 
# 
# UVM_ERROR testbench.sv(853) @ 497810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38323 
# 
# UVM_ERROR testbench.sv(853) @ 498010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37486 
# 
# UVM_ERROR testbench.sv(853) @ 498210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16481 
# 
# UVM_ERROR testbench.sv(853) @ 498410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45062 
# 
# UVM_ERROR testbench.sv(853) @ 498610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41002 
# 
# UVM_ERROR testbench.sv(853) @ 498810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19070 
# 
# UVM_ERROR testbench.sv(853) @ 499010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46429 
# 
# UVM_ERROR testbench.sv(853) @ 499210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41382 
# 
# UVM_ERROR testbench.sv(853) @ 499410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3822 
# 
# UVM_ERROR testbench.sv(853) @ 499610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55489 
# 
# UVM_ERROR testbench.sv(853) @ 499810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22612 
# 
# UVM_ERROR testbench.sv(853) @ 500010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47391 
# 
# UVM_ERROR testbench.sv(853) @ 500210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34379 
# 
# UVM_ERROR testbench.sv(853) @ 500410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32692 
# 
# UVM_ERROR testbench.sv(853) @ 500610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24844 
# 
# UVM_ERROR testbench.sv(853) @ 500810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54491 
# 
# UVM_ERROR testbench.sv(853) @ 501010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37794 
# 
# UVM_ERROR testbench.sv(853) @ 501210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56683 
# 
# UVM_ERROR testbench.sv(853) @ 501410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23396 
# 
# UVM_ERROR testbench.sv(853) @ 501610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21770 
# 
# UVM_ERROR testbench.sv(853) @ 501810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59018 
# 
# UVM_ERROR testbench.sv(853) @ 502010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46166 
# 
# UVM_ERROR testbench.sv(853) @ 502210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2319 
# 
# UVM_ERROR testbench.sv(853) @ 502410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53140 
# 
# UVM_ERROR testbench.sv(853) @ 502610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3010 
# 
# UVM_ERROR testbench.sv(853) @ 502810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39772 
# 
# UVM_ERROR testbench.sv(853) @ 503010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1200 
# 
# UVM_ERROR testbench.sv(853) @ 503210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2611 
# 
# UVM_ERROR testbench.sv(853) @ 503410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40265 
# 
# UVM_ERROR testbench.sv(853) @ 503610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45547 
# 
# UVM_ERROR testbench.sv(853) @ 503810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1627 
# 
# UVM_ERROR testbench.sv(853) @ 504010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10991 
# 
# UVM_ERROR testbench.sv(853) @ 504210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20222 
# 
# UVM_ERROR testbench.sv(853) @ 504410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12106 
# 
# UVM_ERROR testbench.sv(853) @ 504610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3563 
# 
# UVM_ERROR testbench.sv(853) @ 504810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14583 
# 
# UVM_ERROR testbench.sv(853) @ 505010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51115 
# 
# UVM_ERROR testbench.sv(853) @ 505210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40363 
# 
# UVM_ERROR testbench.sv(853) @ 505410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47180 
# 
# UVM_ERROR testbench.sv(853) @ 505610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27667 
# 
# UVM_ERROR testbench.sv(853) @ 505810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39493 
# 
# UVM_ERROR testbench.sv(853) @ 506010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51537 
# 
# UVM_ERROR testbench.sv(853) @ 506210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37970 
# 
# UVM_ERROR testbench.sv(853) @ 506410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59686 
# 
# UVM_ERROR testbench.sv(853) @ 506610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12773 
# 
# UVM_ERROR testbench.sv(853) @ 506810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21726 
# 
# UVM_ERROR testbench.sv(853) @ 507010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54942 
# 
# UVM_ERROR testbench.sv(853) @ 507210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11891 
# 
# UVM_ERROR testbench.sv(853) @ 507410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57660 
# 
# UVM_ERROR testbench.sv(853) @ 507610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5421 
# 
# UVM_ERROR testbench.sv(853) @ 507810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4003 
# 
# UVM_ERROR testbench.sv(853) @ 508010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41429 
# 
# UVM_ERROR testbench.sv(853) @ 508210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38510 
# 
# UVM_ERROR testbench.sv(853) @ 508410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43419 
# 
# UVM_ERROR testbench.sv(853) @ 508610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23223 
# 
# UVM_ERROR testbench.sv(853) @ 508810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22870 
# 
# UVM_ERROR testbench.sv(853) @ 509010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37869 
# 
# UVM_ERROR testbench.sv(853) @ 509210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60855 
# 
# UVM_ERROR testbench.sv(853) @ 509410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35546 
# 
# UVM_ERROR testbench.sv(853) @ 509610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19837 
# 
# UVM_ERROR testbench.sv(853) @ 509810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3449 
# 
# UVM_ERROR testbench.sv(853) @ 510010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28759 
# 
# UVM_ERROR testbench.sv(853) @ 510210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19749 
# 
# UVM_ERROR testbench.sv(853) @ 510410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39941 
# 
# UVM_ERROR testbench.sv(853) @ 510610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2271 
# 
# UVM_ERROR testbench.sv(853) @ 510810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8339 
# 
# UVM_ERROR testbench.sv(853) @ 511010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21163 
# 
# UVM_ERROR testbench.sv(853) @ 511210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21029 
# 
# UVM_ERROR testbench.sv(853) @ 511410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38754 
# 
# UVM_ERROR testbench.sv(853) @ 511610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24253 
# 
# UVM_ERROR testbench.sv(853) @ 511810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11484 
# 
# UVM_ERROR testbench.sv(853) @ 512010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55522 
# 
# UVM_ERROR testbench.sv(853) @ 512210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21256 
# 
# UVM_ERROR testbench.sv(853) @ 512410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17737 
# 
# UVM_ERROR testbench.sv(853) @ 512610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49834 
# 
# UVM_ERROR testbench.sv(853) @ 512810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22315 
# 
# UVM_ERROR testbench.sv(853) @ 513010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47679 
# 
# UVM_ERROR testbench.sv(853) @ 513210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38270 
# 
# UVM_ERROR testbench.sv(853) @ 513410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51020 
# 
# UVM_ERROR testbench.sv(853) @ 513610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34438 
# 
# UVM_ERROR testbench.sv(853) @ 513810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29653 
# 
# UVM_ERROR testbench.sv(853) @ 514010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59446 
# 
# UVM_ERROR testbench.sv(853) @ 514210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2201 
# 
# UVM_ERROR testbench.sv(853) @ 514410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33716 
# 
# UVM_ERROR testbench.sv(853) @ 514610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9968 
# 
# UVM_ERROR testbench.sv(853) @ 514810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60968 
# 
# UVM_ERROR testbench.sv(853) @ 515010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11382 
# 
# UVM_ERROR testbench.sv(853) @ 515210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11728 
# 
# UVM_ERROR testbench.sv(853) @ 515410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3689 
# 
# UVM_ERROR testbench.sv(853) @ 515610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11398 
# 
# UVM_ERROR testbench.sv(853) @ 515810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54057 
# 
# UVM_ERROR testbench.sv(853) @ 516010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13980 
# 
# UVM_ERROR testbench.sv(853) @ 516210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23686 
# 
# UVM_ERROR testbench.sv(853) @ 516410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49777 
# 
# UVM_ERROR testbench.sv(853) @ 516610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61134 
# 
# UVM_ERROR testbench.sv(853) @ 516810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3140 
# 
# UVM_ERROR testbench.sv(853) @ 517010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19325 
# 
# UVM_ERROR testbench.sv(853) @ 517210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15302 
# 
# UVM_ERROR testbench.sv(853) @ 517410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25752 
# 
# UVM_ERROR testbench.sv(853) @ 517610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53143 
# 
# UVM_ERROR testbench.sv(853) @ 517810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60151 
# 
# UVM_ERROR testbench.sv(853) @ 518010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9595 
# 
# UVM_ERROR testbench.sv(853) @ 518210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41246 
# 
# UVM_ERROR testbench.sv(853) @ 518410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12773 
# 
# UVM_ERROR testbench.sv(853) @ 518610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59519 
# 
# UVM_ERROR testbench.sv(853) @ 518810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2420 
# 
# UVM_ERROR testbench.sv(853) @ 519010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38282 
# 
# UVM_ERROR testbench.sv(853) @ 519210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41830 
# 
# UVM_ERROR testbench.sv(853) @ 519410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50871 
# 
# UVM_ERROR testbench.sv(853) @ 519610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52978 
# 
# UVM_ERROR testbench.sv(853) @ 519810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47368 
# 
# UVM_ERROR testbench.sv(853) @ 520010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8951 
# 
# UVM_ERROR testbench.sv(853) @ 520210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2572 
# 
# UVM_ERROR testbench.sv(853) @ 520410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45355 
# 
# UVM_ERROR testbench.sv(853) @ 520610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50575 
# 
# UVM_ERROR testbench.sv(853) @ 520810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41426 
# 
# UVM_ERROR testbench.sv(853) @ 521010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45178 
# 
# UVM_ERROR testbench.sv(853) @ 521210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31952 
# 
# UVM_ERROR testbench.sv(853) @ 521410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51500 
# 
# UVM_ERROR testbench.sv(853) @ 521610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4780 
# 
# UVM_ERROR testbench.sv(853) @ 521810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60921 
# 
# UVM_ERROR testbench.sv(853) @ 522010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37269 
# 
# UVM_ERROR testbench.sv(853) @ 522210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48622 
# 
# UVM_ERROR testbench.sv(853) @ 522410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53454 
# 
# UVM_ERROR testbench.sv(853) @ 522610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50987 
# 
# UVM_ERROR testbench.sv(853) @ 522810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30541 
# 
# UVM_ERROR testbench.sv(853) @ 523010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3842 
# 
# UVM_ERROR testbench.sv(853) @ 523210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35640 
# 
# UVM_ERROR testbench.sv(853) @ 523410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61256 
# 
# UVM_ERROR testbench.sv(853) @ 523610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21623 
# 
# UVM_ERROR testbench.sv(853) @ 523810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33445 
# 
# UVM_ERROR testbench.sv(853) @ 524010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35983 
# 
# UVM_ERROR testbench.sv(853) @ 524210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10642 
# 
# UVM_ERROR testbench.sv(853) @ 524410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14027 
# 
# UVM_ERROR testbench.sv(853) @ 524610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44574 
# 
# UVM_ERROR testbench.sv(853) @ 524810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2150 
# 
# UVM_ERROR testbench.sv(853) @ 525010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7296 
# 
# UVM_ERROR testbench.sv(853) @ 525210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61182 
# 
# UVM_ERROR testbench.sv(853) @ 525410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61229 
# 
# UVM_ERROR testbench.sv(853) @ 525610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28504 
# 
# UVM_ERROR testbench.sv(853) @ 525810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30959 
# 
# UVM_ERROR testbench.sv(853) @ 526010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48674 
# 
# UVM_ERROR testbench.sv(853) @ 526210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12690 
# 
# UVM_ERROR testbench.sv(853) @ 526410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52559 
# 
# UVM_ERROR testbench.sv(853) @ 526610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9141 
# 
# UVM_ERROR testbench.sv(853) @ 526810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57884 
# 
# UVM_ERROR testbench.sv(853) @ 527010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37635 
# 
# UVM_ERROR testbench.sv(853) @ 527210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50064 
# 
# UVM_ERROR testbench.sv(853) @ 527410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58746 
# 
# UVM_ERROR testbench.sv(853) @ 527610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50386 
# 
# UVM_ERROR testbench.sv(853) @ 527810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46335 
# 
# UVM_ERROR testbench.sv(853) @ 528010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56028 
# 
# UVM_ERROR testbench.sv(853) @ 528210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30604 
# 
# UVM_ERROR testbench.sv(853) @ 528410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54151 
# 
# UVM_ERROR testbench.sv(853) @ 528610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28926 
# 
# UVM_ERROR testbench.sv(853) @ 528810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23540 
# 
# UVM_ERROR testbench.sv(853) @ 529010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7588 
# 
# UVM_ERROR testbench.sv(853) @ 529210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32750 
# 
# UVM_ERROR testbench.sv(853) @ 529410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41436 
# 
# UVM_ERROR testbench.sv(853) @ 529610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36808 
# 
# UVM_ERROR testbench.sv(853) @ 529810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18604 
# 
# UVM_ERROR testbench.sv(853) @ 530010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25412 
# 
# UVM_ERROR testbench.sv(853) @ 530210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36100 
# 
# UVM_ERROR testbench.sv(853) @ 530410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59075 
# 
# UVM_ERROR testbench.sv(853) @ 530610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26626 
# 
# UVM_ERROR testbench.sv(853) @ 530810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3159 
# 
# UVM_ERROR testbench.sv(853) @ 531010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1713 
# 
# UVM_ERROR testbench.sv(853) @ 531210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57070 
# 
# UVM_ERROR testbench.sv(853) @ 531410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31374 
# 
# UVM_ERROR testbench.sv(853) @ 531610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52994 
# 
# UVM_ERROR testbench.sv(853) @ 531810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23768 
# 
# UVM_ERROR testbench.sv(853) @ 532010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20956 
# 
# UVM_ERROR testbench.sv(853) @ 532210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14930 
# 
# UVM_ERROR testbench.sv(853) @ 532410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33624 
# 
# UVM_ERROR testbench.sv(853) @ 532610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49965 
# 
# UVM_ERROR testbench.sv(853) @ 532810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22886 
# 
# UVM_ERROR testbench.sv(853) @ 533010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32492 
# 
# UVM_ERROR testbench.sv(853) @ 533210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19271 
# 
# UVM_ERROR testbench.sv(853) @ 533410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6342 
# 
# UVM_ERROR testbench.sv(853) @ 533610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11434 
# 
# UVM_ERROR testbench.sv(853) @ 533810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31479 
# 
# UVM_ERROR testbench.sv(853) @ 534010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17659 
# 
# UVM_ERROR testbench.sv(853) @ 534210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28468 
# 
# UVM_ERROR testbench.sv(853) @ 534410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55820 
# 
# UVM_ERROR testbench.sv(853) @ 534610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23587 
# 
# UVM_ERROR testbench.sv(853) @ 534810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46645 
# 
# UVM_ERROR testbench.sv(853) @ 535010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5401 
# 
# UVM_ERROR testbench.sv(853) @ 535210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46562 
# 
# UVM_ERROR testbench.sv(853) @ 535410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53614 
# 
# UVM_ERROR testbench.sv(853) @ 535610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42371 
# 
# UVM_ERROR testbench.sv(853) @ 535810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6317 
# 
# UVM_ERROR testbench.sv(853) @ 536010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41738 
# 
# UVM_ERROR testbench.sv(853) @ 536210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52161 
# 
# UVM_ERROR testbench.sv(853) @ 536410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41652 
# 
# UVM_ERROR testbench.sv(853) @ 536610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16956 
# 
# UVM_ERROR testbench.sv(853) @ 536810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16860 
# 
# UVM_ERROR testbench.sv(853) @ 537010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33145 
# 
# UVM_ERROR testbench.sv(853) @ 537210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29771 
# 
# UVM_ERROR testbench.sv(853) @ 537410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54809 
# 
# UVM_ERROR testbench.sv(853) @ 537610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14030 
# 
# UVM_ERROR testbench.sv(853) @ 537810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52871 
# 
# UVM_ERROR testbench.sv(853) @ 538010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19270 
# 
# UVM_ERROR testbench.sv(853) @ 538210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25166 
# 
# UVM_ERROR testbench.sv(853) @ 538410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19404 
# 
# UVM_ERROR testbench.sv(853) @ 538610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16456 
# 
# UVM_ERROR testbench.sv(853) @ 538810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35761 
# 
# UVM_ERROR testbench.sv(853) @ 539010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46066 
# 
# UVM_ERROR testbench.sv(853) @ 539210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13085 
# 
# UVM_ERROR testbench.sv(853) @ 539410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27036 
# 
# UVM_ERROR testbench.sv(853) @ 539610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23857 
# 
# UVM_ERROR testbench.sv(853) @ 539810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53975 
# 
# UVM_ERROR testbench.sv(853) @ 540010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56349 
# 
# UVM_ERROR testbench.sv(853) @ 540210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47724 
# 
# UVM_ERROR testbench.sv(853) @ 540410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19389 
# 
# UVM_ERROR testbench.sv(853) @ 540610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14717 
# 
# UVM_ERROR testbench.sv(853) @ 540810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28632 
# 
# UVM_ERROR testbench.sv(853) @ 541010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50674 
# 
# UVM_ERROR testbench.sv(853) @ 541210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2638 
# 
# UVM_ERROR testbench.sv(853) @ 541410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30893 
# 
# UVM_ERROR testbench.sv(853) @ 541610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44871 
# 
# UVM_ERROR testbench.sv(853) @ 541810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22743 
# 
# UVM_ERROR testbench.sv(853) @ 542010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28278 
# 
# UVM_ERROR testbench.sv(853) @ 542210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10997 
# 
# UVM_ERROR testbench.sv(853) @ 542410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50385 
# 
# UVM_ERROR testbench.sv(853) @ 542610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38151 
# 
# UVM_ERROR testbench.sv(853) @ 542810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58311 
# 
# UVM_ERROR testbench.sv(853) @ 543010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42906 
# 
# UVM_ERROR testbench.sv(853) @ 543210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37713 
# 
# UVM_ERROR testbench.sv(853) @ 543410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32341 
# 
# UVM_ERROR testbench.sv(853) @ 543610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13630 
# 
# UVM_ERROR testbench.sv(853) @ 543810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20192 
# 
# UVM_ERROR testbench.sv(853) @ 544010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56773 
# 
# UVM_ERROR testbench.sv(853) @ 544210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61385 
# 
# UVM_ERROR testbench.sv(853) @ 544410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47085 
# 
# UVM_ERROR testbench.sv(853) @ 544610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50370 
# 
# UVM_ERROR testbench.sv(853) @ 544810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34399 
# 
# UVM_ERROR testbench.sv(853) @ 545010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21255 
# 
# UVM_ERROR testbench.sv(853) @ 545210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44225 
# 
# UVM_ERROR testbench.sv(853) @ 545410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  428 
# 
# UVM_ERROR testbench.sv(853) @ 545610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33882 
# 
# UVM_ERROR testbench.sv(853) @ 545810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41301 
# 
# UVM_ERROR testbench.sv(853) @ 546010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6794 
# 
# UVM_ERROR testbench.sv(853) @ 546210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29268 
# 
# UVM_ERROR testbench.sv(853) @ 546410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28196 
# 
# UVM_ERROR testbench.sv(853) @ 546610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8119 
# 
# UVM_ERROR testbench.sv(853) @ 546810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57775 
# 
# UVM_ERROR testbench.sv(853) @ 547010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57608 
# 
# UVM_ERROR testbench.sv(853) @ 547210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14278 
# 
# UVM_ERROR testbench.sv(853) @ 547410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32694 
# 
# UVM_ERROR testbench.sv(853) @ 547610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44751 
# 
# UVM_ERROR testbench.sv(853) @ 547810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42982 
# 
# UVM_ERROR testbench.sv(853) @ 548010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8211 
# 
# UVM_ERROR testbench.sv(853) @ 548210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38058 
# 
# UVM_ERROR testbench.sv(853) @ 548410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23188 
# 
# UVM_ERROR testbench.sv(853) @ 548610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7101 
# 
# UVM_ERROR testbench.sv(853) @ 548810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50618 
# 
# UVM_ERROR testbench.sv(853) @ 549010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34826 
# 
# UVM_ERROR testbench.sv(853) @ 549210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46267 
# 
# UVM_ERROR testbench.sv(853) @ 549410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36861 
# 
# UVM_ERROR testbench.sv(853) @ 549610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41349 
# 
# UVM_ERROR testbench.sv(853) @ 549810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2542 
# 
# UVM_ERROR testbench.sv(853) @ 550010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38107 
# 
# UVM_ERROR testbench.sv(853) @ 550210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34238 
# 
# UVM_ERROR testbench.sv(853) @ 550410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57747 
# 
# UVM_ERROR testbench.sv(853) @ 550610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37368 
# 
# UVM_ERROR testbench.sv(853) @ 550810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51901 
# 
# UVM_ERROR testbench.sv(853) @ 551010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39807 
# 
# UVM_ERROR testbench.sv(853) @ 551210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22070 
# 
# UVM_ERROR testbench.sv(853) @ 551410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30614 
# 
# UVM_ERROR testbench.sv(853) @ 551610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45448 
# 
# UVM_ERROR testbench.sv(853) @ 551810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52980 
# 
# UVM_ERROR testbench.sv(853) @ 552010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39043 
# 
# UVM_ERROR testbench.sv(853) @ 552210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28564 
# 
# UVM_ERROR testbench.sv(853) @ 552410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5717 
# 
# UVM_ERROR testbench.sv(853) @ 552610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14425 
# 
# UVM_ERROR testbench.sv(853) @ 552810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18776 
# 
# UVM_ERROR testbench.sv(853) @ 553010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  877 
# 
# UVM_ERROR testbench.sv(853) @ 553210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41494 
# 
# UVM_ERROR testbench.sv(853) @ 553410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33762 
# 
# UVM_ERROR testbench.sv(853) @ 553610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49195 
# 
# UVM_ERROR testbench.sv(853) @ 553810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38150 
# 
# UVM_ERROR testbench.sv(853) @ 554010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17228 
# 
# UVM_ERROR testbench.sv(853) @ 554210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11855 
# 
# UVM_ERROR testbench.sv(853) @ 554410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31385 
# 
# UVM_ERROR testbench.sv(853) @ 554610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41637 
# 
# UVM_ERROR testbench.sv(853) @ 554810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58037 
# 
# UVM_ERROR testbench.sv(853) @ 555010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58987 
# 
# UVM_ERROR testbench.sv(853) @ 555210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47935 
# 
# UVM_ERROR testbench.sv(853) @ 555410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10361 
# 
# UVM_ERROR testbench.sv(853) @ 555610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12449 
# 
# UVM_ERROR testbench.sv(853) @ 555810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4976 
# 
# UVM_ERROR testbench.sv(853) @ 556010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20609 
# 
# UVM_ERROR testbench.sv(853) @ 556210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11079 
# 
# UVM_ERROR testbench.sv(853) @ 556410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13932 
# 
# UVM_ERROR testbench.sv(853) @ 556610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43651 
# 
# UVM_ERROR testbench.sv(853) @ 556810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24701 
# 
# UVM_ERROR testbench.sv(853) @ 557010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9267 
# 
# UVM_ERROR testbench.sv(853) @ 557210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12694 
# 
# UVM_ERROR testbench.sv(853) @ 557410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10695 
# 
# UVM_ERROR testbench.sv(853) @ 557610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19155 
# 
# UVM_ERROR testbench.sv(853) @ 557810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18106 
# 
# UVM_ERROR testbench.sv(853) @ 558010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21203 
# 
# UVM_ERROR testbench.sv(853) @ 558210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36947 
# 
# UVM_ERROR testbench.sv(853) @ 558410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48981 
# 
# UVM_ERROR testbench.sv(853) @ 558610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50323 
# 
# UVM_ERROR testbench.sv(853) @ 558810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  307 
# 
# UVM_ERROR testbench.sv(853) @ 559010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41737 
# 
# UVM_ERROR testbench.sv(853) @ 559210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58542 
# 
# UVM_ERROR testbench.sv(853) @ 559410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39868 
# 
# UVM_ERROR testbench.sv(853) @ 559610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33218 
# 
# UVM_ERROR testbench.sv(853) @ 559810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52824 
# 
# UVM_ERROR testbench.sv(853) @ 560010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54664 
# 
# UVM_ERROR testbench.sv(853) @ 560210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32919 
# 
# UVM_ERROR testbench.sv(853) @ 560410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4996 
# 
# UVM_ERROR testbench.sv(853) @ 560610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36979 
# 
# UVM_ERROR testbench.sv(853) @ 560810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23996 
# 
# UVM_ERROR testbench.sv(853) @ 561010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40244 
# 
# UVM_ERROR testbench.sv(853) @ 561210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46485 
# 
# UVM_ERROR testbench.sv(853) @ 561410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32499 
# 
# UVM_ERROR testbench.sv(853) @ 561610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51622 
# 
# UVM_ERROR testbench.sv(853) @ 561810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29577 
# 
# UVM_ERROR testbench.sv(853) @ 562010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57325 
# 
# UVM_ERROR testbench.sv(853) @ 562210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41902 
# 
# UVM_ERROR testbench.sv(853) @ 562410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17294 
# 
# UVM_ERROR testbench.sv(853) @ 562610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27616 
# 
# UVM_ERROR testbench.sv(853) @ 562810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26516 
# 
# UVM_ERROR testbench.sv(853) @ 563010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31656 
# 
# UVM_ERROR testbench.sv(853) @ 563210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9828 
# 
# UVM_ERROR testbench.sv(853) @ 563410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26180 
# 
# UVM_ERROR testbench.sv(853) @ 563610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52011 
# 
# UVM_ERROR testbench.sv(853) @ 563810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14888 
# 
# UVM_ERROR testbench.sv(853) @ 564010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14549 
# 
# UVM_ERROR testbench.sv(853) @ 564210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13313 
# 
# UVM_ERROR testbench.sv(853) @ 564410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51515 
# 
# UVM_ERROR testbench.sv(853) @ 564610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58325 
# 
# UVM_ERROR testbench.sv(853) @ 564810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37009 
# 
# UVM_ERROR testbench.sv(853) @ 565010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53711 
# 
# UVM_ERROR testbench.sv(853) @ 565210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15469 
# 
# UVM_ERROR testbench.sv(853) @ 565410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52176 
# 
# UVM_ERROR testbench.sv(853) @ 565610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2738 
# 
# UVM_ERROR testbench.sv(853) @ 565810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49952 
# 
# UVM_ERROR testbench.sv(853) @ 566010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12846 
# 
# UVM_ERROR testbench.sv(853) @ 566210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29219 
# 
# UVM_ERROR testbench.sv(853) @ 566410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15908 
# 
# UVM_ERROR testbench.sv(853) @ 566610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27472 
# 
# UVM_ERROR testbench.sv(853) @ 566810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39743 
# 
# UVM_ERROR testbench.sv(853) @ 567010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34395 
# 
# UVM_ERROR testbench.sv(853) @ 567210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40128 
# 
# UVM_ERROR testbench.sv(853) @ 567410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57315 
# 
# UVM_ERROR testbench.sv(853) @ 567610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26374 
# 
# UVM_ERROR testbench.sv(853) @ 567810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2582 
# 
# UVM_ERROR testbench.sv(853) @ 568010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3723 
# 
# UVM_ERROR testbench.sv(853) @ 568210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53790 
# 
# UVM_ERROR testbench.sv(853) @ 568410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60058 
# 
# UVM_ERROR testbench.sv(853) @ 568610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60527 
# 
# UVM_ERROR testbench.sv(853) @ 568810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22612 
# 
# UVM_ERROR testbench.sv(853) @ 569010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9079 
# 
# UVM_ERROR testbench.sv(853) @ 569210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21221 
# 
# UVM_ERROR testbench.sv(853) @ 569410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3304 
# 
# UVM_ERROR testbench.sv(853) @ 569610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59783 
# 
# UVM_ERROR testbench.sv(853) @ 569810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10417 
# 
# UVM_ERROR testbench.sv(853) @ 570010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57171 
# 
# UVM_ERROR testbench.sv(853) @ 570210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21462 
# 
# UVM_ERROR testbench.sv(853) @ 570410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14372 
# 
# UVM_ERROR testbench.sv(853) @ 570610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35041 
# 
# UVM_ERROR testbench.sv(853) @ 570810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55479 
# 
# UVM_ERROR testbench.sv(853) @ 571010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20323 
# 
# UVM_ERROR testbench.sv(853) @ 571210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44111 
# 
# UVM_ERROR testbench.sv(853) @ 571410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34001 
# 
# UVM_ERROR testbench.sv(853) @ 571610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28908 
# 
# UVM_ERROR testbench.sv(853) @ 571810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44663 
# 
# UVM_ERROR testbench.sv(853) @ 572010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55629 
# 
# UVM_ERROR testbench.sv(853) @ 572210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13302 
# 
# UVM_ERROR testbench.sv(853) @ 572410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55747 
# 
# UVM_ERROR testbench.sv(853) @ 572610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47686 
# 
# UVM_ERROR testbench.sv(853) @ 572810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54328 
# 
# UVM_ERROR testbench.sv(853) @ 573010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46400 
# 
# UVM_ERROR testbench.sv(853) @ 573210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48926 
# 
# UVM_ERROR testbench.sv(853) @ 573410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18261 
# 
# UVM_ERROR testbench.sv(853) @ 573610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25203 
# 
# UVM_ERROR testbench.sv(853) @ 573810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17909 
# 
# UVM_ERROR testbench.sv(853) @ 574010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30558 
# 
# UVM_ERROR testbench.sv(853) @ 574210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10676 
# 
# UVM_ERROR testbench.sv(853) @ 574410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43377 
# 
# UVM_ERROR testbench.sv(853) @ 574610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25959 
# 
# UVM_ERROR testbench.sv(853) @ 574810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36523 
# 
# UVM_ERROR testbench.sv(853) @ 575010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4049 
# 
# UVM_ERROR testbench.sv(853) @ 575210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60650 
# 
# UVM_ERROR testbench.sv(853) @ 575410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12254 
# 
# UVM_ERROR testbench.sv(853) @ 575610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14489 
# 
# UVM_ERROR testbench.sv(853) @ 575810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3312 
# 
# UVM_ERROR testbench.sv(853) @ 576010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19213 
# 
# UVM_ERROR testbench.sv(853) @ 576210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46799 
# 
# UVM_ERROR testbench.sv(853) @ 576410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29156 
# 
# UVM_ERROR testbench.sv(853) @ 576610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10454 
# 
# UVM_ERROR testbench.sv(853) @ 576810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15076 
# 
# UVM_ERROR testbench.sv(853) @ 577010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25123 
# 
# UVM_ERROR testbench.sv(853) @ 577210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12791 
# 
# UVM_ERROR testbench.sv(853) @ 577410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25235 
# 
# UVM_ERROR testbench.sv(853) @ 577610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53423 
# 
# UVM_ERROR testbench.sv(853) @ 577810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20779 
# 
# UVM_ERROR testbench.sv(853) @ 578010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51090 
# 
# UVM_ERROR testbench.sv(853) @ 578210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14484 
# 
# UVM_ERROR testbench.sv(853) @ 578410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36414 
# 
# UVM_ERROR testbench.sv(853) @ 578610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8449 
# 
# UVM_ERROR testbench.sv(853) @ 578810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43354 
# 
# UVM_ERROR testbench.sv(853) @ 579010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44770 
# 
# UVM_ERROR testbench.sv(853) @ 579210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57020 
# 
# UVM_ERROR testbench.sv(853) @ 579410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18977 
# 
# UVM_ERROR testbench.sv(853) @ 579610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24891 
# 
# UVM_ERROR testbench.sv(853) @ 579810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53198 
# 
# UVM_ERROR testbench.sv(853) @ 580010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33327 
# 
# UVM_ERROR testbench.sv(853) @ 580210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18932 
# 
# UVM_ERROR testbench.sv(853) @ 580410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59107 
# 
# UVM_ERROR testbench.sv(853) @ 580610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59720 
# 
# UVM_ERROR testbench.sv(853) @ 580810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19528 
# 
# UVM_ERROR testbench.sv(853) @ 581010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11899 
# 
# UVM_ERROR testbench.sv(853) @ 581210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55236 
# 
# UVM_ERROR testbench.sv(853) @ 581410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12827 
# 
# UVM_ERROR testbench.sv(853) @ 581610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19515 
# 
# UVM_ERROR testbench.sv(853) @ 581810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1917 
# 
# UVM_ERROR testbench.sv(853) @ 582010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36097 
# 
# UVM_ERROR testbench.sv(853) @ 582210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51752 
# 
# UVM_ERROR testbench.sv(853) @ 582410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37268 
# 
# UVM_ERROR testbench.sv(853) @ 582610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28490 
# 
# UVM_ERROR testbench.sv(853) @ 582810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45931 
# 
# UVM_ERROR testbench.sv(853) @ 583010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52318 
# 
# UVM_ERROR testbench.sv(853) @ 583210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37252 
# 
# UVM_ERROR testbench.sv(853) @ 583410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34714 
# 
# UVM_ERROR testbench.sv(853) @ 583610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36390 
# 
# UVM_ERROR testbench.sv(853) @ 583810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23785 
# 
# UVM_ERROR testbench.sv(853) @ 584010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49068 
# 
# UVM_ERROR testbench.sv(853) @ 584210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17871 
# 
# UVM_ERROR testbench.sv(853) @ 584410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36338 
# 
# UVM_ERROR testbench.sv(853) @ 584610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59110 
# 
# UVM_ERROR testbench.sv(853) @ 584810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57820 
# 
# UVM_ERROR testbench.sv(853) @ 585010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54901 
# 
# UVM_ERROR testbench.sv(853) @ 585210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43647 
# 
# UVM_ERROR testbench.sv(853) @ 585410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43089 
# 
# UVM_ERROR testbench.sv(853) @ 585610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34373 
# 
# UVM_ERROR testbench.sv(853) @ 585810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55171 
# 
# UVM_ERROR testbench.sv(853) @ 586010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49819 
# 
# UVM_ERROR testbench.sv(853) @ 586210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9775 
# 
# UVM_ERROR testbench.sv(853) @ 586410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8092 
# 
# UVM_ERROR testbench.sv(853) @ 586610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28932 
# 
# UVM_ERROR testbench.sv(853) @ 586810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27105 
# 
# UVM_ERROR testbench.sv(853) @ 587010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11576 
# 
# UVM_ERROR testbench.sv(853) @ 587210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26401 
# 
# UVM_ERROR testbench.sv(853) @ 587410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10492 
# 
# UVM_ERROR testbench.sv(853) @ 587610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4444 
# 
# UVM_ERROR testbench.sv(853) @ 587810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6549 
# 
# UVM_ERROR testbench.sv(853) @ 588010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4140 
# 
# UVM_ERROR testbench.sv(853) @ 588210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2803 
# 
# UVM_ERROR testbench.sv(853) @ 588410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31450 
# 
# UVM_ERROR testbench.sv(853) @ 588610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6146 
# 
# UVM_ERROR testbench.sv(853) @ 588810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38358 
# 
# UVM_ERROR testbench.sv(853) @ 589010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58168 
# 
# UVM_ERROR testbench.sv(853) @ 589210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46728 
# 
# UVM_ERROR testbench.sv(853) @ 589410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39144 
# 
# UVM_ERROR testbench.sv(853) @ 589610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44656 
# 
# UVM_ERROR testbench.sv(853) @ 589810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46015 
# 
# UVM_ERROR testbench.sv(853) @ 590010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14826 
# 
# UVM_ERROR testbench.sv(853) @ 590210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1974 
# 
# UVM_ERROR testbench.sv(853) @ 590410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44402 
# 
# UVM_ERROR testbench.sv(853) @ 590610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26326 
# 
# UVM_ERROR testbench.sv(853) @ 590810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20408 
# 
# UVM_ERROR testbench.sv(853) @ 591010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=    5 
# 
# UVM_ERROR testbench.sv(853) @ 591210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30790 
# 
# UVM_ERROR testbench.sv(853) @ 591410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38566 
# 
# UVM_ERROR testbench.sv(853) @ 591610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10874 
# 
# UVM_ERROR testbench.sv(853) @ 591810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26826 
# 
# UVM_ERROR testbench.sv(853) @ 592010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20157 
# 
# UVM_ERROR testbench.sv(853) @ 592210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24284 
# 
# UVM_ERROR testbench.sv(853) @ 592410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59295 
# 
# UVM_ERROR testbench.sv(853) @ 592610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20629 
# 
# UVM_ERROR testbench.sv(853) @ 592810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13301 
# 
# UVM_ERROR testbench.sv(853) @ 593010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  243 
# 
# UVM_ERROR testbench.sv(853) @ 593210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8805 
# 
# UVM_ERROR testbench.sv(853) @ 593410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22177 
# 
# UVM_ERROR testbench.sv(853) @ 593610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18628 
# 
# UVM_ERROR testbench.sv(853) @ 593810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53091 
# 
# UVM_ERROR testbench.sv(853) @ 594010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27082 
# 
# UVM_ERROR testbench.sv(853) @ 594210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49847 
# 
# UVM_ERROR testbench.sv(853) @ 594410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13674 
# 
# UVM_ERROR testbench.sv(853) @ 594610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35099 
# 
# UVM_ERROR testbench.sv(853) @ 594810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57658 
# 
# UVM_ERROR testbench.sv(853) @ 595010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58958 
# 
# UVM_ERROR testbench.sv(853) @ 595210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28698 
# 
# UVM_ERROR testbench.sv(853) @ 595410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20613 
# 
# UVM_ERROR testbench.sv(853) @ 595610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24769 
# 
# UVM_ERROR testbench.sv(853) @ 595810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31935 
# 
# UVM_ERROR testbench.sv(853) @ 596010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19342 
# 
# UVM_ERROR testbench.sv(853) @ 596210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16539 
# 
# UVM_ERROR testbench.sv(853) @ 596410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17337 
# 
# UVM_ERROR testbench.sv(853) @ 596610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57573 
# 
# UVM_ERROR testbench.sv(853) @ 596810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33106 
# 
# UVM_ERROR testbench.sv(853) @ 597010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3229 
# 
# UVM_ERROR testbench.sv(853) @ 597210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27612 
# 
# UVM_ERROR testbench.sv(853) @ 597410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37066 
# 
# UVM_ERROR testbench.sv(853) @ 597610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7320 
# 
# UVM_ERROR testbench.sv(853) @ 597810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58308 
# 
# UVM_ERROR testbench.sv(853) @ 598010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40449 
# 
# UVM_ERROR testbench.sv(853) @ 598210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31521 
# 
# UVM_ERROR testbench.sv(853) @ 598410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34557 
# 
# UVM_ERROR testbench.sv(853) @ 598610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45526 
# 
# UVM_ERROR testbench.sv(853) @ 598810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56554 
# 
# UVM_ERROR testbench.sv(853) @ 599010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39714 
# 
# UVM_ERROR testbench.sv(853) @ 599210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22017 
# 
# UVM_ERROR testbench.sv(853) @ 599410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43104 
# 
# UVM_ERROR testbench.sv(853) @ 599610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39870 
# 
# UVM_ERROR testbench.sv(853) @ 599810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42043 
# 
# UVM_ERROR testbench.sv(853) @ 600010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45822 
# 
# UVM_ERROR testbench.sv(853) @ 600210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41322 
# 
# UVM_ERROR testbench.sv(853) @ 600410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25988 
# 
# UVM_ERROR testbench.sv(853) @ 600610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23339 
# 
# UVM_ERROR testbench.sv(853) @ 600810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4486 
# 
# UVM_ERROR testbench.sv(853) @ 601010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21239 
# 
# UVM_ERROR testbench.sv(853) @ 601210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15597 
# 
# UVM_ERROR testbench.sv(853) @ 601410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52224 
# 
# UVM_ERROR testbench.sv(853) @ 601610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17370 
# 
# UVM_ERROR testbench.sv(853) @ 601810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30327 
# 
# UVM_ERROR testbench.sv(853) @ 602010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6849 
# 
# UVM_ERROR testbench.sv(853) @ 602210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27185 
# 
# UVM_ERROR testbench.sv(853) @ 602410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50719 
# 
# UVM_ERROR testbench.sv(853) @ 602610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25011 
# 
# UVM_ERROR testbench.sv(853) @ 602810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43379 
# 
# UVM_ERROR testbench.sv(853) @ 603010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52057 
# 
# UVM_ERROR testbench.sv(853) @ 603210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9535 
# 
# UVM_ERROR testbench.sv(853) @ 603410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55015 
# 
# UVM_ERROR testbench.sv(853) @ 603610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8879 
# 
# UVM_ERROR testbench.sv(853) @ 603810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27707 
# 
# UVM_ERROR testbench.sv(853) @ 604010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55071 
# 
# UVM_ERROR testbench.sv(853) @ 604210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45870 
# 
# UVM_ERROR testbench.sv(853) @ 604410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20203 
# 
# UVM_ERROR testbench.sv(853) @ 604610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56566 
# 
# UVM_ERROR testbench.sv(853) @ 604810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12071 
# 
# UVM_ERROR testbench.sv(853) @ 605010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32085 
# 
# UVM_ERROR testbench.sv(853) @ 605210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47770 
# 
# UVM_ERROR testbench.sv(853) @ 605410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10420 
# 
# UVM_ERROR testbench.sv(853) @ 605610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31374 
# 
# UVM_ERROR testbench.sv(853) @ 605810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41764 
# 
# UVM_ERROR testbench.sv(853) @ 606010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49224 
# 
# UVM_ERROR testbench.sv(853) @ 606210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26141 
# 
# UVM_ERROR testbench.sv(853) @ 606410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40176 
# 
# UVM_ERROR testbench.sv(853) @ 606610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26891 
# 
# UVM_ERROR testbench.sv(853) @ 606810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36017 
# 
# UVM_ERROR testbench.sv(853) @ 607010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53457 
# 
# UVM_ERROR testbench.sv(853) @ 607210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18373 
# 
# UVM_ERROR testbench.sv(853) @ 607410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  797 
# 
# UVM_ERROR testbench.sv(853) @ 607610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50891 
# 
# UVM_ERROR testbench.sv(853) @ 607810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39151 
# 
# UVM_ERROR testbench.sv(853) @ 608010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12049 
# 
# UVM_ERROR testbench.sv(853) @ 608210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12546 
# 
# UVM_ERROR testbench.sv(853) @ 608410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43648 
# 
# UVM_ERROR testbench.sv(853) @ 608610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48985 
# 
# UVM_ERROR testbench.sv(853) @ 608810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42802 
# 
# UVM_ERROR testbench.sv(853) @ 609010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2841 
# 
# UVM_ERROR testbench.sv(853) @ 609210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4259 
# 
# UVM_ERROR testbench.sv(853) @ 609410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40609 
# 
# UVM_ERROR testbench.sv(853) @ 609610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44375 
# 
# UVM_ERROR testbench.sv(853) @ 609810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3539 
# 
# UVM_ERROR testbench.sv(853) @ 610010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60010 
# 
# UVM_ERROR testbench.sv(853) @ 610210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32147 
# 
# UVM_ERROR testbench.sv(853) @ 610410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37236 
# 
# UVM_ERROR testbench.sv(853) @ 610610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56622 
# 
# UVM_ERROR testbench.sv(853) @ 610810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38536 
# 
# UVM_ERROR testbench.sv(853) @ 611010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  561 
# 
# UVM_ERROR testbench.sv(853) @ 611210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21914 
# 
# UVM_ERROR testbench.sv(853) @ 611410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13671 
# 
# UVM_ERROR testbench.sv(853) @ 611610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36728 
# 
# UVM_ERROR testbench.sv(853) @ 611810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26545 
# 
# UVM_ERROR testbench.sv(853) @ 612010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25694 
# 
# UVM_ERROR testbench.sv(853) @ 612210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5366 
# 
# UVM_ERROR testbench.sv(853) @ 612410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  496 
# 
# UVM_ERROR testbench.sv(853) @ 612610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44957 
# 
# UVM_ERROR testbench.sv(853) @ 612810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2481 
# 
# UVM_ERROR testbench.sv(853) @ 613010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43806 
# 
# UVM_ERROR testbench.sv(853) @ 613210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42676 
# 
# UVM_ERROR testbench.sv(853) @ 613410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27273 
# 
# UVM_ERROR testbench.sv(853) @ 613610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13969 
# 
# UVM_ERROR testbench.sv(853) @ 613810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21628 
# 
# UVM_ERROR testbench.sv(853) @ 614010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58619 
# 
# UVM_ERROR testbench.sv(853) @ 614210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6994 
# 
# UVM_ERROR testbench.sv(853) @ 614410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13137 
# 
# UVM_ERROR testbench.sv(853) @ 614610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60880 
# 
# UVM_ERROR testbench.sv(853) @ 614810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24092 
# 
# UVM_ERROR testbench.sv(853) @ 615010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16463 
# 
# UVM_ERROR testbench.sv(853) @ 615210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37449 
# 
# UVM_ERROR testbench.sv(853) @ 615410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37280 
# 
# UVM_ERROR testbench.sv(853) @ 615610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4032 
# 
# UVM_ERROR testbench.sv(853) @ 615810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26379 
# 
# UVM_ERROR testbench.sv(853) @ 616010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61435 
# 
# UVM_ERROR testbench.sv(853) @ 616210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17045 
# 
# UVM_ERROR testbench.sv(853) @ 616410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60309 
# 
# UVM_ERROR testbench.sv(853) @ 616610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11608 
# 
# UVM_ERROR testbench.sv(853) @ 616810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55827 
# 
# UVM_ERROR testbench.sv(853) @ 617010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24025 
# 
# UVM_ERROR testbench.sv(853) @ 617210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6373 
# 
# UVM_ERROR testbench.sv(853) @ 617410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7771 
# 
# UVM_ERROR testbench.sv(853) @ 617610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33579 
# 
# UVM_ERROR testbench.sv(853) @ 617810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23809 
# 
# UVM_ERROR testbench.sv(853) @ 618010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42372 
# 
# UVM_ERROR testbench.sv(853) @ 618210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14643 
# 
# UVM_ERROR testbench.sv(853) @ 618410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8730 
# 
# UVM_ERROR testbench.sv(853) @ 618610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3754 
# 
# UVM_ERROR testbench.sv(853) @ 618810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35808 
# 
# UVM_ERROR testbench.sv(853) @ 619010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32572 
# 
# UVM_ERROR testbench.sv(853) @ 619210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52202 
# 
# UVM_ERROR testbench.sv(853) @ 619410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17371 
# 
# UVM_ERROR testbench.sv(853) @ 619610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10308 
# 
# UVM_ERROR testbench.sv(853) @ 619810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7841 
# 
# UVM_ERROR testbench.sv(853) @ 620010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52756 
# 
# UVM_ERROR testbench.sv(853) @ 620210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55249 
# 
# UVM_ERROR testbench.sv(853) @ 620410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45488 
# 
# UVM_ERROR testbench.sv(853) @ 620610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23644 
# 
# UVM_ERROR testbench.sv(853) @ 620810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31656 
# 
# UVM_ERROR testbench.sv(853) @ 621010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39693 
# 
# UVM_ERROR testbench.sv(853) @ 621210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44717 
# 
# UVM_ERROR testbench.sv(853) @ 621410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12848 
# 
# UVM_ERROR testbench.sv(853) @ 621610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14682 
# 
# UVM_ERROR testbench.sv(853) @ 621810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60956 
# 
# UVM_ERROR testbench.sv(853) @ 622010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44006 
# 
# UVM_ERROR testbench.sv(853) @ 622210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51560 
# 
# UVM_ERROR testbench.sv(853) @ 622410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32929 
# 
# UVM_ERROR testbench.sv(853) @ 622610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19127 
# 
# UVM_ERROR testbench.sv(853) @ 622810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44538 
# 
# UVM_ERROR testbench.sv(853) @ 623010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14850 
# 
# UVM_ERROR testbench.sv(853) @ 623210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57162 
# 
# UVM_ERROR testbench.sv(853) @ 623410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36883 
# 
# UVM_ERROR testbench.sv(853) @ 623610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52804 
# 
# UVM_ERROR testbench.sv(853) @ 623810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43965 
# 
# UVM_ERROR testbench.sv(853) @ 624010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12092 
# 
# UVM_ERROR testbench.sv(853) @ 624210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8299 
# 
# UVM_ERROR testbench.sv(853) @ 624410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19529 
# 
# UVM_ERROR testbench.sv(853) @ 624610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27949 
# 
# UVM_ERROR testbench.sv(853) @ 624810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26628 
# 
# UVM_ERROR testbench.sv(853) @ 625010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20186 
# 
# UVM_ERROR testbench.sv(853) @ 625210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42964 
# 
# UVM_ERROR testbench.sv(853) @ 625410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10042 
# 
# UVM_ERROR testbench.sv(853) @ 625610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1361 
# 
# UVM_ERROR testbench.sv(853) @ 625810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31320 
# 
# UVM_ERROR testbench.sv(853) @ 626010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44703 
# 
# UVM_ERROR testbench.sv(853) @ 626210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21387 
# 
# UVM_ERROR testbench.sv(853) @ 626410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50519 
# 
# UVM_ERROR testbench.sv(853) @ 626610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40220 
# 
# UVM_ERROR testbench.sv(853) @ 626810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55408 
# 
# UVM_ERROR testbench.sv(853) @ 627010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50209 
# 
# UVM_ERROR testbench.sv(853) @ 627210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15051 
# 
# UVM_ERROR testbench.sv(853) @ 627410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1741 
# 
# UVM_ERROR testbench.sv(853) @ 627610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52906 
# 
# UVM_ERROR testbench.sv(853) @ 627810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17258 
# 
# UVM_ERROR testbench.sv(853) @ 628010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36857 
# 
# UVM_ERROR testbench.sv(853) @ 628210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44554 
# 
# UVM_ERROR testbench.sv(853) @ 628410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25627 
# 
# UVM_ERROR testbench.sv(853) @ 628610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58509 
# 
# UVM_ERROR testbench.sv(853) @ 628810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21297 
# 
# UVM_ERROR testbench.sv(853) @ 629010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7548 
# 
# UVM_ERROR testbench.sv(853) @ 629210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49698 
# 
# UVM_ERROR testbench.sv(853) @ 629410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36673 
# 
# UVM_ERROR testbench.sv(853) @ 629610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56170 
# 
# UVM_ERROR testbench.sv(853) @ 629810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53645 
# 
# UVM_ERROR testbench.sv(853) @ 630010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51531 
# 
# UVM_ERROR testbench.sv(853) @ 630210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54774 
# 
# UVM_ERROR testbench.sv(853) @ 630410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47763 
# 
# UVM_ERROR testbench.sv(853) @ 630610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11728 
# 
# UVM_ERROR testbench.sv(853) @ 630810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  872 
# 
# UVM_ERROR testbench.sv(853) @ 631010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22944 
# 
# UVM_ERROR testbench.sv(853) @ 631210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18507 
# 
# UVM_ERROR testbench.sv(853) @ 631410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1426 
# 
# UVM_ERROR testbench.sv(853) @ 631610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11913 
# 
# UVM_ERROR testbench.sv(853) @ 631810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21351 
# 
# UVM_ERROR testbench.sv(853) @ 632010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33680 
# 
# UVM_ERROR testbench.sv(853) @ 632210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28344 
# 
# UVM_ERROR testbench.sv(853) @ 632410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45669 
# 
# UVM_ERROR testbench.sv(853) @ 632610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51087 
# 
# UVM_ERROR testbench.sv(853) @ 632810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29508 
# 
# UVM_ERROR testbench.sv(853) @ 633010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50959 
# 
# UVM_ERROR testbench.sv(853) @ 633210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2884 
# 
# UVM_ERROR testbench.sv(853) @ 633410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21667 
# 
# UVM_ERROR testbench.sv(853) @ 633610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51614 
# 
# UVM_ERROR testbench.sv(853) @ 633810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52595 
# 
# UVM_ERROR testbench.sv(853) @ 634010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6163 
# 
# UVM_ERROR testbench.sv(853) @ 634210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31155 
# 
# UVM_ERROR testbench.sv(853) @ 634410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31848 
# 
# UVM_ERROR testbench.sv(853) @ 634610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59240 
# 
# UVM_ERROR testbench.sv(853) @ 634810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27578 
# 
# UVM_ERROR testbench.sv(853) @ 635010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36205 
# 
# UVM_ERROR testbench.sv(853) @ 635210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52554 
# 
# UVM_ERROR testbench.sv(853) @ 635410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8626 
# 
# UVM_ERROR testbench.sv(853) @ 635610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44179 
# 
# UVM_ERROR testbench.sv(853) @ 635810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57487 
# 
# UVM_ERROR testbench.sv(853) @ 636010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1127 
# 
# UVM_ERROR testbench.sv(853) @ 636210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47570 
# 
# UVM_ERROR testbench.sv(853) @ 636410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12216 
# 
# UVM_ERROR testbench.sv(853) @ 636610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39141 
# 
# UVM_ERROR testbench.sv(853) @ 636810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55249 
# 
# UVM_ERROR testbench.sv(853) @ 637010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31638 
# 
# UVM_ERROR testbench.sv(853) @ 637210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3876 
# 
# UVM_ERROR testbench.sv(853) @ 637410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39944 
# 
# UVM_ERROR testbench.sv(853) @ 637610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34387 
# 
# UVM_ERROR testbench.sv(853) @ 637810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38999 
# 
# UVM_ERROR testbench.sv(853) @ 638010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13982 
# 
# UVM_ERROR testbench.sv(853) @ 638210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13483 
# 
# UVM_ERROR testbench.sv(853) @ 638410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1727 
# 
# UVM_ERROR testbench.sv(853) @ 638610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20402 
# 
# UVM_ERROR testbench.sv(853) @ 638810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8108 
# 
# UVM_ERROR testbench.sv(853) @ 639010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41124 
# 
# UVM_ERROR testbench.sv(853) @ 639210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31576 
# 
# UVM_ERROR testbench.sv(853) @ 639410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13810 
# 
# UVM_ERROR testbench.sv(853) @ 639610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23680 
# 
# UVM_ERROR testbench.sv(853) @ 639810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6117 
# 
# UVM_ERROR testbench.sv(853) @ 640010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37935 
# 
# UVM_ERROR testbench.sv(853) @ 640210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20813 
# 
# UVM_ERROR testbench.sv(853) @ 640410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32094 
# 
# UVM_ERROR testbench.sv(853) @ 640610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11838 
# 
# UVM_ERROR testbench.sv(853) @ 640810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47854 
# 
# UVM_ERROR testbench.sv(853) @ 641010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5597 
# 
# UVM_ERROR testbench.sv(853) @ 641210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44218 
# 
# UVM_ERROR testbench.sv(853) @ 641410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40546 
# 
# UVM_ERROR testbench.sv(853) @ 641610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26991 
# 
# UVM_ERROR testbench.sv(853) @ 641810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15430 
# 
# UVM_ERROR testbench.sv(853) @ 642010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38222 
# 
# UVM_ERROR testbench.sv(853) @ 642210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3725 
# 
# UVM_ERROR testbench.sv(853) @ 642410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4862 
# 
# UVM_ERROR testbench.sv(853) @ 642610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17737 
# 
# UVM_ERROR testbench.sv(853) @ 642810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35808 
# 
# UVM_ERROR testbench.sv(853) @ 643010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34096 
# 
# UVM_ERROR testbench.sv(853) @ 643210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52410 
# 
# UVM_ERROR testbench.sv(853) @ 643410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56536 
# 
# UVM_ERROR testbench.sv(853) @ 643610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3713 
# 
# UVM_ERROR testbench.sv(853) @ 643810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32771 
# 
# UVM_ERROR testbench.sv(853) @ 644010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52417 
# 
# UVM_ERROR testbench.sv(853) @ 644210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12939 
# 
# UVM_ERROR testbench.sv(853) @ 644410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29122 
# 
# UVM_ERROR testbench.sv(853) @ 644610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18295 
# 
# UVM_ERROR testbench.sv(853) @ 644810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29664 
# 
# UVM_ERROR testbench.sv(853) @ 645010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22010 
# 
# UVM_ERROR testbench.sv(853) @ 645210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53329 
# 
# UVM_ERROR testbench.sv(853) @ 645410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34751 
# 
# UVM_ERROR testbench.sv(853) @ 645610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3806 
# 
# UVM_ERROR testbench.sv(853) @ 645810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24725 
# 
# UVM_ERROR testbench.sv(853) @ 646010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44713 
# 
# UVM_ERROR testbench.sv(853) @ 646210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33179 
# 
# UVM_ERROR testbench.sv(853) @ 646410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45031 
# 
# UVM_ERROR testbench.sv(853) @ 646610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9676 
# 
# UVM_ERROR testbench.sv(853) @ 646810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37249 
# 
# UVM_ERROR testbench.sv(853) @ 647010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28081 
# 
# UVM_ERROR testbench.sv(853) @ 647210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28909 
# 
# UVM_ERROR testbench.sv(853) @ 647410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44979 
# 
# UVM_ERROR testbench.sv(853) @ 647610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21751 
# 
# UVM_ERROR testbench.sv(853) @ 647810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11147 
# 
# UVM_ERROR testbench.sv(853) @ 648010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11477 
# 
# UVM_ERROR testbench.sv(853) @ 648210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58444 
# 
# UVM_ERROR testbench.sv(853) @ 648410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14699 
# 
# UVM_ERROR testbench.sv(853) @ 648610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6155 
# 
# UVM_ERROR testbench.sv(853) @ 648810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19278 
# 
# UVM_ERROR testbench.sv(853) @ 649010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30268 
# 
# UVM_ERROR testbench.sv(853) @ 649210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48790 
# 
# UVM_ERROR testbench.sv(853) @ 649410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30860 
# 
# UVM_ERROR testbench.sv(853) @ 649610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45871 
# 
# UVM_ERROR testbench.sv(853) @ 649810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21148 
# 
# UVM_ERROR testbench.sv(853) @ 650010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9811 
# 
# UVM_ERROR testbench.sv(853) @ 650210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27649 
# 
# UVM_ERROR testbench.sv(853) @ 650410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25259 
# 
# UVM_ERROR testbench.sv(853) @ 650610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22164 
# 
# UVM_ERROR testbench.sv(853) @ 650810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38938 
# 
# UVM_ERROR testbench.sv(853) @ 651010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4620 
# 
# UVM_ERROR testbench.sv(853) @ 651210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45064 
# 
# UVM_ERROR testbench.sv(853) @ 651410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17401 
# 
# UVM_ERROR testbench.sv(853) @ 651610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8691 
# 
# UVM_ERROR testbench.sv(853) @ 651810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47780 
# 
# UVM_ERROR testbench.sv(853) @ 652010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21537 
# 
# UVM_ERROR testbench.sv(853) @ 652210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15680 
# 
# UVM_ERROR testbench.sv(853) @ 652410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21964 
# 
# UVM_ERROR testbench.sv(853) @ 652610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36571 
# 
# UVM_ERROR testbench.sv(853) @ 652810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9119 
# 
# UVM_ERROR testbench.sv(853) @ 653010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27210 
# 
# UVM_ERROR testbench.sv(853) @ 653210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44601 
# 
# UVM_ERROR testbench.sv(853) @ 653410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59267 
# 
# UVM_ERROR testbench.sv(853) @ 653610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18205 
# 
# UVM_ERROR testbench.sv(853) @ 653810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14999 
# 
# UVM_ERROR testbench.sv(853) @ 654010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26945 
# 
# UVM_ERROR testbench.sv(853) @ 654210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59237 
# 
# UVM_ERROR testbench.sv(853) @ 654410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19724 
# 
# UVM_ERROR testbench.sv(853) @ 654610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34341 
# 
# UVM_ERROR testbench.sv(853) @ 654810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34664 
# 
# UVM_ERROR testbench.sv(853) @ 655010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49103 
# 
# UVM_ERROR testbench.sv(853) @ 655210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29308 
# 
# UVM_ERROR testbench.sv(853) @ 655410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17878 
# 
# UVM_ERROR testbench.sv(853) @ 655610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45832 
# 
# UVM_ERROR testbench.sv(853) @ 655810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14509 
# 
# UVM_ERROR testbench.sv(853) @ 656010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22920 
# 
# UVM_ERROR testbench.sv(853) @ 656210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57903 
# 
# UVM_ERROR testbench.sv(853) @ 656410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39943 
# 
# UVM_ERROR testbench.sv(853) @ 656610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3138 
# 
# UVM_ERROR testbench.sv(853) @ 656810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18722 
# 
# UVM_ERROR testbench.sv(853) @ 657010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22511 
# 
# UVM_ERROR testbench.sv(853) @ 657210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47380 
# 
# UVM_ERROR testbench.sv(853) @ 657410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32292 
# 
# UVM_ERROR testbench.sv(853) @ 657610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34879 
# 
# UVM_ERROR testbench.sv(853) @ 657810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33089 
# 
# UVM_ERROR testbench.sv(853) @ 658010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25859 
# 
# UVM_ERROR testbench.sv(853) @ 658210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48971 
# 
# UVM_ERROR testbench.sv(853) @ 658410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50622 
# 
# UVM_ERROR testbench.sv(853) @ 658610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51445 
# 
# UVM_ERROR testbench.sv(853) @ 658810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34383 
# 
# UVM_ERROR testbench.sv(853) @ 659010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21597 
# 
# UVM_ERROR testbench.sv(853) @ 659210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32438 
# 
# UVM_ERROR testbench.sv(853) @ 659410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53502 
# 
# UVM_ERROR testbench.sv(853) @ 659610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37553 
# 
# UVM_ERROR testbench.sv(853) @ 659810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12152 
# 
# UVM_ERROR testbench.sv(853) @ 660010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25635 
# 
# UVM_ERROR testbench.sv(853) @ 660210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13219 
# 
# UVM_ERROR testbench.sv(853) @ 660410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6035 
# 
# UVM_ERROR testbench.sv(853) @ 660610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58463 
# 
# UVM_ERROR testbench.sv(853) @ 660810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6304 
# 
# UVM_ERROR testbench.sv(853) @ 661010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  205 
# 
# UVM_ERROR testbench.sv(853) @ 661210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51565 
# 
# UVM_ERROR testbench.sv(853) @ 661410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34867 
# 
# UVM_ERROR testbench.sv(853) @ 661610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8698 
# 
# UVM_ERROR testbench.sv(853) @ 661810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41732 
# 
# UVM_ERROR testbench.sv(853) @ 662010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34745 
# 
# UVM_ERROR testbench.sv(853) @ 662210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35857 
# 
# UVM_ERROR testbench.sv(853) @ 662410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12491 
# 
# UVM_ERROR testbench.sv(853) @ 662610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42852 
# 
# UVM_ERROR testbench.sv(853) @ 662810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27881 
# 
# UVM_ERROR testbench.sv(853) @ 663010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38452 
# 
# UVM_ERROR testbench.sv(853) @ 663210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6734 
# 
# UVM_ERROR testbench.sv(853) @ 663410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38764 
# 
# UVM_ERROR testbench.sv(853) @ 663610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58350 
# 
# UVM_ERROR testbench.sv(853) @ 663810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45598 
# 
# UVM_ERROR testbench.sv(853) @ 664010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33905 
# 
# UVM_ERROR testbench.sv(853) @ 664210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22531 
# 
# UVM_ERROR testbench.sv(853) @ 664410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16038 
# 
# UVM_ERROR testbench.sv(853) @ 664610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45294 
# 
# UVM_ERROR testbench.sv(853) @ 664810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30588 
# 
# UVM_ERROR testbench.sv(853) @ 665010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47220 
# 
# UVM_ERROR testbench.sv(853) @ 665210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7734 
# 
# UVM_ERROR testbench.sv(853) @ 665410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47040 
# 
# UVM_ERROR testbench.sv(853) @ 665610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46545 
# 
# UVM_ERROR testbench.sv(853) @ 665810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20993 
# 
# UVM_ERROR testbench.sv(853) @ 666010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47486 
# 
# UVM_ERROR testbench.sv(853) @ 666210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9694 
# 
# UVM_ERROR testbench.sv(853) @ 666410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33200 
# 
# UVM_ERROR testbench.sv(853) @ 666610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21970 
# 
# UVM_ERROR testbench.sv(853) @ 666810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42669 
# 
# UVM_ERROR testbench.sv(853) @ 667010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26071 
# 
# UVM_ERROR testbench.sv(853) @ 667210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15679 
# 
# UVM_ERROR testbench.sv(853) @ 667410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11980 
# 
# UVM_ERROR testbench.sv(853) @ 667610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53132 
# 
# UVM_ERROR testbench.sv(853) @ 667810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41064 
# 
# UVM_ERROR testbench.sv(853) @ 668010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35047 
# 
# UVM_ERROR testbench.sv(853) @ 668210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38735 
# 
# UVM_ERROR testbench.sv(853) @ 668410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8157 
# 
# UVM_ERROR testbench.sv(853) @ 668610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53772 
# 
# UVM_ERROR testbench.sv(853) @ 668810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49743 
# 
# UVM_ERROR testbench.sv(853) @ 669010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14151 
# 
# UVM_ERROR testbench.sv(853) @ 669210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13607 
# 
# UVM_ERROR testbench.sv(853) @ 669410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56052 
# 
# UVM_ERROR testbench.sv(853) @ 669610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38781 
# 
# UVM_ERROR testbench.sv(853) @ 669810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51362 
# 
# UVM_ERROR testbench.sv(853) @ 670010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41174 
# 
# UVM_ERROR testbench.sv(853) @ 670210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57755 
# 
# UVM_ERROR testbench.sv(853) @ 670410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29424 
# 
# UVM_ERROR testbench.sv(853) @ 670610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56632 
# 
# UVM_ERROR testbench.sv(853) @ 670810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44624 
# 
# UVM_ERROR testbench.sv(853) @ 671010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23449 
# 
# UVM_ERROR testbench.sv(853) @ 671210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11131 
# 
# UVM_ERROR testbench.sv(853) @ 671410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3779 
# 
# UVM_ERROR testbench.sv(853) @ 671610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47582 
# 
# UVM_ERROR testbench.sv(853) @ 671810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30674 
# 
# UVM_ERROR testbench.sv(853) @ 672010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59428 
# 
# UVM_ERROR testbench.sv(853) @ 672210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51899 
# 
# UVM_ERROR testbench.sv(853) @ 672410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9286 
# 
# UVM_ERROR testbench.sv(853) @ 672610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59461 
# 
# UVM_ERROR testbench.sv(853) @ 672810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35833 
# 
# UVM_ERROR testbench.sv(853) @ 673010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11598 
# 
# UVM_ERROR testbench.sv(853) @ 673210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13640 
# 
# UVM_ERROR testbench.sv(853) @ 673410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9492 
# 
# UVM_ERROR testbench.sv(853) @ 673610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35275 
# 
# UVM_ERROR testbench.sv(853) @ 673810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11317 
# 
# UVM_ERROR testbench.sv(853) @ 674010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50698 
# 
# UVM_ERROR testbench.sv(853) @ 674210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58862 
# 
# UVM_ERROR testbench.sv(853) @ 674410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39524 
# 
# UVM_ERROR testbench.sv(853) @ 674610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17788 
# 
# UVM_ERROR testbench.sv(853) @ 674810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44423 
# 
# UVM_ERROR testbench.sv(853) @ 675010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1152 
# 
# UVM_ERROR testbench.sv(853) @ 675210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55764 
# 
# UVM_ERROR testbench.sv(853) @ 675410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12955 
# 
# UVM_ERROR testbench.sv(853) @ 675610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38270 
# 
# UVM_ERROR testbench.sv(853) @ 675810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16165 
# 
# UVM_ERROR testbench.sv(853) @ 676010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59772 
# 
# UVM_ERROR testbench.sv(853) @ 676210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51418 
# 
# UVM_ERROR testbench.sv(853) @ 676410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60806 
# 
# UVM_ERROR testbench.sv(853) @ 676610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58762 
# 
# UVM_ERROR testbench.sv(853) @ 676810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40151 
# 
# UVM_ERROR testbench.sv(853) @ 677010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20359 
# 
# UVM_ERROR testbench.sv(853) @ 677210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48983 
# 
# UVM_ERROR testbench.sv(853) @ 677410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54932 
# 
# UVM_ERROR testbench.sv(853) @ 677610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31853 
# 
# UVM_ERROR testbench.sv(853) @ 677810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32331 
# 
# UVM_ERROR testbench.sv(853) @ 678010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56112 
# 
# UVM_ERROR testbench.sv(853) @ 678210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46677 
# 
# UVM_ERROR testbench.sv(853) @ 678410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20261 
# 
# UVM_ERROR testbench.sv(853) @ 678610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40895 
# 
# UVM_ERROR testbench.sv(853) @ 678810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55790 
# 
# UVM_ERROR testbench.sv(853) @ 679010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43014 
# 
# UVM_ERROR testbench.sv(853) @ 679210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30570 
# 
# UVM_ERROR testbench.sv(853) @ 679410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15234 
# 
# UVM_ERROR testbench.sv(853) @ 679610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25740 
# 
# UVM_ERROR testbench.sv(853) @ 679810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48056 
# 
# UVM_ERROR testbench.sv(853) @ 680010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39755 
# 
# UVM_ERROR testbench.sv(853) @ 680210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25462 
# 
# UVM_ERROR testbench.sv(853) @ 680410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56553 
# 
# UVM_ERROR testbench.sv(853) @ 680610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15157 
# 
# UVM_ERROR testbench.sv(853) @ 680810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14165 
# 
# UVM_ERROR testbench.sv(853) @ 681010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47200 
# 
# UVM_ERROR testbench.sv(853) @ 681210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49999 
# 
# UVM_ERROR testbench.sv(853) @ 681410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59769 
# 
# UVM_ERROR testbench.sv(853) @ 681610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42727 
# 
# UVM_ERROR testbench.sv(853) @ 681810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43015 
# 
# UVM_ERROR testbench.sv(853) @ 682010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33172 
# 
# UVM_ERROR testbench.sv(853) @ 682210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55434 
# 
# UVM_ERROR testbench.sv(853) @ 682410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25739 
# 
# UVM_ERROR testbench.sv(853) @ 682610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29613 
# 
# UVM_ERROR testbench.sv(853) @ 682810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45268 
# 
# UVM_ERROR testbench.sv(853) @ 683010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  997 
# 
# UVM_ERROR testbench.sv(853) @ 683210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12784 
# 
# UVM_ERROR testbench.sv(853) @ 683410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31913 
# 
# UVM_ERROR testbench.sv(853) @ 683610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20445 
# 
# UVM_ERROR testbench.sv(853) @ 683810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52727 
# 
# UVM_ERROR testbench.sv(853) @ 684010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23055 
# 
# UVM_ERROR testbench.sv(853) @ 684210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4983 
# 
# UVM_ERROR testbench.sv(853) @ 684410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15484 
# 
# UVM_ERROR testbench.sv(853) @ 684610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31065 
# 
# UVM_ERROR testbench.sv(853) @ 684810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2198 
# 
# UVM_ERROR testbench.sv(853) @ 685010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32116 
# 
# UVM_ERROR testbench.sv(853) @ 685210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25174 
# 
# UVM_ERROR testbench.sv(853) @ 685410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3024 
# 
# UVM_ERROR testbench.sv(853) @ 685610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5839 
# 
# UVM_ERROR testbench.sv(853) @ 685810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56134 
# 
# UVM_ERROR testbench.sv(853) @ 686010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53139 
# 
# UVM_ERROR testbench.sv(853) @ 686210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5687 
# 
# UVM_ERROR testbench.sv(853) @ 686410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8871 
# 
# UVM_ERROR testbench.sv(853) @ 686610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41016 
# 
# UVM_ERROR testbench.sv(853) @ 686810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20583 
# 
# UVM_ERROR testbench.sv(853) @ 687010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14174 
# 
# UVM_ERROR testbench.sv(853) @ 687210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19904 
# 
# UVM_ERROR testbench.sv(853) @ 687410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10454 
# 
# UVM_ERROR testbench.sv(853) @ 687610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53434 
# 
# UVM_ERROR testbench.sv(853) @ 687810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3237 
# 
# UVM_ERROR testbench.sv(853) @ 688010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10948 
# 
# UVM_ERROR testbench.sv(853) @ 688210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17499 
# 
# UVM_ERROR testbench.sv(853) @ 688410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13046 
# 
# UVM_ERROR testbench.sv(853) @ 688610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59209 
# 
# UVM_ERROR testbench.sv(853) @ 688810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44002 
# 
# UVM_ERROR testbench.sv(853) @ 689010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60345 
# 
# UVM_ERROR testbench.sv(853) @ 689210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   36 
# 
# UVM_ERROR testbench.sv(853) @ 689410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22977 
# 
# UVM_ERROR testbench.sv(853) @ 689610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55810 
# 
# UVM_ERROR testbench.sv(853) @ 689810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13841 
# 
# UVM_ERROR testbench.sv(853) @ 690010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28678 
# 
# UVM_ERROR testbench.sv(853) @ 690210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39783 
# 
# UVM_ERROR testbench.sv(853) @ 690410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19061 
# 
# UVM_ERROR testbench.sv(853) @ 690610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59172 
# 
# UVM_ERROR testbench.sv(853) @ 690810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7800 
# 
# UVM_ERROR testbench.sv(853) @ 691010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14627 
# 
# UVM_ERROR testbench.sv(853) @ 691210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19534 
# 
# UVM_ERROR testbench.sv(853) @ 691410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10395 
# 
# UVM_ERROR testbench.sv(853) @ 691610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39001 
# 
# UVM_ERROR testbench.sv(853) @ 691810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22767 
# 
# UVM_ERROR testbench.sv(853) @ 692010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49009 
# 
# UVM_ERROR testbench.sv(853) @ 692210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36452 
# 
# UVM_ERROR testbench.sv(853) @ 692410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59284 
# 
# UVM_ERROR testbench.sv(853) @ 692610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55678 
# 
# UVM_ERROR testbench.sv(853) @ 692810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33357 
# 
# UVM_ERROR testbench.sv(853) @ 693010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12769 
# 
# UVM_ERROR testbench.sv(853) @ 693210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24619 
# 
# UVM_ERROR testbench.sv(853) @ 693410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46611 
# 
# UVM_ERROR testbench.sv(853) @ 693610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43231 
# 
# UVM_ERROR testbench.sv(853) @ 693810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30236 
# 
# UVM_ERROR testbench.sv(853) @ 694010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25212 
# 
# UVM_ERROR testbench.sv(853) @ 694210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56606 
# 
# UVM_ERROR testbench.sv(853) @ 694410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47362 
# 
# UVM_ERROR testbench.sv(853) @ 694610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5210 
# 
# UVM_ERROR testbench.sv(853) @ 694810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8797 
# 
# UVM_ERROR testbench.sv(853) @ 695010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41532 
# 
# UVM_ERROR testbench.sv(853) @ 695210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22506 
# 
# UVM_ERROR testbench.sv(853) @ 695410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43051 
# 
# UVM_ERROR testbench.sv(853) @ 695610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18705 
# 
# UVM_ERROR testbench.sv(853) @ 695810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14065 
# 
# UVM_ERROR testbench.sv(853) @ 696010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17874 
# 
# UVM_ERROR testbench.sv(853) @ 696210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27768 
# 
# UVM_ERROR testbench.sv(853) @ 696410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20344 
# 
# UVM_ERROR testbench.sv(853) @ 696610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31944 
# 
# UVM_ERROR testbench.sv(853) @ 696810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4272 
# 
# UVM_ERROR testbench.sv(853) @ 697010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41583 
# 
# UVM_ERROR testbench.sv(853) @ 697210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41016 
# 
# UVM_ERROR testbench.sv(853) @ 697410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59121 
# 
# UVM_ERROR testbench.sv(853) @ 697610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41800 
# 
# UVM_ERROR testbench.sv(853) @ 697810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30046 
# 
# UVM_ERROR testbench.sv(853) @ 698010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39171 
# 
# UVM_ERROR testbench.sv(853) @ 698210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59602 
# 
# UVM_ERROR testbench.sv(853) @ 698410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8933 
# 
# UVM_ERROR testbench.sv(853) @ 698610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7011 
# 
# UVM_ERROR testbench.sv(853) @ 698810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2022 
# 
# UVM_ERROR testbench.sv(853) @ 699010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6221 
# 
# UVM_ERROR testbench.sv(853) @ 699210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37597 
# 
# UVM_ERROR testbench.sv(853) @ 699410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13560 
# 
# UVM_ERROR testbench.sv(853) @ 699610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29555 
# 
# UVM_ERROR testbench.sv(853) @ 699810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45036 
# 
# UVM_ERROR testbench.sv(853) @ 700010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17475 
# 
# UVM_ERROR testbench.sv(853) @ 700210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22565 
# 
# UVM_ERROR testbench.sv(853) @ 700410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25456 
# 
# UVM_ERROR testbench.sv(853) @ 700610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43577 
# 
# UVM_ERROR testbench.sv(853) @ 700810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8202 
# 
# UVM_ERROR testbench.sv(853) @ 701010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27320 
# 
# UVM_ERROR testbench.sv(853) @ 701210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7078 
# 
# UVM_ERROR testbench.sv(853) @ 701410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5306 
# 
# UVM_ERROR testbench.sv(853) @ 701610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22382 
# 
# UVM_ERROR testbench.sv(853) @ 701810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41502 
# 
# UVM_ERROR testbench.sv(853) @ 702010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59667 
# 
# UVM_ERROR testbench.sv(853) @ 702210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10248 
# 
# UVM_ERROR testbench.sv(853) @ 702410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19632 
# 
# UVM_ERROR testbench.sv(853) @ 702610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54410 
# 
# UVM_ERROR testbench.sv(853) @ 702810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21862 
# 
# UVM_ERROR testbench.sv(853) @ 703010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57424 
# 
# UVM_ERROR testbench.sv(853) @ 703210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42224 
# 
# UVM_ERROR testbench.sv(853) @ 703410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40253 
# 
# UVM_ERROR testbench.sv(853) @ 703610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32955 
# 
# UVM_ERROR testbench.sv(853) @ 703810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5946 
# 
# UVM_ERROR testbench.sv(853) @ 704010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28855 
# 
# UVM_ERROR testbench.sv(853) @ 704210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30122 
# 
# UVM_ERROR testbench.sv(853) @ 704410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51335 
# 
# UVM_ERROR testbench.sv(853) @ 704610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60974 
# 
# UVM_ERROR testbench.sv(853) @ 704810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26810 
# 
# UVM_ERROR testbench.sv(853) @ 705010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17662 
# 
# UVM_ERROR testbench.sv(853) @ 705210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8807 
# 
# UVM_ERROR testbench.sv(853) @ 705410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  403 
# 
# UVM_ERROR testbench.sv(853) @ 705610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20261 
# 
# UVM_ERROR testbench.sv(853) @ 705810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13925 
# 
# UVM_ERROR testbench.sv(853) @ 706010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49463 
# 
# UVM_ERROR testbench.sv(853) @ 706210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16726 
# 
# UVM_ERROR testbench.sv(853) @ 706410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20908 
# 
# UVM_ERROR testbench.sv(853) @ 706610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18245 
# 
# UVM_ERROR testbench.sv(853) @ 706810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21719 
# 
# UVM_ERROR testbench.sv(853) @ 707010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56387 
# 
# UVM_ERROR testbench.sv(853) @ 707210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52363 
# 
# UVM_ERROR testbench.sv(853) @ 707410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58758 
# 
# UVM_ERROR testbench.sv(853) @ 707610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59199 
# 
# UVM_ERROR testbench.sv(853) @ 707810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36304 
# 
# UVM_ERROR testbench.sv(853) @ 708010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35034 
# 
# UVM_ERROR testbench.sv(853) @ 708210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18787 
# 
# UVM_ERROR testbench.sv(853) @ 708410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44373 
# 
# UVM_ERROR testbench.sv(853) @ 708610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41333 
# 
# UVM_ERROR testbench.sv(853) @ 708810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2849 
# 
# UVM_ERROR testbench.sv(853) @ 709010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22261 
# 
# UVM_ERROR testbench.sv(853) @ 709210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49377 
# 
# UVM_ERROR testbench.sv(853) @ 709410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42642 
# 
# UVM_ERROR testbench.sv(853) @ 709610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29875 
# 
# UVM_ERROR testbench.sv(853) @ 709810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24970 
# 
# UVM_ERROR testbench.sv(853) @ 710010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17013 
# 
# UVM_ERROR testbench.sv(853) @ 710210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1656 
# 
# UVM_ERROR testbench.sv(853) @ 710410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41617 
# 
# UVM_ERROR testbench.sv(853) @ 710610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55620 
# 
# UVM_ERROR testbench.sv(853) @ 710810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54534 
# 
# UVM_ERROR testbench.sv(853) @ 711010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24934 
# 
# UVM_ERROR testbench.sv(853) @ 711210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53254 
# 
# UVM_ERROR testbench.sv(853) @ 711410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24431 
# 
# UVM_ERROR testbench.sv(853) @ 711610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40855 
# 
# UVM_ERROR testbench.sv(853) @ 711810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1596 
# 
# UVM_ERROR testbench.sv(853) @ 712010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41456 
# 
# UVM_ERROR testbench.sv(853) @ 712210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1790 
# 
# UVM_ERROR testbench.sv(853) @ 712410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2065 
# 
# UVM_ERROR testbench.sv(853) @ 712610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42337 
# 
# UVM_ERROR testbench.sv(853) @ 712810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46132 
# 
# UVM_ERROR testbench.sv(853) @ 713010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45695 
# 
# UVM_ERROR testbench.sv(853) @ 713210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17211 
# 
# UVM_ERROR testbench.sv(853) @ 713410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56303 
# 
# UVM_ERROR testbench.sv(853) @ 713610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40663 
# 
# UVM_ERROR testbench.sv(853) @ 713810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20462 
# 
# UVM_ERROR testbench.sv(853) @ 714010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13402 
# 
# UVM_ERROR testbench.sv(853) @ 714210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47351 
# 
# UVM_ERROR testbench.sv(853) @ 714410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10665 
# 
# UVM_ERROR testbench.sv(853) @ 714610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21837 
# 
# UVM_ERROR testbench.sv(853) @ 714810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6617 
# 
# UVM_ERROR testbench.sv(853) @ 715010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43102 
# 
# UVM_ERROR testbench.sv(853) @ 715210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12783 
# 
# UVM_ERROR testbench.sv(853) @ 715410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39793 
# 
# UVM_ERROR testbench.sv(853) @ 715610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13331 
# 
# UVM_ERROR testbench.sv(853) @ 715810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24005 
# 
# UVM_ERROR testbench.sv(853) @ 716010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34878 
# 
# UVM_ERROR testbench.sv(853) @ 716210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54854 
# 
# UVM_ERROR testbench.sv(853) @ 716410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18921 
# 
# UVM_ERROR testbench.sv(853) @ 716610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30756 
# 
# UVM_ERROR testbench.sv(853) @ 716810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33702 
# 
# UVM_ERROR testbench.sv(853) @ 717010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29664 
# 
# UVM_ERROR testbench.sv(853) @ 717210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59579 
# 
# UVM_ERROR testbench.sv(853) @ 717410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26253 
# 
# UVM_ERROR testbench.sv(853) @ 717610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60854 
# 
# UVM_ERROR testbench.sv(853) @ 717810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19204 
# 
# UVM_ERROR testbench.sv(853) @ 718010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58158 
# 
# UVM_ERROR testbench.sv(853) @ 718210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23687 
# 
# UVM_ERROR testbench.sv(853) @ 718410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23291 
# 
# UVM_ERROR testbench.sv(853) @ 718610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37349 
# 
# UVM_ERROR testbench.sv(853) @ 718810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53800 
# 
# UVM_ERROR testbench.sv(853) @ 719010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18945 
# 
# UVM_ERROR testbench.sv(853) @ 719210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58116 
# 
# UVM_ERROR testbench.sv(853) @ 719410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37347 
# 
# UVM_ERROR testbench.sv(853) @ 719610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22139 
# 
# UVM_ERROR testbench.sv(853) @ 719810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47975 
# 
# UVM_ERROR testbench.sv(853) @ 720010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28475 
# 
# UVM_ERROR testbench.sv(853) @ 720210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57398 
# 
# UVM_ERROR testbench.sv(853) @ 720410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6333 
# 
# UVM_ERROR testbench.sv(853) @ 720610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48313 
# 
# UVM_ERROR testbench.sv(853) @ 720810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48452 
# 
# UVM_ERROR testbench.sv(853) @ 721010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58862 
# 
# UVM_ERROR testbench.sv(853) @ 721210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15923 
# 
# UVM_ERROR testbench.sv(853) @ 721410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29932 
# 
# UVM_ERROR testbench.sv(853) @ 721610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57514 
# 
# UVM_ERROR testbench.sv(853) @ 721810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33528 
# 
# UVM_ERROR testbench.sv(853) @ 722010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57440 
# 
# UVM_ERROR testbench.sv(853) @ 722210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20852 
# 
# UVM_ERROR testbench.sv(853) @ 722410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2242 
# 
# UVM_ERROR testbench.sv(853) @ 722610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20649 
# 
# UVM_ERROR testbench.sv(853) @ 722810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56928 
# 
# UVM_ERROR testbench.sv(853) @ 723010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57090 
# 
# UVM_ERROR testbench.sv(853) @ 723210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9095 
# 
# UVM_ERROR testbench.sv(853) @ 723410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19715 
# 
# UVM_ERROR testbench.sv(853) @ 723610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15436 
# 
# UVM_ERROR testbench.sv(853) @ 723810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29778 
# 
# UVM_ERROR testbench.sv(853) @ 724010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52790 
# 
# UVM_ERROR testbench.sv(853) @ 724210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58025 
# 
# UVM_ERROR testbench.sv(853) @ 724410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36020 
# 
# UVM_ERROR testbench.sv(853) @ 724610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5947 
# 
# UVM_ERROR testbench.sv(853) @ 724810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3563 
# 
# UVM_ERROR testbench.sv(853) @ 725010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57516 
# 
# UVM_ERROR testbench.sv(853) @ 725210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53557 
# 
# UVM_ERROR testbench.sv(853) @ 725410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40288 
# 
# UVM_ERROR testbench.sv(853) @ 725610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46792 
# 
# UVM_ERROR testbench.sv(853) @ 725810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17386 
# 
# UVM_ERROR testbench.sv(853) @ 726010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37769 
# 
# UVM_ERROR testbench.sv(853) @ 726210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19347 
# 
# UVM_ERROR testbench.sv(853) @ 726410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33821 
# 
# UVM_ERROR testbench.sv(853) @ 726610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56434 
# 
# UVM_ERROR testbench.sv(853) @ 726810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   17 
# 
# UVM_ERROR testbench.sv(853) @ 727010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29314 
# 
# UVM_ERROR testbench.sv(853) @ 727210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33957 
# 
# UVM_ERROR testbench.sv(853) @ 727410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31311 
# 
# UVM_ERROR testbench.sv(853) @ 727610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20286 
# 
# UVM_ERROR testbench.sv(853) @ 727810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11193 
# 
# UVM_ERROR testbench.sv(853) @ 728010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30484 
# 
# UVM_ERROR testbench.sv(853) @ 728210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38896 
# 
# UVM_ERROR testbench.sv(853) @ 728410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34359 
# 
# UVM_ERROR testbench.sv(853) @ 728610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8072 
# 
# UVM_ERROR testbench.sv(853) @ 728810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1847 
# 
# UVM_ERROR testbench.sv(853) @ 729010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47400 
# 
# UVM_ERROR testbench.sv(853) @ 729210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46030 
# 
# UVM_ERROR testbench.sv(853) @ 729410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11544 
# 
# UVM_ERROR testbench.sv(853) @ 729610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8902 
# 
# UVM_ERROR testbench.sv(853) @ 729810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59855 
# 
# UVM_ERROR testbench.sv(853) @ 730010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33527 
# 
# UVM_ERROR testbench.sv(853) @ 730210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2791 
# 
# UVM_ERROR testbench.sv(853) @ 730410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4158 
# 
# UVM_ERROR testbench.sv(853) @ 730610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40976 
# 
# UVM_ERROR testbench.sv(853) @ 730810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28724 
# 
# UVM_ERROR testbench.sv(853) @ 731010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  959 
# 
# UVM_ERROR testbench.sv(853) @ 731210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29298 
# 
# UVM_ERROR testbench.sv(853) @ 731410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5691 
# 
# UVM_ERROR testbench.sv(853) @ 731610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47926 
# 
# UVM_ERROR testbench.sv(853) @ 731810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40426 
# 
# UVM_ERROR testbench.sv(853) @ 732010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26297 
# 
# UVM_ERROR testbench.sv(853) @ 732210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48440 
# 
# UVM_ERROR testbench.sv(853) @ 732410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35231 
# 
# UVM_ERROR testbench.sv(853) @ 732610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26333 
# 
# UVM_ERROR testbench.sv(853) @ 732810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61265 
# 
# UVM_ERROR testbench.sv(853) @ 733010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30229 
# 
# UVM_ERROR testbench.sv(853) @ 733210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26268 
# 
# UVM_ERROR testbench.sv(853) @ 733410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15277 
# 
# UVM_ERROR testbench.sv(853) @ 733610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43046 
# 
# UVM_ERROR testbench.sv(853) @ 733810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50305 
# 
# UVM_ERROR testbench.sv(853) @ 734010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50579 
# 
# UVM_ERROR testbench.sv(853) @ 734210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47120 
# 
# UVM_ERROR testbench.sv(853) @ 734410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46326 
# 
# UVM_ERROR testbench.sv(853) @ 734610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58696 
# 
# UVM_ERROR testbench.sv(853) @ 734810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32601 
# 
# UVM_ERROR testbench.sv(853) @ 735010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9354 
# 
# UVM_ERROR testbench.sv(853) @ 735210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52176 
# 
# UVM_ERROR testbench.sv(853) @ 735410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35737 
# 
# UVM_ERROR testbench.sv(853) @ 735610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59287 
# 
# UVM_ERROR testbench.sv(853) @ 735810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1403 
# 
# UVM_ERROR testbench.sv(853) @ 736010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20694 
# 
# UVM_ERROR testbench.sv(853) @ 736210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18033 
# 
# UVM_ERROR testbench.sv(853) @ 736410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23382 
# 
# UVM_ERROR testbench.sv(853) @ 736610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24408 
# 
# UVM_ERROR testbench.sv(853) @ 736810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35486 
# 
# UVM_ERROR testbench.sv(853) @ 737010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36807 
# 
# UVM_ERROR testbench.sv(853) @ 737210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20041 
# 
# UVM_ERROR testbench.sv(853) @ 737410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53448 
# 
# UVM_ERROR testbench.sv(853) @ 737610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10033 
# 
# UVM_ERROR testbench.sv(853) @ 737810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9365 
# 
# UVM_ERROR testbench.sv(853) @ 738010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31402 
# 
# UVM_ERROR testbench.sv(853) @ 738210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25245 
# 
# UVM_ERROR testbench.sv(853) @ 738410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43268 
# 
# UVM_ERROR testbench.sv(853) @ 738610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49415 
# 
# UVM_ERROR testbench.sv(853) @ 738810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22794 
# 
# UVM_ERROR testbench.sv(853) @ 739010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18607 
# 
# UVM_ERROR testbench.sv(853) @ 739210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43424 
# 
# UVM_ERROR testbench.sv(853) @ 739410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19451 
# 
# UVM_ERROR testbench.sv(853) @ 739610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1623 
# 
# UVM_ERROR testbench.sv(853) @ 739810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14059 
# 
# UVM_ERROR testbench.sv(853) @ 740010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50578 
# 
# UVM_ERROR testbench.sv(853) @ 740210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20994 
# 
# UVM_ERROR testbench.sv(853) @ 740410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23693 
# 
# UVM_ERROR testbench.sv(853) @ 740610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49326 
# 
# UVM_ERROR testbench.sv(853) @ 740810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35025 
# 
# UVM_ERROR testbench.sv(853) @ 741010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2895 
# 
# UVM_ERROR testbench.sv(853) @ 741210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51044 
# 
# UVM_ERROR testbench.sv(853) @ 741410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4707 
# 
# UVM_ERROR testbench.sv(853) @ 741610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58725 
# 
# UVM_ERROR testbench.sv(853) @ 741810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56699 
# 
# UVM_ERROR testbench.sv(853) @ 742010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30761 
# 
# UVM_ERROR testbench.sv(853) @ 742210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45010 
# 
# UVM_ERROR testbench.sv(853) @ 742410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40668 
# 
# UVM_ERROR testbench.sv(853) @ 742610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7993 
# 
# UVM_ERROR testbench.sv(853) @ 742810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11508 
# 
# UVM_ERROR testbench.sv(853) @ 743010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13590 
# 
# UVM_ERROR testbench.sv(853) @ 743210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45717 
# 
# UVM_ERROR testbench.sv(853) @ 743410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  486 
# 
# UVM_ERROR testbench.sv(853) @ 743610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9725 
# 
# UVM_ERROR testbench.sv(853) @ 743810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3209 
# 
# UVM_ERROR testbench.sv(853) @ 744010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25753 
# 
# UVM_ERROR testbench.sv(853) @ 744210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58980 
# 
# UVM_ERROR testbench.sv(853) @ 744410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9097 
# 
# UVM_ERROR testbench.sv(853) @ 744610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   50 
# 
# UVM_ERROR testbench.sv(853) @ 744810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9395 
# 
# UVM_ERROR testbench.sv(853) @ 745010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21171 
# 
# UVM_ERROR testbench.sv(853) @ 745210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57459 
# 
# UVM_ERROR testbench.sv(853) @ 745410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2011 
# 
# UVM_ERROR testbench.sv(853) @ 745610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54289 
# 
# UVM_ERROR testbench.sv(853) @ 745810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61248 
# 
# UVM_ERROR testbench.sv(853) @ 746010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25238 
# 
# UVM_ERROR testbench.sv(853) @ 746210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10051 
# 
# UVM_ERROR testbench.sv(853) @ 746410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8695 
# 
# UVM_ERROR testbench.sv(853) @ 746610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3173 
# 
# UVM_ERROR testbench.sv(853) @ 746810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45339 
# 
# UVM_ERROR testbench.sv(853) @ 747010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57038 
# 
# UVM_ERROR testbench.sv(853) @ 747210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6735 
# 
# UVM_ERROR testbench.sv(853) @ 747410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16648 
# 
# UVM_ERROR testbench.sv(853) @ 747610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55849 
# 
# UVM_ERROR testbench.sv(853) @ 747810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39787 
# 
# UVM_ERROR testbench.sv(853) @ 748010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11213 
# 
# UVM_ERROR testbench.sv(853) @ 748210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  634 
# 
# UVM_ERROR testbench.sv(853) @ 748410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32708 
# 
# UVM_ERROR testbench.sv(853) @ 748610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54655 
# 
# UVM_ERROR testbench.sv(853) @ 748810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4274 
# 
# UVM_ERROR testbench.sv(853) @ 749010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52976 
# 
# UVM_ERROR testbench.sv(853) @ 749210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54927 
# 
# UVM_ERROR testbench.sv(853) @ 749410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3712 
# 
# UVM_ERROR testbench.sv(853) @ 749610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58249 
# 
# UVM_ERROR testbench.sv(853) @ 749810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21187 
# 
# UVM_ERROR testbench.sv(853) @ 750010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47102 
# 
# UVM_ERROR testbench.sv(853) @ 750210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36834 
# 
# UVM_ERROR testbench.sv(853) @ 750410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60715 
# 
# UVM_ERROR testbench.sv(853) @ 750610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59539 
# 
# UVM_ERROR testbench.sv(853) @ 750810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1119 
# 
# UVM_ERROR testbench.sv(853) @ 751010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2029 
# 
# UVM_ERROR testbench.sv(853) @ 751210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8126 
# 
# UVM_ERROR testbench.sv(853) @ 751410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35519 
# 
# UVM_ERROR testbench.sv(853) @ 751610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54011 
# 
# UVM_ERROR testbench.sv(853) @ 751810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50323 
# 
# UVM_ERROR testbench.sv(853) @ 752010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1566 
# 
# UVM_ERROR testbench.sv(853) @ 752210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59550 
# 
# UVM_ERROR testbench.sv(853) @ 752410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31928 
# 
# UVM_ERROR testbench.sv(853) @ 752610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53321 
# 
# UVM_ERROR testbench.sv(853) @ 752810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59137 
# 
# UVM_ERROR testbench.sv(853) @ 753010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6909 
# 
# UVM_ERROR testbench.sv(853) @ 753210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3485 
# 
# UVM_ERROR testbench.sv(853) @ 753410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21883 
# 
# UVM_ERROR testbench.sv(853) @ 753610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39907 
# 
# UVM_ERROR testbench.sv(853) @ 753810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15858 
# 
# UVM_ERROR testbench.sv(853) @ 754010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49344 
# 
# UVM_ERROR testbench.sv(853) @ 754210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23622 
# 
# UVM_ERROR testbench.sv(853) @ 754410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56316 
# 
# UVM_ERROR testbench.sv(853) @ 754610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50890 
# 
# UVM_ERROR testbench.sv(853) @ 754810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53184 
# 
# UVM_ERROR testbench.sv(853) @ 755010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1614 
# 
# UVM_ERROR testbench.sv(853) @ 755210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12285 
# 
# UVM_ERROR testbench.sv(853) @ 755410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  658 
# 
# UVM_ERROR testbench.sv(853) @ 755610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28443 
# 
# UVM_ERROR testbench.sv(853) @ 755810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34732 
# 
# UVM_ERROR testbench.sv(853) @ 756010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17680 
# 
# UVM_ERROR testbench.sv(853) @ 756210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41992 
# 
# UVM_ERROR testbench.sv(853) @ 756410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2707 
# 
# UVM_ERROR testbench.sv(853) @ 756610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44413 
# 
# UVM_ERROR testbench.sv(853) @ 756810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36356 
# 
# UVM_ERROR testbench.sv(853) @ 757010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21989 
# 
# UVM_ERROR testbench.sv(853) @ 757210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48009 
# 
# UVM_ERROR testbench.sv(853) @ 757410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41802 
# 
# UVM_ERROR testbench.sv(853) @ 757610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8515 
# 
# UVM_ERROR testbench.sv(853) @ 757810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39019 
# 
# UVM_ERROR testbench.sv(853) @ 758010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28943 
# 
# UVM_ERROR testbench.sv(853) @ 758210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40004 
# 
# UVM_ERROR testbench.sv(853) @ 758410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61322 
# 
# UVM_ERROR testbench.sv(853) @ 758610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28512 
# 
# UVM_ERROR testbench.sv(853) @ 758810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59860 
# 
# UVM_ERROR testbench.sv(853) @ 759010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59714 
# 
# UVM_ERROR testbench.sv(853) @ 759210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38312 
# 
# UVM_ERROR testbench.sv(853) @ 759410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33997 
# 
# UVM_ERROR testbench.sv(853) @ 759610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11437 
# 
# UVM_ERROR testbench.sv(853) @ 759810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34369 
# 
# UVM_ERROR testbench.sv(853) @ 760010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3726 
# 
# UVM_ERROR testbench.sv(853) @ 760210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15498 
# 
# UVM_ERROR testbench.sv(853) @ 760410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36249 
# 
# UVM_ERROR testbench.sv(853) @ 760610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52723 
# 
# UVM_ERROR testbench.sv(853) @ 760810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57881 
# 
# UVM_ERROR testbench.sv(853) @ 761010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46542 
# 
# UVM_ERROR testbench.sv(853) @ 761210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31760 
# 
# UVM_ERROR testbench.sv(853) @ 761410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8766 
# 
# UVM_ERROR testbench.sv(853) @ 761610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21025 
# 
# UVM_ERROR testbench.sv(853) @ 761810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43474 
# 
# UVM_ERROR testbench.sv(853) @ 762010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40644 
# 
# UVM_ERROR testbench.sv(853) @ 762210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6415 
# 
# UVM_ERROR testbench.sv(853) @ 762410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4828 
# 
# UVM_ERROR testbench.sv(853) @ 762610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31082 
# 
# UVM_ERROR testbench.sv(853) @ 762810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44474 
# 
# UVM_ERROR testbench.sv(853) @ 763010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2609 
# 
# UVM_ERROR testbench.sv(853) @ 763210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7474 
# 
# UVM_ERROR testbench.sv(853) @ 763410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61245 
# 
# UVM_ERROR testbench.sv(853) @ 763610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39332 
# 
# UVM_ERROR testbench.sv(853) @ 763810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47417 
# 
# UVM_ERROR testbench.sv(853) @ 764010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30944 
# 
# UVM_ERROR testbench.sv(853) @ 764210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21893 
# 
# UVM_ERROR testbench.sv(853) @ 764410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35371 
# 
# UVM_ERROR testbench.sv(853) @ 764610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17953 
# 
# UVM_ERROR testbench.sv(853) @ 764810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46699 
# 
# UVM_ERROR testbench.sv(853) @ 765010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12546 
# 
# UVM_ERROR testbench.sv(853) @ 765210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58510 
# 
# UVM_ERROR testbench.sv(853) @ 765410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8305 
# 
# UVM_ERROR testbench.sv(853) @ 765610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47863 
# 
# UVM_ERROR testbench.sv(853) @ 765810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46741 
# 
# UVM_ERROR testbench.sv(853) @ 766010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53850 
# 
# UVM_ERROR testbench.sv(853) @ 766210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47718 
# 
# UVM_ERROR testbench.sv(853) @ 766410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59083 
# 
# UVM_ERROR testbench.sv(853) @ 766610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25698 
# 
# UVM_ERROR testbench.sv(853) @ 766810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35269 
# 
# UVM_ERROR testbench.sv(853) @ 767010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41123 
# 
# UVM_ERROR testbench.sv(853) @ 767210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59817 
# 
# UVM_ERROR testbench.sv(853) @ 767410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54659 
# 
# UVM_ERROR testbench.sv(853) @ 767610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4052 
# 
# UVM_ERROR testbench.sv(853) @ 767810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22626 
# 
# UVM_ERROR testbench.sv(853) @ 768010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59124 
# 
# UVM_ERROR testbench.sv(853) @ 768210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31427 
# 
# UVM_ERROR testbench.sv(853) @ 768410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42981 
# 
# UVM_ERROR testbench.sv(853) @ 768610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19267 
# 
# UVM_ERROR testbench.sv(853) @ 768810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28531 
# 
# UVM_ERROR testbench.sv(853) @ 769010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23280 
# 
# UVM_ERROR testbench.sv(853) @ 769210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30348 
# 
# UVM_ERROR testbench.sv(853) @ 769410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36530 
# 
# UVM_ERROR testbench.sv(853) @ 769610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27614 
# 
# UVM_ERROR testbench.sv(853) @ 769810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17520 
# 
# UVM_ERROR testbench.sv(853) @ 770010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3432 
# 
# UVM_ERROR testbench.sv(853) @ 770210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12142 
# 
# UVM_ERROR testbench.sv(853) @ 770410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20396 
# 
# UVM_ERROR testbench.sv(853) @ 770610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27806 
# 
# UVM_ERROR testbench.sv(853) @ 770810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61081 
# 
# UVM_ERROR testbench.sv(853) @ 771010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47131 
# 
# UVM_ERROR testbench.sv(853) @ 771210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22769 
# 
# UVM_ERROR testbench.sv(853) @ 771410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55666 
# 
# UVM_ERROR testbench.sv(853) @ 771610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17499 
# 
# UVM_ERROR testbench.sv(853) @ 771810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43419 
# 
# UVM_ERROR testbench.sv(853) @ 772010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3685 
# 
# UVM_ERROR testbench.sv(853) @ 772210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57280 
# 
# UVM_ERROR testbench.sv(853) @ 772410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48419 
# 
# UVM_ERROR testbench.sv(853) @ 772610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6228 
# 
# UVM_ERROR testbench.sv(853) @ 772810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37131 
# 
# UVM_ERROR testbench.sv(853) @ 773010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36342 
# 
# UVM_ERROR testbench.sv(853) @ 773210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6832 
# 
# UVM_ERROR testbench.sv(853) @ 773410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9702 
# 
# UVM_ERROR testbench.sv(853) @ 773610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56971 
# 
# UVM_ERROR testbench.sv(853) @ 773810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18598 
# 
# UVM_ERROR testbench.sv(853) @ 774010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25202 
# 
# UVM_ERROR testbench.sv(853) @ 774210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  326 
# 
# UVM_ERROR testbench.sv(853) @ 774410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44293 
# 
# UVM_ERROR testbench.sv(853) @ 774610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49192 
# 
# UVM_ERROR testbench.sv(853) @ 774810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14552 
# 
# UVM_ERROR testbench.sv(853) @ 775010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17017 
# 
# UVM_ERROR testbench.sv(853) @ 775210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51541 
# 
# UVM_ERROR testbench.sv(853) @ 775410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53027 
# 
# UVM_ERROR testbench.sv(853) @ 775610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8958 
# 
# UVM_ERROR testbench.sv(853) @ 775810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12556 
# 
# UVM_ERROR testbench.sv(853) @ 776010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56519 
# 
# UVM_ERROR testbench.sv(853) @ 776210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17218 
# 
# UVM_ERROR testbench.sv(853) @ 776410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3682 
# 
# UVM_ERROR testbench.sv(853) @ 776610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10894 
# 
# UVM_ERROR testbench.sv(853) @ 776810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49399 
# 
# UVM_ERROR testbench.sv(853) @ 777010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4528 
# 
# UVM_ERROR testbench.sv(853) @ 777210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58951 
# 
# UVM_ERROR testbench.sv(853) @ 777410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14921 
# 
# UVM_ERROR testbench.sv(853) @ 777610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25959 
# 
# UVM_ERROR testbench.sv(853) @ 777810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17366 
# 
# UVM_ERROR testbench.sv(853) @ 778010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33179 
# 
# UVM_ERROR testbench.sv(853) @ 778210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48875 
# 
# UVM_ERROR testbench.sv(853) @ 778410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15215 
# 
# UVM_ERROR testbench.sv(853) @ 778610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44628 
# 
# UVM_ERROR testbench.sv(853) @ 778810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29616 
# 
# UVM_ERROR testbench.sv(853) @ 779010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34664 
# 
# UVM_ERROR testbench.sv(853) @ 779210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44535 
# 
# UVM_ERROR testbench.sv(853) @ 779410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47553 
# 
# UVM_ERROR testbench.sv(853) @ 779610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46590 
# 
# UVM_ERROR testbench.sv(853) @ 779810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10783 
# 
# UVM_ERROR testbench.sv(853) @ 780010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32961 
# 
# UVM_ERROR testbench.sv(853) @ 780210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18356 
# 
# UVM_ERROR testbench.sv(853) @ 780410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10544 
# 
# UVM_ERROR testbench.sv(853) @ 780610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59565 
# 
# UVM_ERROR testbench.sv(853) @ 780810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59917 
# 
# UVM_ERROR testbench.sv(853) @ 781010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30692 
# 
# UVM_ERROR testbench.sv(853) @ 781210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16947 
# 
# UVM_ERROR testbench.sv(853) @ 781410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28529 
# 
# UVM_ERROR testbench.sv(853) @ 781610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42444 
# 
# UVM_ERROR testbench.sv(853) @ 781810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19170 
# 
# UVM_ERROR testbench.sv(853) @ 782010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16643 
# 
# UVM_ERROR testbench.sv(853) @ 782210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13147 
# 
# UVM_ERROR testbench.sv(853) @ 782410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38615 
# 
# UVM_ERROR testbench.sv(853) @ 782610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28058 
# 
# UVM_ERROR testbench.sv(853) @ 782810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37754 
# 
# UVM_ERROR testbench.sv(853) @ 783010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1061 
# 
# UVM_ERROR testbench.sv(853) @ 783210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47351 
# 
# UVM_ERROR testbench.sv(853) @ 783410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  540 
# 
# UVM_ERROR testbench.sv(853) @ 783610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47530 
# 
# UVM_ERROR testbench.sv(853) @ 783810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50009 
# 
# UVM_ERROR testbench.sv(853) @ 784010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20240 
# 
# UVM_ERROR testbench.sv(853) @ 784210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29103 
# 
# UVM_ERROR testbench.sv(853) @ 784410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22066 
# 
# UVM_ERROR testbench.sv(853) @ 784610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36472 
# 
# UVM_ERROR testbench.sv(853) @ 784810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35141 
# 
# UVM_ERROR testbench.sv(853) @ 785010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15725 
# 
# UVM_ERROR testbench.sv(853) @ 785210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42386 
# 
# UVM_ERROR testbench.sv(853) @ 785410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35263 
# 
# UVM_ERROR testbench.sv(853) @ 785610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46341 
# 
# UVM_ERROR testbench.sv(853) @ 785810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48123 
# 
# UVM_ERROR testbench.sv(853) @ 786010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  584 
# 
# UVM_ERROR testbench.sv(853) @ 786210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12966 
# 
# UVM_ERROR testbench.sv(853) @ 786410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39551 
# 
# UVM_ERROR testbench.sv(853) @ 786610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35444 
# 
# UVM_ERROR testbench.sv(853) @ 786810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6818 
# 
# UVM_ERROR testbench.sv(853) @ 787010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59087 
# 
# UVM_ERROR testbench.sv(853) @ 787210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4864 
# 
# UVM_ERROR testbench.sv(853) @ 787410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57125 
# 
# UVM_ERROR testbench.sv(853) @ 787610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44432 
# 
# UVM_ERROR testbench.sv(853) @ 787810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30186 
# 
# UVM_ERROR testbench.sv(853) @ 788010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13417 
# 
# UVM_ERROR testbench.sv(853) @ 788210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32836 
# 
# UVM_ERROR testbench.sv(853) @ 788410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14498 
# 
# UVM_ERROR testbench.sv(853) @ 788610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4573 
# 
# UVM_ERROR testbench.sv(853) @ 788810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32540 
# 
# UVM_ERROR testbench.sv(853) @ 789010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48416 
# 
# UVM_ERROR testbench.sv(853) @ 789210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61319 
# 
# UVM_ERROR testbench.sv(853) @ 789410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29564 
# 
# UVM_ERROR testbench.sv(853) @ 789610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30815 
# 
# UVM_ERROR testbench.sv(853) @ 789810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11162 
# 
# UVM_ERROR testbench.sv(853) @ 790010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   92 
# 
# UVM_ERROR testbench.sv(853) @ 790210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22238 
# 
# UVM_ERROR testbench.sv(853) @ 790410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45972 
# 
# UVM_ERROR testbench.sv(853) @ 790610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36239 
# 
# UVM_ERROR testbench.sv(853) @ 790810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15586 
# 
# UVM_ERROR testbench.sv(853) @ 791010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43242 
# 
# UVM_ERROR testbench.sv(853) @ 791210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45756 
# 
# UVM_ERROR testbench.sv(853) @ 791410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50243 
# 
# UVM_ERROR testbench.sv(853) @ 791610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31045 
# 
# UVM_ERROR testbench.sv(853) @ 791810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3078 
# 
# UVM_ERROR testbench.sv(853) @ 792010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1814 
# 
# UVM_ERROR testbench.sv(853) @ 792210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16821 
# 
# UVM_ERROR testbench.sv(853) @ 792410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60863 
# 
# UVM_ERROR testbench.sv(853) @ 792610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20233 
# 
# UVM_ERROR testbench.sv(853) @ 792810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43393 
# 
# UVM_ERROR testbench.sv(853) @ 793010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24082 
# 
# UVM_ERROR testbench.sv(853) @ 793210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45452 
# 
# UVM_ERROR testbench.sv(853) @ 793410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16171 
# 
# UVM_ERROR testbench.sv(853) @ 793610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9226 
# 
# UVM_ERROR testbench.sv(853) @ 793810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47619 
# 
# UVM_ERROR testbench.sv(853) @ 794010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27902 
# 
# UVM_ERROR testbench.sv(853) @ 794210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30345 
# 
# UVM_ERROR testbench.sv(853) @ 794410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45814 
# 
# UVM_ERROR testbench.sv(853) @ 794610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15190 
# 
# UVM_ERROR testbench.sv(853) @ 794810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34180 
# 
# UVM_ERROR testbench.sv(853) @ 795010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18370 
# 
# UVM_ERROR testbench.sv(853) @ 795210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11649 
# 
# UVM_ERROR testbench.sv(853) @ 795410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46614 
# 
# UVM_ERROR testbench.sv(853) @ 795610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55855 
# 
# UVM_ERROR testbench.sv(853) @ 795810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59285 
# 
# UVM_ERROR testbench.sv(853) @ 796010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4730 
# 
# UVM_ERROR testbench.sv(853) @ 796210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4336 
# 
# UVM_ERROR testbench.sv(853) @ 796410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20806 
# 
# UVM_ERROR testbench.sv(853) @ 796610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15591 
# 
# UVM_ERROR testbench.sv(853) @ 796810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15642 
# 
# UVM_ERROR testbench.sv(853) @ 797010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50312 
# 
# UVM_ERROR testbench.sv(853) @ 797210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22352 
# 
# UVM_ERROR testbench.sv(853) @ 797410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44297 
# 
# UVM_ERROR testbench.sv(853) @ 797610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18295 
# 
# UVM_ERROR testbench.sv(853) @ 797810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14660 
# 
# UVM_ERROR testbench.sv(853) @ 798010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23008 
# 
# UVM_ERROR testbench.sv(853) @ 798210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20699 
# 
# UVM_ERROR testbench.sv(853) @ 798410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23441 
# 
# UVM_ERROR testbench.sv(853) @ 798610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2283 
# 
# UVM_ERROR testbench.sv(853) @ 798810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44674 
# 
# UVM_ERROR testbench.sv(853) @ 799010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54649 
# 
# UVM_ERROR testbench.sv(853) @ 799210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19530 
# 
# UVM_ERROR testbench.sv(853) @ 799410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61315 
# 
# UVM_ERROR testbench.sv(853) @ 799610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28904 
# 
# UVM_ERROR testbench.sv(853) @ 799810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16569 
# 
# UVM_ERROR testbench.sv(853) @ 800010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38259 
# 
# UVM_ERROR testbench.sv(853) @ 800210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56761 
# 
# UVM_ERROR testbench.sv(853) @ 800410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22558 
# 
# UVM_ERROR testbench.sv(853) @ 800610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47487 
# 
# UVM_ERROR testbench.sv(853) @ 800810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10108 
# 
# UVM_ERROR testbench.sv(853) @ 801010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1134 
# 
# UVM_ERROR testbench.sv(853) @ 801210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47816 
# 
# UVM_ERROR testbench.sv(853) @ 801410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14720 
# 
# UVM_ERROR testbench.sv(853) @ 801610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6452 
# 
# UVM_ERROR testbench.sv(853) @ 801810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26987 
# 
# UVM_ERROR testbench.sv(853) @ 802010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31488 
# 
# UVM_ERROR testbench.sv(853) @ 802210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61186 
# 
# UVM_ERROR testbench.sv(853) @ 802410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37719 
# 
# UVM_ERROR testbench.sv(853) @ 802610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46863 
# 
# UVM_ERROR testbench.sv(853) @ 802810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56749 
# 
# UVM_ERROR testbench.sv(853) @ 803010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31491 
# 
# UVM_ERROR testbench.sv(853) @ 803210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34961 
# 
# UVM_ERROR testbench.sv(853) @ 803410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7389 
# 
# UVM_ERROR testbench.sv(853) @ 803610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5151 
# 
# UVM_ERROR testbench.sv(853) @ 803810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58759 
# 
# UVM_ERROR testbench.sv(853) @ 804010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59492 
# 
# UVM_ERROR testbench.sv(853) @ 804210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50775 
# 
# UVM_ERROR testbench.sv(853) @ 804410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35719 
# 
# UVM_ERROR testbench.sv(853) @ 804610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55077 
# 
# UVM_ERROR testbench.sv(853) @ 804810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22755 
# 
# UVM_ERROR testbench.sv(853) @ 805010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25741 
# 
# UVM_ERROR testbench.sv(853) @ 805210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15473 
# 
# UVM_ERROR testbench.sv(853) @ 805410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25811 
# 
# UVM_ERROR testbench.sv(853) @ 805610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9585 
# 
# UVM_ERROR testbench.sv(853) @ 805810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38638 
# 
# UVM_ERROR testbench.sv(853) @ 806010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27666 
# 
# UVM_ERROR testbench.sv(853) @ 806210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2174 
# 
# UVM_ERROR testbench.sv(853) @ 806410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21595 
# 
# UVM_ERROR testbench.sv(853) @ 806610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1013 
# 
# UVM_ERROR testbench.sv(853) @ 806810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2461 
# 
# UVM_ERROR testbench.sv(853) @ 807010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35985 
# 
# UVM_ERROR testbench.sv(853) @ 807210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48284 
# 
# UVM_ERROR testbench.sv(853) @ 807410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26298 
# 
# UVM_ERROR testbench.sv(853) @ 807610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29712 
# 
# UVM_ERROR testbench.sv(853) @ 807810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4093 
# 
# UVM_ERROR testbench.sv(853) @ 808010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45236 
# 
# UVM_ERROR testbench.sv(853) @ 808210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57471 
# 
# UVM_ERROR testbench.sv(853) @ 808410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31878 
# 
# UVM_ERROR testbench.sv(853) @ 808610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33468 
# 
# UVM_ERROR testbench.sv(853) @ 808810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25756 
# 
# UVM_ERROR testbench.sv(853) @ 809010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4908 
# 
# UVM_ERROR testbench.sv(853) @ 809210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28350 
# 
# UVM_ERROR testbench.sv(853) @ 809410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1678 
# 
# UVM_ERROR testbench.sv(853) @ 809610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54144 
# 
# UVM_ERROR testbench.sv(853) @ 809810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5535 
# 
# UVM_ERROR testbench.sv(853) @ 810010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59442 
# 
# UVM_ERROR testbench.sv(853) @ 810210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49277 
# 
# UVM_ERROR testbench.sv(853) @ 810410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7657 
# 
# UVM_ERROR testbench.sv(853) @ 810610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32578 
# 
# UVM_ERROR testbench.sv(853) @ 810810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12472 
# 
# UVM_ERROR testbench.sv(853) @ 811010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47220 
# 
# UVM_ERROR testbench.sv(853) @ 811210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40760 
# 
# UVM_ERROR testbench.sv(853) @ 811410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28803 
# 
# UVM_ERROR testbench.sv(853) @ 811610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7015 
# 
# UVM_ERROR testbench.sv(853) @ 811810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15204 
# 
# UVM_ERROR testbench.sv(853) @ 812010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40695 
# 
# UVM_ERROR testbench.sv(853) @ 812210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56551 
# 
# UVM_ERROR testbench.sv(853) @ 812410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53146 
# 
# UVM_ERROR testbench.sv(853) @ 812610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26834 
# 
# UVM_ERROR testbench.sv(853) @ 812810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23882 
# 
# UVM_ERROR testbench.sv(853) @ 813010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38902 
# 
# UVM_ERROR testbench.sv(853) @ 813210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51636 
# 
# UVM_ERROR testbench.sv(853) @ 813410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31817 
# 
# UVM_ERROR testbench.sv(853) @ 813610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54733 
# 
# UVM_ERROR testbench.sv(853) @ 813810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44016 
# 
# UVM_ERROR testbench.sv(853) @ 814010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19231 
# 
# UVM_ERROR testbench.sv(853) @ 814210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43231 
# 
# UVM_ERROR testbench.sv(853) @ 814410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28111 
# 
# UVM_ERROR testbench.sv(853) @ 814610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45502 
# 
# UVM_ERROR testbench.sv(853) @ 814810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14830 
# 
# UVM_ERROR testbench.sv(853) @ 815010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32496 
# 
# UVM_ERROR testbench.sv(853) @ 815210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19717 
# 
# UVM_ERROR testbench.sv(853) @ 815410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39359 
# 
# UVM_ERROR testbench.sv(853) @ 815610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57025 
# 
# UVM_ERROR testbench.sv(853) @ 815810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6548 
# 
# UVM_ERROR testbench.sv(853) @ 816010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  754 
# 
# UVM_ERROR testbench.sv(853) @ 816210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1601 
# 
# UVM_ERROR testbench.sv(853) @ 816410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10816 
# 
# UVM_ERROR testbench.sv(853) @ 816610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24285 
# 
# UVM_ERROR testbench.sv(853) @ 816810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45083 
# 
# UVM_ERROR testbench.sv(853) @ 817010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55145 
# 
# UVM_ERROR testbench.sv(853) @ 817210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4324 
# 
# UVM_ERROR testbench.sv(853) @ 817410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44134 
# 
# UVM_ERROR testbench.sv(853) @ 817610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41482 
# 
# UVM_ERROR testbench.sv(853) @ 817810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54808 
# 
# UVM_ERROR testbench.sv(853) @ 818010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3117 
# 
# UVM_ERROR testbench.sv(853) @ 818210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27026 
# 
# UVM_ERROR testbench.sv(853) @ 818410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28933 
# 
# UVM_ERROR testbench.sv(853) @ 818610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31144 
# 
# UVM_ERROR testbench.sv(853) @ 818810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31563 
# 
# UVM_ERROR testbench.sv(853) @ 819010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44127 
# 
# UVM_ERROR testbench.sv(853) @ 819210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18762 
# 
# UVM_ERROR testbench.sv(853) @ 819410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6425 
# 
# UVM_ERROR testbench.sv(853) @ 819610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59306 
# 
# UVM_ERROR testbench.sv(853) @ 819810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4066 
# 
# UVM_ERROR testbench.sv(853) @ 820010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20087 
# 
# UVM_ERROR testbench.sv(853) @ 820210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4433 
# 
# UVM_ERROR testbench.sv(853) @ 820410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36443 
# 
# UVM_ERROR testbench.sv(853) @ 820610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21467 
# 
# UVM_ERROR testbench.sv(853) @ 820810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17005 
# 
# UVM_ERROR testbench.sv(853) @ 821010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10759 
# 
# UVM_ERROR testbench.sv(853) @ 821210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39314 
# 
# UVM_ERROR testbench.sv(853) @ 821410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20890 
# 
# UVM_ERROR testbench.sv(853) @ 821610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53431 
# 
# UVM_ERROR testbench.sv(853) @ 821810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19121 
# 
# UVM_ERROR testbench.sv(853) @ 822010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53932 
# 
# UVM_ERROR testbench.sv(853) @ 822210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50522 
# 
# UVM_ERROR testbench.sv(853) @ 822410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31976 
# 
# UVM_ERROR testbench.sv(853) @ 822610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36459 
# 
# UVM_ERROR testbench.sv(853) @ 822810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41127 
# 
# UVM_ERROR testbench.sv(853) @ 823010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6646 
# 
# UVM_ERROR testbench.sv(853) @ 823210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11909 
# 
# UVM_ERROR testbench.sv(853) @ 823410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40106 
# 
# UVM_ERROR testbench.sv(853) @ 823610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31180 
# 
# UVM_ERROR testbench.sv(853) @ 823810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32647 
# 
# UVM_ERROR testbench.sv(853) @ 824010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50358 
# 
# UVM_ERROR testbench.sv(853) @ 824210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38245 
# 
# UVM_ERROR testbench.sv(853) @ 824410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37860 
# 
# UVM_ERROR testbench.sv(853) @ 824610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15940 
# 
# UVM_ERROR testbench.sv(853) @ 824810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15159 
# 
# UVM_ERROR testbench.sv(853) @ 825010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43523 
# 
# UVM_ERROR testbench.sv(853) @ 825210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28867 
# 
# UVM_ERROR testbench.sv(853) @ 825410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57354 
# 
# UVM_ERROR testbench.sv(853) @ 825610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45492 
# 
# UVM_ERROR testbench.sv(853) @ 825810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17113 
# 
# UVM_ERROR testbench.sv(853) @ 826010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49987 
# 
# UVM_ERROR testbench.sv(853) @ 826210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14149 
# 
# UVM_ERROR testbench.sv(853) @ 826410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50204 
# 
# UVM_ERROR testbench.sv(853) @ 826610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44036 
# 
# UVM_ERROR testbench.sv(853) @ 826810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29193 
# 
# UVM_ERROR testbench.sv(853) @ 827010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44913 
# 
# UVM_ERROR testbench.sv(853) @ 827210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27326 
# 
# UVM_ERROR testbench.sv(853) @ 827410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51786 
# 
# UVM_ERROR testbench.sv(853) @ 827610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25866 
# 
# UVM_ERROR testbench.sv(853) @ 827810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33301 
# 
# UVM_ERROR testbench.sv(853) @ 828010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35644 
# 
# UVM_ERROR testbench.sv(853) @ 828210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31974 
# 
# UVM_ERROR testbench.sv(853) @ 828410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8452 
# 
# UVM_ERROR testbench.sv(853) @ 828610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21841 
# 
# UVM_ERROR testbench.sv(853) @ 828810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30449 
# 
# UVM_ERROR testbench.sv(853) @ 829010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51281 
# 
# UVM_ERROR testbench.sv(853) @ 829210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60709 
# 
# UVM_ERROR testbench.sv(853) @ 829410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43316 
# 
# UVM_ERROR testbench.sv(853) @ 829610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7079 
# 
# UVM_ERROR testbench.sv(853) @ 829810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21276 
# 
# UVM_ERROR testbench.sv(853) @ 830010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24588 
# 
# UVM_ERROR testbench.sv(853) @ 830210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60503 
# 
# UVM_ERROR testbench.sv(853) @ 830410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25310 
# 
# UVM_ERROR testbench.sv(853) @ 830610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16775 
# 
# UVM_ERROR testbench.sv(853) @ 830810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16083 
# 
# UVM_ERROR testbench.sv(853) @ 831010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  306 
# 
# UVM_ERROR testbench.sv(853) @ 831210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31912 
# 
# UVM_ERROR testbench.sv(853) @ 831410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42917 
# 
# UVM_ERROR testbench.sv(853) @ 831610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33320 
# 
# UVM_ERROR testbench.sv(853) @ 831810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47705 
# 
# UVM_ERROR testbench.sv(853) @ 832010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52564 
# 
# UVM_ERROR testbench.sv(853) @ 832210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27186 
# 
# UVM_ERROR testbench.sv(853) @ 832410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14124 
# 
# UVM_ERROR testbench.sv(853) @ 832610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23119 
# 
# UVM_ERROR testbench.sv(853) @ 832810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24928 
# 
# UVM_ERROR testbench.sv(853) @ 833010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51920 
# 
# UVM_ERROR testbench.sv(853) @ 833210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23624 
# 
# UVM_ERROR testbench.sv(853) @ 833410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20074 
# 
# UVM_ERROR testbench.sv(853) @ 833610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60428 
# 
# UVM_ERROR testbench.sv(853) @ 833810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31804 
# 
# UVM_ERROR testbench.sv(853) @ 834010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6797 
# 
# UVM_ERROR testbench.sv(853) @ 834210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13746 
# 
# UVM_ERROR testbench.sv(853) @ 834410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23907 
# 
# UVM_ERROR testbench.sv(853) @ 834610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12585 
# 
# UVM_ERROR testbench.sv(853) @ 834810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46728 
# 
# UVM_ERROR testbench.sv(853) @ 835010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55935 
# 
# UVM_ERROR testbench.sv(853) @ 835210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49872 
# 
# UVM_ERROR testbench.sv(853) @ 835410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15244 
# 
# UVM_ERROR testbench.sv(853) @ 835610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36920 
# 
# UVM_ERROR testbench.sv(853) @ 835810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2500 
# 
# UVM_ERROR testbench.sv(853) @ 836010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2434 
# 
# UVM_ERROR testbench.sv(853) @ 836210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8750 
# 
# UVM_ERROR testbench.sv(853) @ 836410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40776 
# 
# UVM_ERROR testbench.sv(853) @ 836610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9636 
# 
# UVM_ERROR testbench.sv(853) @ 836810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37221 
# 
# UVM_ERROR testbench.sv(853) @ 837010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48065 
# 
# UVM_ERROR testbench.sv(853) @ 837210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13734 
# 
# UVM_ERROR testbench.sv(853) @ 837410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9087 
# 
# UVM_ERROR testbench.sv(853) @ 837610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2561 
# 
# UVM_ERROR testbench.sv(853) @ 837810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43956 
# 
# UVM_ERROR testbench.sv(853) @ 838010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39367 
# 
# UVM_ERROR testbench.sv(853) @ 838210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55482 
# 
# UVM_ERROR testbench.sv(853) @ 838410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29397 
# 
# UVM_ERROR testbench.sv(853) @ 838610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15988 
# 
# UVM_ERROR testbench.sv(853) @ 838810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49033 
# 
# UVM_ERROR testbench.sv(853) @ 839010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43089 
# 
# UVM_ERROR testbench.sv(853) @ 839210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22877 
# 
# UVM_ERROR testbench.sv(853) @ 839410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3045 
# 
# UVM_ERROR testbench.sv(853) @ 839610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26580 
# 
# UVM_ERROR testbench.sv(853) @ 839810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7872 
# 
# UVM_ERROR testbench.sv(853) @ 840010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27750 
# 
# UVM_ERROR testbench.sv(853) @ 840210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51886 
# 
# UVM_ERROR testbench.sv(853) @ 840410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31680 
# 
# UVM_ERROR testbench.sv(853) @ 840610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21167 
# 
# UVM_ERROR testbench.sv(853) @ 840810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48596 
# 
# UVM_ERROR testbench.sv(853) @ 841010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8773 
# 
# UVM_ERROR testbench.sv(853) @ 841210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9817 
# 
# UVM_ERROR testbench.sv(853) @ 841410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17281 
# 
# UVM_ERROR testbench.sv(853) @ 841610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8394 
# 
# UVM_ERROR testbench.sv(853) @ 841810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13313 
# 
# UVM_ERROR testbench.sv(853) @ 842010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45187 
# 
# UVM_ERROR testbench.sv(853) @ 842210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59623 
# 
# UVM_ERROR testbench.sv(853) @ 842410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55681 
# 
# UVM_ERROR testbench.sv(853) @ 842610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47161 
# 
# UVM_ERROR testbench.sv(853) @ 842810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26649 
# 
# UVM_ERROR testbench.sv(853) @ 843010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43640 
# 
# UVM_ERROR testbench.sv(853) @ 843210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5699 
# 
# UVM_ERROR testbench.sv(853) @ 843410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6486 
# 
# UVM_ERROR testbench.sv(853) @ 843610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56333 
# 
# UVM_ERROR testbench.sv(853) @ 843810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2939 
# 
# UVM_ERROR testbench.sv(853) @ 844010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11013 
# 
# UVM_ERROR testbench.sv(853) @ 844210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58400 
# 
# UVM_ERROR testbench.sv(853) @ 844410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38605 
# 
# UVM_ERROR testbench.sv(853) @ 844610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51181 
# 
# UVM_ERROR testbench.sv(853) @ 844810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57197 
# 
# UVM_ERROR testbench.sv(853) @ 845010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49617 
# 
# UVM_ERROR testbench.sv(853) @ 845210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41350 
# 
# UVM_ERROR testbench.sv(853) @ 845410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20838 
# 
# UVM_ERROR testbench.sv(853) @ 845610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24277 
# 
# UVM_ERROR testbench.sv(853) @ 845810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47026 
# 
# UVM_ERROR testbench.sv(853) @ 846010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27837 
# 
# UVM_ERROR testbench.sv(853) @ 846210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10180 
# 
# UVM_ERROR testbench.sv(853) @ 846410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49908 
# 
# UVM_ERROR testbench.sv(853) @ 846610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36111 
# 
# UVM_ERROR testbench.sv(853) @ 846810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59363 
# 
# UVM_ERROR testbench.sv(853) @ 847010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31244 
# 
# UVM_ERROR testbench.sv(853) @ 847210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23766 
# 
# UVM_ERROR testbench.sv(853) @ 847410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16872 
# 
# UVM_ERROR testbench.sv(853) @ 847610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18532 
# 
# UVM_ERROR testbench.sv(853) @ 847810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35290 
# 
# UVM_ERROR testbench.sv(853) @ 848010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45007 
# 
# UVM_ERROR testbench.sv(853) @ 848210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58550 
# 
# UVM_ERROR testbench.sv(853) @ 848410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28391 
# 
# UVM_ERROR testbench.sv(853) @ 848610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19981 
# 
# UVM_ERROR testbench.sv(853) @ 848810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24157 
# 
# UVM_ERROR testbench.sv(853) @ 849010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1984 
# 
# UVM_ERROR testbench.sv(853) @ 849210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14113 
# 
# UVM_ERROR testbench.sv(853) @ 849410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23880 
# 
# UVM_ERROR testbench.sv(853) @ 849610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53319 
# 
# UVM_ERROR testbench.sv(853) @ 849810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54305 
# 
# UVM_ERROR testbench.sv(853) @ 850010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44044 
# 
# UVM_ERROR testbench.sv(853) @ 850210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17677 
# 
# UVM_ERROR testbench.sv(853) @ 850410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1385 
# 
# UVM_ERROR testbench.sv(853) @ 850610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3945 
# 
# UVM_ERROR testbench.sv(853) @ 850810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45621 
# 
# UVM_ERROR testbench.sv(853) @ 851010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43709 
# 
# UVM_ERROR testbench.sv(853) @ 851210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42171 
# 
# UVM_ERROR testbench.sv(853) @ 851410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17286 
# 
# UVM_ERROR testbench.sv(853) @ 851610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2505 
# 
# UVM_ERROR testbench.sv(853) @ 851810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51881 
# 
# UVM_ERROR testbench.sv(853) @ 852010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20025 
# 
# UVM_ERROR testbench.sv(853) @ 852210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42330 
# 
# UVM_ERROR testbench.sv(853) @ 852410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37430 
# 
# UVM_ERROR testbench.sv(853) @ 852610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48365 
# 
# UVM_ERROR testbench.sv(853) @ 852810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39047 
# 
# UVM_ERROR testbench.sv(853) @ 853010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1190 
# 
# UVM_ERROR testbench.sv(853) @ 853210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50136 
# 
# UVM_ERROR testbench.sv(853) @ 853410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36550 
# 
# UVM_ERROR testbench.sv(853) @ 853610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15216 
# 
# UVM_ERROR testbench.sv(853) @ 853810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33239 
# 
# UVM_ERROR testbench.sv(853) @ 854010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7906 
# 
# UVM_ERROR testbench.sv(853) @ 854210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22744 
# 
# UVM_ERROR testbench.sv(853) @ 854410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7207 
# 
# UVM_ERROR testbench.sv(853) @ 854610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4170 
# 
# UVM_ERROR testbench.sv(853) @ 854810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1764 
# 
# UVM_ERROR testbench.sv(853) @ 855010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59948 
# 
# UVM_ERROR testbench.sv(853) @ 855210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18692 
# 
# UVM_ERROR testbench.sv(853) @ 855410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33408 
# 
# UVM_ERROR testbench.sv(853) @ 855610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44223 
# 
# UVM_ERROR testbench.sv(853) @ 855810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31585 
# 
# UVM_ERROR testbench.sv(853) @ 856010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59990 
# 
# UVM_ERROR testbench.sv(853) @ 856210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23204 
# 
# UVM_ERROR testbench.sv(853) @ 856410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27144 
# 
# UVM_ERROR testbench.sv(853) @ 856610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54522 
# 
# UVM_ERROR testbench.sv(853) @ 856810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22357 
# 
# UVM_ERROR testbench.sv(853) @ 857010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41418 
# 
# UVM_ERROR testbench.sv(853) @ 857210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37381 
# 
# UVM_ERROR testbench.sv(853) @ 857410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22611 
# 
# UVM_ERROR testbench.sv(853) @ 857610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46040 
# 
# UVM_ERROR testbench.sv(853) @ 857810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45863 
# 
# UVM_ERROR testbench.sv(853) @ 858010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52191 
# 
# UVM_ERROR testbench.sv(853) @ 858210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61153 
# 
# UVM_ERROR testbench.sv(853) @ 858410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38727 
# 
# UVM_ERROR testbench.sv(853) @ 858610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18343 
# 
# UVM_ERROR testbench.sv(853) @ 858810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30567 
# 
# UVM_ERROR testbench.sv(853) @ 859010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46101 
# 
# UVM_ERROR testbench.sv(853) @ 859210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40353 
# 
# UVM_ERROR testbench.sv(853) @ 859410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37575 
# 
# UVM_ERROR testbench.sv(853) @ 859610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42303 
# 
# UVM_ERROR testbench.sv(853) @ 859810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59370 
# 
# UVM_ERROR testbench.sv(853) @ 860010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49225 
# 
# UVM_ERROR testbench.sv(853) @ 860210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29269 
# 
# UVM_ERROR testbench.sv(853) @ 860410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12567 
# 
# UVM_ERROR testbench.sv(853) @ 860610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20578 
# 
# UVM_ERROR testbench.sv(853) @ 860810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2946 
# 
# UVM_ERROR testbench.sv(853) @ 861010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7976 
# 
# UVM_ERROR testbench.sv(853) @ 861210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27226 
# 
# UVM_ERROR testbench.sv(853) @ 861410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45935 
# 
# UVM_ERROR testbench.sv(853) @ 861610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29394 
# 
# UVM_ERROR testbench.sv(853) @ 861810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5086 
# 
# UVM_ERROR testbench.sv(853) @ 862010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46368 
# 
# UVM_ERROR testbench.sv(853) @ 862210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32035 
# 
# UVM_ERROR testbench.sv(853) @ 862410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46530 
# 
# UVM_ERROR testbench.sv(853) @ 862610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16258 
# 
# UVM_ERROR testbench.sv(853) @ 862810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42461 
# 
# UVM_ERROR testbench.sv(853) @ 863010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49130 
# 
# UVM_ERROR testbench.sv(853) @ 863210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56635 
# 
# UVM_ERROR testbench.sv(853) @ 863410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28667 
# 
# UVM_ERROR testbench.sv(853) @ 863610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8365 
# 
# UVM_ERROR testbench.sv(853) @ 863810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22241 
# 
# UVM_ERROR testbench.sv(853) @ 864010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3245 
# 
# UVM_ERROR testbench.sv(853) @ 864210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48251 
# 
# UVM_ERROR testbench.sv(853) @ 864410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26279 
# 
# UVM_ERROR testbench.sv(853) @ 864610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9513 
# 
# UVM_ERROR testbench.sv(853) @ 864810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50840 
# 
# UVM_ERROR testbench.sv(853) @ 865010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58045 
# 
# UVM_ERROR testbench.sv(853) @ 865210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60882 
# 
# UVM_ERROR testbench.sv(853) @ 865410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12922 
# 
# UVM_ERROR testbench.sv(853) @ 865610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60614 
# 
# UVM_ERROR testbench.sv(853) @ 865810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58027 
# 
# UVM_ERROR testbench.sv(853) @ 866010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41571 
# 
# UVM_ERROR testbench.sv(853) @ 866210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36953 
# 
# UVM_ERROR testbench.sv(853) @ 866410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51299 
# 
# UVM_ERROR testbench.sv(853) @ 866610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4196 
# 
# UVM_ERROR testbench.sv(853) @ 866810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2235 
# 
# UVM_ERROR testbench.sv(853) @ 867010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37392 
# 
# UVM_ERROR testbench.sv(853) @ 867210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18534 
# 
# UVM_ERROR testbench.sv(853) @ 867410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16466 
# 
# UVM_ERROR testbench.sv(853) @ 867610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60809 
# 
# UVM_ERROR testbench.sv(853) @ 867810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45009 
# 
# UVM_ERROR testbench.sv(853) @ 868010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25103 
# 
# UVM_ERROR testbench.sv(853) @ 868210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1546 
# 
# UVM_ERROR testbench.sv(853) @ 868410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9589 
# 
# UVM_ERROR testbench.sv(853) @ 868610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59217 
# 
# UVM_ERROR testbench.sv(853) @ 868810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5171 
# 
# UVM_ERROR testbench.sv(853) @ 869010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9883 
# 
# UVM_ERROR testbench.sv(853) @ 869210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20841 
# 
# UVM_ERROR testbench.sv(853) @ 869410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48087 
# 
# UVM_ERROR testbench.sv(853) @ 869610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48545 
# 
# UVM_ERROR testbench.sv(853) @ 869810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48257 
# 
# UVM_ERROR testbench.sv(853) @ 870010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48108 
# 
# UVM_ERROR testbench.sv(853) @ 870210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17125 
# 
# UVM_ERROR testbench.sv(853) @ 870410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57807 
# 
# UVM_ERROR testbench.sv(853) @ 870610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29810 
# 
# UVM_ERROR testbench.sv(853) @ 870810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34799 
# 
# UVM_ERROR testbench.sv(853) @ 871010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58938 
# 
# UVM_ERROR testbench.sv(853) @ 871210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28690 
# 
# UVM_ERROR testbench.sv(853) @ 871410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28927 
# 
# UVM_ERROR testbench.sv(853) @ 871610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23801 
# 
# UVM_ERROR testbench.sv(853) @ 871810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36425 
# 
# UVM_ERROR testbench.sv(853) @ 872010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49075 
# 
# UVM_ERROR testbench.sv(853) @ 872210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5399 
# 
# UVM_ERROR testbench.sv(853) @ 872410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7119 
# 
# UVM_ERROR testbench.sv(853) @ 872610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56686 
# 
# UVM_ERROR testbench.sv(853) @ 872810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35908 
# 
# UVM_ERROR testbench.sv(853) @ 873010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31048 
# 
# UVM_ERROR testbench.sv(853) @ 873210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45065 
# 
# UVM_ERROR testbench.sv(853) @ 873410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18597 
# 
# UVM_ERROR testbench.sv(853) @ 873610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34900 
# 
# UVM_ERROR testbench.sv(853) @ 873810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47930 
# 
# UVM_ERROR testbench.sv(853) @ 874010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30958 
# 
# UVM_ERROR testbench.sv(853) @ 874210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11335 
# 
# UVM_ERROR testbench.sv(853) @ 874410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56634 
# 
# UVM_ERROR testbench.sv(853) @ 874610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53511 
# 
# UVM_ERROR testbench.sv(853) @ 874810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24156 
# 
# UVM_ERROR testbench.sv(853) @ 875010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9204 
# 
# UVM_ERROR testbench.sv(853) @ 875210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9510 
# 
# UVM_ERROR testbench.sv(853) @ 875410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3135 
# 
# UVM_ERROR testbench.sv(853) @ 875610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10746 
# 
# UVM_ERROR testbench.sv(853) @ 875810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55887 
# 
# UVM_ERROR testbench.sv(853) @ 876010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43416 
# 
# UVM_ERROR testbench.sv(853) @ 876210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59845 
# 
# UVM_ERROR testbench.sv(853) @ 876410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14293 
# 
# UVM_ERROR testbench.sv(853) @ 876610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18081 
# 
# UVM_ERROR testbench.sv(853) @ 876810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25035 
# 
# UVM_ERROR testbench.sv(853) @ 877010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61231 
# 
# UVM_ERROR testbench.sv(853) @ 877210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46326 
# 
# UVM_ERROR testbench.sv(853) @ 877410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20236 
# 
# UVM_ERROR testbench.sv(853) @ 877610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32731 
# 
# UVM_ERROR testbench.sv(853) @ 877810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5966 
# 
# UVM_ERROR testbench.sv(853) @ 878010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47873 
# 
# UVM_ERROR testbench.sv(853) @ 878210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18769 
# 
# UVM_ERROR testbench.sv(853) @ 878410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8780 
# 
# UVM_ERROR testbench.sv(853) @ 878610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56736 
# 
# UVM_ERROR testbench.sv(853) @ 878810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20729 
# 
# UVM_ERROR testbench.sv(853) @ 879010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46013 
# 
# UVM_ERROR testbench.sv(853) @ 879210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41658 
# 
# UVM_ERROR testbench.sv(853) @ 879410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34374 
# 
# UVM_ERROR testbench.sv(853) @ 879610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5821 
# 
# UVM_ERROR testbench.sv(853) @ 879810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4221 
# 
# UVM_ERROR testbench.sv(853) @ 880010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56886 
# 
# UVM_ERROR testbench.sv(853) @ 880210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12195 
# 
# UVM_ERROR testbench.sv(853) @ 880410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35775 
# 
# UVM_ERROR testbench.sv(853) @ 880610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61099 
# 
# UVM_ERROR testbench.sv(853) @ 880810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27542 
# 
# UVM_ERROR testbench.sv(853) @ 881010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51249 
# 
# UVM_ERROR testbench.sv(853) @ 881210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37829 
# 
# UVM_ERROR testbench.sv(853) @ 881410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36712 
# 
# UVM_ERROR testbench.sv(853) @ 881610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15950 
# 
# UVM_ERROR testbench.sv(853) @ 881810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27362 
# 
# UVM_ERROR testbench.sv(853) @ 882010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58885 
# 
# UVM_ERROR testbench.sv(853) @ 882210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20073 
# 
# UVM_ERROR testbench.sv(853) @ 882410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49959 
# 
# UVM_ERROR testbench.sv(853) @ 882610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61014 
# 
# UVM_ERROR testbench.sv(853) @ 882810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42482 
# 
# UVM_ERROR testbench.sv(853) @ 883010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31425 
# 
# UVM_ERROR testbench.sv(853) @ 883210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10266 
# 
# UVM_ERROR testbench.sv(853) @ 883410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53633 
# 
# UVM_ERROR testbench.sv(853) @ 883610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60512 
# 
# UVM_ERROR testbench.sv(853) @ 883810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30959 
# 
# UVM_ERROR testbench.sv(853) @ 884010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34586 
# 
# UVM_ERROR testbench.sv(853) @ 884210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8648 
# 
# UVM_ERROR testbench.sv(853) @ 884410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47685 
# 
# UVM_ERROR testbench.sv(853) @ 884610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28630 
# 
# UVM_ERROR testbench.sv(853) @ 884810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  945 
# 
# UVM_ERROR testbench.sv(853) @ 885010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60235 
# 
# UVM_ERROR testbench.sv(853) @ 885210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11790 
# 
# UVM_ERROR testbench.sv(853) @ 885410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21578 
# 
# UVM_ERROR testbench.sv(853) @ 885610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15700 
# 
# UVM_ERROR testbench.sv(853) @ 885810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5533 
# 
# UVM_ERROR testbench.sv(853) @ 886010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26412 
# 
# UVM_ERROR testbench.sv(853) @ 886210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46430 
# 
# UVM_ERROR testbench.sv(853) @ 886410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32257 
# 
# UVM_ERROR testbench.sv(853) @ 886610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32863 
# 
# UVM_ERROR testbench.sv(853) @ 886810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17960 
# 
# UVM_ERROR testbench.sv(853) @ 887010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47244 
# 
# UVM_ERROR testbench.sv(853) @ 887210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25625 
# 
# UVM_ERROR testbench.sv(853) @ 887410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20322 
# 
# UVM_ERROR testbench.sv(853) @ 887610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53890 
# 
# UVM_ERROR testbench.sv(853) @ 887810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57930 
# 
# UVM_ERROR testbench.sv(853) @ 888010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11563 
# 
# UVM_ERROR testbench.sv(853) @ 888210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38361 
# 
# UVM_ERROR testbench.sv(853) @ 888410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31608 
# 
# UVM_ERROR testbench.sv(853) @ 888610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52157 
# 
# UVM_ERROR testbench.sv(853) @ 888810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13068 
# 
# UVM_ERROR testbench.sv(853) @ 889010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39205 
# 
# UVM_ERROR testbench.sv(853) @ 889210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36178 
# 
# UVM_ERROR testbench.sv(853) @ 889410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15834 
# 
# UVM_ERROR testbench.sv(853) @ 889610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24734 
# 
# UVM_ERROR testbench.sv(853) @ 889810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25046 
# 
# UVM_ERROR testbench.sv(853) @ 890010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38783 
# 
# UVM_ERROR testbench.sv(853) @ 890210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41591 
# 
# UVM_ERROR testbench.sv(853) @ 890410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51306 
# 
# UVM_ERROR testbench.sv(853) @ 890610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43383 
# 
# UVM_ERROR testbench.sv(853) @ 890810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57487 
# 
# UVM_ERROR testbench.sv(853) @ 891010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3753 
# 
# UVM_ERROR testbench.sv(853) @ 891210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48401 
# 
# UVM_ERROR testbench.sv(853) @ 891410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38989 
# 
# UVM_ERROR testbench.sv(853) @ 891610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25786 
# 
# UVM_ERROR testbench.sv(853) @ 891810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53638 
# 
# UVM_ERROR testbench.sv(853) @ 892010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6850 
# 
# UVM_ERROR testbench.sv(853) @ 892210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9647 
# 
# UVM_ERROR testbench.sv(853) @ 892410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3289 
# 
# UVM_ERROR testbench.sv(853) @ 892610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24986 
# 
# UVM_ERROR testbench.sv(853) @ 892810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35783 
# 
# UVM_ERROR testbench.sv(853) @ 893010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12729 
# 
# UVM_ERROR testbench.sv(853) @ 893210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31653 
# 
# UVM_ERROR testbench.sv(853) @ 893410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47318 
# 
# UVM_ERROR testbench.sv(853) @ 893610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5370 
# 
# UVM_ERROR testbench.sv(853) @ 893810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33242 
# 
# UVM_ERROR testbench.sv(853) @ 894010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11328 
# 
# UVM_ERROR testbench.sv(853) @ 894210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3460 
# 
# UVM_ERROR testbench.sv(853) @ 894410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14968 
# 
# UVM_ERROR testbench.sv(853) @ 894610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28078 
# 
# UVM_ERROR testbench.sv(853) @ 894810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22033 
# 
# UVM_ERROR testbench.sv(853) @ 895010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32570 
# 
# UVM_ERROR testbench.sv(853) @ 895210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57769 
# 
# UVM_ERROR testbench.sv(853) @ 895410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  815 
# 
# UVM_ERROR testbench.sv(853) @ 895610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60526 
# 
# UVM_ERROR testbench.sv(853) @ 895810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10180 
# 
# UVM_ERROR testbench.sv(853) @ 896010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53514 
# 
# UVM_ERROR testbench.sv(853) @ 896210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56770 
# 
# UVM_ERROR testbench.sv(853) @ 896410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40665 
# 
# UVM_ERROR testbench.sv(853) @ 896610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3962 
# 
# UVM_ERROR testbench.sv(853) @ 896810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59996 
# 
# UVM_ERROR testbench.sv(853) @ 897010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61301 
# 
# UVM_ERROR testbench.sv(853) @ 897210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16995 
# 
# UVM_ERROR testbench.sv(853) @ 897410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50342 
# 
# UVM_ERROR testbench.sv(853) @ 897610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26684 
# 
# UVM_ERROR testbench.sv(853) @ 897810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60917 
# 
# UVM_ERROR testbench.sv(853) @ 898010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14312 
# 
# UVM_ERROR testbench.sv(853) @ 898210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26824 
# 
# UVM_ERROR testbench.sv(853) @ 898410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52666 
# 
# UVM_ERROR testbench.sv(853) @ 898610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56883 
# 
# UVM_ERROR testbench.sv(853) @ 898810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4584 
# 
# UVM_ERROR testbench.sv(853) @ 899010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43813 
# 
# UVM_ERROR testbench.sv(853) @ 899210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53907 
# 
# UVM_ERROR testbench.sv(853) @ 899410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15275 
# 
# UVM_ERROR testbench.sv(853) @ 899610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46379 
# 
# UVM_ERROR testbench.sv(853) @ 899810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15396 
# 
# UVM_ERROR testbench.sv(853) @ 900010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51310 
# 
# UVM_ERROR testbench.sv(853) @ 900210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33521 
# 
# UVM_ERROR testbench.sv(853) @ 900410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49023 
# 
# UVM_ERROR testbench.sv(853) @ 900610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60210 
# 
# UVM_ERROR testbench.sv(853) @ 900810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23005 
# 
# UVM_ERROR testbench.sv(853) @ 901010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52854 
# 
# UVM_ERROR testbench.sv(853) @ 901210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28953 
# 
# UVM_ERROR testbench.sv(853) @ 901410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32526 
# 
# UVM_ERROR testbench.sv(853) @ 901610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52675 
# 
# UVM_ERROR testbench.sv(853) @ 901810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15191 
# 
# UVM_ERROR testbench.sv(853) @ 902010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9054 
# 
# UVM_ERROR testbench.sv(853) @ 902210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60053 
# 
# UVM_ERROR testbench.sv(853) @ 902410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14123 
# 
# UVM_ERROR testbench.sv(853) @ 902610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40178 
# 
# UVM_ERROR testbench.sv(853) @ 902810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51573 
# 
# UVM_ERROR testbench.sv(853) @ 903010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42868 
# 
# UVM_ERROR testbench.sv(853) @ 903210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10154 
# 
# UVM_ERROR testbench.sv(853) @ 903410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54574 
# 
# UVM_ERROR testbench.sv(853) @ 903610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21510 
# 
# UVM_ERROR testbench.sv(853) @ 903810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12483 
# 
# UVM_ERROR testbench.sv(853) @ 904010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21544 
# 
# UVM_ERROR testbench.sv(853) @ 904210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3926 
# 
# UVM_ERROR testbench.sv(853) @ 904410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57950 
# 
# UVM_ERROR testbench.sv(853) @ 904610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38758 
# 
# UVM_ERROR testbench.sv(853) @ 904810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14705 
# 
# UVM_ERROR testbench.sv(853) @ 905010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42837 
# 
# UVM_ERROR testbench.sv(853) @ 905210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50010 
# 
# UVM_ERROR testbench.sv(853) @ 905410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5587 
# 
# UVM_ERROR testbench.sv(853) @ 905610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46945 
# 
# UVM_ERROR testbench.sv(853) @ 905810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28583 
# 
# UVM_ERROR testbench.sv(853) @ 906010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56404 
# 
# UVM_ERROR testbench.sv(853) @ 906210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56620 
# 
# UVM_ERROR testbench.sv(853) @ 906410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13237 
# 
# UVM_ERROR testbench.sv(853) @ 906610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23875 
# 
# UVM_ERROR testbench.sv(853) @ 906810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6323 
# 
# UVM_ERROR testbench.sv(853) @ 907010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48120 
# 
# UVM_ERROR testbench.sv(853) @ 907210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37879 
# 
# UVM_ERROR testbench.sv(853) @ 907410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51973 
# 
# UVM_ERROR testbench.sv(853) @ 907610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47510 
# 
# UVM_ERROR testbench.sv(853) @ 907810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15967 
# 
# UVM_ERROR testbench.sv(853) @ 908010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17573 
# 
# UVM_ERROR testbench.sv(853) @ 908210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40195 
# 
# UVM_ERROR testbench.sv(853) @ 908410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8866 
# 
# UVM_ERROR testbench.sv(853) @ 908610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40123 
# 
# UVM_ERROR testbench.sv(853) @ 908810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60146 
# 
# UVM_ERROR testbench.sv(853) @ 909010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41673 
# 
# UVM_ERROR testbench.sv(853) @ 909210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28743 
# 
# UVM_ERROR testbench.sv(853) @ 909410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49055 
# 
# UVM_ERROR testbench.sv(853) @ 909610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27201 
# 
# UVM_ERROR testbench.sv(853) @ 909810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45914 
# 
# UVM_ERROR testbench.sv(853) @ 910010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39737 
# 
# UVM_ERROR testbench.sv(853) @ 910210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4670 
# 
# UVM_ERROR testbench.sv(853) @ 910410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56932 
# 
# UVM_ERROR testbench.sv(853) @ 910610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21290 
# 
# UVM_ERROR testbench.sv(853) @ 910810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29075 
# 
# UVM_ERROR testbench.sv(853) @ 911010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43965 
# 
# UVM_ERROR testbench.sv(853) @ 911210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1362 
# 
# UVM_ERROR testbench.sv(853) @ 911410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19198 
# 
# UVM_ERROR testbench.sv(853) @ 911610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25230 
# 
# UVM_ERROR testbench.sv(853) @ 911810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28094 
# 
# UVM_ERROR testbench.sv(853) @ 912010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38341 
# 
# UVM_ERROR testbench.sv(853) @ 912210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20438 
# 
# UVM_ERROR testbench.sv(853) @ 912410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49583 
# 
# UVM_ERROR testbench.sv(853) @ 912610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52297 
# 
# UVM_ERROR testbench.sv(853) @ 912810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31974 
# 
# UVM_ERROR testbench.sv(853) @ 913010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60928 
# 
# UVM_ERROR testbench.sv(853) @ 913210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7929 
# 
# UVM_ERROR testbench.sv(853) @ 913410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9161 
# 
# UVM_ERROR testbench.sv(853) @ 913610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54444 
# 
# UVM_ERROR testbench.sv(853) @ 913810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26344 
# 
# UVM_ERROR testbench.sv(853) @ 914010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59987 
# 
# UVM_ERROR testbench.sv(853) @ 914210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52117 
# 
# UVM_ERROR testbench.sv(853) @ 914410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58481 
# 
# UVM_ERROR testbench.sv(853) @ 914610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57013 
# 
# UVM_ERROR testbench.sv(853) @ 914810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56804 
# 
# UVM_ERROR testbench.sv(853) @ 915010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60381 
# 
# UVM_ERROR testbench.sv(853) @ 915210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12256 
# 
# UVM_ERROR testbench.sv(853) @ 915410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61106 
# 
# UVM_ERROR testbench.sv(853) @ 915610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51746 
# 
# UVM_ERROR testbench.sv(853) @ 915810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17421 
# 
# UVM_ERROR testbench.sv(853) @ 916010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49447 
# 
# UVM_ERROR testbench.sv(853) @ 916210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35602 
# 
# UVM_ERROR testbench.sv(853) @ 916410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30831 
# 
# UVM_ERROR testbench.sv(853) @ 916610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53661 
# 
# UVM_ERROR testbench.sv(853) @ 916810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47723 
# 
# UVM_ERROR testbench.sv(853) @ 917010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13987 
# 
# UVM_ERROR testbench.sv(853) @ 917210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40011 
# 
# UVM_ERROR testbench.sv(853) @ 917410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38228 
# 
# UVM_ERROR testbench.sv(853) @ 917610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58834 
# 
# UVM_ERROR testbench.sv(853) @ 917810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38513 
# 
# UVM_ERROR testbench.sv(853) @ 918010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42754 
# 
# UVM_ERROR testbench.sv(853) @ 918210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54979 
# 
# UVM_ERROR testbench.sv(853) @ 918410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44395 
# 
# UVM_ERROR testbench.sv(853) @ 918610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11813 
# 
# UVM_ERROR testbench.sv(853) @ 918810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44667 
# 
# UVM_ERROR testbench.sv(853) @ 919010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10198 
# 
# UVM_ERROR testbench.sv(853) @ 919210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19403 
# 
# UVM_ERROR testbench.sv(853) @ 919410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24594 
# 
# UVM_ERROR testbench.sv(853) @ 919610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37600 
# 
# UVM_ERROR testbench.sv(853) @ 919810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44083 
# 
# UVM_ERROR testbench.sv(853) @ 920010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56777 
# 
# UVM_ERROR testbench.sv(853) @ 920210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14824 
# 
# UVM_ERROR testbench.sv(853) @ 920410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22843 
# 
# UVM_ERROR testbench.sv(853) @ 920610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49977 
# 
# UVM_ERROR testbench.sv(853) @ 920810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8326 
# 
# UVM_ERROR testbench.sv(853) @ 921010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24138 
# 
# UVM_ERROR testbench.sv(853) @ 921210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48074 
# 
# UVM_ERROR testbench.sv(853) @ 921410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2020 
# 
# UVM_ERROR testbench.sv(853) @ 921610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50313 
# 
# UVM_ERROR testbench.sv(853) @ 921810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13009 
# 
# UVM_ERROR testbench.sv(853) @ 922010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60367 
# 
# UVM_ERROR testbench.sv(853) @ 922210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31076 
# 
# UVM_ERROR testbench.sv(853) @ 922410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55845 
# 
# UVM_ERROR testbench.sv(853) @ 922610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11172 
# 
# UVM_ERROR testbench.sv(853) @ 922810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20403 
# 
# UVM_ERROR testbench.sv(853) @ 923010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7381 
# 
# UVM_ERROR testbench.sv(853) @ 923210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50957 
# 
# UVM_ERROR testbench.sv(853) @ 923410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33191 
# 
# UVM_ERROR testbench.sv(853) @ 923610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47927 
# 
# UVM_ERROR testbench.sv(853) @ 923810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27821 
# 
# UVM_ERROR testbench.sv(853) @ 924010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18825 
# 
# UVM_ERROR testbench.sv(853) @ 924210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  438 
# 
# UVM_ERROR testbench.sv(853) @ 924410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22909 
# 
# UVM_ERROR testbench.sv(853) @ 924610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16326 
# 
# UVM_ERROR testbench.sv(853) @ 924810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40002 
# 
# UVM_ERROR testbench.sv(853) @ 925010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29887 
# 
# UVM_ERROR testbench.sv(853) @ 925210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22591 
# 
# UVM_ERROR testbench.sv(853) @ 925410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46751 
# 
# UVM_ERROR testbench.sv(853) @ 925610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26358 
# 
# UVM_ERROR testbench.sv(853) @ 925810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12332 
# 
# UVM_ERROR testbench.sv(853) @ 926010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12547 
# 
# UVM_ERROR testbench.sv(853) @ 926210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31545 
# 
# UVM_ERROR testbench.sv(853) @ 926410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46426 
# 
# UVM_ERROR testbench.sv(853) @ 926610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44273 
# 
# UVM_ERROR testbench.sv(853) @ 926810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26012 
# 
# UVM_ERROR testbench.sv(853) @ 927010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1987 
# 
# UVM_ERROR testbench.sv(853) @ 927210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48680 
# 
# UVM_ERROR testbench.sv(853) @ 927410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10946 
# 
# UVM_ERROR testbench.sv(853) @ 927610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36688 
# 
# UVM_ERROR testbench.sv(853) @ 927810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52828 
# 
# UVM_ERROR testbench.sv(853) @ 928010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33871 
# 
# UVM_ERROR testbench.sv(853) @ 928210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41504 
# 
# UVM_ERROR testbench.sv(853) @ 928410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24041 
# 
# UVM_ERROR testbench.sv(853) @ 928610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3659 
# 
# UVM_ERROR testbench.sv(853) @ 928810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21286 
# 
# UVM_ERROR testbench.sv(853) @ 929010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15588 
# 
# UVM_ERROR testbench.sv(853) @ 929210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47719 
# 
# UVM_ERROR testbench.sv(853) @ 929410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21333 
# 
# UVM_ERROR testbench.sv(853) @ 929610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11901 
# 
# UVM_ERROR testbench.sv(853) @ 929810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54085 
# 
# UVM_ERROR testbench.sv(853) @ 930010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  800 
# 
# UVM_ERROR testbench.sv(853) @ 930210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20091 
# 
# UVM_ERROR testbench.sv(853) @ 930410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55364 
# 
# UVM_ERROR testbench.sv(853) @ 930610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40551 
# 
# UVM_ERROR testbench.sv(853) @ 930810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3905 
# 
# UVM_ERROR testbench.sv(853) @ 931010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43862 
# 
# UVM_ERROR testbench.sv(853) @ 931210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58433 
# 
# UVM_ERROR testbench.sv(853) @ 931410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19582 
# 
# UVM_ERROR testbench.sv(853) @ 931610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61241 
# 
# UVM_ERROR testbench.sv(853) @ 931810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59652 
# 
# UVM_ERROR testbench.sv(853) @ 932010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8928 
# 
# UVM_ERROR testbench.sv(853) @ 932210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9397 
# 
# UVM_ERROR testbench.sv(853) @ 932410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9791 
# 
# UVM_ERROR testbench.sv(853) @ 932610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21021 
# 
# UVM_ERROR testbench.sv(853) @ 932810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60711 
# 
# UVM_ERROR testbench.sv(853) @ 933010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60038 
# 
# UVM_ERROR testbench.sv(853) @ 933210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61207 
# 
# UVM_ERROR testbench.sv(853) @ 933410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49451 
# 
# UVM_ERROR testbench.sv(853) @ 933610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59879 
# 
# UVM_ERROR testbench.sv(853) @ 933810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27144 
# 
# UVM_ERROR testbench.sv(853) @ 934010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25130 
# 
# UVM_ERROR testbench.sv(853) @ 934210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20940 
# 
# UVM_ERROR testbench.sv(853) @ 934410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61171 
# 
# UVM_ERROR testbench.sv(853) @ 934610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59543 
# 
# UVM_ERROR testbench.sv(853) @ 934810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60498 
# 
# UVM_ERROR testbench.sv(853) @ 935010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55028 
# 
# UVM_ERROR testbench.sv(853) @ 935210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10899 
# 
# UVM_ERROR testbench.sv(853) @ 935410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25937 
# 
# UVM_ERROR testbench.sv(853) @ 935610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58795 
# 
# UVM_ERROR testbench.sv(853) @ 935810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41800 
# 
# UVM_ERROR testbench.sv(853) @ 936010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22970 
# 
# UVM_ERROR testbench.sv(853) @ 936210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48591 
# 
# UVM_ERROR testbench.sv(853) @ 936410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13103 
# 
# UVM_ERROR testbench.sv(853) @ 936610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18820 
# 
# UVM_ERROR testbench.sv(853) @ 936810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51465 
# 
# UVM_ERROR testbench.sv(853) @ 937010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41394 
# 
# UVM_ERROR testbench.sv(853) @ 937210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46427 
# 
# UVM_ERROR testbench.sv(853) @ 937410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39474 
# 
# UVM_ERROR testbench.sv(853) @ 937610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54745 
# 
# UVM_ERROR testbench.sv(853) @ 937810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49610 
# 
# UVM_ERROR testbench.sv(853) @ 938010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43801 
# 
# UVM_ERROR testbench.sv(853) @ 938210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3583 
# 
# UVM_ERROR testbench.sv(853) @ 938410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60374 
# 
# UVM_ERROR testbench.sv(853) @ 938610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9016 
# 
# UVM_ERROR testbench.sv(853) @ 938810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24158 
# 
# UVM_ERROR testbench.sv(853) @ 939010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24254 
# 
# UVM_ERROR testbench.sv(853) @ 939210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54740 
# 
# UVM_ERROR testbench.sv(853) @ 939410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21677 
# 
# UVM_ERROR testbench.sv(853) @ 939610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58260 
# 
# UVM_ERROR testbench.sv(853) @ 939810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27332 
# 
# UVM_ERROR testbench.sv(853) @ 940010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6736 
# 
# UVM_ERROR testbench.sv(853) @ 940210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59046 
# 
# UVM_ERROR testbench.sv(853) @ 940410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32173 
# 
# UVM_ERROR testbench.sv(853) @ 940610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39457 
# 
# UVM_ERROR testbench.sv(853) @ 940810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51270 
# 
# UVM_ERROR testbench.sv(853) @ 941010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18822 
# 
# UVM_ERROR testbench.sv(853) @ 941210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58405 
# 
# UVM_ERROR testbench.sv(853) @ 941410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27509 
# 
# UVM_ERROR testbench.sv(853) @ 941610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50517 
# 
# UVM_ERROR testbench.sv(853) @ 941810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37362 
# 
# UVM_ERROR testbench.sv(853) @ 942010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39232 
# 
# UVM_ERROR testbench.sv(853) @ 942210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4493 
# 
# UVM_ERROR testbench.sv(853) @ 942410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21248 
# 
# UVM_ERROR testbench.sv(853) @ 942610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22540 
# 
# UVM_ERROR testbench.sv(853) @ 942810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6062 
# 
# UVM_ERROR testbench.sv(853) @ 943010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39609 
# 
# UVM_ERROR testbench.sv(853) @ 943210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53729 
# 
# UVM_ERROR testbench.sv(853) @ 943410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13371 
# 
# UVM_ERROR testbench.sv(853) @ 943610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19754 
# 
# UVM_ERROR testbench.sv(853) @ 943810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42923 
# 
# UVM_ERROR testbench.sv(853) @ 944010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27265 
# 
# UVM_ERROR testbench.sv(853) @ 944210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11002 
# 
# UVM_ERROR testbench.sv(853) @ 944410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51284 
# 
# UVM_ERROR testbench.sv(853) @ 944610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55015 
# 
# UVM_ERROR testbench.sv(853) @ 944810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57848 
# 
# UVM_ERROR testbench.sv(853) @ 945010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22453 
# 
# UVM_ERROR testbench.sv(853) @ 945210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30479 
# 
# UVM_ERROR testbench.sv(853) @ 945410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45416 
# 
# UVM_ERROR testbench.sv(853) @ 945610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30372 
# 
# UVM_ERROR testbench.sv(853) @ 945810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47609 
# 
# UVM_ERROR testbench.sv(853) @ 946010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26061 
# 
# UVM_ERROR testbench.sv(853) @ 946210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18968 
# 
# UVM_ERROR testbench.sv(853) @ 946410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45262 
# 
# UVM_ERROR testbench.sv(853) @ 946610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25460 
# 
# UVM_ERROR testbench.sv(853) @ 946810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57469 
# 
# UVM_ERROR testbench.sv(853) @ 947010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  252 
# 
# UVM_ERROR testbench.sv(853) @ 947210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17378 
# 
# UVM_ERROR testbench.sv(853) @ 947410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27625 
# 
# UVM_ERROR testbench.sv(853) @ 947610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24634 
# 
# UVM_ERROR testbench.sv(853) @ 947810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57324 
# 
# UVM_ERROR testbench.sv(853) @ 948010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3771 
# 
# UVM_ERROR testbench.sv(853) @ 948210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46970 
# 
# UVM_ERROR testbench.sv(853) @ 948410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51977 
# 
# UVM_ERROR testbench.sv(853) @ 948610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56062 
# 
# UVM_ERROR testbench.sv(853) @ 948810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11844 
# 
# UVM_ERROR testbench.sv(853) @ 949010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58301 
# 
# UVM_ERROR testbench.sv(853) @ 949210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19381 
# 
# UVM_ERROR testbench.sv(853) @ 949410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10705 
# 
# UVM_ERROR testbench.sv(853) @ 949610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49380 
# 
# UVM_ERROR testbench.sv(853) @ 949810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54249 
# 
# UVM_ERROR testbench.sv(853) @ 950010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36724 
# 
# UVM_ERROR testbench.sv(853) @ 950210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13960 
# 
# UVM_ERROR testbench.sv(853) @ 950410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49765 
# 
# UVM_ERROR testbench.sv(853) @ 950610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42556 
# 
# UVM_ERROR testbench.sv(853) @ 950810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11299 
# 
# UVM_ERROR testbench.sv(853) @ 951010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38175 
# 
# UVM_ERROR testbench.sv(853) @ 951210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10290 
# 
# UVM_ERROR testbench.sv(853) @ 951410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45654 
# 
# UVM_ERROR testbench.sv(853) @ 951610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21075 
# 
# UVM_ERROR testbench.sv(853) @ 951810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7976 
# 
# UVM_ERROR testbench.sv(853) @ 952010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33365 
# 
# UVM_ERROR testbench.sv(853) @ 952210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37791 
# 
# UVM_ERROR testbench.sv(853) @ 952410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36780 
# 
# UVM_ERROR testbench.sv(853) @ 952610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26551 
# 
# UVM_ERROR testbench.sv(853) @ 952810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36770 
# 
# UVM_ERROR testbench.sv(853) @ 953010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19597 
# 
# UVM_ERROR testbench.sv(853) @ 953210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15368 
# 
# UVM_ERROR testbench.sv(853) @ 953410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14663 
# 
# UVM_ERROR testbench.sv(853) @ 953610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57903 
# 
# UVM_ERROR testbench.sv(853) @ 953810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35796 
# 
# UVM_ERROR testbench.sv(853) @ 954010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22886 
# 
# UVM_ERROR testbench.sv(853) @ 954210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11993 
# 
# UVM_ERROR testbench.sv(853) @ 954410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6874 
# 
# UVM_ERROR testbench.sv(853) @ 954610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56485 
# 
# UVM_ERROR testbench.sv(853) @ 954810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41222 
# 
# UVM_ERROR testbench.sv(853) @ 955010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13501 
# 
# UVM_ERROR testbench.sv(853) @ 955210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23397 
# 
# UVM_ERROR testbench.sv(853) @ 955410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2417 
# 
# UVM_ERROR testbench.sv(853) @ 955610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32293 
# 
# UVM_ERROR testbench.sv(853) @ 955810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  101 
# 
# UVM_ERROR testbench.sv(853) @ 956010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10301 
# 
# UVM_ERROR testbench.sv(853) @ 956210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19320 
# 
# UVM_ERROR testbench.sv(853) @ 956410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52802 
# 
# UVM_ERROR testbench.sv(853) @ 956610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50724 
# 
# UVM_ERROR testbench.sv(853) @ 956810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29358 
# 
# UVM_ERROR testbench.sv(853) @ 957010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8268 
# 
# UVM_ERROR testbench.sv(853) @ 957210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24145 
# 
# UVM_ERROR testbench.sv(853) @ 957410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6900 
# 
# UVM_ERROR testbench.sv(853) @ 957610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49968 
# 
# UVM_ERROR testbench.sv(853) @ 957810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3471 
# 
# UVM_ERROR testbench.sv(853) @ 958010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22571 
# 
# UVM_ERROR testbench.sv(853) @ 958210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  617 
# 
# UVM_ERROR testbench.sv(853) @ 958410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28267 
# 
# UVM_ERROR testbench.sv(853) @ 958610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32022 
# 
# UVM_ERROR testbench.sv(853) @ 958810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24597 
# 
# UVM_ERROR testbench.sv(853) @ 959010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33461 
# 
# UVM_ERROR testbench.sv(853) @ 959210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23153 
# 
# UVM_ERROR testbench.sv(853) @ 959410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17272 
# 
# UVM_ERROR testbench.sv(853) @ 959610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20413 
# 
# UVM_ERROR testbench.sv(853) @ 959810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52675 
# 
# UVM_ERROR testbench.sv(853) @ 960010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23379 
# 
# UVM_ERROR testbench.sv(853) @ 960210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33179 
# 
# UVM_ERROR testbench.sv(853) @ 960410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13780 
# 
# UVM_ERROR testbench.sv(853) @ 960610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25937 
# 
# UVM_ERROR testbench.sv(853) @ 960810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24090 
# 
# UVM_ERROR testbench.sv(853) @ 961010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2773 
# 
# UVM_ERROR testbench.sv(853) @ 961210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51983 
# 
# UVM_ERROR testbench.sv(853) @ 961410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43277 
# 
# UVM_ERROR testbench.sv(853) @ 961610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46142 
# 
# UVM_ERROR testbench.sv(853) @ 961810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15506 
# 
# UVM_ERROR testbench.sv(853) @ 962010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44139 
# 
# UVM_ERROR testbench.sv(853) @ 962210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31279 
# 
# UVM_ERROR testbench.sv(853) @ 962410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27723 
# 
# UVM_ERROR testbench.sv(853) @ 962610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13050 
# 
# UVM_ERROR testbench.sv(853) @ 962810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15569 
# 
# UVM_ERROR testbench.sv(853) @ 963010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26277 
# 
# UVM_ERROR testbench.sv(853) @ 963210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16479 
# 
# UVM_ERROR testbench.sv(853) @ 963410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14100 
# 
# UVM_ERROR testbench.sv(853) @ 963610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12595 
# 
# UVM_ERROR testbench.sv(853) @ 963810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17876 
# 
# UVM_ERROR testbench.sv(853) @ 964010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40940 
# 
# UVM_ERROR testbench.sv(853) @ 964210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29626 
# 
# UVM_ERROR testbench.sv(853) @ 964410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9246 
# 
# UVM_ERROR testbench.sv(853) @ 964610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24291 
# 
# UVM_ERROR testbench.sv(853) @ 964810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22317 
# 
# UVM_ERROR testbench.sv(853) @ 965010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46171 
# 
# UVM_ERROR testbench.sv(853) @ 965210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24748 
# 
# UVM_ERROR testbench.sv(853) @ 965410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55243 
# 
# UVM_ERROR testbench.sv(853) @ 965610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26078 
# 
# UVM_ERROR testbench.sv(853) @ 965810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29532 
# 
# UVM_ERROR testbench.sv(853) @ 966010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38397 
# 
# UVM_ERROR testbench.sv(853) @ 966210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59310 
# 
# UVM_ERROR testbench.sv(853) @ 966410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11796 
# 
# UVM_ERROR testbench.sv(853) @ 966610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34507 
# 
# UVM_ERROR testbench.sv(853) @ 966810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23660 
# 
# UVM_ERROR testbench.sv(853) @ 967010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25223 
# 
# UVM_ERROR testbench.sv(853) @ 967210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6987 
# 
# UVM_ERROR testbench.sv(853) @ 967410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38716 
# 
# UVM_ERROR testbench.sv(853) @ 967610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10603 
# 
# UVM_ERROR testbench.sv(853) @ 967810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56598 
# 
# UVM_ERROR testbench.sv(853) @ 968010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12929 
# 
# UVM_ERROR testbench.sv(853) @ 968210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31351 
# 
# UVM_ERROR testbench.sv(853) @ 968410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10713 
# 
# UVM_ERROR testbench.sv(853) @ 968610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41732 
# 
# UVM_ERROR testbench.sv(853) @ 968810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53733 
# 
# UVM_ERROR testbench.sv(853) @ 969010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38089 
# 
# UVM_ERROR testbench.sv(853) @ 969210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9137 
# 
# UVM_ERROR testbench.sv(853) @ 969410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36691 
# 
# UVM_ERROR testbench.sv(853) @ 969610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53696 
# 
# UVM_ERROR testbench.sv(853) @ 969810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15420 
# 
# UVM_ERROR testbench.sv(853) @ 970010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48637 
# 
# UVM_ERROR testbench.sv(853) @ 970210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7040 
# 
# UVM_ERROR testbench.sv(853) @ 970410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3621 
# 
# UVM_ERROR testbench.sv(853) @ 970610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54144 
# 
# UVM_ERROR testbench.sv(853) @ 970810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18483 
# 
# UVM_ERROR testbench.sv(853) @ 971010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54924 
# 
# UVM_ERROR testbench.sv(853) @ 971210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27782 
# 
# UVM_ERROR testbench.sv(853) @ 971410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48138 
# 
# UVM_ERROR testbench.sv(853) @ 971610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49955 
# 
# UVM_ERROR testbench.sv(853) @ 971810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54311 
# 
# UVM_ERROR testbench.sv(853) @ 972010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16844 
# 
# UVM_ERROR testbench.sv(853) @ 972210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14640 
# 
# UVM_ERROR testbench.sv(853) @ 972410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32490 
# 
# UVM_ERROR testbench.sv(853) @ 972610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  621 
# 
# UVM_ERROR testbench.sv(853) @ 972810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7951 
# 
# UVM_ERROR testbench.sv(853) @ 973010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47738 
# 
# UVM_ERROR testbench.sv(853) @ 973210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54624 
# 
# UVM_ERROR testbench.sv(853) @ 973410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22983 
# 
# UVM_ERROR testbench.sv(853) @ 973610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56662 
# 
# UVM_ERROR testbench.sv(853) @ 973810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24316 
# 
# UVM_ERROR testbench.sv(853) @ 974010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22823 
# 
# UVM_ERROR testbench.sv(853) @ 974210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55118 
# 
# UVM_ERROR testbench.sv(853) @ 974410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42771 
# 
# UVM_ERROR testbench.sv(853) @ 974610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18987 
# 
# UVM_ERROR testbench.sv(853) @ 974810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25323 
# 
# UVM_ERROR testbench.sv(853) @ 975010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49500 
# 
# UVM_ERROR testbench.sv(853) @ 975210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38626 
# 
# UVM_ERROR testbench.sv(853) @ 975410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21886 
# 
# UVM_ERROR testbench.sv(853) @ 975610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49021 
# 
# UVM_ERROR testbench.sv(853) @ 975810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5305 
# 
# UVM_ERROR testbench.sv(853) @ 976010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30166 
# 
# UVM_ERROR testbench.sv(853) @ 976210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27583 
# 
# UVM_ERROR testbench.sv(853) @ 976410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2602 
# 
# UVM_ERROR testbench.sv(853) @ 976610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58182 
# 
# UVM_ERROR testbench.sv(853) @ 976810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51294 
# 
# UVM_ERROR testbench.sv(853) @ 977010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55532 
# 
# UVM_ERROR testbench.sv(853) @ 977210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60175 
# 
# UVM_ERROR testbench.sv(853) @ 977410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19835 
# 
# UVM_ERROR testbench.sv(853) @ 977610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7198 
# 
# UVM_ERROR testbench.sv(853) @ 977810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33331 
# 
# UVM_ERROR testbench.sv(853) @ 978010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25821 
# 
# UVM_ERROR testbench.sv(853) @ 978210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39252 
# 
# UVM_ERROR testbench.sv(853) @ 978410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5645 
# 
# UVM_ERROR testbench.sv(853) @ 978610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16956 
# 
# UVM_ERROR testbench.sv(853) @ 978810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32128 
# 
# UVM_ERROR testbench.sv(853) @ 979010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14975 
# 
# UVM_ERROR testbench.sv(853) @ 979210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25933 
# 
# UVM_ERROR testbench.sv(853) @ 979410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21477 
# 
# UVM_ERROR testbench.sv(853) @ 979610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55449 
# 
# UVM_ERROR testbench.sv(853) @ 979810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42934 
# 
# UVM_ERROR testbench.sv(853) @ 980010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31189 
# 
# UVM_ERROR testbench.sv(853) @ 980210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45925 
# 
# UVM_ERROR testbench.sv(853) @ 980410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47482 
# 
# UVM_ERROR testbench.sv(853) @ 980610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43036 
# 
# UVM_ERROR testbench.sv(853) @ 980810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45912 
# 
# UVM_ERROR testbench.sv(853) @ 981010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12178 
# 
# UVM_ERROR testbench.sv(853) @ 981210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2007 
# 
# UVM_ERROR testbench.sv(853) @ 981410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20283 
# 
# UVM_ERROR testbench.sv(853) @ 981610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61344 
# 
# UVM_ERROR testbench.sv(853) @ 981810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49451 
# 
# UVM_ERROR testbench.sv(853) @ 982010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15560 
# 
# UVM_ERROR testbench.sv(853) @ 982210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40883 
# 
# UVM_ERROR testbench.sv(853) @ 982410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15077 
# 
# UVM_ERROR testbench.sv(853) @ 982610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45345 
# 
# UVM_ERROR testbench.sv(853) @ 982810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36534 
# 
# UVM_ERROR testbench.sv(853) @ 983010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18492 
# 
# UVM_ERROR testbench.sv(853) @ 983210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13866 
# 
# UVM_ERROR testbench.sv(853) @ 983410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14578 
# 
# UVM_ERROR testbench.sv(853) @ 983610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31548 
# 
# UVM_ERROR testbench.sv(853) @ 983810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34368 
# 
# UVM_ERROR testbench.sv(853) @ 984010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27440 
# 
# UVM_ERROR testbench.sv(853) @ 984210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22510 
# 
# UVM_ERROR testbench.sv(853) @ 984410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58253 
# 
# UVM_ERROR testbench.sv(853) @ 984610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38231 
# 
# UVM_ERROR testbench.sv(853) @ 984810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26947 
# 
# UVM_ERROR testbench.sv(853) @ 985010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29852 
# 
# UVM_ERROR testbench.sv(853) @ 985210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17469 
# 
# UVM_ERROR testbench.sv(853) @ 985410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5837 
# 
# UVM_ERROR testbench.sv(853) @ 985610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14470 
# 
# UVM_ERROR testbench.sv(853) @ 985810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21483 
# 
# UVM_ERROR testbench.sv(853) @ 986010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11751 
# 
# UVM_ERROR testbench.sv(853) @ 986210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8329 
# 
# UVM_ERROR testbench.sv(853) @ 986410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25384 
# 
# UVM_ERROR testbench.sv(853) @ 986610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3007 
# 
# UVM_ERROR testbench.sv(853) @ 986810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33989 
# 
# UVM_ERROR testbench.sv(853) @ 987010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26081 
# 
# UVM_ERROR testbench.sv(853) @ 987210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61052 
# 
# UVM_ERROR testbench.sv(853) @ 987410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60696 
# 
# UVM_ERROR testbench.sv(853) @ 987610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3176 
# 
# UVM_ERROR testbench.sv(853) @ 987810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6278 
# 
# UVM_ERROR testbench.sv(853) @ 988010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2926 
# 
# UVM_ERROR testbench.sv(853) @ 988210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27407 
# 
# UVM_ERROR testbench.sv(853) @ 988410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4166 
# 
# UVM_ERROR testbench.sv(853) @ 988610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55862 
# 
# UVM_ERROR testbench.sv(853) @ 988810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16108 
# 
# UVM_ERROR testbench.sv(853) @ 989010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10916 
# 
# UVM_ERROR testbench.sv(853) @ 989210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47831 
# 
# UVM_ERROR testbench.sv(853) @ 989410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3953 
# 
# UVM_ERROR testbench.sv(853) @ 989610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30789 
# 
# UVM_ERROR testbench.sv(853) @ 989810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57102 
# 
# UVM_ERROR testbench.sv(853) @ 990010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6501 
# 
# UVM_ERROR testbench.sv(853) @ 990210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24602 
# 
# UVM_ERROR testbench.sv(853) @ 990410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58780 
# 
# UVM_ERROR testbench.sv(853) @ 990610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5770 
# 
# UVM_ERROR testbench.sv(853) @ 990810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39748 
# 
# UVM_ERROR testbench.sv(853) @ 991010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3250 
# 
# UVM_ERROR testbench.sv(853) @ 991210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41390 
# 
# UVM_ERROR testbench.sv(853) @ 991410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26045 
# 
# UVM_ERROR testbench.sv(853) @ 991610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19050 
# 
# UVM_ERROR testbench.sv(853) @ 991810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55702 
# 
# UVM_ERROR testbench.sv(853) @ 992010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57582 
# 
# UVM_ERROR testbench.sv(853) @ 992210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43769 
# 
# UVM_ERROR testbench.sv(853) @ 992410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16074 
# 
# UVM_ERROR testbench.sv(853) @ 992610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61424 
# 
# UVM_ERROR testbench.sv(853) @ 992810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51450 
# 
# UVM_ERROR testbench.sv(853) @ 993010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31877 
# 
# UVM_ERROR testbench.sv(853) @ 993210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29035 
# 
# UVM_ERROR testbench.sv(853) @ 993410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61373 
# 
# UVM_ERROR testbench.sv(853) @ 993610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7907 
# 
# UVM_ERROR testbench.sv(853) @ 993810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15611 
# 
# UVM_ERROR testbench.sv(853) @ 994010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4935 
# 
# UVM_ERROR testbench.sv(853) @ 994210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22647 
# 
# UVM_ERROR testbench.sv(853) @ 994410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4219 
# 
# UVM_ERROR testbench.sv(853) @ 994610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  315 
# 
# UVM_ERROR testbench.sv(853) @ 994810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38631 
# 
# UVM_ERROR testbench.sv(853) @ 995010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14907 
# 
# UVM_ERROR testbench.sv(853) @ 995210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47906 
# 
# UVM_ERROR testbench.sv(853) @ 995410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38088 
# 
# UVM_ERROR testbench.sv(853) @ 995610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34679 
# 
# UVM_ERROR testbench.sv(853) @ 995810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50098 
# 
# UVM_ERROR testbench.sv(853) @ 996010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52458 
# 
# UVM_ERROR testbench.sv(853) @ 996210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56483 
# 
# UVM_ERROR testbench.sv(853) @ 996410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21994 
# 
# UVM_ERROR testbench.sv(853) @ 996610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43867 
# 
# UVM_ERROR testbench.sv(853) @ 996810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51476 
# 
# UVM_ERROR testbench.sv(853) @ 997010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13958 
# 
# UVM_ERROR testbench.sv(853) @ 997210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56050 
# 
# UVM_ERROR testbench.sv(853) @ 997410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54303 
# 
# UVM_ERROR testbench.sv(853) @ 997610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28708 
# 
# UVM_ERROR testbench.sv(853) @ 997810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34513 
# 
# UVM_ERROR testbench.sv(853) @ 998010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27972 
# 
# UVM_ERROR testbench.sv(853) @ 998210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33136 
# 
# UVM_ERROR testbench.sv(853) @ 998410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18365 
# 
# UVM_ERROR testbench.sv(853) @ 998610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9606 
# 
# UVM_ERROR testbench.sv(853) @ 998810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1966 
# 
# UVM_ERROR testbench.sv(853) @ 999010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41726 
# 
# UVM_ERROR testbench.sv(853) @ 999210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40427 
# 
# UVM_ERROR testbench.sv(853) @ 999410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36810 
# 
# UVM_ERROR testbench.sv(853) @ 999610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2538 
# 
# UVM_ERROR testbench.sv(853) @ 999810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14623 
# 
# UVM_ERROR testbench.sv(853) @ 1000010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42623 
# 
# UVM_ERROR testbench.sv(853) @ 1000210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19424 
# 
# UVM_ERROR testbench.sv(853) @ 1000410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15772 
# 
# UVM_ERROR testbench.sv(853) @ 1000610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57851 
# 
# UVM_ERROR testbench.sv(853) @ 1000810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30257 
# 
# UVM_ERROR testbench.sv(853) @ 1001010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30829 
# 
# UVM_ERROR testbench.sv(853) @ 1001210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28908 
# 
# UVM_ERROR testbench.sv(853) @ 1001410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10915 
# 
# UVM_ERROR testbench.sv(853) @ 1001610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53225 
# 
# UVM_ERROR testbench.sv(853) @ 1001810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53736 
# 
# UVM_ERROR testbench.sv(853) @ 1002010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17317 
# 
# UVM_ERROR testbench.sv(853) @ 1002210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35292 
# 
# UVM_ERROR testbench.sv(853) @ 1002410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41243 
# 
# UVM_ERROR testbench.sv(853) @ 1002610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24924 
# 
# UVM_ERROR testbench.sv(853) @ 1002810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58258 
# 
# UVM_ERROR testbench.sv(853) @ 1003010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59983 
# 
# UVM_ERROR testbench.sv(853) @ 1003210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56401 
# 
# UVM_ERROR testbench.sv(853) @ 1003410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10840 
# 
# UVM_ERROR testbench.sv(853) @ 1003610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36019 
# 
# UVM_ERROR testbench.sv(853) @ 1003810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58495 
# 
# UVM_ERROR testbench.sv(853) @ 1004010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9283 
# 
# UVM_ERROR testbench.sv(853) @ 1004210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34740 
# 
# UVM_ERROR testbench.sv(853) @ 1004410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47189 
# 
# UVM_ERROR testbench.sv(853) @ 1004610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22575 
# 
# UVM_ERROR testbench.sv(853) @ 1004810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3981 
# 
# UVM_ERROR testbench.sv(853) @ 1005010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43625 
# 
# UVM_ERROR testbench.sv(853) @ 1005210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23605 
# 
# UVM_ERROR testbench.sv(853) @ 1005410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3242 
# 
# UVM_ERROR testbench.sv(853) @ 1005610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9149 
# 
# UVM_ERROR testbench.sv(853) @ 1005810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11316 
# 
# UVM_ERROR testbench.sv(853) @ 1006010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20454 
# 
# UVM_ERROR testbench.sv(853) @ 1006210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59978 
# 
# UVM_ERROR testbench.sv(853) @ 1006410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2007 
# 
# UVM_ERROR testbench.sv(853) @ 1006610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48914 
# 
# UVM_ERROR testbench.sv(853) @ 1006810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56480 
# 
# UVM_ERROR testbench.sv(853) @ 1007010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52727 
# 
# UVM_ERROR testbench.sv(853) @ 1007210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35881 
# 
# UVM_ERROR testbench.sv(853) @ 1007410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30818 
# 
# UVM_ERROR testbench.sv(853) @ 1007610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59157 
# 
# UVM_ERROR testbench.sv(853) @ 1007810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11293 
# 
# UVM_ERROR testbench.sv(853) @ 1008010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8517 
# 
# UVM_ERROR testbench.sv(853) @ 1008210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40166 
# 
# UVM_ERROR testbench.sv(853) @ 1008410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38437 
# 
# UVM_ERROR testbench.sv(853) @ 1008610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44812 
# 
# UVM_ERROR testbench.sv(853) @ 1008810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28354 
# 
# UVM_ERROR testbench.sv(853) @ 1009010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21387 
# 
# UVM_ERROR testbench.sv(853) @ 1009210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6323 
# 
# UVM_ERROR testbench.sv(853) @ 1009410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27449 
# 
# UVM_ERROR testbench.sv(853) @ 1009610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12911 
# 
# UVM_ERROR testbench.sv(853) @ 1009810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22505 
# 
# UVM_ERROR testbench.sv(853) @ 1010010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5142 
# 
# UVM_ERROR testbench.sv(853) @ 1010210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42561 
# 
# UVM_ERROR testbench.sv(853) @ 1010410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21712 
# 
# UVM_ERROR testbench.sv(853) @ 1010610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46905 
# 
# UVM_ERROR testbench.sv(853) @ 1010810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47520 
# 
# UVM_ERROR testbench.sv(853) @ 1011010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31367 
# 
# UVM_ERROR testbench.sv(853) @ 1011210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36981 
# 
# UVM_ERROR testbench.sv(853) @ 1011410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28099 
# 
# UVM_ERROR testbench.sv(853) @ 1011610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13820 
# 
# UVM_ERROR testbench.sv(853) @ 1011810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12761 
# 
# UVM_ERROR testbench.sv(853) @ 1012010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7726 
# 
# UVM_ERROR testbench.sv(853) @ 1012210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53229 
# 
# UVM_ERROR testbench.sv(853) @ 1012410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52481 
# 
# UVM_ERROR testbench.sv(853) @ 1012610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54421 
# 
# UVM_ERROR testbench.sv(853) @ 1012810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55763 
# 
# UVM_ERROR testbench.sv(853) @ 1013010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8857 
# 
# UVM_ERROR testbench.sv(853) @ 1013210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24755 
# 
# UVM_ERROR testbench.sv(853) @ 1013410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15420 
# 
# UVM_ERROR testbench.sv(853) @ 1013610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58908 
# 
# UVM_ERROR testbench.sv(853) @ 1013810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22648 
# 
# UVM_ERROR testbench.sv(853) @ 1014010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23229 
# 
# UVM_ERROR testbench.sv(853) @ 1014210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34232 
# 
# UVM_ERROR testbench.sv(853) @ 1014410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40863 
# 
# UVM_ERROR testbench.sv(853) @ 1014610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37326 
# 
# UVM_ERROR testbench.sv(853) @ 1014810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57827 
# 
# UVM_ERROR testbench.sv(853) @ 1015010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39575 
# 
# UVM_ERROR testbench.sv(853) @ 1015210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2771 
# 
# UVM_ERROR testbench.sv(853) @ 1015410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19230 
# 
# UVM_ERROR testbench.sv(853) @ 1015610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55908 
# 
# UVM_ERROR testbench.sv(853) @ 1015810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19569 
# 
# UVM_ERROR testbench.sv(853) @ 1016010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33929 
# 
# UVM_ERROR testbench.sv(853) @ 1016210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38322 
# 
# UVM_ERROR testbench.sv(853) @ 1016410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26630 
# 
# UVM_ERROR testbench.sv(853) @ 1016610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33056 
# 
# UVM_ERROR testbench.sv(853) @ 1016810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52727 
# 
# UVM_ERROR testbench.sv(853) @ 1017010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51680 
# 
# UVM_ERROR testbench.sv(853) @ 1017210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31433 
# 
# UVM_ERROR testbench.sv(853) @ 1017410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45018 
# 
# UVM_ERROR testbench.sv(853) @ 1017610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46220 
# 
# UVM_ERROR testbench.sv(853) @ 1017810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55950 
# 
# UVM_ERROR testbench.sv(853) @ 1018010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9279 
# 
# UVM_ERROR testbench.sv(853) @ 1018210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40579 
# 
# UVM_ERROR testbench.sv(853) @ 1018410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50999 
# 
# UVM_ERROR testbench.sv(853) @ 1018610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1090 
# 
# UVM_ERROR testbench.sv(853) @ 1018810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27301 
# 
# UVM_ERROR testbench.sv(853) @ 1019010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29793 
# 
# UVM_ERROR testbench.sv(853) @ 1019210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32104 
# 
# UVM_ERROR testbench.sv(853) @ 1019410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42481 
# 
# UVM_ERROR testbench.sv(853) @ 1019610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29558 
# 
# UVM_ERROR testbench.sv(853) @ 1019810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10697 
# 
# UVM_ERROR testbench.sv(853) @ 1020010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25163 
# 
# UVM_ERROR testbench.sv(853) @ 1020210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21372 
# 
# UVM_ERROR testbench.sv(853) @ 1020410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61325 
# 
# UVM_ERROR testbench.sv(853) @ 1020610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32753 
# 
# UVM_ERROR testbench.sv(853) @ 1020810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33527 
# 
# UVM_ERROR testbench.sv(853) @ 1021010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17562 
# 
# UVM_ERROR testbench.sv(853) @ 1021210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58810 
# 
# UVM_ERROR testbench.sv(853) @ 1021410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32258 
# 
# UVM_ERROR testbench.sv(853) @ 1021610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60109 
# 
# UVM_ERROR testbench.sv(853) @ 1021810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8256 
# 
# UVM_ERROR testbench.sv(853) @ 1022010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29788 
# 
# UVM_ERROR testbench.sv(853) @ 1022210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46228 
# 
# UVM_ERROR testbench.sv(853) @ 1022410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20284 
# 
# UVM_ERROR testbench.sv(853) @ 1022610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60406 
# 
# UVM_ERROR testbench.sv(853) @ 1022810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53169 
# 
# UVM_ERROR testbench.sv(853) @ 1023010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44038 
# 
# UVM_ERROR testbench.sv(853) @ 1023210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34386 
# 
# UVM_ERROR testbench.sv(853) @ 1023410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49068 
# 
# UVM_ERROR testbench.sv(853) @ 1023610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25084 
# 
# UVM_ERROR testbench.sv(853) @ 1023810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11090 
# 
# UVM_ERROR testbench.sv(853) @ 1024010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13387 
# 
# UVM_ERROR testbench.sv(853) @ 1024210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36347 
# 
# UVM_ERROR testbench.sv(853) @ 1024410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18186 
# 
# UVM_ERROR testbench.sv(853) @ 1024610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32976 
# 
# UVM_ERROR testbench.sv(853) @ 1024810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44995 
# 
# UVM_ERROR testbench.sv(853) @ 1025010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47388 
# 
# UVM_ERROR testbench.sv(853) @ 1025210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25124 
# 
# UVM_ERROR testbench.sv(853) @ 1025410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46785 
# 
# UVM_ERROR testbench.sv(853) @ 1025610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27436 
# 
# UVM_ERROR testbench.sv(853) @ 1025810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18117 
# 
# UVM_ERROR testbench.sv(853) @ 1026010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15941 
# 
# UVM_ERROR testbench.sv(853) @ 1026210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45567 
# 
# UVM_ERROR testbench.sv(853) @ 1026410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39755 
# 
# UVM_ERROR testbench.sv(853) @ 1026610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34623 
# 
# UVM_ERROR testbench.sv(853) @ 1026810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56817 
# 
# UVM_ERROR testbench.sv(853) @ 1027010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31502 
# 
# UVM_ERROR testbench.sv(853) @ 1027210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32640 
# 
# UVM_ERROR testbench.sv(853) @ 1027410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52579 
# 
# UVM_ERROR testbench.sv(853) @ 1027610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22885 
# 
# UVM_ERROR testbench.sv(853) @ 1027810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42741 
# 
# UVM_ERROR testbench.sv(853) @ 1028010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6409 
# 
# UVM_ERROR testbench.sv(853) @ 1028210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58014 
# 
# UVM_ERROR testbench.sv(853) @ 1028410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25274 
# 
# UVM_ERROR testbench.sv(853) @ 1028610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45278 
# 
# UVM_ERROR testbench.sv(853) @ 1028810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48263 
# 
# UVM_ERROR testbench.sv(853) @ 1029010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13923 
# 
# UVM_ERROR testbench.sv(853) @ 1029210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54030 
# 
# UVM_ERROR testbench.sv(853) @ 1029410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12917 
# 
# UVM_ERROR testbench.sv(853) @ 1029610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45702 
# 
# UVM_ERROR testbench.sv(853) @ 1029810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57808 
# 
# UVM_ERROR testbench.sv(853) @ 1030010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42374 
# 
# UVM_ERROR testbench.sv(853) @ 1030210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14877 
# 
# UVM_ERROR testbench.sv(853) @ 1030410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35382 
# 
# UVM_ERROR testbench.sv(853) @ 1030610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34851 
# 
# UVM_ERROR testbench.sv(853) @ 1030810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38781 
# 
# UVM_ERROR testbench.sv(853) @ 1031010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33442 
# 
# UVM_ERROR testbench.sv(853) @ 1031210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49961 
# 
# UVM_ERROR testbench.sv(853) @ 1031410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54919 
# 
# UVM_ERROR testbench.sv(853) @ 1031610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21406 
# 
# UVM_ERROR testbench.sv(853) @ 1031810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34852 
# 
# UVM_ERROR testbench.sv(853) @ 1032010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7274 
# 
# UVM_ERROR testbench.sv(853) @ 1032210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56571 
# 
# UVM_ERROR testbench.sv(853) @ 1032410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10635 
# 
# UVM_ERROR testbench.sv(853) @ 1032610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22708 
# 
# UVM_ERROR testbench.sv(853) @ 1032810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5039 
# 
# UVM_ERROR testbench.sv(853) @ 1033010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24077 
# 
# UVM_ERROR testbench.sv(853) @ 1033210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59532 
# 
# UVM_ERROR testbench.sv(853) @ 1033410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45094 
# 
# UVM_ERROR testbench.sv(853) @ 1033610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47489 
# 
# UVM_ERROR testbench.sv(853) @ 1033810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33800 
# 
# UVM_ERROR testbench.sv(853) @ 1034010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3104 
# 
# UVM_ERROR testbench.sv(853) @ 1034210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16087 
# 
# UVM_ERROR testbench.sv(853) @ 1034410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5966 
# 
# UVM_ERROR testbench.sv(853) @ 1034610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19130 
# 
# UVM_ERROR testbench.sv(853) @ 1034810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24590 
# 
# UVM_ERROR testbench.sv(853) @ 1035010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9642 
# 
# UVM_ERROR testbench.sv(853) @ 1035210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38929 
# 
# UVM_ERROR testbench.sv(853) @ 1035410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9154 
# 
# UVM_ERROR testbench.sv(853) @ 1035610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6809 
# 
# UVM_ERROR testbench.sv(853) @ 1035810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14463 
# 
# UVM_ERROR testbench.sv(853) @ 1036010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12643 
# 
# UVM_ERROR testbench.sv(853) @ 1036210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58637 
# 
# UVM_ERROR testbench.sv(853) @ 1036410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31166 
# 
# UVM_ERROR testbench.sv(853) @ 1036610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14760 
# 
# UVM_ERROR testbench.sv(853) @ 1036810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11643 
# 
# UVM_ERROR testbench.sv(853) @ 1037010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5659 
# 
# UVM_ERROR testbench.sv(853) @ 1037210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40644 
# 
# UVM_ERROR testbench.sv(853) @ 1037410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41705 
# 
# UVM_ERROR testbench.sv(853) @ 1037610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33595 
# 
# UVM_ERROR testbench.sv(853) @ 1037810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22282 
# 
# UVM_ERROR testbench.sv(853) @ 1038010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49599 
# 
# UVM_ERROR testbench.sv(853) @ 1038210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17345 
# 
# UVM_ERROR testbench.sv(853) @ 1038410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38937 
# 
# UVM_ERROR testbench.sv(853) @ 1038610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4060 
# 
# UVM_ERROR testbench.sv(853) @ 1038810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22498 
# 
# UVM_ERROR testbench.sv(853) @ 1039010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4277 
# 
# UVM_ERROR testbench.sv(853) @ 1039210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53549 
# 
# UVM_ERROR testbench.sv(853) @ 1039410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23559 
# 
# UVM_ERROR testbench.sv(853) @ 1039610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17311 
# 
# UVM_ERROR testbench.sv(853) @ 1039810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48021 
# 
# UVM_ERROR testbench.sv(853) @ 1040010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21959 
# 
# UVM_ERROR testbench.sv(853) @ 1040210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35646 
# 
# UVM_ERROR testbench.sv(853) @ 1040410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51686 
# 
# UVM_ERROR testbench.sv(853) @ 1040610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7409 
# 
# UVM_ERROR testbench.sv(853) @ 1040810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50143 
# 
# UVM_ERROR testbench.sv(853) @ 1041010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40724 
# 
# UVM_ERROR testbench.sv(853) @ 1041210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42500 
# 
# UVM_ERROR testbench.sv(853) @ 1041410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15922 
# 
# UVM_ERROR testbench.sv(853) @ 1041610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58558 
# 
# UVM_ERROR testbench.sv(853) @ 1041810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34577 
# 
# UVM_ERROR testbench.sv(853) @ 1042010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1295 
# 
# UVM_ERROR testbench.sv(853) @ 1042210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42595 
# 
# UVM_ERROR testbench.sv(853) @ 1042410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2333 
# 
# UVM_ERROR testbench.sv(853) @ 1042610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28896 
# 
# UVM_ERROR testbench.sv(853) @ 1042810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24342 
# 
# UVM_ERROR testbench.sv(853) @ 1043010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9486 
# 
# UVM_ERROR testbench.sv(853) @ 1043210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14394 
# 
# UVM_ERROR testbench.sv(853) @ 1043410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46983 
# 
# UVM_ERROR testbench.sv(853) @ 1043610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5003 
# 
# UVM_ERROR testbench.sv(853) @ 1043810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46583 
# 
# UVM_ERROR testbench.sv(853) @ 1044010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50198 
# 
# UVM_ERROR testbench.sv(853) @ 1044210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35848 
# 
# UVM_ERROR testbench.sv(853) @ 1044410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48021 
# 
# UVM_ERROR testbench.sv(853) @ 1044610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18985 
# 
# UVM_ERROR testbench.sv(853) @ 1044810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21116 
# 
# UVM_ERROR testbench.sv(853) @ 1045010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59080 
# 
# UVM_ERROR testbench.sv(853) @ 1045210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39189 
# 
# UVM_ERROR testbench.sv(853) @ 1045410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58749 
# 
# UVM_ERROR testbench.sv(853) @ 1045610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48478 
# 
# UVM_ERROR testbench.sv(853) @ 1045810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12513 
# 
# UVM_ERROR testbench.sv(853) @ 1046010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34005 
# 
# UVM_ERROR testbench.sv(853) @ 1046210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  641 
# 
# UVM_ERROR testbench.sv(853) @ 1046410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45067 
# 
# UVM_ERROR testbench.sv(853) @ 1046610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10262 
# 
# UVM_ERROR testbench.sv(853) @ 1046810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37082 
# 
# UVM_ERROR testbench.sv(853) @ 1047010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20319 
# 
# UVM_ERROR testbench.sv(853) @ 1047210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60313 
# 
# UVM_ERROR testbench.sv(853) @ 1047410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30986 
# 
# UVM_ERROR testbench.sv(853) @ 1047610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59458 
# 
# UVM_ERROR testbench.sv(853) @ 1047810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44128 
# 
# UVM_ERROR testbench.sv(853) @ 1048010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23972 
# 
# UVM_ERROR testbench.sv(853) @ 1048210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56156 
# 
# UVM_ERROR testbench.sv(853) @ 1048410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56474 
# 
# UVM_ERROR testbench.sv(853) @ 1048610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24710 
# 
# UVM_ERROR testbench.sv(853) @ 1048810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2253 
# 
# UVM_ERROR testbench.sv(853) @ 1049010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7512 
# 
# UVM_ERROR testbench.sv(853) @ 1049210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38441 
# 
# UVM_ERROR testbench.sv(853) @ 1049410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18210 
# 
# UVM_ERROR testbench.sv(853) @ 1049610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21490 
# 
# UVM_ERROR testbench.sv(853) @ 1049810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61012 
# 
# UVM_ERROR testbench.sv(853) @ 1050010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29309 
# 
# UVM_ERROR testbench.sv(853) @ 1050210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50358 
# 
# UVM_ERROR testbench.sv(853) @ 1050410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36507 
# 
# UVM_ERROR testbench.sv(853) @ 1050610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1773 
# 
# UVM_ERROR testbench.sv(853) @ 1050810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29281 
# 
# UVM_ERROR testbench.sv(853) @ 1051010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9099 
# 
# UVM_ERROR testbench.sv(853) @ 1051210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55277 
# 
# UVM_ERROR testbench.sv(853) @ 1051410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1019 
# 
# UVM_ERROR testbench.sv(853) @ 1051610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7768 
# 
# UVM_ERROR testbench.sv(853) @ 1051810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2932 
# 
# UVM_ERROR testbench.sv(853) @ 1052010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55531 
# 
# UVM_ERROR testbench.sv(853) @ 1052210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11279 
# 
# UVM_ERROR testbench.sv(853) @ 1052410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25464 
# 
# UVM_ERROR testbench.sv(853) @ 1052610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32744 
# 
# UVM_ERROR testbench.sv(853) @ 1052810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18554 
# 
# UVM_ERROR testbench.sv(853) @ 1053010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45050 
# 
# UVM_ERROR testbench.sv(853) @ 1053210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45523 
# 
# UVM_ERROR testbench.sv(853) @ 1053410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18154 
# 
# UVM_ERROR testbench.sv(853) @ 1053610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55132 
# 
# UVM_ERROR testbench.sv(853) @ 1053810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10366 
# 
# UVM_ERROR testbench.sv(853) @ 1054010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42514 
# 
# UVM_ERROR testbench.sv(853) @ 1054210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3577 
# 
# UVM_ERROR testbench.sv(853) @ 1054410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7572 
# 
# UVM_ERROR testbench.sv(853) @ 1054610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50578 
# 
# UVM_ERROR testbench.sv(853) @ 1054810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42220 
# 
# UVM_ERROR testbench.sv(853) @ 1055010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5682 
# 
# UVM_ERROR testbench.sv(853) @ 1055210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17989 
# 
# UVM_ERROR testbench.sv(853) @ 1055410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59725 
# 
# UVM_ERROR testbench.sv(853) @ 1055610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51159 
# 
# UVM_ERROR testbench.sv(853) @ 1055810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58584 
# 
# UVM_ERROR testbench.sv(853) @ 1056010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8847 
# 
# UVM_ERROR testbench.sv(853) @ 1056210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9966 
# 
# UVM_ERROR testbench.sv(853) @ 1056410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55388 
# 
# UVM_ERROR testbench.sv(853) @ 1056610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48773 
# 
# UVM_ERROR testbench.sv(853) @ 1056810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59464 
# 
# UVM_ERROR testbench.sv(853) @ 1057010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1090 
# 
# UVM_ERROR testbench.sv(853) @ 1057210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43174 
# 
# UVM_ERROR testbench.sv(853) @ 1057410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31138 
# 
# UVM_ERROR testbench.sv(853) @ 1057610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56630 
# 
# UVM_ERROR testbench.sv(853) @ 1057810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44926 
# 
# UVM_ERROR testbench.sv(853) @ 1058010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39353 
# 
# UVM_ERROR testbench.sv(853) @ 1058210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7306 
# 
# UVM_ERROR testbench.sv(853) @ 1058410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28732 
# 
# UVM_ERROR testbench.sv(853) @ 1058610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2652 
# 
# UVM_ERROR testbench.sv(853) @ 1058810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25323 
# 
# UVM_ERROR testbench.sv(853) @ 1059010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13515 
# 
# UVM_ERROR testbench.sv(853) @ 1059210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26284 
# 
# UVM_ERROR testbench.sv(853) @ 1059410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29843 
# 
# UVM_ERROR testbench.sv(853) @ 1059610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25326 
# 
# UVM_ERROR testbench.sv(853) @ 1059810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11009 
# 
# UVM_ERROR testbench.sv(853) @ 1060010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56284 
# 
# UVM_ERROR testbench.sv(853) @ 1060210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14366 
# 
# UVM_ERROR testbench.sv(853) @ 1060410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27832 
# 
# UVM_ERROR testbench.sv(853) @ 1060610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51469 
# 
# UVM_ERROR testbench.sv(853) @ 1060810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27767 
# 
# UVM_ERROR testbench.sv(853) @ 1061010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8656 
# 
# UVM_ERROR testbench.sv(853) @ 1061210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51966 
# 
# UVM_ERROR testbench.sv(853) @ 1061410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27613 
# 
# UVM_ERROR testbench.sv(853) @ 1061610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46508 
# 
# UVM_ERROR testbench.sv(853) @ 1061810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52203 
# 
# UVM_ERROR testbench.sv(853) @ 1062010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17319 
# 
# UVM_ERROR testbench.sv(853) @ 1062210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27183 
# 
# UVM_ERROR testbench.sv(853) @ 1062410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20729 
# 
# UVM_ERROR testbench.sv(853) @ 1062610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47878 
# 
# UVM_ERROR testbench.sv(853) @ 1062810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20763 
# 
# UVM_ERROR testbench.sv(853) @ 1063010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30146 
# 
# UVM_ERROR testbench.sv(853) @ 1063210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56740 
# 
# UVM_ERROR testbench.sv(853) @ 1063410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39643 
# 
# UVM_ERROR testbench.sv(853) @ 1063610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43037 
# 
# UVM_ERROR testbench.sv(853) @ 1063810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60217 
# 
# UVM_ERROR testbench.sv(853) @ 1064010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52000 
# 
# UVM_ERROR testbench.sv(853) @ 1064210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20524 
# 
# UVM_ERROR testbench.sv(853) @ 1064410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7831 
# 
# UVM_ERROR testbench.sv(853) @ 1064610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60151 
# 
# UVM_ERROR testbench.sv(853) @ 1064810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43746 
# 
# UVM_ERROR testbench.sv(853) @ 1065010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57020 
# 
# UVM_ERROR testbench.sv(853) @ 1065210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4444 
# 
# UVM_ERROR testbench.sv(853) @ 1065410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23006 
# 
# UVM_ERROR testbench.sv(853) @ 1065610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10221 
# 
# UVM_ERROR testbench.sv(853) @ 1065810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41365 
# 
# UVM_ERROR testbench.sv(853) @ 1066010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45477 
# 
# UVM_ERROR testbench.sv(853) @ 1066210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41285 
# 
# UVM_ERROR testbench.sv(853) @ 1066410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4720 
# 
# UVM_ERROR testbench.sv(853) @ 1066610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38388 
# 
# UVM_ERROR testbench.sv(853) @ 1066810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32323 
# 
# UVM_ERROR testbench.sv(853) @ 1067010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37846 
# 
# UVM_ERROR testbench.sv(853) @ 1067210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24906 
# 
# UVM_ERROR testbench.sv(853) @ 1067410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38667 
# 
# UVM_ERROR testbench.sv(853) @ 1067610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4780 
# 
# UVM_ERROR testbench.sv(853) @ 1067810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60796 
# 
# UVM_ERROR testbench.sv(853) @ 1068010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46982 
# 
# UVM_ERROR testbench.sv(853) @ 1068210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47969 
# 
# UVM_ERROR testbench.sv(853) @ 1068410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7474 
# 
# UVM_ERROR testbench.sv(853) @ 1068610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57260 
# 
# UVM_ERROR testbench.sv(853) @ 1068810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55619 
# 
# UVM_ERROR testbench.sv(853) @ 1069010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1983 
# 
# UVM_ERROR testbench.sv(853) @ 1069210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48016 
# 
# UVM_ERROR testbench.sv(853) @ 1069410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47489 
# 
# UVM_ERROR testbench.sv(853) @ 1069610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60921 
# 
# UVM_ERROR testbench.sv(853) @ 1069810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56462 
# 
# UVM_ERROR testbench.sv(853) @ 1070010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32242 
# 
# UVM_ERROR testbench.sv(853) @ 1070210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41541 
# 
# UVM_ERROR testbench.sv(853) @ 1070410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42564 
# 
# UVM_ERROR testbench.sv(853) @ 1070610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5268 
# 
# UVM_ERROR testbench.sv(853) @ 1070810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55092 
# 
# UVM_ERROR testbench.sv(853) @ 1071010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47146 
# 
# UVM_ERROR testbench.sv(853) @ 1071210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24262 
# 
# UVM_ERROR testbench.sv(853) @ 1071410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19517 
# 
# UVM_ERROR testbench.sv(853) @ 1071610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1354 
# 
# UVM_ERROR testbench.sv(853) @ 1071810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40150 
# 
# UVM_ERROR testbench.sv(853) @ 1072010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20935 
# 
# UVM_ERROR testbench.sv(853) @ 1072210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24274 
# 
# UVM_ERROR testbench.sv(853) @ 1072410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9392 
# 
# UVM_ERROR testbench.sv(853) @ 1072610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16951 
# 
# UVM_ERROR testbench.sv(853) @ 1072810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33279 
# 
# UVM_ERROR testbench.sv(853) @ 1073010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45053 
# 
# UVM_ERROR testbench.sv(853) @ 1073210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2734 
# 
# UVM_ERROR testbench.sv(853) @ 1073410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25778 
# 
# UVM_ERROR testbench.sv(853) @ 1073610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25436 
# 
# UVM_ERROR testbench.sv(853) @ 1073810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9342 
# 
# UVM_ERROR testbench.sv(853) @ 1074010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53506 
# 
# UVM_ERROR testbench.sv(853) @ 1074210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19555 
# 
# UVM_ERROR testbench.sv(853) @ 1074410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7094 
# 
# UVM_ERROR testbench.sv(853) @ 1074610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19323 
# 
# UVM_ERROR testbench.sv(853) @ 1074810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25195 
# 
# UVM_ERROR testbench.sv(853) @ 1075010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48001 
# 
# UVM_ERROR testbench.sv(853) @ 1075210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38877 
# 
# UVM_ERROR testbench.sv(853) @ 1075410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29592 
# 
# UVM_ERROR testbench.sv(853) @ 1075610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46584 
# 
# UVM_ERROR testbench.sv(853) @ 1075810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42894 
# 
# UVM_ERROR testbench.sv(853) @ 1076010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34807 
# 
# UVM_ERROR testbench.sv(853) @ 1076210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3441 
# 
# UVM_ERROR testbench.sv(853) @ 1076410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58782 
# 
# UVM_ERROR testbench.sv(853) @ 1076610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24913 
# 
# UVM_ERROR testbench.sv(853) @ 1076810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33973 
# 
# UVM_ERROR testbench.sv(853) @ 1077010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45182 
# 
# UVM_ERROR testbench.sv(853) @ 1077210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  399 
# 
# UVM_ERROR testbench.sv(853) @ 1077410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3627 
# 
# UVM_ERROR testbench.sv(853) @ 1077610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42573 
# 
# UVM_ERROR testbench.sv(853) @ 1077810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36374 
# 
# UVM_ERROR testbench.sv(853) @ 1078010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34443 
# 
# UVM_ERROR testbench.sv(853) @ 1078210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38477 
# 
# UVM_ERROR testbench.sv(853) @ 1078410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48092 
# 
# UVM_ERROR testbench.sv(853) @ 1078610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58383 
# 
# UVM_ERROR testbench.sv(853) @ 1078810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56141 
# 
# UVM_ERROR testbench.sv(853) @ 1079010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4833 
# 
# UVM_ERROR testbench.sv(853) @ 1079210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51424 
# 
# UVM_ERROR testbench.sv(853) @ 1079410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37636 
# 
# UVM_ERROR testbench.sv(853) @ 1079610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35599 
# 
# UVM_ERROR testbench.sv(853) @ 1079810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53774 
# 
# UVM_ERROR testbench.sv(853) @ 1080010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55853 
# 
# UVM_ERROR testbench.sv(853) @ 1080210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36460 
# 
# UVM_ERROR testbench.sv(853) @ 1080410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58471 
# 
# UVM_ERROR testbench.sv(853) @ 1080610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17423 
# 
# UVM_ERROR testbench.sv(853) @ 1080810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12661 
# 
# UVM_ERROR testbench.sv(853) @ 1081010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19314 
# 
# UVM_ERROR testbench.sv(853) @ 1081210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5048 
# 
# UVM_ERROR testbench.sv(853) @ 1081410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28554 
# 
# UVM_ERROR testbench.sv(853) @ 1081610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25680 
# 
# UVM_ERROR testbench.sv(853) @ 1081810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13206 
# 
# UVM_ERROR testbench.sv(853) @ 1082010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33554 
# 
# UVM_ERROR testbench.sv(853) @ 1082210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60571 
# 
# UVM_ERROR testbench.sv(853) @ 1082410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37889 
# 
# UVM_ERROR testbench.sv(853) @ 1082610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21003 
# 
# UVM_ERROR testbench.sv(853) @ 1082810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31964 
# 
# UVM_ERROR testbench.sv(853) @ 1083010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12114 
# 
# UVM_ERROR testbench.sv(853) @ 1083210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46023 
# 
# UVM_ERROR testbench.sv(853) @ 1083410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19992 
# 
# UVM_ERROR testbench.sv(853) @ 1083610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31227 
# 
# UVM_ERROR testbench.sv(853) @ 1083810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8919 
# 
# UVM_ERROR testbench.sv(853) @ 1084010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42874 
# 
# UVM_ERROR testbench.sv(853) @ 1084210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  325 
# 
# UVM_ERROR testbench.sv(853) @ 1084410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11679 
# 
# UVM_ERROR testbench.sv(853) @ 1084610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22565 
# 
# UVM_ERROR testbench.sv(853) @ 1084810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9270 
# 
# UVM_ERROR testbench.sv(853) @ 1085010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17587 
# 
# UVM_ERROR testbench.sv(853) @ 1085210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26580 
# 
# UVM_ERROR testbench.sv(853) @ 1085410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29254 
# 
# UVM_ERROR testbench.sv(853) @ 1085610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15930 
# 
# UVM_ERROR testbench.sv(853) @ 1085810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52357 
# 
# UVM_ERROR testbench.sv(853) @ 1086010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1145 
# 
# UVM_ERROR testbench.sv(853) @ 1086210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47516 
# 
# UVM_ERROR testbench.sv(853) @ 1086410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38637 
# 
# UVM_ERROR testbench.sv(853) @ 1086610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4145 
# 
# UVM_ERROR testbench.sv(853) @ 1086810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3918 
# 
# UVM_ERROR testbench.sv(853) @ 1087010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15870 
# 
# UVM_ERROR testbench.sv(853) @ 1087210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  686 
# 
# UVM_ERROR testbench.sv(853) @ 1087410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6197 
# 
# UVM_ERROR testbench.sv(853) @ 1087610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22579 
# 
# UVM_ERROR testbench.sv(853) @ 1087810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11661 
# 
# UVM_ERROR testbench.sv(853) @ 1088010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21684 
# 
# UVM_ERROR testbench.sv(853) @ 1088210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19847 
# 
# UVM_ERROR testbench.sv(853) @ 1088410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43482 
# 
# UVM_ERROR testbench.sv(853) @ 1088610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51109 
# 
# UVM_ERROR testbench.sv(853) @ 1088810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4881 
# 
# UVM_ERROR testbench.sv(853) @ 1089010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47196 
# 
# UVM_ERROR testbench.sv(853) @ 1089210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47945 
# 
# UVM_ERROR testbench.sv(853) @ 1089410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18263 
# 
# UVM_ERROR testbench.sv(853) @ 1089610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34355 
# 
# UVM_ERROR testbench.sv(853) @ 1089810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36410 
# 
# UVM_ERROR testbench.sv(853) @ 1090010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50791 
# 
# UVM_ERROR testbench.sv(853) @ 1090210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9269 
# 
# UVM_ERROR testbench.sv(853) @ 1090410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17822 
# 
# UVM_ERROR testbench.sv(853) @ 1090610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6050 
# 
# UVM_ERROR testbench.sv(853) @ 1090810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3703 
# 
# UVM_ERROR testbench.sv(853) @ 1091010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19047 
# 
# UVM_ERROR testbench.sv(853) @ 1091210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31405 
# 
# UVM_ERROR testbench.sv(853) @ 1091410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21419 
# 
# UVM_ERROR testbench.sv(853) @ 1091610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28497 
# 
# UVM_ERROR testbench.sv(853) @ 1091810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35419 
# 
# UVM_ERROR testbench.sv(853) @ 1092010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16659 
# 
# UVM_ERROR testbench.sv(853) @ 1092210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4099 
# 
# UVM_ERROR testbench.sv(853) @ 1092410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49685 
# 
# UVM_ERROR testbench.sv(853) @ 1092610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30448 
# 
# UVM_ERROR testbench.sv(853) @ 1092810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39258 
# 
# UVM_ERROR testbench.sv(853) @ 1093010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4339 
# 
# UVM_ERROR testbench.sv(853) @ 1093210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4911 
# 
# UVM_ERROR testbench.sv(853) @ 1093410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33267 
# 
# UVM_ERROR testbench.sv(853) @ 1093610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38608 
# 
# UVM_ERROR testbench.sv(853) @ 1093810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54918 
# 
# UVM_ERROR testbench.sv(853) @ 1094010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21261 
# 
# UVM_ERROR testbench.sv(853) @ 1094210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2658 
# 
# UVM_ERROR testbench.sv(853) @ 1094410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56450 
# 
# UVM_ERROR testbench.sv(853) @ 1094610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43865 
# 
# UVM_ERROR testbench.sv(853) @ 1094810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52452 
# 
# UVM_ERROR testbench.sv(853) @ 1095010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53000 
# 
# UVM_ERROR testbench.sv(853) @ 1095210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23430 
# 
# UVM_ERROR testbench.sv(853) @ 1095410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5142 
# 
# UVM_ERROR testbench.sv(853) @ 1095610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10832 
# 
# UVM_ERROR testbench.sv(853) @ 1095810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18105 
# 
# UVM_ERROR testbench.sv(853) @ 1096010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55434 
# 
# UVM_ERROR testbench.sv(853) @ 1096210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34517 
# 
# UVM_ERROR testbench.sv(853) @ 1096410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52038 
# 
# UVM_ERROR testbench.sv(853) @ 1096610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31359 
# 
# UVM_ERROR testbench.sv(853) @ 1096810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41902 
# 
# UVM_ERROR testbench.sv(853) @ 1097010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28385 
# 
# UVM_ERROR testbench.sv(853) @ 1097210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30919 
# 
# UVM_ERROR testbench.sv(853) @ 1097410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4253 
# 
# UVM_ERROR testbench.sv(853) @ 1097610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22473 
# 
# UVM_ERROR testbench.sv(853) @ 1097810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16979 
# 
# UVM_ERROR testbench.sv(853) @ 1098010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42670 
# 
# UVM_ERROR testbench.sv(853) @ 1098210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55816 
# 
# UVM_ERROR testbench.sv(853) @ 1098410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44316 
# 
# UVM_ERROR testbench.sv(853) @ 1098610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3371 
# 
# UVM_ERROR testbench.sv(853) @ 1098810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26183 
# 
# UVM_ERROR testbench.sv(853) @ 1099010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34170 
# 
# UVM_ERROR testbench.sv(853) @ 1099210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26455 
# 
# UVM_ERROR testbench.sv(853) @ 1099410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26103 
# 
# UVM_ERROR testbench.sv(853) @ 1099610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30321 
# 
# UVM_ERROR testbench.sv(853) @ 1099810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49425 
# 
# UVM_ERROR testbench.sv(853) @ 1100010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47267 
# 
# UVM_ERROR testbench.sv(853) @ 1100210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41905 
# 
# UVM_ERROR testbench.sv(853) @ 1100410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29198 
# 
# UVM_ERROR testbench.sv(853) @ 1100610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52932 
# 
# UVM_ERROR testbench.sv(853) @ 1100810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32081 
# 
# UVM_ERROR testbench.sv(853) @ 1101010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35623 
# 
# UVM_ERROR testbench.sv(853) @ 1101210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53813 
# 
# UVM_ERROR testbench.sv(853) @ 1101410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4475 
# 
# UVM_ERROR testbench.sv(853) @ 1101610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55794 
# 
# UVM_ERROR testbench.sv(853) @ 1101810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23055 
# 
# UVM_ERROR testbench.sv(853) @ 1102010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33220 
# 
# UVM_ERROR testbench.sv(853) @ 1102210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29787 
# 
# UVM_ERROR testbench.sv(853) @ 1102410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5913 
# 
# UVM_ERROR testbench.sv(853) @ 1102610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35552 
# 
# UVM_ERROR testbench.sv(853) @ 1102810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22313 
# 
# UVM_ERROR testbench.sv(853) @ 1103010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46887 
# 
# UVM_ERROR testbench.sv(853) @ 1103210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26649 
# 
# UVM_ERROR testbench.sv(853) @ 1103410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31803 
# 
# UVM_ERROR testbench.sv(853) @ 1103610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53925 
# 
# UVM_ERROR testbench.sv(853) @ 1103810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59627 
# 
# UVM_ERROR testbench.sv(853) @ 1104010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23621 
# 
# UVM_ERROR testbench.sv(853) @ 1104210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49039 
# 
# UVM_ERROR testbench.sv(853) @ 1104410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55028 
# 
# UVM_ERROR testbench.sv(853) @ 1104610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19769 
# 
# UVM_ERROR testbench.sv(853) @ 1104810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41020 
# 
# UVM_ERROR testbench.sv(853) @ 1105010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16341 
# 
# UVM_ERROR testbench.sv(853) @ 1105210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43307 
# 
# UVM_ERROR testbench.sv(853) @ 1105410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28949 
# 
# UVM_ERROR testbench.sv(853) @ 1105610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43311 
# 
# UVM_ERROR testbench.sv(853) @ 1105810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27791 
# 
# UVM_ERROR testbench.sv(853) @ 1106010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47647 
# 
# UVM_ERROR testbench.sv(853) @ 1106210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15557 
# 
# UVM_ERROR testbench.sv(853) @ 1106410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8090 
# 
# UVM_ERROR testbench.sv(853) @ 1106610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40821 
# 
# UVM_ERROR testbench.sv(853) @ 1106810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32496 
# 
# UVM_ERROR testbench.sv(853) @ 1107010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11888 
# 
# UVM_ERROR testbench.sv(853) @ 1107210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21229 
# 
# UVM_ERROR testbench.sv(853) @ 1107410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47029 
# 
# UVM_ERROR testbench.sv(853) @ 1107610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24693 
# 
# UVM_ERROR testbench.sv(853) @ 1107810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46209 
# 
# UVM_ERROR testbench.sv(853) @ 1108010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22263 
# 
# UVM_ERROR testbench.sv(853) @ 1108210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33974 
# 
# UVM_ERROR testbench.sv(853) @ 1108410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32131 
# 
# UVM_ERROR testbench.sv(853) @ 1108610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21505 
# 
# UVM_ERROR testbench.sv(853) @ 1108810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9381 
# 
# UVM_ERROR testbench.sv(853) @ 1109010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13428 
# 
# UVM_ERROR testbench.sv(853) @ 1109210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16813 
# 
# UVM_ERROR testbench.sv(853) @ 1109410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53830 
# 
# UVM_ERROR testbench.sv(853) @ 1109610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18846 
# 
# UVM_ERROR testbench.sv(853) @ 1109810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46586 
# 
# UVM_ERROR testbench.sv(853) @ 1110010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38165 
# 
# UVM_ERROR testbench.sv(853) @ 1110210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23101 
# 
# UVM_ERROR testbench.sv(853) @ 1110410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51223 
# 
# UVM_ERROR testbench.sv(853) @ 1110610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59948 
# 
# UVM_ERROR testbench.sv(853) @ 1110810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36908 
# 
# UVM_ERROR testbench.sv(853) @ 1111010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15691 
# 
# UVM_ERROR testbench.sv(853) @ 1111210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44752 
# 
# UVM_ERROR testbench.sv(853) @ 1111410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44485 
# 
# UVM_ERROR testbench.sv(853) @ 1111610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58549 
# 
# UVM_ERROR testbench.sv(853) @ 1111810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56847 
# 
# UVM_ERROR testbench.sv(853) @ 1112010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6185 
# 
# UVM_ERROR testbench.sv(853) @ 1112210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34693 
# 
# UVM_ERROR testbench.sv(853) @ 1112410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56866 
# 
# UVM_ERROR testbench.sv(853) @ 1112610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45181 
# 
# UVM_ERROR testbench.sv(853) @ 1112810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20046 
# 
# UVM_ERROR testbench.sv(853) @ 1113010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  883 
# 
# UVM_ERROR testbench.sv(853) @ 1113210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50436 
# 
# UVM_ERROR testbench.sv(853) @ 1113410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45666 
# 
# UVM_ERROR testbench.sv(853) @ 1113610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1362 
# 
# UVM_ERROR testbench.sv(853) @ 1113810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9932 
# 
# UVM_ERROR testbench.sv(853) @ 1114010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48618 
# 
# UVM_ERROR testbench.sv(853) @ 1114210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9614 
# 
# UVM_ERROR testbench.sv(853) @ 1114410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31624 
# 
# UVM_ERROR testbench.sv(853) @ 1114610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58512 
# 
# UVM_ERROR testbench.sv(853) @ 1114810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57571 
# 
# UVM_ERROR testbench.sv(853) @ 1115010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36351 
# 
# UVM_ERROR testbench.sv(853) @ 1115210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27648 
# 
# UVM_ERROR testbench.sv(853) @ 1115410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45321 
# 
# UVM_ERROR testbench.sv(853) @ 1115610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7975 
# 
# UVM_ERROR testbench.sv(853) @ 1115810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19823 
# 
# UVM_ERROR testbench.sv(853) @ 1116010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49245 
# 
# UVM_ERROR testbench.sv(853) @ 1116210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5735 
# 
# UVM_ERROR testbench.sv(853) @ 1116410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13972 
# 
# UVM_ERROR testbench.sv(853) @ 1116610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2524 
# 
# UVM_ERROR testbench.sv(853) @ 1116810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4975 
# 
# UVM_ERROR testbench.sv(853) @ 1117010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6994 
# 
# UVM_ERROR testbench.sv(853) @ 1117210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25704 
# 
# UVM_ERROR testbench.sv(853) @ 1117410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32301 
# 
# UVM_ERROR testbench.sv(853) @ 1117610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28572 
# 
# UVM_ERROR testbench.sv(853) @ 1117810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48003 
# 
# UVM_ERROR testbench.sv(853) @ 1118010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34555 
# 
# UVM_ERROR testbench.sv(853) @ 1118210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46619 
# 
# UVM_ERROR testbench.sv(853) @ 1118410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32344 
# 
# UVM_ERROR testbench.sv(853) @ 1118610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55630 
# 
# UVM_ERROR testbench.sv(853) @ 1118810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5397 
# 
# UVM_ERROR testbench.sv(853) @ 1119010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12169 
# 
# UVM_ERROR testbench.sv(853) @ 1119210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14276 
# 
# UVM_ERROR testbench.sv(853) @ 1119410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30360 
# 
# UVM_ERROR testbench.sv(853) @ 1119610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29903 
# 
# UVM_ERROR testbench.sv(853) @ 1119810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60799 
# 
# UVM_ERROR testbench.sv(853) @ 1120010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11279 
# 
# UVM_ERROR testbench.sv(853) @ 1120210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10002 
# 
# UVM_ERROR testbench.sv(853) @ 1120410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54141 
# 
# UVM_ERROR testbench.sv(853) @ 1120610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18834 
# 
# UVM_ERROR testbench.sv(853) @ 1120810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59347 
# 
# UVM_ERROR testbench.sv(853) @ 1121010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24091 
# 
# UVM_ERROR testbench.sv(853) @ 1121210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54246 
# 
# UVM_ERROR testbench.sv(853) @ 1121410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43615 
# 
# UVM_ERROR testbench.sv(853) @ 1121610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57551 
# 
# UVM_ERROR testbench.sv(853) @ 1121810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19047 
# 
# UVM_ERROR testbench.sv(853) @ 1122010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20085 
# 
# UVM_ERROR testbench.sv(853) @ 1122210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28076 
# 
# UVM_ERROR testbench.sv(853) @ 1122410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19452 
# 
# UVM_ERROR testbench.sv(853) @ 1122610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31871 
# 
# UVM_ERROR testbench.sv(853) @ 1122810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12258 
# 
# UVM_ERROR testbench.sv(853) @ 1123010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44841 
# 
# UVM_ERROR testbench.sv(853) @ 1123210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46951 
# 
# UVM_ERROR testbench.sv(853) @ 1123410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48712 
# 
# UVM_ERROR testbench.sv(853) @ 1123610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50564 
# 
# UVM_ERROR testbench.sv(853) @ 1123810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15825 
# 
# UVM_ERROR testbench.sv(853) @ 1124010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35133 
# 
# UVM_ERROR testbench.sv(853) @ 1124210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5902 
# 
# UVM_ERROR testbench.sv(853) @ 1124410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56274 
# 
# UVM_ERROR testbench.sv(853) @ 1124610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49935 
# 
# UVM_ERROR testbench.sv(853) @ 1124810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19748 
# 
# UVM_ERROR testbench.sv(853) @ 1125010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23331 
# 
# UVM_ERROR testbench.sv(853) @ 1125210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8241 
# 
# UVM_ERROR testbench.sv(853) @ 1125410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55273 
# 
# UVM_ERROR testbench.sv(853) @ 1125610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52555 
# 
# UVM_ERROR testbench.sv(853) @ 1125810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48056 
# 
# UVM_ERROR testbench.sv(853) @ 1126010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7814 
# 
# UVM_ERROR testbench.sv(853) @ 1126210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41596 
# 
# UVM_ERROR testbench.sv(853) @ 1126410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49171 
# 
# UVM_ERROR testbench.sv(853) @ 1126610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3112 
# 
# UVM_ERROR testbench.sv(853) @ 1126810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35466 
# 
# UVM_ERROR testbench.sv(853) @ 1127010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23660 
# 
# UVM_ERROR testbench.sv(853) @ 1127210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10929 
# 
# UVM_ERROR testbench.sv(853) @ 1127410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16641 
# 
# UVM_ERROR testbench.sv(853) @ 1127610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23144 
# 
# UVM_ERROR testbench.sv(853) @ 1127810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60209 
# 
# UVM_ERROR testbench.sv(853) @ 1128010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42751 
# 
# UVM_ERROR testbench.sv(853) @ 1128210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1130 
# 
# UVM_ERROR testbench.sv(853) @ 1128410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61411 
# 
# UVM_ERROR testbench.sv(853) @ 1128610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36375 
# 
# UVM_ERROR testbench.sv(853) @ 1128810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16430 
# 
# UVM_ERROR testbench.sv(853) @ 1129010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6668 
# 
# UVM_ERROR testbench.sv(853) @ 1129210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48260 
# 
# UVM_ERROR testbench.sv(853) @ 1129410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39140 
# 
# UVM_ERROR testbench.sv(853) @ 1129610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42474 
# 
# UVM_ERROR testbench.sv(853) @ 1129810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1479 
# 
# UVM_ERROR testbench.sv(853) @ 1130010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52534 
# 
# UVM_ERROR testbench.sv(853) @ 1130210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17402 
# 
# UVM_ERROR testbench.sv(853) @ 1130410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20320 
# 
# UVM_ERROR testbench.sv(853) @ 1130610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46622 
# 
# UVM_ERROR testbench.sv(853) @ 1130810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18901 
# 
# UVM_ERROR testbench.sv(853) @ 1131010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59389 
# 
# UVM_ERROR testbench.sv(853) @ 1131210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59409 
# 
# UVM_ERROR testbench.sv(853) @ 1131410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48977 
# 
# UVM_ERROR testbench.sv(853) @ 1131610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39935 
# 
# UVM_ERROR testbench.sv(853) @ 1131810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47251 
# 
# UVM_ERROR testbench.sv(853) @ 1132010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9569 
# 
# UVM_ERROR testbench.sv(853) @ 1132210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47257 
# 
# UVM_ERROR testbench.sv(853) @ 1132410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60807 
# 
# UVM_ERROR testbench.sv(853) @ 1132610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26395 
# 
# UVM_ERROR testbench.sv(853) @ 1132810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18398 
# 
# UVM_ERROR testbench.sv(853) @ 1133010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32658 
# 
# UVM_ERROR testbench.sv(853) @ 1133210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38055 
# 
# UVM_ERROR testbench.sv(853) @ 1133410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37717 
# 
# UVM_ERROR testbench.sv(853) @ 1133610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27886 
# 
# UVM_ERROR testbench.sv(853) @ 1133810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57503 
# 
# UVM_ERROR testbench.sv(853) @ 1134010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42503 
# 
# UVM_ERROR testbench.sv(853) @ 1134210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42711 
# 
# UVM_ERROR testbench.sv(853) @ 1134410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12011 
# 
# UVM_ERROR testbench.sv(853) @ 1134610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28478 
# 
# UVM_ERROR testbench.sv(853) @ 1134810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40075 
# 
# UVM_ERROR testbench.sv(853) @ 1135010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40875 
# 
# UVM_ERROR testbench.sv(853) @ 1135210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4994 
# 
# UVM_ERROR testbench.sv(853) @ 1135410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8733 
# 
# UVM_ERROR testbench.sv(853) @ 1135610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38337 
# 
# UVM_ERROR testbench.sv(853) @ 1135810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  539 
# 
# UVM_ERROR testbench.sv(853) @ 1136010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36428 
# 
# UVM_ERROR testbench.sv(853) @ 1136210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18520 
# 
# UVM_ERROR testbench.sv(853) @ 1136410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20025 
# 
# UVM_ERROR testbench.sv(853) @ 1136610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34828 
# 
# UVM_ERROR testbench.sv(853) @ 1136810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13286 
# 
# UVM_ERROR testbench.sv(853) @ 1137010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23081 
# 
# UVM_ERROR testbench.sv(853) @ 1137210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26240 
# 
# UVM_ERROR testbench.sv(853) @ 1137410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23539 
# 
# UVM_ERROR testbench.sv(853) @ 1137610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19921 
# 
# UVM_ERROR testbench.sv(853) @ 1137810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38182 
# 
# UVM_ERROR testbench.sv(853) @ 1138010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32081 
# 
# UVM_ERROR testbench.sv(853) @ 1138210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31574 
# 
# UVM_ERROR testbench.sv(853) @ 1138410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52676 
# 
# UVM_ERROR testbench.sv(853) @ 1138610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29017 
# 
# UVM_ERROR testbench.sv(853) @ 1138810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44869 
# 
# UVM_ERROR testbench.sv(853) @ 1139010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5893 
# 
# UVM_ERROR testbench.sv(853) @ 1139210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22555 
# 
# UVM_ERROR testbench.sv(853) @ 1139410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38946 
# 
# UVM_ERROR testbench.sv(853) @ 1139610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37039 
# 
# UVM_ERROR testbench.sv(853) @ 1139810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60523 
# 
# UVM_ERROR testbench.sv(853) @ 1140010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24301 
# 
# UVM_ERROR testbench.sv(853) @ 1140210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24055 
# 
# UVM_ERROR testbench.sv(853) @ 1140410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60190 
# 
# UVM_ERROR testbench.sv(853) @ 1140610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8353 
# 
# UVM_ERROR testbench.sv(853) @ 1140810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3091 
# 
# UVM_ERROR testbench.sv(853) @ 1141010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24865 
# 
# UVM_ERROR testbench.sv(853) @ 1141210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56621 
# 
# UVM_ERROR testbench.sv(853) @ 1141410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49414 
# 
# UVM_ERROR testbench.sv(853) @ 1141610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12418 
# 
# UVM_ERROR testbench.sv(853) @ 1141810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23510 
# 
# UVM_ERROR testbench.sv(853) @ 1142010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39458 
# 
# UVM_ERROR testbench.sv(853) @ 1142210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8260 
# 
# UVM_ERROR testbench.sv(853) @ 1142410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18395 
# 
# UVM_ERROR testbench.sv(853) @ 1142610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6099 
# 
# UVM_ERROR testbench.sv(853) @ 1142810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38940 
# 
# UVM_ERROR testbench.sv(853) @ 1143010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8610 
# 
# UVM_ERROR testbench.sv(853) @ 1143210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59100 
# 
# UVM_ERROR testbench.sv(853) @ 1143410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50217 
# 
# UVM_ERROR testbench.sv(853) @ 1143610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16100 
# 
# UVM_ERROR testbench.sv(853) @ 1143810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28105 
# 
# UVM_ERROR testbench.sv(853) @ 1144010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30194 
# 
# UVM_ERROR testbench.sv(853) @ 1144210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17364 
# 
# UVM_ERROR testbench.sv(853) @ 1144410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48677 
# 
# UVM_ERROR testbench.sv(853) @ 1144610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60304 
# 
# UVM_ERROR testbench.sv(853) @ 1144810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16911 
# 
# UVM_ERROR testbench.sv(853) @ 1145010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16974 
# 
# UVM_ERROR testbench.sv(853) @ 1145210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55417 
# 
# UVM_ERROR testbench.sv(853) @ 1145410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41262 
# 
# UVM_ERROR testbench.sv(853) @ 1145610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41907 
# 
# UVM_ERROR testbench.sv(853) @ 1145810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22207 
# 
# UVM_ERROR testbench.sv(853) @ 1146010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48108 
# 
# UVM_ERROR testbench.sv(853) @ 1146210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49870 
# 
# UVM_ERROR testbench.sv(853) @ 1146410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26973 
# 
# UVM_ERROR testbench.sv(853) @ 1146610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20044 
# 
# UVM_ERROR testbench.sv(853) @ 1146810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6604 
# 
# UVM_ERROR testbench.sv(853) @ 1147010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49438 
# 
# UVM_ERROR testbench.sv(853) @ 1147210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54738 
# 
# UVM_ERROR testbench.sv(853) @ 1147410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18605 
# 
# UVM_ERROR testbench.sv(853) @ 1147610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22121 
# 
# UVM_ERROR testbench.sv(853) @ 1147810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2037 
# 
# UVM_ERROR testbench.sv(853) @ 1148010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19827 
# 
# UVM_ERROR testbench.sv(853) @ 1148210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48441 
# 
# UVM_ERROR testbench.sv(853) @ 1148410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42596 
# 
# UVM_ERROR testbench.sv(853) @ 1148610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61128 
# 
# UVM_ERROR testbench.sv(853) @ 1148810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8916 
# 
# UVM_ERROR testbench.sv(853) @ 1149010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15460 
# 
# UVM_ERROR testbench.sv(853) @ 1149210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26501 
# 
# UVM_ERROR testbench.sv(853) @ 1149410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49016 
# 
# UVM_ERROR testbench.sv(853) @ 1149610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43885 
# 
# UVM_ERROR testbench.sv(853) @ 1149810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19243 
# 
# UVM_ERROR testbench.sv(853) @ 1150010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54815 
# 
# UVM_ERROR testbench.sv(853) @ 1150210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18547 
# 
# UVM_ERROR testbench.sv(853) @ 1150410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13776 
# 
# UVM_ERROR testbench.sv(853) @ 1150610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12175 
# 
# UVM_ERROR testbench.sv(853) @ 1150810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38118 
# 
# UVM_ERROR testbench.sv(853) @ 1151010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19524 
# 
# UVM_ERROR testbench.sv(853) @ 1151210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58236 
# 
# UVM_ERROR testbench.sv(853) @ 1151410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57357 
# 
# UVM_ERROR testbench.sv(853) @ 1151610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10510 
# 
# UVM_ERROR testbench.sv(853) @ 1151810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42149 
# 
# UVM_ERROR testbench.sv(853) @ 1152010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55793 
# 
# UVM_ERROR testbench.sv(853) @ 1152210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44698 
# 
# UVM_ERROR testbench.sv(853) @ 1152410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  308 
# 
# UVM_ERROR testbench.sv(853) @ 1152610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16306 
# 
# UVM_ERROR testbench.sv(853) @ 1152810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47063 
# 
# UVM_ERROR testbench.sv(853) @ 1153010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21353 
# 
# UVM_ERROR testbench.sv(853) @ 1153210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21505 
# 
# UVM_ERROR testbench.sv(853) @ 1153410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27515 
# 
# UVM_ERROR testbench.sv(853) @ 1153610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44649 
# 
# UVM_ERROR testbench.sv(853) @ 1153810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54905 
# 
# UVM_ERROR testbench.sv(853) @ 1154010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31325 
# 
# UVM_ERROR testbench.sv(853) @ 1154210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25535 
# 
# UVM_ERROR testbench.sv(853) @ 1154410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46192 
# 
# UVM_ERROR testbench.sv(853) @ 1154610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34535 
# 
# UVM_ERROR testbench.sv(853) @ 1154810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40203 
# 
# UVM_ERROR testbench.sv(853) @ 1155010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25522 
# 
# UVM_ERROR testbench.sv(853) @ 1155210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50238 
# 
# UVM_ERROR testbench.sv(853) @ 1155410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40867 
# 
# UVM_ERROR testbench.sv(853) @ 1155610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6574 
# 
# UVM_ERROR testbench.sv(853) @ 1155810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22371 
# 
# UVM_ERROR testbench.sv(853) @ 1156010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4273 
# 
# UVM_ERROR testbench.sv(853) @ 1156210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5697 
# 
# UVM_ERROR testbench.sv(853) @ 1156410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28903 
# 
# UVM_ERROR testbench.sv(853) @ 1156610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27891 
# 
# UVM_ERROR testbench.sv(853) @ 1156810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60639 
# 
# UVM_ERROR testbench.sv(853) @ 1157010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16493 
# 
# UVM_ERROR testbench.sv(853) @ 1157210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22405 
# 
# UVM_ERROR testbench.sv(853) @ 1157410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28195 
# 
# UVM_ERROR testbench.sv(853) @ 1157610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50508 
# 
# UVM_ERROR testbench.sv(853) @ 1157810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4363 
# 
# UVM_ERROR testbench.sv(853) @ 1158010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53019 
# 
# UVM_ERROR testbench.sv(853) @ 1158210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3023 
# 
# UVM_ERROR testbench.sv(853) @ 1158410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37887 
# 
# UVM_ERROR testbench.sv(853) @ 1158610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  951 
# 
# UVM_ERROR testbench.sv(853) @ 1158810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13463 
# 
# UVM_ERROR testbench.sv(853) @ 1159010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10444 
# 
# UVM_ERROR testbench.sv(853) @ 1159210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7156 
# 
# UVM_ERROR testbench.sv(853) @ 1159410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5728 
# 
# UVM_ERROR testbench.sv(853) @ 1159610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55425 
# 
# UVM_ERROR testbench.sv(853) @ 1159810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48561 
# 
# UVM_ERROR testbench.sv(853) @ 1160010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50665 
# 
# UVM_ERROR testbench.sv(853) @ 1160210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38939 
# 
# UVM_ERROR testbench.sv(853) @ 1160410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58276 
# 
# UVM_ERROR testbench.sv(853) @ 1160610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37521 
# 
# UVM_ERROR testbench.sv(853) @ 1160810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35635 
# 
# UVM_ERROR testbench.sv(853) @ 1161010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40122 
# 
# UVM_ERROR testbench.sv(853) @ 1161210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45604 
# 
# UVM_ERROR testbench.sv(853) @ 1161410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16445 
# 
# UVM_ERROR testbench.sv(853) @ 1161610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31861 
# 
# UVM_ERROR testbench.sv(853) @ 1161810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28457 
# 
# UVM_ERROR testbench.sv(853) @ 1162010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13293 
# 
# UVM_ERROR testbench.sv(853) @ 1162210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23964 
# 
# UVM_ERROR testbench.sv(853) @ 1162410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36790 
# 
# UVM_ERROR testbench.sv(853) @ 1162610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57889 
# 
# UVM_ERROR testbench.sv(853) @ 1162810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17404 
# 
# UVM_ERROR testbench.sv(853) @ 1163010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48027 
# 
# UVM_ERROR testbench.sv(853) @ 1163210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30062 
# 
# UVM_ERROR testbench.sv(853) @ 1163410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25901 
# 
# UVM_ERROR testbench.sv(853) @ 1163610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  558 
# 
# UVM_ERROR testbench.sv(853) @ 1163810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52467 
# 
# UVM_ERROR testbench.sv(853) @ 1164010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6270 
# 
# UVM_ERROR testbench.sv(853) @ 1164210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3135 
# 
# UVM_ERROR testbench.sv(853) @ 1164410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59612 
# 
# UVM_ERROR testbench.sv(853) @ 1164610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36476 
# 
# UVM_ERROR testbench.sv(853) @ 1164810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28230 
# 
# UVM_ERROR testbench.sv(853) @ 1165010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48971 
# 
# UVM_ERROR testbench.sv(853) @ 1165210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38148 
# 
# UVM_ERROR testbench.sv(853) @ 1165410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2553 
# 
# UVM_ERROR testbench.sv(853) @ 1165610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  762 
# 
# UVM_ERROR testbench.sv(853) @ 1165810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35846 
# 
# UVM_ERROR testbench.sv(853) @ 1166010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37327 
# 
# UVM_ERROR testbench.sv(853) @ 1166210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41068 
# 
# UVM_ERROR testbench.sv(853) @ 1166410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23659 
# 
# UVM_ERROR testbench.sv(853) @ 1166610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36595 
# 
# UVM_ERROR testbench.sv(853) @ 1166810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40317 
# 
# UVM_ERROR testbench.sv(853) @ 1167010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35095 
# 
# UVM_ERROR testbench.sv(853) @ 1167210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55848 
# 
# UVM_ERROR testbench.sv(853) @ 1167410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15668 
# 
# UVM_ERROR testbench.sv(853) @ 1167610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31483 
# 
# UVM_ERROR testbench.sv(853) @ 1167810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4250 
# 
# UVM_ERROR testbench.sv(853) @ 1168010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18037 
# 
# UVM_ERROR testbench.sv(853) @ 1168210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22545 
# 
# UVM_ERROR testbench.sv(853) @ 1168410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31064 
# 
# UVM_ERROR testbench.sv(853) @ 1168610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53089 
# 
# UVM_ERROR testbench.sv(853) @ 1168810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10764 
# 
# UVM_ERROR testbench.sv(853) @ 1169010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32345 
# 
# UVM_ERROR testbench.sv(853) @ 1169210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15978 
# 
# UVM_ERROR testbench.sv(853) @ 1169410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34648 
# 
# UVM_ERROR testbench.sv(853) @ 1169610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50785 
# 
# UVM_ERROR testbench.sv(853) @ 1169810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8843 
# 
# UVM_ERROR testbench.sv(853) @ 1170010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22929 
# 
# UVM_ERROR testbench.sv(853) @ 1170210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8098 
# 
# UVM_ERROR testbench.sv(853) @ 1170410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60972 
# 
# UVM_ERROR testbench.sv(853) @ 1170610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54118 
# 
# UVM_ERROR testbench.sv(853) @ 1170810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53199 
# 
# UVM_ERROR testbench.sv(853) @ 1171010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60480 
# 
# UVM_ERROR testbench.sv(853) @ 1171210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46726 
# 
# UVM_ERROR testbench.sv(853) @ 1171410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29303 
# 
# UVM_ERROR testbench.sv(853) @ 1171610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  160 
# 
# UVM_ERROR testbench.sv(853) @ 1171810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57767 
# 
# UVM_ERROR testbench.sv(853) @ 1172010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39197 
# 
# UVM_ERROR testbench.sv(853) @ 1172210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40053 
# 
# UVM_ERROR testbench.sv(853) @ 1172410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18547 
# 
# UVM_ERROR testbench.sv(853) @ 1172610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60886 
# 
# UVM_ERROR testbench.sv(853) @ 1172810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7817 
# 
# UVM_ERROR testbench.sv(853) @ 1173010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32824 
# 
# UVM_ERROR testbench.sv(853) @ 1173210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61342 
# 
# UVM_ERROR testbench.sv(853) @ 1173410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7593 
# 
# UVM_ERROR testbench.sv(853) @ 1173610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60861 
# 
# UVM_ERROR testbench.sv(853) @ 1173810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35293 
# 
# UVM_ERROR testbench.sv(853) @ 1174010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12186 
# 
# UVM_ERROR testbench.sv(853) @ 1174210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23985 
# 
# UVM_ERROR testbench.sv(853) @ 1174410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57123 
# 
# UVM_ERROR testbench.sv(853) @ 1174610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32466 
# 
# UVM_ERROR testbench.sv(853) @ 1174810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39568 
# 
# UVM_ERROR testbench.sv(853) @ 1175010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55210 
# 
# UVM_ERROR testbench.sv(853) @ 1175210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44171 
# 
# UVM_ERROR testbench.sv(853) @ 1175410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42184 
# 
# UVM_ERROR testbench.sv(853) @ 1175610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12308 
# 
# UVM_ERROR testbench.sv(853) @ 1175810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31837 
# 
# UVM_ERROR testbench.sv(853) @ 1176010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54984 
# 
# UVM_ERROR testbench.sv(853) @ 1176210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40411 
# 
# UVM_ERROR testbench.sv(853) @ 1176410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52249 
# 
# UVM_ERROR testbench.sv(853) @ 1176610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30384 
# 
# UVM_ERROR testbench.sv(853) @ 1176810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40766 
# 
# UVM_ERROR testbench.sv(853) @ 1177010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12868 
# 
# UVM_ERROR testbench.sv(853) @ 1177210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30740 
# 
# UVM_ERROR testbench.sv(853) @ 1177410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18620 
# 
# UVM_ERROR testbench.sv(853) @ 1177610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29225 
# 
# UVM_ERROR testbench.sv(853) @ 1177810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35478 
# 
# UVM_ERROR testbench.sv(853) @ 1178010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51505 
# 
# UVM_ERROR testbench.sv(853) @ 1178210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26781 
# 
# UVM_ERROR testbench.sv(853) @ 1178410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39457 
# 
# UVM_ERROR testbench.sv(853) @ 1178610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46688 
# 
# UVM_ERROR testbench.sv(853) @ 1178810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57451 
# 
# UVM_ERROR testbench.sv(853) @ 1179010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14129 
# 
# UVM_ERROR testbench.sv(853) @ 1179210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20823 
# 
# UVM_ERROR testbench.sv(853) @ 1179410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51172 
# 
# UVM_ERROR testbench.sv(853) @ 1179610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14716 
# 
# UVM_ERROR testbench.sv(853) @ 1179810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3185 
# 
# UVM_ERROR testbench.sv(853) @ 1180010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42124 
# 
# UVM_ERROR testbench.sv(853) @ 1180210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16798 
# 
# UVM_ERROR testbench.sv(853) @ 1180410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56053 
# 
# UVM_ERROR testbench.sv(853) @ 1180610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31839 
# 
# UVM_ERROR testbench.sv(853) @ 1180810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54788 
# 
# UVM_ERROR testbench.sv(853) @ 1181010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8334 
# 
# UVM_ERROR testbench.sv(853) @ 1181210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9348 
# 
# UVM_ERROR testbench.sv(853) @ 1181410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5751 
# 
# UVM_ERROR testbench.sv(853) @ 1181610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3199 
# 
# UVM_ERROR testbench.sv(853) @ 1181810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27069 
# 
# UVM_ERROR testbench.sv(853) @ 1182010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42174 
# 
# UVM_ERROR testbench.sv(853) @ 1182210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33528 
# 
# UVM_ERROR testbench.sv(853) @ 1182410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50286 
# 
# UVM_ERROR testbench.sv(853) @ 1182610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54917 
# 
# UVM_ERROR testbench.sv(853) @ 1182810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58215 
# 
# UVM_ERROR testbench.sv(853) @ 1183010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41436 
# 
# UVM_ERROR testbench.sv(853) @ 1183210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32870 
# 
# UVM_ERROR testbench.sv(853) @ 1183410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41396 
# 
# UVM_ERROR testbench.sv(853) @ 1183610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11820 
# 
# UVM_ERROR testbench.sv(853) @ 1183810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37505 
# 
# UVM_ERROR testbench.sv(853) @ 1184010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46872 
# 
# UVM_ERROR testbench.sv(853) @ 1184210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41561 
# 
# UVM_ERROR testbench.sv(853) @ 1184410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13560 
# 
# UVM_ERROR testbench.sv(853) @ 1184610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57809 
# 
# UVM_ERROR testbench.sv(853) @ 1184810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31212 
# 
# UVM_ERROR testbench.sv(853) @ 1185010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37496 
# 
# UVM_ERROR testbench.sv(853) @ 1185210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15504 
# 
# UVM_ERROR testbench.sv(853) @ 1185410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43313 
# 
# UVM_ERROR testbench.sv(853) @ 1185610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51533 
# 
# UVM_ERROR testbench.sv(853) @ 1185810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45433 
# 
# UVM_ERROR testbench.sv(853) @ 1186010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53969 
# 
# UVM_ERROR testbench.sv(853) @ 1186210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32436 
# 
# UVM_ERROR testbench.sv(853) @ 1186410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5820 
# 
# UVM_ERROR testbench.sv(853) @ 1186610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23561 
# 
# UVM_ERROR testbench.sv(853) @ 1186810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35221 
# 
# UVM_ERROR testbench.sv(853) @ 1187010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24102 
# 
# UVM_ERROR testbench.sv(853) @ 1187210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22595 
# 
# UVM_ERROR testbench.sv(853) @ 1187410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15898 
# 
# UVM_ERROR testbench.sv(853) @ 1187610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35017 
# 
# UVM_ERROR testbench.sv(853) @ 1187810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3875 
# 
# UVM_ERROR testbench.sv(853) @ 1188010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39598 
# 
# UVM_ERROR testbench.sv(853) @ 1188210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35980 
# 
# UVM_ERROR testbench.sv(853) @ 1188410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42427 
# 
# UVM_ERROR testbench.sv(853) @ 1188610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50038 
# 
# UVM_ERROR testbench.sv(853) @ 1188810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8796 
# 
# UVM_ERROR testbench.sv(853) @ 1189010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33652 
# 
# UVM_ERROR testbench.sv(853) @ 1189210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34880 
# 
# UVM_ERROR testbench.sv(853) @ 1189410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30177 
# 
# UVM_ERROR testbench.sv(853) @ 1189610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47848 
# 
# UVM_ERROR testbench.sv(853) @ 1189810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23578 
# 
# UVM_ERROR testbench.sv(853) @ 1190010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53721 
# 
# UVM_ERROR testbench.sv(853) @ 1190210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22684 
# 
# UVM_ERROR testbench.sv(853) @ 1190410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30520 
# 
# UVM_ERROR testbench.sv(853) @ 1190610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56015 
# 
# UVM_ERROR testbench.sv(853) @ 1190810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17627 
# 
# UVM_ERROR testbench.sv(853) @ 1191010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54629 
# 
# UVM_ERROR testbench.sv(853) @ 1191210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14925 
# 
# UVM_ERROR testbench.sv(853) @ 1191410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39409 
# 
# UVM_ERROR testbench.sv(853) @ 1191610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2384 
# 
# UVM_ERROR testbench.sv(853) @ 1191810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21423 
# 
# UVM_ERROR testbench.sv(853) @ 1192010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39132 
# 
# UVM_ERROR testbench.sv(853) @ 1192210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41042 
# 
# UVM_ERROR testbench.sv(853) @ 1192410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8035 
# 
# UVM_ERROR testbench.sv(853) @ 1192610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15785 
# 
# UVM_ERROR testbench.sv(853) @ 1192810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11254 
# 
# UVM_ERROR testbench.sv(853) @ 1193010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13762 
# 
# UVM_ERROR testbench.sv(853) @ 1193210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20171 
# 
# UVM_ERROR testbench.sv(853) @ 1193410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1307 
# 
# UVM_ERROR testbench.sv(853) @ 1193610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22997 
# 
# UVM_ERROR testbench.sv(853) @ 1193810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9834 
# 
# UVM_ERROR testbench.sv(853) @ 1194010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23585 
# 
# UVM_ERROR testbench.sv(853) @ 1194210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29218 
# 
# UVM_ERROR testbench.sv(853) @ 1194410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27510 
# 
# UVM_ERROR testbench.sv(853) @ 1194610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33183 
# 
# UVM_ERROR testbench.sv(853) @ 1194810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40734 
# 
# UVM_ERROR testbench.sv(853) @ 1195010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33375 
# 
# UVM_ERROR testbench.sv(853) @ 1195210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56846 
# 
# UVM_ERROR testbench.sv(853) @ 1195410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18095 
# 
# UVM_ERROR testbench.sv(853) @ 1195610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31657 
# 
# UVM_ERROR testbench.sv(853) @ 1195810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19553 
# 
# UVM_ERROR testbench.sv(853) @ 1196010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29796 
# 
# UVM_ERROR testbench.sv(853) @ 1196210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3923 
# 
# UVM_ERROR testbench.sv(853) @ 1196410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20536 
# 
# UVM_ERROR testbench.sv(853) @ 1196610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48152 
# 
# UVM_ERROR testbench.sv(853) @ 1196810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20763 
# 
# UVM_ERROR testbench.sv(853) @ 1197010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30159 
# 
# UVM_ERROR testbench.sv(853) @ 1197210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56654 
# 
# UVM_ERROR testbench.sv(853) @ 1197410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46989 
# 
# UVM_ERROR testbench.sv(853) @ 1197610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28783 
# 
# UVM_ERROR testbench.sv(853) @ 1197810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49607 
# 
# UVM_ERROR testbench.sv(853) @ 1198010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39855 
# 
# UVM_ERROR testbench.sv(853) @ 1198210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46530 
# 
# UVM_ERROR testbench.sv(853) @ 1198410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35353 
# 
# UVM_ERROR testbench.sv(853) @ 1198610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59768 
# 
# UVM_ERROR testbench.sv(853) @ 1198810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61075 
# 
# UVM_ERROR testbench.sv(853) @ 1199010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49261 
# 
# UVM_ERROR testbench.sv(853) @ 1199210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30145 
# 
# UVM_ERROR testbench.sv(853) @ 1199410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12592 
# 
# UVM_ERROR testbench.sv(853) @ 1199610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19004 
# 
# UVM_ERROR testbench.sv(853) @ 1199810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14742 
# 
# UVM_ERROR testbench.sv(853) @ 1200010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42949 
# 
# UVM_ERROR testbench.sv(853) @ 1200210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19105 
# 
# UVM_ERROR testbench.sv(853) @ 1200410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16364 
# 
# UVM_ERROR testbench.sv(853) @ 1200610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43163 
# 
# UVM_ERROR testbench.sv(853) @ 1200810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41481 
# 
# UVM_ERROR testbench.sv(853) @ 1201010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17841 
# 
# UVM_ERROR testbench.sv(853) @ 1201210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8237 
# 
# UVM_ERROR testbench.sv(853) @ 1201410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  511 
# 
# UVM_ERROR testbench.sv(853) @ 1201610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44035 
# 
# UVM_ERROR testbench.sv(853) @ 1201810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11758 
# 
# UVM_ERROR testbench.sv(853) @ 1202010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52599 
# 
# UVM_ERROR testbench.sv(853) @ 1202210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30048 
# 
# UVM_ERROR testbench.sv(853) @ 1202410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55273 
# 
# UVM_ERROR testbench.sv(853) @ 1202610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28154 
# 
# UVM_ERROR testbench.sv(853) @ 1202810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57508 
# 
# UVM_ERROR testbench.sv(853) @ 1203010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5503 
# 
# UVM_ERROR testbench.sv(853) @ 1203210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34211 
# 
# UVM_ERROR testbench.sv(853) @ 1203410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56445 
# 
# UVM_ERROR testbench.sv(853) @ 1203610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42461 
# 
# UVM_ERROR testbench.sv(853) @ 1203810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28380 
# 
# UVM_ERROR testbench.sv(853) @ 1204010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40956 
# 
# UVM_ERROR testbench.sv(853) @ 1204210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50961 
# 
# UVM_ERROR testbench.sv(853) @ 1204410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5192 
# 
# UVM_ERROR testbench.sv(853) @ 1204610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60149 
# 
# UVM_ERROR testbench.sv(853) @ 1204810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23447 
# 
# UVM_ERROR testbench.sv(853) @ 1205010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32532 
# 
# UVM_ERROR testbench.sv(853) @ 1205210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43076 
# 
# UVM_ERROR testbench.sv(853) @ 1205410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36367 
# 
# UVM_ERROR testbench.sv(853) @ 1205610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54395 
# 
# UVM_ERROR testbench.sv(853) @ 1205810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9784 
# 
# UVM_ERROR testbench.sv(853) @ 1206010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8194 
# 
# UVM_ERROR testbench.sv(853) @ 1206210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22416 
# 
# UVM_ERROR testbench.sv(853) @ 1206410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49546 
# 
# UVM_ERROR testbench.sv(853) @ 1206610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61287 
# 
# UVM_ERROR testbench.sv(853) @ 1206810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38197 
# 
# UVM_ERROR testbench.sv(853) @ 1207010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23548 
# 
# UVM_ERROR testbench.sv(853) @ 1207210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12725 
# 
# UVM_ERROR testbench.sv(853) @ 1207410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9216 
# 
# UVM_ERROR testbench.sv(853) @ 1207610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2956 
# 
# UVM_ERROR testbench.sv(853) @ 1207810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55278 
# 
# UVM_ERROR testbench.sv(853) @ 1208010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37256 
# 
# UVM_ERROR testbench.sv(853) @ 1208210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56524 
# 
# UVM_ERROR testbench.sv(853) @ 1208410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4797 
# 
# UVM_ERROR testbench.sv(853) @ 1208610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29452 
# 
# UVM_ERROR testbench.sv(853) @ 1208810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9287 
# 
# UVM_ERROR testbench.sv(853) @ 1209010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7272 
# 
# UVM_ERROR testbench.sv(853) @ 1209210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57266 
# 
# UVM_ERROR testbench.sv(853) @ 1209410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44346 
# 
# UVM_ERROR testbench.sv(853) @ 1209610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32927 
# 
# UVM_ERROR testbench.sv(853) @ 1209810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28197 
# 
# UVM_ERROR testbench.sv(853) @ 1210010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56825 
# 
# UVM_ERROR testbench.sv(853) @ 1210210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2109 
# 
# UVM_ERROR testbench.sv(853) @ 1210410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47844 
# 
# UVM_ERROR testbench.sv(853) @ 1210610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22118 
# 
# UVM_ERROR testbench.sv(853) @ 1210810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49856 
# 
# UVM_ERROR testbench.sv(853) @ 1211010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23597 
# 
# UVM_ERROR testbench.sv(853) @ 1211210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59506 
# 
# UVM_ERROR testbench.sv(853) @ 1211410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48091 
# 
# UVM_ERROR testbench.sv(853) @ 1211610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4647 
# 
# UVM_ERROR testbench.sv(853) @ 1211810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20718 
# 
# UVM_ERROR testbench.sv(853) @ 1212010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2892 
# 
# UVM_ERROR testbench.sv(853) @ 1212210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59770 
# 
# UVM_ERROR testbench.sv(853) @ 1212410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6736 
# 
# UVM_ERROR testbench.sv(853) @ 1212610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21169 
# 
# UVM_ERROR testbench.sv(853) @ 1212810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10470 
# 
# UVM_ERROR testbench.sv(853) @ 1213010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6782 
# 
# UVM_ERROR testbench.sv(853) @ 1213210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40745 
# 
# UVM_ERROR testbench.sv(853) @ 1213410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7303 
# 
# UVM_ERROR testbench.sv(853) @ 1213610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33084 
# 
# UVM_ERROR testbench.sv(853) @ 1213810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17177 
# 
# UVM_ERROR testbench.sv(853) @ 1214010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12863 
# 
# UVM_ERROR testbench.sv(853) @ 1214210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38300 
# 
# UVM_ERROR testbench.sv(853) @ 1214410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19243 
# 
# UVM_ERROR testbench.sv(853) @ 1214610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44004 
# 
# UVM_ERROR testbench.sv(853) @ 1214810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39348 
# 
# UVM_ERROR testbench.sv(853) @ 1215010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15669 
# 
# UVM_ERROR testbench.sv(853) @ 1215210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19210 
# 
# UVM_ERROR testbench.sv(853) @ 1215410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14492 
# 
# UVM_ERROR testbench.sv(853) @ 1215610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17581 
# 
# UVM_ERROR testbench.sv(853) @ 1215810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58867 
# 
# UVM_ERROR testbench.sv(853) @ 1216010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56354 
# 
# UVM_ERROR testbench.sv(853) @ 1216210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2690 
# 
# UVM_ERROR testbench.sv(853) @ 1216410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36236 
# 
# UVM_ERROR testbench.sv(853) @ 1216610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53561 
# 
# UVM_ERROR testbench.sv(853) @ 1216810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37340 
# 
# UVM_ERROR testbench.sv(853) @ 1217010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26997 
# 
# UVM_ERROR testbench.sv(853) @ 1217210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40214 
# 
# UVM_ERROR testbench.sv(853) @ 1217410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53553 
# 
# UVM_ERROR testbench.sv(853) @ 1217610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2198 
# 
# UVM_ERROR testbench.sv(853) @ 1217810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20710 
# 
# UVM_ERROR testbench.sv(853) @ 1218010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32167 
# 
# UVM_ERROR testbench.sv(853) @ 1218210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44250 
# 
# UVM_ERROR testbench.sv(853) @ 1218410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8757 
# 
# UVM_ERROR testbench.sv(853) @ 1218610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6574 
# 
# UVM_ERROR testbench.sv(853) @ 1218810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28011 
# 
# UVM_ERROR testbench.sv(853) @ 1219010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30296 
# 
# UVM_ERROR testbench.sv(853) @ 1219210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20711 
# 
# UVM_ERROR testbench.sv(853) @ 1219410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20150 
# 
# UVM_ERROR testbench.sv(853) @ 1219610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54342 
# 
# UVM_ERROR testbench.sv(853) @ 1219810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26557 
# 
# UVM_ERROR testbench.sv(853) @ 1220010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56519 
# 
# UVM_ERROR testbench.sv(853) @ 1220210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8913 
# 
# UVM_ERROR testbench.sv(853) @ 1220410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18571 
# 
# UVM_ERROR testbench.sv(853) @ 1220610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6726 
# 
# UVM_ERROR testbench.sv(853) @ 1220810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33459 
# 
# UVM_ERROR testbench.sv(853) @ 1221010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5603 
# 
# UVM_ERROR testbench.sv(853) @ 1221210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53276 
# 
# UVM_ERROR testbench.sv(853) @ 1221410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38893 
# 
# UVM_ERROR testbench.sv(853) @ 1221610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40072 
# 
# UVM_ERROR testbench.sv(853) @ 1221810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6685 
# 
# UVM_ERROR testbench.sv(853) @ 1222010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50298 
# 
# UVM_ERROR testbench.sv(853) @ 1222210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19035 
# 
# UVM_ERROR testbench.sv(853) @ 1222410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14780 
# 
# UVM_ERROR testbench.sv(853) @ 1222610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17677 
# 
# UVM_ERROR testbench.sv(853) @ 1222810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9017 
# 
# UVM_ERROR testbench.sv(853) @ 1223010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50141 
# 
# UVM_ERROR testbench.sv(853) @ 1223210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11183 
# 
# UVM_ERROR testbench.sv(853) @ 1223410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19438 
# 
# UVM_ERROR testbench.sv(853) @ 1223610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34941 
# 
# UVM_ERROR testbench.sv(853) @ 1223810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8426 
# 
# UVM_ERROR testbench.sv(853) @ 1224010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48351 
# 
# UVM_ERROR testbench.sv(853) @ 1224210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20539 
# 
# UVM_ERROR testbench.sv(853) @ 1224410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4681 
# 
# UVM_ERROR testbench.sv(853) @ 1224610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45357 
# 
# UVM_ERROR testbench.sv(853) @ 1224810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37608 
# 
# UVM_ERROR testbench.sv(853) @ 1225010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9445 
# 
# UVM_ERROR testbench.sv(853) @ 1225210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  619 
# 
# UVM_ERROR testbench.sv(853) @ 1225410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14737 
# 
# UVM_ERROR testbench.sv(853) @ 1225610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29895 
# 
# UVM_ERROR testbench.sv(853) @ 1225810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44755 
# 
# UVM_ERROR testbench.sv(853) @ 1226010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57170 
# 
# UVM_ERROR testbench.sv(853) @ 1226210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22814 
# 
# UVM_ERROR testbench.sv(853) @ 1226410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51590 
# 
# UVM_ERROR testbench.sv(853) @ 1226610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5712 
# 
# UVM_ERROR testbench.sv(853) @ 1226810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6446 
# 
# UVM_ERROR testbench.sv(853) @ 1227010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47934 
# 
# UVM_ERROR testbench.sv(853) @ 1227210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24938 
# 
# UVM_ERROR testbench.sv(853) @ 1227410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52274 
# 
# UVM_ERROR testbench.sv(853) @ 1227610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51617 
# 
# UVM_ERROR testbench.sv(853) @ 1227810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51686 
# 
# UVM_ERROR testbench.sv(853) @ 1228010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51903 
# 
# UVM_ERROR testbench.sv(853) @ 1228210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23985 
# 
# UVM_ERROR testbench.sv(853) @ 1228410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13234 
# 
# UVM_ERROR testbench.sv(853) @ 1228610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25293 
# 
# UVM_ERROR testbench.sv(853) @ 1228810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32989 
# 
# UVM_ERROR testbench.sv(853) @ 1229010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55244 
# 
# UVM_ERROR testbench.sv(853) @ 1229210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18571 
# 
# UVM_ERROR testbench.sv(853) @ 1229410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22622 
# 
# UVM_ERROR testbench.sv(853) @ 1229610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4582 
# 
# UVM_ERROR testbench.sv(853) @ 1229810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54638 
# 
# UVM_ERROR testbench.sv(853) @ 1230010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41425 
# 
# UVM_ERROR testbench.sv(853) @ 1230210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39373 
# 
# UVM_ERROR testbench.sv(853) @ 1230410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38288 
# 
# UVM_ERROR testbench.sv(853) @ 1230610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53994 
# 
# UVM_ERROR testbench.sv(853) @ 1230810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20812 
# 
# UVM_ERROR testbench.sv(853) @ 1231010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48114 
# 
# UVM_ERROR testbench.sv(853) @ 1231210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36111 
# 
# UVM_ERROR testbench.sv(853) @ 1231410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60536 
# 
# UVM_ERROR testbench.sv(853) @ 1231610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60065 
# 
# UVM_ERROR testbench.sv(853) @ 1231810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28878 
# 
# UVM_ERROR testbench.sv(853) @ 1232010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47569 
# 
# UVM_ERROR testbench.sv(853) @ 1232210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54934 
# 
# UVM_ERROR testbench.sv(853) @ 1232410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22582 
# 
# UVM_ERROR testbench.sv(853) @ 1232610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48101 
# 
# UVM_ERROR testbench.sv(853) @ 1232810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42343 
# 
# UVM_ERROR testbench.sv(853) @ 1233010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41183 
# 
# UVM_ERROR testbench.sv(853) @ 1233210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27109 
# 
# UVM_ERROR testbench.sv(853) @ 1233410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3116 
# 
# UVM_ERROR testbench.sv(853) @ 1233610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23275 
# 
# UVM_ERROR testbench.sv(853) @ 1233810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2726 
# 
# UVM_ERROR testbench.sv(853) @ 1234010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28329 
# 
# UVM_ERROR testbench.sv(853) @ 1234210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  871 
# 
# UVM_ERROR testbench.sv(853) @ 1234410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36346 
# 
# UVM_ERROR testbench.sv(853) @ 1234610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37260 
# 
# UVM_ERROR testbench.sv(853) @ 1234810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49740 
# 
# UVM_ERROR testbench.sv(853) @ 1235010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42501 
# 
# UVM_ERROR testbench.sv(853) @ 1235210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57404 
# 
# UVM_ERROR testbench.sv(853) @ 1235410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5822 
# 
# UVM_ERROR testbench.sv(853) @ 1235610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12884 
# 
# UVM_ERROR testbench.sv(853) @ 1235810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3936 
# 
# UVM_ERROR testbench.sv(853) @ 1236010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44005 
# 
# UVM_ERROR testbench.sv(853) @ 1236210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41013 
# 
# UVM_ERROR testbench.sv(853) @ 1236410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58406 
# 
# UVM_ERROR testbench.sv(853) @ 1236610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57644 
# 
# UVM_ERROR testbench.sv(853) @ 1236810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2918 
# 
# UVM_ERROR testbench.sv(853) @ 1237010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55503 
# 
# UVM_ERROR testbench.sv(853) @ 1237210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53116 
# 
# UVM_ERROR testbench.sv(853) @ 1237410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29509 
# 
# UVM_ERROR testbench.sv(853) @ 1237610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23980 
# 
# UVM_ERROR testbench.sv(853) @ 1237810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21183 
# 
# UVM_ERROR testbench.sv(853) @ 1238010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3724 
# 
# UVM_ERROR testbench.sv(853) @ 1238210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27963 
# 
# UVM_ERROR testbench.sv(853) @ 1238410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52722 
# 
# UVM_ERROR testbench.sv(853) @ 1238610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54568 
# 
# UVM_ERROR testbench.sv(853) @ 1238810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54827 
# 
# UVM_ERROR testbench.sv(853) @ 1239010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52502 
# 
# UVM_ERROR testbench.sv(853) @ 1239210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59034 
# 
# UVM_ERROR testbench.sv(853) @ 1239410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48461 
# 
# UVM_ERROR testbench.sv(853) @ 1239610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  172 
# 
# UVM_ERROR testbench.sv(853) @ 1239810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60879 
# 
# UVM_ERROR testbench.sv(853) @ 1240010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6854 
# 
# UVM_ERROR testbench.sv(853) @ 1240210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15201 
# 
# UVM_ERROR testbench.sv(853) @ 1240410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  237 
# 
# UVM_ERROR testbench.sv(853) @ 1240610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3419 
# 
# UVM_ERROR testbench.sv(853) @ 1240810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48158 
# 
# UVM_ERROR testbench.sv(853) @ 1241010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22962 
# 
# UVM_ERROR testbench.sv(853) @ 1241210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43930 
# 
# UVM_ERROR testbench.sv(853) @ 1241410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7415 
# 
# UVM_ERROR testbench.sv(853) @ 1241610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33849 
# 
# UVM_ERROR testbench.sv(853) @ 1241810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44571 
# 
# UVM_ERROR testbench.sv(853) @ 1242010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40418 
# 
# UVM_ERROR testbench.sv(853) @ 1242210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  416 
# 
# UVM_ERROR testbench.sv(853) @ 1242410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56709 
# 
# UVM_ERROR testbench.sv(853) @ 1242610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44942 
# 
# UVM_ERROR testbench.sv(853) @ 1242810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5891 
# 
# UVM_ERROR testbench.sv(853) @ 1243010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54294 
# 
# UVM_ERROR testbench.sv(853) @ 1243210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26592 
# 
# UVM_ERROR testbench.sv(853) @ 1243410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53301 
# 
# UVM_ERROR testbench.sv(853) @ 1243610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20795 
# 
# UVM_ERROR testbench.sv(853) @ 1243810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41332 
# 
# UVM_ERROR testbench.sv(853) @ 1244010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53882 
# 
# UVM_ERROR testbench.sv(853) @ 1244210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53754 
# 
# UVM_ERROR testbench.sv(853) @ 1244410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40849 
# 
# UVM_ERROR testbench.sv(853) @ 1244610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19652 
# 
# UVM_ERROR testbench.sv(853) @ 1244810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17221 
# 
# UVM_ERROR testbench.sv(853) @ 1245010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1087 
# 
# UVM_ERROR testbench.sv(853) @ 1245210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1818 
# 
# UVM_ERROR testbench.sv(853) @ 1245410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23671 
# 
# UVM_ERROR testbench.sv(853) @ 1245610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8295 
# 
# UVM_ERROR testbench.sv(853) @ 1245810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59410 
# 
# UVM_ERROR testbench.sv(853) @ 1246010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23615 
# 
# UVM_ERROR testbench.sv(853) @ 1246210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17266 
# 
# UVM_ERROR testbench.sv(853) @ 1246410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53940 
# 
# UVM_ERROR testbench.sv(853) @ 1246610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14766 
# 
# UVM_ERROR testbench.sv(853) @ 1246810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54824 
# 
# UVM_ERROR testbench.sv(853) @ 1247010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15061 
# 
# UVM_ERROR testbench.sv(853) @ 1247210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47211 
# 
# UVM_ERROR testbench.sv(853) @ 1247410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55383 
# 
# UVM_ERROR testbench.sv(853) @ 1247610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23852 
# 
# UVM_ERROR testbench.sv(853) @ 1247810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1220 
# 
# UVM_ERROR testbench.sv(853) @ 1248010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36958 
# 
# UVM_ERROR testbench.sv(853) @ 1248210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38504 
# 
# UVM_ERROR testbench.sv(853) @ 1248410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19284 
# 
# UVM_ERROR testbench.sv(853) @ 1248610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15146 
# 
# UVM_ERROR testbench.sv(853) @ 1248810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15502 
# 
# UVM_ERROR testbench.sv(853) @ 1249010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20725 
# 
# UVM_ERROR testbench.sv(853) @ 1249210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32041 
# 
# UVM_ERROR testbench.sv(853) @ 1249410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23753 
# 
# UVM_ERROR testbench.sv(853) @ 1249610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22118 
# 
# UVM_ERROR testbench.sv(853) @ 1249810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21519 
# 
# UVM_ERROR testbench.sv(853) @ 1250010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30355 
# 
# UVM_ERROR testbench.sv(853) @ 1250210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6289 
# 
# UVM_ERROR testbench.sv(853) @ 1250410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27409 
# 
# UVM_ERROR testbench.sv(853) @ 1250610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29988 
# 
# UVM_ERROR testbench.sv(853) @ 1250810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12393 
# 
# UVM_ERROR testbench.sv(853) @ 1251010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9258 
# 
# UVM_ERROR testbench.sv(853) @ 1251210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10002 
# 
# UVM_ERROR testbench.sv(853) @ 1251410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40623 
# 
# UVM_ERROR testbench.sv(853) @ 1251610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57231 
# 
# UVM_ERROR testbench.sv(853) @ 1251810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47268 
# 
# UVM_ERROR testbench.sv(853) @ 1252010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37102 
# 
# UVM_ERROR testbench.sv(853) @ 1252210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60293 
# 
# UVM_ERROR testbench.sv(853) @ 1252410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29594 
# 
# UVM_ERROR testbench.sv(853) @ 1252610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55275 
# 
# UVM_ERROR testbench.sv(853) @ 1252810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1999 
# 
# UVM_ERROR testbench.sv(853) @ 1253010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3191 
# 
# UVM_ERROR testbench.sv(853) @ 1253210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19588 
# 
# UVM_ERROR testbench.sv(853) @ 1253410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14303 
# 
# UVM_ERROR testbench.sv(853) @ 1253610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41333 
# 
# UVM_ERROR testbench.sv(853) @ 1253810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12724 
# 
# UVM_ERROR testbench.sv(853) @ 1254010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30351 
# 
# UVM_ERROR testbench.sv(853) @ 1254210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20414 
# 
# UVM_ERROR testbench.sv(853) @ 1254410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52140 
# 
# UVM_ERROR testbench.sv(853) @ 1254610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7899 
# 
# UVM_ERROR testbench.sv(853) @ 1254810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40193 
# 
# UVM_ERROR testbench.sv(853) @ 1255010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42119 
# 
# UVM_ERROR testbench.sv(853) @ 1255210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3703 
# 
# UVM_ERROR testbench.sv(853) @ 1255410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56902 
# 
# UVM_ERROR testbench.sv(853) @ 1255610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17542 
# 
# UVM_ERROR testbench.sv(853) @ 1255810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10626 
# 
# UVM_ERROR testbench.sv(853) @ 1256010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8300 
# 
# UVM_ERROR testbench.sv(853) @ 1256210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35565 
# 
# UVM_ERROR testbench.sv(853) @ 1256410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23950 
# 
# UVM_ERROR testbench.sv(853) @ 1256610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18987 
# 
# UVM_ERROR testbench.sv(853) @ 1256810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11532 
# 
# UVM_ERROR testbench.sv(853) @ 1257010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42011 
# 
# UVM_ERROR testbench.sv(853) @ 1257210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24312 
# 
# UVM_ERROR testbench.sv(853) @ 1257410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16635 
# 
# UVM_ERROR testbench.sv(853) @ 1257610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27565 
# 
# UVM_ERROR testbench.sv(853) @ 1257810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51957 
# 
# UVM_ERROR testbench.sv(853) @ 1258010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21696 
# 
# UVM_ERROR testbench.sv(853) @ 1258210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45196 
# 
# UVM_ERROR testbench.sv(853) @ 1258410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46599 
# 
# UVM_ERROR testbench.sv(853) @ 1258610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16618 
# 
# UVM_ERROR testbench.sv(853) @ 1258810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41296 
# 
# UVM_ERROR testbench.sv(853) @ 1259010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13695 
# 
# UVM_ERROR testbench.sv(853) @ 1259210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11177 
# 
# UVM_ERROR testbench.sv(853) @ 1259410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18349 
# 
# UVM_ERROR testbench.sv(853) @ 1259610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2710 
# 
# UVM_ERROR testbench.sv(853) @ 1259810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34190 
# 
# UVM_ERROR testbench.sv(853) @ 1260010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23395 
# 
# UVM_ERROR testbench.sv(853) @ 1260210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12530 
# 
# UVM_ERROR testbench.sv(853) @ 1260410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54090 
# 
# UVM_ERROR testbench.sv(853) @ 1260610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45524 
# 
# UVM_ERROR testbench.sv(853) @ 1260810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20503 
# 
# UVM_ERROR testbench.sv(853) @ 1261010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29183 
# 
# UVM_ERROR testbench.sv(853) @ 1261210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55255 
# 
# UVM_ERROR testbench.sv(853) @ 1261410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28945 
# 
# UVM_ERROR testbench.sv(853) @ 1261610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55512 
# 
# UVM_ERROR testbench.sv(853) @ 1261810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57032 
# 
# UVM_ERROR testbench.sv(853) @ 1262010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20057 
# 
# UVM_ERROR testbench.sv(853) @ 1262210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53114 
# 
# UVM_ERROR testbench.sv(853) @ 1262410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42313 
# 
# UVM_ERROR testbench.sv(853) @ 1262610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49415 
# 
# UVM_ERROR testbench.sv(853) @ 1262810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17930 
# 
# UVM_ERROR testbench.sv(853) @ 1263010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51671 
# 
# UVM_ERROR testbench.sv(853) @ 1263210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14170 
# 
# UVM_ERROR testbench.sv(853) @ 1263410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31109 
# 
# UVM_ERROR testbench.sv(853) @ 1263610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49841 
# 
# UVM_ERROR testbench.sv(853) @ 1263810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53113 
# 
# UVM_ERROR testbench.sv(853) @ 1264010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19464 
# 
# UVM_ERROR testbench.sv(853) @ 1264210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5343 
# 
# UVM_ERROR testbench.sv(853) @ 1264410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34383 
# 
# UVM_ERROR testbench.sv(853) @ 1264610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22048 
# 
# UVM_ERROR testbench.sv(853) @ 1264810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49390 
# 
# UVM_ERROR testbench.sv(853) @ 1265010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46592 
# 
# UVM_ERROR testbench.sv(853) @ 1265210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15318 
# 
# UVM_ERROR testbench.sv(853) @ 1265410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23933 
# 
# UVM_ERROR testbench.sv(853) @ 1265610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28049 
# 
# UVM_ERROR testbench.sv(853) @ 1265810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29876 
# 
# UVM_ERROR testbench.sv(853) @ 1266010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3447 
# 
# UVM_ERROR testbench.sv(853) @ 1266210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57514 
# 
# UVM_ERROR testbench.sv(853) @ 1266410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32881 
# 
# UVM_ERROR testbench.sv(853) @ 1266610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41282 
# 
# UVM_ERROR testbench.sv(853) @ 1266810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17163 
# 
# UVM_ERROR testbench.sv(853) @ 1267010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24400 
# 
# UVM_ERROR testbench.sv(853) @ 1267210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54000 
# 
# UVM_ERROR testbench.sv(853) @ 1267410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29867 
# 
# UVM_ERROR testbench.sv(853) @ 1267610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23091 
# 
# UVM_ERROR testbench.sv(853) @ 1267810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49675 
# 
# UVM_ERROR testbench.sv(853) @ 1268010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20678 
# 
# UVM_ERROR testbench.sv(853) @ 1268210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41231 
# 
# UVM_ERROR testbench.sv(853) @ 1268410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55561 
# 
# UVM_ERROR testbench.sv(853) @ 1268610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26986 
# 
# UVM_ERROR testbench.sv(853) @ 1268810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36663 
# 
# UVM_ERROR testbench.sv(853) @ 1269010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5410 
# 
# UVM_ERROR testbench.sv(853) @ 1269210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35637 
# 
# UVM_ERROR testbench.sv(853) @ 1269410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3065 
# 
# UVM_ERROR testbench.sv(853) @ 1269610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6154 
# 
# UVM_ERROR testbench.sv(853) @ 1269810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31547 
# 
# UVM_ERROR testbench.sv(853) @ 1270010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31481 
# 
# UVM_ERROR testbench.sv(853) @ 1270210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16028 
# 
# UVM_ERROR testbench.sv(853) @ 1270410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53494 
# 
# UVM_ERROR testbench.sv(853) @ 1270610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40715 
# 
# UVM_ERROR testbench.sv(853) @ 1270810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10930 
# 
# UVM_ERROR testbench.sv(853) @ 1271010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36582 
# 
# UVM_ERROR testbench.sv(853) @ 1271210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55187 
# 
# UVM_ERROR testbench.sv(853) @ 1271410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11032 
# 
# UVM_ERROR testbench.sv(853) @ 1271610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50040 
# 
# UVM_ERROR testbench.sv(853) @ 1271810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38202 
# 
# UVM_ERROR testbench.sv(853) @ 1272010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38570 
# 
# UVM_ERROR testbench.sv(853) @ 1272210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43028 
# 
# UVM_ERROR testbench.sv(853) @ 1272410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48652 
# 
# UVM_ERROR testbench.sv(853) @ 1272610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  362 
# 
# UVM_ERROR testbench.sv(853) @ 1272810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36608 
# 
# UVM_ERROR testbench.sv(853) @ 1273010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52194 
# 
# UVM_ERROR testbench.sv(853) @ 1273210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57082 
# 
# UVM_ERROR testbench.sv(853) @ 1273410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7485 
# 
# UVM_ERROR testbench.sv(853) @ 1273610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43640 
# 
# UVM_ERROR testbench.sv(853) @ 1273810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52576 
# 
# UVM_ERROR testbench.sv(853) @ 1274010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31027 
# 
# UVM_ERROR testbench.sv(853) @ 1274210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9319 
# 
# UVM_ERROR testbench.sv(853) @ 1274410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  948 
# 
# UVM_ERROR testbench.sv(853) @ 1274610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9862 
# 
# UVM_ERROR testbench.sv(853) @ 1274810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58706 
# 
# UVM_ERROR testbench.sv(853) @ 1275010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1602 
# 
# UVM_ERROR testbench.sv(853) @ 1275210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21583 
# 
# UVM_ERROR testbench.sv(853) @ 1275410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19399 
# 
# UVM_ERROR testbench.sv(853) @ 1275610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33371 
# 
# UVM_ERROR testbench.sv(853) @ 1275810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57675 
# 
# UVM_ERROR testbench.sv(853) @ 1276010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41071 
# 
# UVM_ERROR testbench.sv(853) @ 1276210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4624 
# 
# UVM_ERROR testbench.sv(853) @ 1276410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43038 
# 
# UVM_ERROR testbench.sv(853) @ 1276610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9798 
# 
# UVM_ERROR testbench.sv(853) @ 1276810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26752 
# 
# UVM_ERROR testbench.sv(853) @ 1277010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3002 
# 
# UVM_ERROR testbench.sv(853) @ 1277210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33781 
# 
# UVM_ERROR testbench.sv(853) @ 1277410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8234 
# 
# UVM_ERROR testbench.sv(853) @ 1277610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30239 
# 
# UVM_ERROR testbench.sv(853) @ 1277810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   46 
# 
# UVM_ERROR testbench.sv(853) @ 1278010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  245 
# 
# UVM_ERROR testbench.sv(853) @ 1278210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45782 
# 
# UVM_ERROR testbench.sv(853) @ 1278410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16059 
# 
# UVM_ERROR testbench.sv(853) @ 1278610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15305 
# 
# UVM_ERROR testbench.sv(853) @ 1278810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16378 
# 
# UVM_ERROR testbench.sv(853) @ 1279010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41786 
# 
# UVM_ERROR testbench.sv(853) @ 1279210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14273 
# 
# UVM_ERROR testbench.sv(853) @ 1279410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14295 
# 
# UVM_ERROR testbench.sv(853) @ 1279610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32846 
# 
# UVM_ERROR testbench.sv(853) @ 1279810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46618 
# 
# UVM_ERROR testbench.sv(853) @ 1280010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23752 
# 
# UVM_ERROR testbench.sv(853) @ 1280210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58086 
# 
# UVM_ERROR testbench.sv(853) @ 1280410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58194 
# 
# UVM_ERROR testbench.sv(853) @ 1280610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29925 
# 
# UVM_ERROR testbench.sv(853) @ 1280810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58925 
# 
# UVM_ERROR testbench.sv(853) @ 1281010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31441 
# 
# UVM_ERROR testbench.sv(853) @ 1281210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6626 
# 
# UVM_ERROR testbench.sv(853) @ 1281410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46746 
# 
# UVM_ERROR testbench.sv(853) @ 1281610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8268 
# 
# UVM_ERROR testbench.sv(853) @ 1281810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17324 
# 
# UVM_ERROR testbench.sv(853) @ 1282010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34678 
# 
# UVM_ERROR testbench.sv(853) @ 1282210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23758 
# 
# UVM_ERROR testbench.sv(853) @ 1282410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58995 
# 
# UVM_ERROR testbench.sv(853) @ 1282610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50497 
# 
# UVM_ERROR testbench.sv(853) @ 1282810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40282 
# 
# UVM_ERROR testbench.sv(853) @ 1283010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42595 
# 
# UVM_ERROR testbench.sv(853) @ 1283210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45893 
# 
# UVM_ERROR testbench.sv(853) @ 1283410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54983 
# 
# UVM_ERROR testbench.sv(853) @ 1283610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48493 
# 
# UVM_ERROR testbench.sv(853) @ 1283810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18228 
# 
# UVM_ERROR testbench.sv(853) @ 1284010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50222 
# 
# UVM_ERROR testbench.sv(853) @ 1284210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4910 
# 
# UVM_ERROR testbench.sv(853) @ 1284410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32785 
# 
# UVM_ERROR testbench.sv(853) @ 1284610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50792 
# 
# UVM_ERROR testbench.sv(853) @ 1284810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6744 
# 
# UVM_ERROR testbench.sv(853) @ 1285010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42518 
# 
# UVM_ERROR testbench.sv(853) @ 1285210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52523 
# 
# UVM_ERROR testbench.sv(853) @ 1285410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6720 
# 
# UVM_ERROR testbench.sv(853) @ 1285610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24055 
# 
# UVM_ERROR testbench.sv(853) @ 1285810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23863 
# 
# UVM_ERROR testbench.sv(853) @ 1286010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21702 
# 
# UVM_ERROR testbench.sv(853) @ 1286210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35655 
# 
# UVM_ERROR testbench.sv(853) @ 1286410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1526 
# 
# UVM_ERROR testbench.sv(853) @ 1286610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60528 
# 
# UVM_ERROR testbench.sv(853) @ 1286810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21532 
# 
# UVM_ERROR testbench.sv(853) @ 1287010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51374 
# 
# UVM_ERROR testbench.sv(853) @ 1287210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14348 
# 
# UVM_ERROR testbench.sv(853) @ 1287410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32812 
# 
# UVM_ERROR testbench.sv(853) @ 1287610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3689 
# 
# UVM_ERROR testbench.sv(853) @ 1287810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57694 
# 
# UVM_ERROR testbench.sv(853) @ 1288010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56885 
# 
# UVM_ERROR testbench.sv(853) @ 1288210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4365 
# 
# UVM_ERROR testbench.sv(853) @ 1288410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47436 
# 
# UVM_ERROR testbench.sv(853) @ 1288610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23171 
# 
# UVM_ERROR testbench.sv(853) @ 1288810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10577 
# 
# UVM_ERROR testbench.sv(853) @ 1289010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18308 
# 
# UVM_ERROR testbench.sv(853) @ 1289210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43166 
# 
# UVM_ERROR testbench.sv(853) @ 1289410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45970 
# 
# UVM_ERROR testbench.sv(853) @ 1289610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4098 
# 
# UVM_ERROR testbench.sv(853) @ 1289810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36830 
# 
# UVM_ERROR testbench.sv(853) @ 1290010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11553 
# 
# UVM_ERROR testbench.sv(853) @ 1290210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18600 
# 
# UVM_ERROR testbench.sv(853) @ 1290410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26778 
# 
# UVM_ERROR testbench.sv(853) @ 1290610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9202 
# 
# UVM_ERROR testbench.sv(853) @ 1290810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53531 
# 
# UVM_ERROR testbench.sv(853) @ 1291010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33482 
# 
# UVM_ERROR testbench.sv(853) @ 1291210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47539 
# 
# UVM_ERROR testbench.sv(853) @ 1291410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6554 
# 
# UVM_ERROR testbench.sv(853) @ 1291610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20741 
# 
# UVM_ERROR testbench.sv(853) @ 1291810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10683 
# 
# UVM_ERROR testbench.sv(853) @ 1292010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19198 
# 
# UVM_ERROR testbench.sv(853) @ 1292210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39893 
# 
# UVM_ERROR testbench.sv(853) @ 1292410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29897 
# 
# UVM_ERROR testbench.sv(853) @ 1292610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53887 
# 
# UVM_ERROR testbench.sv(853) @ 1292810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54632 
# 
# UVM_ERROR testbench.sv(853) @ 1293010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40089 
# 
# UVM_ERROR testbench.sv(853) @ 1293210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42942 
# 
# UVM_ERROR testbench.sv(853) @ 1293410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12627 
# 
# UVM_ERROR testbench.sv(853) @ 1293610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50846 
# 
# UVM_ERROR testbench.sv(853) @ 1293810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40491 
# 
# UVM_ERROR testbench.sv(853) @ 1294010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34380 
# 
# UVM_ERROR testbench.sv(853) @ 1294210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34232 
# 
# UVM_ERROR testbench.sv(853) @ 1294410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36358 
# 
# UVM_ERROR testbench.sv(853) @ 1294610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30506 
# 
# UVM_ERROR testbench.sv(853) @ 1294810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30127 
# 
# UVM_ERROR testbench.sv(853) @ 1295010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27896 
# 
# UVM_ERROR testbench.sv(853) @ 1295210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34022 
# 
# UVM_ERROR testbench.sv(853) @ 1295410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19910 
# 
# UVM_ERROR testbench.sv(853) @ 1295610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36607 
# 
# UVM_ERROR testbench.sv(853) @ 1295810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9319 
# 
# UVM_ERROR testbench.sv(853) @ 1296010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52917 
# 
# UVM_ERROR testbench.sv(853) @ 1296210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14044 
# 
# UVM_ERROR testbench.sv(853) @ 1296410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4934 
# 
# UVM_ERROR testbench.sv(853) @ 1296610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40731 
# 
# UVM_ERROR testbench.sv(853) @ 1296810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45511 
# 
# UVM_ERROR testbench.sv(853) @ 1297010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54153 
# 
# UVM_ERROR testbench.sv(853) @ 1297210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35924 
# 
# UVM_ERROR testbench.sv(853) @ 1297410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1188 
# 
# UVM_ERROR testbench.sv(853) @ 1297610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5340 
# 
# UVM_ERROR testbench.sv(853) @ 1297810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2266 
# 
# UVM_ERROR testbench.sv(853) @ 1298010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48628 
# 
# UVM_ERROR testbench.sv(853) @ 1298210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21210 
# 
# UVM_ERROR testbench.sv(853) @ 1298410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20421 
# 
# UVM_ERROR testbench.sv(853) @ 1298610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43760 
# 
# UVM_ERROR testbench.sv(853) @ 1298810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33828 
# 
# UVM_ERROR testbench.sv(853) @ 1299010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37750 
# 
# UVM_ERROR testbench.sv(853) @ 1299210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40298 
# 
# UVM_ERROR testbench.sv(853) @ 1299410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48640 
# 
# UVM_ERROR testbench.sv(853) @ 1299610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40285 
# 
# UVM_ERROR testbench.sv(853) @ 1299810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30261 
# 
# UVM_ERROR testbench.sv(853) @ 1300010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61036 
# 
# UVM_ERROR testbench.sv(853) @ 1300210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25269 
# 
# UVM_ERROR testbench.sv(853) @ 1300410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52295 
# 
# UVM_ERROR testbench.sv(853) @ 1300610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38576 
# 
# UVM_ERROR testbench.sv(853) @ 1300810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13053 
# 
# UVM_ERROR testbench.sv(853) @ 1301010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3686 
# 
# UVM_ERROR testbench.sv(853) @ 1301210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31488 
# 
# UVM_ERROR testbench.sv(853) @ 1301410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3668 
# 
# UVM_ERROR testbench.sv(853) @ 1301610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24062 
# 
# UVM_ERROR testbench.sv(853) @ 1301810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36805 
# 
# UVM_ERROR testbench.sv(853) @ 1302010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29651 
# 
# UVM_ERROR testbench.sv(853) @ 1302210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19825 
# 
# UVM_ERROR testbench.sv(853) @ 1302410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50939 
# 
# UVM_ERROR testbench.sv(853) @ 1302610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7719 
# 
# UVM_ERROR testbench.sv(853) @ 1302810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53552 
# 
# UVM_ERROR testbench.sv(853) @ 1303010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45068 
# 
# UVM_ERROR testbench.sv(853) @ 1303210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56770 
# 
# UVM_ERROR testbench.sv(853) @ 1303410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  537 
# 
# UVM_ERROR testbench.sv(853) @ 1303610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54555 
# 
# UVM_ERROR testbench.sv(853) @ 1303810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19427 
# 
# UVM_ERROR testbench.sv(853) @ 1304010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18906 
# 
# UVM_ERROR testbench.sv(853) @ 1304210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12207 
# 
# UVM_ERROR testbench.sv(853) @ 1304410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14714 
# 
# UVM_ERROR testbench.sv(853) @ 1304610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9059 
# 
# UVM_ERROR testbench.sv(853) @ 1304810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56675 
# 
# UVM_ERROR testbench.sv(853) @ 1305010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27402 
# 
# UVM_ERROR testbench.sv(853) @ 1305210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5933 
# 
# UVM_ERROR testbench.sv(853) @ 1305410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20006 
# 
# UVM_ERROR testbench.sv(853) @ 1305610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41112 
# 
# UVM_ERROR testbench.sv(853) @ 1305810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11336 
# 
# UVM_ERROR testbench.sv(853) @ 1306010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4057 
# 
# UVM_ERROR testbench.sv(853) @ 1306210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33118 
# 
# UVM_ERROR testbench.sv(853) @ 1306410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1268 
# 
# UVM_ERROR testbench.sv(853) @ 1306610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16184 
# 
# UVM_ERROR testbench.sv(853) @ 1306810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17561 
# 
# UVM_ERROR testbench.sv(853) @ 1307010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2269 
# 
# UVM_ERROR testbench.sv(853) @ 1307210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3539 
# 
# UVM_ERROR testbench.sv(853) @ 1307410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28338 
# 
# UVM_ERROR testbench.sv(853) @ 1307610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5413 
# 
# UVM_ERROR testbench.sv(853) @ 1307810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55022 
# 
# UVM_ERROR testbench.sv(853) @ 1308010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43880 
# 
# UVM_ERROR testbench.sv(853) @ 1308210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60913 
# 
# UVM_ERROR testbench.sv(853) @ 1308410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27397 
# 
# UVM_ERROR testbench.sv(853) @ 1308610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50408 
# 
# UVM_ERROR testbench.sv(853) @ 1308810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5761 
# 
# UVM_ERROR testbench.sv(853) @ 1309010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57810 
# 
# UVM_ERROR testbench.sv(853) @ 1309210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49679 
# 
# UVM_ERROR testbench.sv(853) @ 1309410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20307 
# 
# UVM_ERROR testbench.sv(853) @ 1309610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20103 
# 
# UVM_ERROR testbench.sv(853) @ 1309810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23114 
# 
# UVM_ERROR testbench.sv(853) @ 1310010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48927 
# 
# UVM_ERROR testbench.sv(853) @ 1310210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52892 
# 
# UVM_ERROR testbench.sv(853) @ 1310410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18526 
# 
# UVM_ERROR testbench.sv(853) @ 1310610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24314 
# 
# UVM_ERROR testbench.sv(853) @ 1310810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36824 
# 
# UVM_ERROR testbench.sv(853) @ 1311010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13931 
# 
# UVM_ERROR testbench.sv(853) @ 1311210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12192 
# 
# UVM_ERROR testbench.sv(853) @ 1311410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36553 
# 
# UVM_ERROR testbench.sv(853) @ 1311610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34536 
# 
# UVM_ERROR testbench.sv(853) @ 1311810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27182 
# 
# UVM_ERROR testbench.sv(853) @ 1312010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9138 
# 
# UVM_ERROR testbench.sv(853) @ 1312210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17595 
# 
# UVM_ERROR testbench.sv(853) @ 1312410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15350 
# 
# UVM_ERROR testbench.sv(853) @ 1312610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33645 
# 
# UVM_ERROR testbench.sv(853) @ 1312810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55624 
# 
# UVM_ERROR testbench.sv(853) @ 1313010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30229 
# 
# UVM_ERROR testbench.sv(853) @ 1313210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13176 
# 
# UVM_ERROR testbench.sv(853) @ 1313410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50515 
# 
# UVM_ERROR testbench.sv(853) @ 1313610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27922 
# 
# UVM_ERROR testbench.sv(853) @ 1313810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31938 
# 
# UVM_ERROR testbench.sv(853) @ 1314010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25721 
# 
# UVM_ERROR testbench.sv(853) @ 1314210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58622 
# 
# UVM_ERROR testbench.sv(853) @ 1314410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59641 
# 
# UVM_ERROR testbench.sv(853) @ 1314610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27062 
# 
# UVM_ERROR testbench.sv(853) @ 1314810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21888 
# 
# UVM_ERROR testbench.sv(853) @ 1315010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32032 
# 
# UVM_ERROR testbench.sv(853) @ 1315210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44370 
# 
# UVM_ERROR testbench.sv(853) @ 1315410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35196 
# 
# UVM_ERROR testbench.sv(853) @ 1315610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4141 
# 
# UVM_ERROR testbench.sv(853) @ 1315810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11096 
# 
# UVM_ERROR testbench.sv(853) @ 1316010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22074 
# 
# UVM_ERROR testbench.sv(853) @ 1316210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57803 
# 
# UVM_ERROR testbench.sv(853) @ 1316410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29643 
# 
# UVM_ERROR testbench.sv(853) @ 1316610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28101 
# 
# UVM_ERROR testbench.sv(853) @ 1316810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17697 
# 
# UVM_ERROR testbench.sv(853) @ 1317010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18488 
# 
# UVM_ERROR testbench.sv(853) @ 1317210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20342 
# 
# UVM_ERROR testbench.sv(853) @ 1317410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22704 
# 
# UVM_ERROR testbench.sv(853) @ 1317610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48427 
# 
# UVM_ERROR testbench.sv(853) @ 1317810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53255 
# 
# UVM_ERROR testbench.sv(853) @ 1318010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13715 
# 
# UVM_ERROR testbench.sv(853) @ 1318210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7328 
# 
# UVM_ERROR testbench.sv(853) @ 1318410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22665 
# 
# UVM_ERROR testbench.sv(853) @ 1318610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43957 
# 
# UVM_ERROR testbench.sv(853) @ 1318810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2275 
# 
# UVM_ERROR testbench.sv(853) @ 1319010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12093 
# 
# UVM_ERROR testbench.sv(853) @ 1319210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31929 
# 
# UVM_ERROR testbench.sv(853) @ 1319410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11654 
# 
# UVM_ERROR testbench.sv(853) @ 1319610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19506 
# 
# UVM_ERROR testbench.sv(853) @ 1319810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23028 
# 
# UVM_ERROR testbench.sv(853) @ 1320010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23470 
# 
# UVM_ERROR testbench.sv(853) @ 1320210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14229 
# 
# UVM_ERROR testbench.sv(853) @ 1320410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48683 
# 
# UVM_ERROR testbench.sv(853) @ 1320610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42170 
# 
# UVM_ERROR testbench.sv(853) @ 1320810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37808 
# 
# UVM_ERROR testbench.sv(853) @ 1321010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29253 
# 
# UVM_ERROR testbench.sv(853) @ 1321210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4365 
# 
# UVM_ERROR testbench.sv(853) @ 1321410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37275 
# 
# UVM_ERROR testbench.sv(853) @ 1321610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35460 
# 
# UVM_ERROR testbench.sv(853) @ 1321810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27467 
# 
# UVM_ERROR testbench.sv(853) @ 1322010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39577 
# 
# UVM_ERROR testbench.sv(853) @ 1322210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50331 
# 
# UVM_ERROR testbench.sv(853) @ 1322410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53253 
# 
# UVM_ERROR testbench.sv(853) @ 1322610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35470 
# 
# UVM_ERROR testbench.sv(853) @ 1322810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44945 
# 
# UVM_ERROR testbench.sv(853) @ 1323010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40807 
# 
# UVM_ERROR testbench.sv(853) @ 1323210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38135 
# 
# UVM_ERROR testbench.sv(853) @ 1323410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21900 
# 
# UVM_ERROR testbench.sv(853) @ 1323610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31443 
# 
# UVM_ERROR testbench.sv(853) @ 1323810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51721 
# 
# UVM_ERROR testbench.sv(853) @ 1324010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37273 
# 
# UVM_ERROR testbench.sv(853) @ 1324210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40450 
# 
# UVM_ERROR testbench.sv(853) @ 1324410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53965 
# 
# UVM_ERROR testbench.sv(853) @ 1324610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54882 
# 
# UVM_ERROR testbench.sv(853) @ 1324810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38968 
# 
# UVM_ERROR testbench.sv(853) @ 1325010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5092 
# 
# UVM_ERROR testbench.sv(853) @ 1325210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41504 
# 
# UVM_ERROR testbench.sv(853) @ 1325410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58440 
# 
# UVM_ERROR testbench.sv(853) @ 1325610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4378 
# 
# UVM_ERROR testbench.sv(853) @ 1325810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16472 
# 
# UVM_ERROR testbench.sv(853) @ 1326010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26272 
# 
# UVM_ERROR testbench.sv(853) @ 1326210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17749 
# 
# UVM_ERROR testbench.sv(853) @ 1326410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26012 
# 
# UVM_ERROR testbench.sv(853) @ 1326610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18379 
# 
# UVM_ERROR testbench.sv(853) @ 1326810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42799 
# 
# UVM_ERROR testbench.sv(853) @ 1327010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10491 
# 
# UVM_ERROR testbench.sv(853) @ 1327210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13475 
# 
# UVM_ERROR testbench.sv(853) @ 1327410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23486 
# 
# UVM_ERROR testbench.sv(853) @ 1327610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27320 
# 
# UVM_ERROR testbench.sv(853) @ 1327810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46069 
# 
# UVM_ERROR testbench.sv(853) @ 1328010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3603 
# 
# UVM_ERROR testbench.sv(853) @ 1328210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3579 
# 
# UVM_ERROR testbench.sv(853) @ 1328410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23897 
# 
# UVM_ERROR testbench.sv(853) @ 1328610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43886 
# 
# UVM_ERROR testbench.sv(853) @ 1328810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51940 
# 
# UVM_ERROR testbench.sv(853) @ 1329010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42481 
# 
# UVM_ERROR testbench.sv(853) @ 1329210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41831 
# 
# UVM_ERROR testbench.sv(853) @ 1329410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52237 
# 
# UVM_ERROR testbench.sv(853) @ 1329610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41972 
# 
# UVM_ERROR testbench.sv(853) @ 1329810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57199 
# 
# UVM_ERROR testbench.sv(853) @ 1330010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44492 
# 
# UVM_ERROR testbench.sv(853) @ 1330210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58176 
# 
# UVM_ERROR testbench.sv(853) @ 1330410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7916 
# 
# UVM_ERROR testbench.sv(853) @ 1330610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10987 
# 
# UVM_ERROR testbench.sv(853) @ 1330810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35183 
# 
# UVM_ERROR testbench.sv(853) @ 1331010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42306 
# 
# UVM_ERROR testbench.sv(853) @ 1331210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27746 
# 
# UVM_ERROR testbench.sv(853) @ 1331410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45314 
# 
# UVM_ERROR testbench.sv(853) @ 1331610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37593 
# 
# UVM_ERROR testbench.sv(853) @ 1331810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27629 
# 
# UVM_ERROR testbench.sv(853) @ 1332010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6755 
# 
# UVM_ERROR testbench.sv(853) @ 1332210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6634 
# 
# UVM_ERROR testbench.sv(853) @ 1332410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8438 
# 
# UVM_ERROR testbench.sv(853) @ 1332610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24586 
# 
# UVM_ERROR testbench.sv(853) @ 1332810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30795 
# 
# UVM_ERROR testbench.sv(853) @ 1333010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22108 
# 
# UVM_ERROR testbench.sv(853) @ 1333210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43772 
# 
# UVM_ERROR testbench.sv(853) @ 1333410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47948 
# 
# UVM_ERROR testbench.sv(853) @ 1333610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8049 
# 
# UVM_ERROR testbench.sv(853) @ 1333810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38916 
# 
# UVM_ERROR testbench.sv(853) @ 1334010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57040 
# 
# UVM_ERROR testbench.sv(853) @ 1334210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6519 
# 
# UVM_ERROR testbench.sv(853) @ 1334410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9603 
# 
# UVM_ERROR testbench.sv(853) @ 1334610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54173 
# 
# UVM_ERROR testbench.sv(853) @ 1334810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9690 
# 
# UVM_ERROR testbench.sv(853) @ 1335010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45713 
# 
# UVM_ERROR testbench.sv(853) @ 1335210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20149 
# 
# UVM_ERROR testbench.sv(853) @ 1335410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58069 
# 
# UVM_ERROR testbench.sv(853) @ 1335610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54082 
# 
# UVM_ERROR testbench.sv(853) @ 1335810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60476 
# 
# UVM_ERROR testbench.sv(853) @ 1336010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9720 
# 
# UVM_ERROR testbench.sv(853) @ 1336210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16543 
# 
# UVM_ERROR testbench.sv(853) @ 1336410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56047 
# 
# UVM_ERROR testbench.sv(853) @ 1336610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52485 
# 
# UVM_ERROR testbench.sv(853) @ 1336810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57162 
# 
# UVM_ERROR testbench.sv(853) @ 1337010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57844 
# 
# UVM_ERROR testbench.sv(853) @ 1337210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37331 
# 
# UVM_ERROR testbench.sv(853) @ 1337410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47147 
# 
# UVM_ERROR testbench.sv(853) @ 1337610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  336 
# 
# UVM_ERROR testbench.sv(853) @ 1337810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15616 
# 
# UVM_ERROR testbench.sv(853) @ 1338010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30841 
# 
# UVM_ERROR testbench.sv(853) @ 1338210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11298 
# 
# UVM_ERROR testbench.sv(853) @ 1338410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30311 
# 
# UVM_ERROR testbench.sv(853) @ 1338610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54251 
# 
# UVM_ERROR testbench.sv(853) @ 1338810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5777 
# 
# UVM_ERROR testbench.sv(853) @ 1339010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38638 
# 
# UVM_ERROR testbench.sv(853) @ 1339210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14339 
# 
# UVM_ERROR testbench.sv(853) @ 1339410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59504 
# 
# UVM_ERROR testbench.sv(853) @ 1339610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26874 
# 
# UVM_ERROR testbench.sv(853) @ 1339810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31764 
# 
# UVM_ERROR testbench.sv(853) @ 1340010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35783 
# 
# UVM_ERROR testbench.sv(853) @ 1340210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33962 
# 
# UVM_ERROR testbench.sv(853) @ 1340410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12621 
# 
# UVM_ERROR testbench.sv(853) @ 1340610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29463 
# 
# UVM_ERROR testbench.sv(853) @ 1340810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41845 
# 
# UVM_ERROR testbench.sv(853) @ 1341010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46897 
# 
# UVM_ERROR testbench.sv(853) @ 1341210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10160 
# 
# UVM_ERROR testbench.sv(853) @ 1341410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35317 
# 
# UVM_ERROR testbench.sv(853) @ 1341610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47063 
# 
# UVM_ERROR testbench.sv(853) @ 1341810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16391 
# 
# UVM_ERROR testbench.sv(853) @ 1342010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5606 
# 
# UVM_ERROR testbench.sv(853) @ 1342210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54263 
# 
# UVM_ERROR testbench.sv(853) @ 1342410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49566 
# 
# UVM_ERROR testbench.sv(853) @ 1342610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44369 
# 
# UVM_ERROR testbench.sv(853) @ 1342810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26280 
# 
# UVM_ERROR testbench.sv(853) @ 1343010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45094 
# 
# UVM_ERROR testbench.sv(853) @ 1343210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48341 
# 
# UVM_ERROR testbench.sv(853) @ 1343410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3360 
# 
# UVM_ERROR testbench.sv(853) @ 1343610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49150 
# 
# UVM_ERROR testbench.sv(853) @ 1343810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28400 
# 
# UVM_ERROR testbench.sv(853) @ 1344010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30460 
# 
# UVM_ERROR testbench.sv(853) @ 1344210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2577 
# 
# UVM_ERROR testbench.sv(853) @ 1344410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19184 
# 
# UVM_ERROR testbench.sv(853) @ 1344610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60304 
# 
# UVM_ERROR testbench.sv(853) @ 1344810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1518 
# 
# UVM_ERROR testbench.sv(853) @ 1345010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6580 
# 
# UVM_ERROR testbench.sv(853) @ 1345210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32577 
# 
# UVM_ERROR testbench.sv(853) @ 1345410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38287 
# 
# UVM_ERROR testbench.sv(853) @ 1345610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47369 
# 
# UVM_ERROR testbench.sv(853) @ 1345810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24704 
# 
# UVM_ERROR testbench.sv(853) @ 1346010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31191 
# 
# UVM_ERROR testbench.sv(853) @ 1346210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24791 
# 
# UVM_ERROR testbench.sv(853) @ 1346410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53391 
# 
# UVM_ERROR testbench.sv(853) @ 1346610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46159 
# 
# UVM_ERROR testbench.sv(853) @ 1346810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17161 
# 
# UVM_ERROR testbench.sv(853) @ 1347010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24375 
# 
# UVM_ERROR testbench.sv(853) @ 1347210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25023 
# 
# UVM_ERROR testbench.sv(853) @ 1347410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35122 
# 
# UVM_ERROR testbench.sv(853) @ 1347610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53014 
# 
# UVM_ERROR testbench.sv(853) @ 1347810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43224 
# 
# UVM_ERROR testbench.sv(853) @ 1348010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10055 
# 
# UVM_ERROR testbench.sv(853) @ 1348210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35201 
# 
# UVM_ERROR testbench.sv(853) @ 1348410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37656 
# 
# UVM_ERROR testbench.sv(853) @ 1348610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58672 
# 
# UVM_ERROR testbench.sv(853) @ 1348810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14829 
# 
# UVM_ERROR testbench.sv(853) @ 1349010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19407 
# 
# UVM_ERROR testbench.sv(853) @ 1349210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38334 
# 
# UVM_ERROR testbench.sv(853) @ 1349410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27933 
# 
# UVM_ERROR testbench.sv(853) @ 1349610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33163 
# 
# UVM_ERROR testbench.sv(853) @ 1349810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31514 
# 
# UVM_ERROR testbench.sv(853) @ 1350010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11041 
# 
# UVM_ERROR testbench.sv(853) @ 1350210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31875 
# 
# UVM_ERROR testbench.sv(853) @ 1350410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3010 
# 
# UVM_ERROR testbench.sv(853) @ 1350610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28552 
# 
# UVM_ERROR testbench.sv(853) @ 1350810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54484 
# 
# UVM_ERROR testbench.sv(853) @ 1351010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10260 
# 
# UVM_ERROR testbench.sv(853) @ 1351210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36201 
# 
# UVM_ERROR testbench.sv(853) @ 1351410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44070 
# 
# UVM_ERROR testbench.sv(853) @ 1351610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53962 
# 
# UVM_ERROR testbench.sv(853) @ 1351810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33626 
# 
# UVM_ERROR testbench.sv(853) @ 1352010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7699 
# 
# UVM_ERROR testbench.sv(853) @ 1352210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19236 
# 
# UVM_ERROR testbench.sv(853) @ 1352410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24548 
# 
# UVM_ERROR testbench.sv(853) @ 1352610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49697 
# 
# UVM_ERROR testbench.sv(853) @ 1352810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4838 
# 
# UVM_ERROR testbench.sv(853) @ 1353010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54263 
# 
# UVM_ERROR testbench.sv(853) @ 1353210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10782 
# 
# UVM_ERROR testbench.sv(853) @ 1353410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8778 
# 
# UVM_ERROR testbench.sv(853) @ 1353610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31451 
# 
# UVM_ERROR testbench.sv(853) @ 1353810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46802 
# 
# UVM_ERROR testbench.sv(853) @ 1354010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43633 
# 
# UVM_ERROR testbench.sv(853) @ 1354210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30550 
# 
# UVM_ERROR testbench.sv(853) @ 1354410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61273 
# 
# UVM_ERROR testbench.sv(853) @ 1354610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5742 
# 
# UVM_ERROR testbench.sv(853) @ 1354810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23777 
# 
# UVM_ERROR testbench.sv(853) @ 1355010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1790 
# 
# UVM_ERROR testbench.sv(853) @ 1355210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59342 
# 
# UVM_ERROR testbench.sv(853) @ 1355410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52961 
# 
# UVM_ERROR testbench.sv(853) @ 1355610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22991 
# 
# UVM_ERROR testbench.sv(853) @ 1355810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23483 
# 
# UVM_ERROR testbench.sv(853) @ 1356010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59101 
# 
# UVM_ERROR testbench.sv(853) @ 1356210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58208 
# 
# UVM_ERROR testbench.sv(853) @ 1356410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54479 
# 
# UVM_ERROR testbench.sv(853) @ 1356610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20844 
# 
# UVM_ERROR testbench.sv(853) @ 1356810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36163 
# 
# UVM_ERROR testbench.sv(853) @ 1357010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48774 
# 
# UVM_ERROR testbench.sv(853) @ 1357210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35660 
# 
# UVM_ERROR testbench.sv(853) @ 1357410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6398 
# 
# UVM_ERROR testbench.sv(853) @ 1357610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  361 
# 
# UVM_ERROR testbench.sv(853) @ 1357810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1499 
# 
# UVM_ERROR testbench.sv(853) @ 1358010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61323 
# 
# UVM_ERROR testbench.sv(853) @ 1358210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43361 
# 
# UVM_ERROR testbench.sv(853) @ 1358410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24358 
# 
# UVM_ERROR testbench.sv(853) @ 1358610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10613 
# 
# UVM_ERROR testbench.sv(853) @ 1358810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24598 
# 
# UVM_ERROR testbench.sv(853) @ 1359010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48026 
# 
# UVM_ERROR testbench.sv(853) @ 1359210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33564 
# 
# UVM_ERROR testbench.sv(853) @ 1359410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47654 
# 
# UVM_ERROR testbench.sv(853) @ 1359610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13669 
# 
# UVM_ERROR testbench.sv(853) @ 1359810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42211 
# 
# UVM_ERROR testbench.sv(853) @ 1360010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35156 
# 
# UVM_ERROR testbench.sv(853) @ 1360210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27266 
# 
# UVM_ERROR testbench.sv(853) @ 1360410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24581 
# 
# UVM_ERROR testbench.sv(853) @ 1360610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6995 
# 
# UVM_ERROR testbench.sv(853) @ 1360810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36771 
# 
# UVM_ERROR testbench.sv(853) @ 1361010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27455 
# 
# UVM_ERROR testbench.sv(853) @ 1361210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29664 
# 
# UVM_ERROR testbench.sv(853) @ 1361410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43960 
# 
# UVM_ERROR testbench.sv(853) @ 1361610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1636 
# 
# UVM_ERROR testbench.sv(853) @ 1361810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26006 
# 
# UVM_ERROR testbench.sv(853) @ 1362010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33728 
# 
# UVM_ERROR testbench.sv(853) @ 1362210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46352 
# 
# UVM_ERROR testbench.sv(853) @ 1362410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42052 
# 
# UVM_ERROR testbench.sv(853) @ 1362610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37914 
# 
# UVM_ERROR testbench.sv(853) @ 1362810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60302 
# 
# UVM_ERROR testbench.sv(853) @ 1363010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33798 
# 
# UVM_ERROR testbench.sv(853) @ 1363210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5757 
# 
# UVM_ERROR testbench.sv(853) @ 1363410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45757 
# 
# UVM_ERROR testbench.sv(853) @ 1363610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49066 
# 
# UVM_ERROR testbench.sv(853) @ 1363810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43913 
# 
# UVM_ERROR testbench.sv(853) @ 1364010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36759 
# 
# UVM_ERROR testbench.sv(853) @ 1364210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21754 
# 
# UVM_ERROR testbench.sv(853) @ 1364410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48178 
# 
# UVM_ERROR testbench.sv(853) @ 1364610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40215 
# 
# UVM_ERROR testbench.sv(853) @ 1364810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42302 
# 
# UVM_ERROR testbench.sv(853) @ 1365010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3203 
# 
# UVM_ERROR testbench.sv(853) @ 1365210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20327 
# 
# UVM_ERROR testbench.sv(853) @ 1365410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25783 
# 
# UVM_ERROR testbench.sv(853) @ 1365610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18503 
# 
# UVM_ERROR testbench.sv(853) @ 1365810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12023 
# 
# UVM_ERROR testbench.sv(853) @ 1366010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39755 
# 
# UVM_ERROR testbench.sv(853) @ 1366210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43260 
# 
# UVM_ERROR testbench.sv(853) @ 1366410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40723 
# 
# UVM_ERROR testbench.sv(853) @ 1366610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58159 
# 
# UVM_ERROR testbench.sv(853) @ 1366810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24395 
# 
# UVM_ERROR testbench.sv(853) @ 1367010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  679 
# 
# UVM_ERROR testbench.sv(853) @ 1367210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21234 
# 
# UVM_ERROR testbench.sv(853) @ 1367410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15460 
# 
# UVM_ERROR testbench.sv(853) @ 1367610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59460 
# 
# UVM_ERROR testbench.sv(853) @ 1367810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48012 
# 
# UVM_ERROR testbench.sv(853) @ 1368010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12399 
# 
# UVM_ERROR testbench.sv(853) @ 1368210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  572 
# 
# UVM_ERROR testbench.sv(853) @ 1368410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36209 
# 
# UVM_ERROR testbench.sv(853) @ 1368610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24111 
# 
# UVM_ERROR testbench.sv(853) @ 1368810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19571 
# 
# UVM_ERROR testbench.sv(853) @ 1369010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39956 
# 
# UVM_ERROR testbench.sv(853) @ 1369210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17254 
# 
# UVM_ERROR testbench.sv(853) @ 1369410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25649 
# 
# UVM_ERROR testbench.sv(853) @ 1369610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53094 
# 
# UVM_ERROR testbench.sv(853) @ 1369810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37277 
# 
# UVM_ERROR testbench.sv(853) @ 1370010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42474 
# 
# UVM_ERROR testbench.sv(853) @ 1370210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5919 
# 
# UVM_ERROR testbench.sv(853) @ 1370410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12797 
# 
# UVM_ERROR testbench.sv(853) @ 1370610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52533 
# 
# UVM_ERROR testbench.sv(853) @ 1370810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9061 
# 
# UVM_ERROR testbench.sv(853) @ 1371010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58483 
# 
# UVM_ERROR testbench.sv(853) @ 1371210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13614 
# 
# UVM_ERROR testbench.sv(853) @ 1371410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38812 
# 
# UVM_ERROR testbench.sv(853) @ 1371610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44326 
# 
# UVM_ERROR testbench.sv(853) @ 1371810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39106 
# 
# UVM_ERROR testbench.sv(853) @ 1372010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31758 
# 
# UVM_ERROR testbench.sv(853) @ 1372210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17757 
# 
# UVM_ERROR testbench.sv(853) @ 1372410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26083 
# 
# UVM_ERROR testbench.sv(853) @ 1372610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21823 
# 
# UVM_ERROR testbench.sv(853) @ 1372810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56344 
# 
# UVM_ERROR testbench.sv(853) @ 1373010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10965 
# 
# UVM_ERROR testbench.sv(853) @ 1373210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7656 
# 
# UVM_ERROR testbench.sv(853) @ 1373410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49573 
# 
# UVM_ERROR testbench.sv(853) @ 1373610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57440 
# 
# UVM_ERROR testbench.sv(853) @ 1373810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21557 
# 
# UVM_ERROR testbench.sv(853) @ 1374010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57299 
# 
# UVM_ERROR testbench.sv(853) @ 1374210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13269 
# 
# UVM_ERROR testbench.sv(853) @ 1374410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18968 
# 
# UVM_ERROR testbench.sv(853) @ 1374610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45248 
# 
# UVM_ERROR testbench.sv(853) @ 1374810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51890 
# 
# UVM_ERROR testbench.sv(853) @ 1375010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14297 
# 
# UVM_ERROR testbench.sv(853) @ 1375210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41149 
# 
# UVM_ERROR testbench.sv(853) @ 1375410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33671 
# 
# UVM_ERROR testbench.sv(853) @ 1375610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5607 
# 
# UVM_ERROR testbench.sv(853) @ 1375810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50796 
# 
# UVM_ERROR testbench.sv(853) @ 1376010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18702 
# 
# UVM_ERROR testbench.sv(853) @ 1376210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51123 
# 
# UVM_ERROR testbench.sv(853) @ 1376410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23807 
# 
# UVM_ERROR testbench.sv(853) @ 1376610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12274 
# 
# UVM_ERROR testbench.sv(853) @ 1376810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55800 
# 
# UVM_ERROR testbench.sv(853) @ 1377010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29822 
# 
# UVM_ERROR testbench.sv(853) @ 1377210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53934 
# 
# UVM_ERROR testbench.sv(853) @ 1377410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28536 
# 
# UVM_ERROR testbench.sv(853) @ 1377610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36430 
# 
# UVM_ERROR testbench.sv(853) @ 1377810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19973 
# 
# UVM_ERROR testbench.sv(853) @ 1378010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59795 
# 
# UVM_ERROR testbench.sv(853) @ 1378210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9845 
# 
# UVM_ERROR testbench.sv(853) @ 1378410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29333 
# 
# UVM_ERROR testbench.sv(853) @ 1378610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27657 
# 
# UVM_ERROR testbench.sv(853) @ 1378810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24326 
# 
# UVM_ERROR testbench.sv(853) @ 1379010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9958 
# 
# UVM_ERROR testbench.sv(853) @ 1379210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38471 
# 
# UVM_ERROR testbench.sv(853) @ 1379410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12486 
# 
# UVM_ERROR testbench.sv(853) @ 1379610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24865 
# 
# UVM_ERROR testbench.sv(853) @ 1379810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31824 
# 
# UVM_ERROR testbench.sv(853) @ 1380010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56030 
# 
# UVM_ERROR testbench.sv(853) @ 1380210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32670 
# 
# UVM_ERROR testbench.sv(853) @ 1380410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45332 
# 
# UVM_ERROR testbench.sv(853) @ 1380610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37240 
# 
# UVM_ERROR testbench.sv(853) @ 1380810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13431 
# 
# UVM_ERROR testbench.sv(853) @ 1381010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53267 
# 
# UVM_ERROR testbench.sv(853) @ 1381210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2135 
# 
# UVM_ERROR testbench.sv(853) @ 1381410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7777 
# 
# UVM_ERROR testbench.sv(853) @ 1381610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55424 
# 
# UVM_ERROR testbench.sv(853) @ 1381810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46617 
# 
# UVM_ERROR testbench.sv(853) @ 1382010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2173 
# 
# UVM_ERROR testbench.sv(853) @ 1382210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47024 
# 
# UVM_ERROR testbench.sv(853) @ 1382410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17148 
# 
# UVM_ERROR testbench.sv(853) @ 1382610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54220 
# 
# UVM_ERROR testbench.sv(853) @ 1382810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41614 
# 
# UVM_ERROR testbench.sv(853) @ 1383010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4091 
# 
# UVM_ERROR testbench.sv(853) @ 1383210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61314 
# 
# UVM_ERROR testbench.sv(853) @ 1383410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15936 
# 
# UVM_ERROR testbench.sv(853) @ 1383610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55717 
# 
# UVM_ERROR testbench.sv(853) @ 1383810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43207 
# 
# UVM_ERROR testbench.sv(853) @ 1384010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44282 
# 
# UVM_ERROR testbench.sv(853) @ 1384210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43339 
# 
# UVM_ERROR testbench.sv(853) @ 1384410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49552 
# 
# UVM_ERROR testbench.sv(853) @ 1384610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42417 
# 
# UVM_ERROR testbench.sv(853) @ 1384810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16701 
# 
# UVM_ERROR testbench.sv(853) @ 1385010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16697 
# 
# UVM_ERROR testbench.sv(853) @ 1385210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60265 
# 
# UVM_ERROR testbench.sv(853) @ 1385410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48552 
# 
# UVM_ERROR testbench.sv(853) @ 1385610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50034 
# 
# UVM_ERROR testbench.sv(853) @ 1385810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45021 
# 
# UVM_ERROR testbench.sv(853) @ 1386010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14094 
# 
# UVM_ERROR testbench.sv(853) @ 1386210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11299 
# 
# UVM_ERROR testbench.sv(853) @ 1386410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43404 
# 
# UVM_ERROR testbench.sv(853) @ 1386610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12757 
# 
# UVM_ERROR testbench.sv(853) @ 1386810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6194 
# 
# UVM_ERROR testbench.sv(853) @ 1387010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44618 
# 
# UVM_ERROR testbench.sv(853) @ 1387210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21763 
# 
# UVM_ERROR testbench.sv(853) @ 1387410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58131 
# 
# UVM_ERROR testbench.sv(853) @ 1387610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54290 
# 
# UVM_ERROR testbench.sv(853) @ 1387810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44721 
# 
# UVM_ERROR testbench.sv(853) @ 1388010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2709 
# 
# UVM_ERROR testbench.sv(853) @ 1388210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5420 
# 
# UVM_ERROR testbench.sv(853) @ 1388410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28746 
# 
# UVM_ERROR testbench.sv(853) @ 1388610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30420 
# 
# UVM_ERROR testbench.sv(853) @ 1388810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48193 
# 
# UVM_ERROR testbench.sv(853) @ 1389010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25252 
# 
# UVM_ERROR testbench.sv(853) @ 1389210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42005 
# 
# UVM_ERROR testbench.sv(853) @ 1389410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47466 
# 
# UVM_ERROR testbench.sv(853) @ 1389610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12237 
# 
# UVM_ERROR testbench.sv(853) @ 1389810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31383 
# 
# UVM_ERROR testbench.sv(853) @ 1390010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52302 
# 
# UVM_ERROR testbench.sv(853) @ 1390210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60163 
# 
# UVM_ERROR testbench.sv(853) @ 1390410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32216 
# 
# UVM_ERROR testbench.sv(853) @ 1390610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14754 
# 
# UVM_ERROR testbench.sv(853) @ 1390810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19799 
# 
# UVM_ERROR testbench.sv(853) @ 1391010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37287 
# 
# UVM_ERROR testbench.sv(853) @ 1391210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31641 
# 
# UVM_ERROR testbench.sv(853) @ 1391410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40152 
# 
# UVM_ERROR testbench.sv(853) @ 1391610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60187 
# 
# UVM_ERROR testbench.sv(853) @ 1391810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  527 
# 
# UVM_ERROR testbench.sv(853) @ 1392010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27760 
# 
# UVM_ERROR testbench.sv(853) @ 1392210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36911 
# 
# UVM_ERROR testbench.sv(853) @ 1392410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29108 
# 
# UVM_ERROR testbench.sv(853) @ 1392610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28762 
# 
# UVM_ERROR testbench.sv(853) @ 1392810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58336 
# 
# UVM_ERROR testbench.sv(853) @ 1393010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13214 
# 
# UVM_ERROR testbench.sv(853) @ 1393210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56712 
# 
# UVM_ERROR testbench.sv(853) @ 1393410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4284 
# 
# UVM_ERROR testbench.sv(853) @ 1393610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61028 
# 
# UVM_ERROR testbench.sv(853) @ 1393810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1280 
# 
# UVM_ERROR testbench.sv(853) @ 1394010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46394 
# 
# UVM_ERROR testbench.sv(853) @ 1394210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28559 
# 
# UVM_ERROR testbench.sv(853) @ 1394410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41564 
# 
# UVM_ERROR testbench.sv(853) @ 1394610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6351 
# 
# UVM_ERROR testbench.sv(853) @ 1394810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25825 
# 
# UVM_ERROR testbench.sv(853) @ 1395010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49789 
# 
# UVM_ERROR testbench.sv(853) @ 1395210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14014 
# 
# UVM_ERROR testbench.sv(853) @ 1395410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35833 
# 
# UVM_ERROR testbench.sv(853) @ 1395610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15181 
# 
# UVM_ERROR testbench.sv(853) @ 1395810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9702 
# 
# UVM_ERROR testbench.sv(853) @ 1396010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59809 
# 
# UVM_ERROR testbench.sv(853) @ 1396210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34186 
# 
# UVM_ERROR testbench.sv(853) @ 1396410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13860 
# 
# UVM_ERROR testbench.sv(853) @ 1396610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36929 
# 
# UVM_ERROR testbench.sv(853) @ 1396810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4977 
# 
# UVM_ERROR testbench.sv(853) @ 1397010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59309 
# 
# UVM_ERROR testbench.sv(853) @ 1397210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25113 
# 
# UVM_ERROR testbench.sv(853) @ 1397410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15448 
# 
# UVM_ERROR testbench.sv(853) @ 1397610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23733 
# 
# UVM_ERROR testbench.sv(853) @ 1397810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56407 
# 
# UVM_ERROR testbench.sv(853) @ 1398010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22053 
# 
# UVM_ERROR testbench.sv(853) @ 1398210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2504 
# 
# UVM_ERROR testbench.sv(853) @ 1398410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10922 
# 
# UVM_ERROR testbench.sv(853) @ 1398610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11776 
# 
# UVM_ERROR testbench.sv(853) @ 1398810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25685 
# 
# UVM_ERROR testbench.sv(853) @ 1399010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32792 
# 
# UVM_ERROR testbench.sv(853) @ 1399210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44589 
# 
# UVM_ERROR testbench.sv(853) @ 1399410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27325 
# 
# UVM_ERROR testbench.sv(853) @ 1399610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10554 
# 
# UVM_ERROR testbench.sv(853) @ 1399810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31100 
# 
# UVM_ERROR testbench.sv(853) @ 1400010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13232 
# 
# UVM_ERROR testbench.sv(853) @ 1400210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19041 
# 
# UVM_ERROR testbench.sv(853) @ 1400410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55695 
# 
# UVM_ERROR testbench.sv(853) @ 1400610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30125 
# 
# UVM_ERROR testbench.sv(853) @ 1400810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52059 
# 
# UVM_ERROR testbench.sv(853) @ 1401010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52348 
# 
# UVM_ERROR testbench.sv(853) @ 1401210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11852 
# 
# UVM_ERROR testbench.sv(853) @ 1401410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27499 
# 
# UVM_ERROR testbench.sv(853) @ 1401610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  309 
# 
# UVM_ERROR testbench.sv(853) @ 1401810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10456 
# 
# UVM_ERROR testbench.sv(853) @ 1402010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32661 
# 
# UVM_ERROR testbench.sv(853) @ 1402210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43493 
# 
# UVM_ERROR testbench.sv(853) @ 1402410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4310 
# 
# UVM_ERROR testbench.sv(853) @ 1402610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16481 
# 
# UVM_ERROR testbench.sv(853) @ 1402810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27894 
# 
# UVM_ERROR testbench.sv(853) @ 1403010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13532 
# 
# UVM_ERROR testbench.sv(853) @ 1403210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49326 
# 
# UVM_ERROR testbench.sv(853) @ 1403410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1022 
# 
# UVM_ERROR testbench.sv(853) @ 1403610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37950 
# 
# UVM_ERROR testbench.sv(853) @ 1403810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38712 
# 
# UVM_ERROR testbench.sv(853) @ 1404010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16408 
# 
# UVM_ERROR testbench.sv(853) @ 1404210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3569 
# 
# UVM_ERROR testbench.sv(853) @ 1404410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18510 
# 
# UVM_ERROR testbench.sv(853) @ 1404610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19352 
# 
# UVM_ERROR testbench.sv(853) @ 1404810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19392 
# 
# UVM_ERROR testbench.sv(853) @ 1405010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28296 
# 
# UVM_ERROR testbench.sv(853) @ 1405210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19870 
# 
# UVM_ERROR testbench.sv(853) @ 1405410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21195 
# 
# UVM_ERROR testbench.sv(853) @ 1405610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1329 
# 
# UVM_ERROR testbench.sv(853) @ 1405810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43449 
# 
# UVM_ERROR testbench.sv(853) @ 1406010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51131 
# 
# UVM_ERROR testbench.sv(853) @ 1406210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59721 
# 
# UVM_ERROR testbench.sv(853) @ 1406410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36847 
# 
# UVM_ERROR testbench.sv(853) @ 1406610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41480 
# 
# UVM_ERROR testbench.sv(853) @ 1406810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12977 
# 
# UVM_ERROR testbench.sv(853) @ 1407010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43660 
# 
# UVM_ERROR testbench.sv(853) @ 1407210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34507 
# 
# UVM_ERROR testbench.sv(853) @ 1407410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38931 
# 
# UVM_ERROR testbench.sv(853) @ 1407610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41370 
# 
# UVM_ERROR testbench.sv(853) @ 1407810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13368 
# 
# UVM_ERROR testbench.sv(853) @ 1408010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33167 
# 
# UVM_ERROR testbench.sv(853) @ 1408210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10029 
# 
# UVM_ERROR testbench.sv(853) @ 1408410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48741 
# 
# UVM_ERROR testbench.sv(853) @ 1408610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31062 
# 
# UVM_ERROR testbench.sv(853) @ 1408810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33431 
# 
# UVM_ERROR testbench.sv(853) @ 1409010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57468 
# 
# UVM_ERROR testbench.sv(853) @ 1409210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48928 
# 
# UVM_ERROR testbench.sv(853) @ 1409410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54315 
# 
# UVM_ERROR testbench.sv(853) @ 1409610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18410 
# 
# UVM_ERROR testbench.sv(853) @ 1409810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19148 
# 
# UVM_ERROR testbench.sv(853) @ 1410010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5051 
# 
# UVM_ERROR testbench.sv(853) @ 1410210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37414 
# 
# UVM_ERROR testbench.sv(853) @ 1410410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57483 
# 
# UVM_ERROR testbench.sv(853) @ 1410610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7793 
# 
# UVM_ERROR testbench.sv(853) @ 1410810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17234 
# 
# UVM_ERROR testbench.sv(853) @ 1411010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23356 
# 
# UVM_ERROR testbench.sv(853) @ 1411210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5073 
# 
# UVM_ERROR testbench.sv(853) @ 1411410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27508 
# 
# UVM_ERROR testbench.sv(853) @ 1411610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41275 
# 
# UVM_ERROR testbench.sv(853) @ 1411810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3792 
# 
# UVM_ERROR testbench.sv(853) @ 1412010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10897 
# 
# UVM_ERROR testbench.sv(853) @ 1412210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23961 
# 
# UVM_ERROR testbench.sv(853) @ 1412410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29320 
# 
# UVM_ERROR testbench.sv(853) @ 1412610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60233 
# 
# UVM_ERROR testbench.sv(853) @ 1412810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7614 
# 
# UVM_ERROR testbench.sv(853) @ 1413010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25605 
# 
# UVM_ERROR testbench.sv(853) @ 1413210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54483 
# 
# UVM_ERROR testbench.sv(853) @ 1413410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35941 
# 
# UVM_ERROR testbench.sv(853) @ 1413610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53323 
# 
# UVM_ERROR testbench.sv(853) @ 1413810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32516 
# 
# UVM_ERROR testbench.sv(853) @ 1414010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29142 
# 
# UVM_ERROR testbench.sv(853) @ 1414210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33378 
# 
# UVM_ERROR testbench.sv(853) @ 1414410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3922 
# 
# UVM_ERROR testbench.sv(853) @ 1414610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37978 
# 
# UVM_ERROR testbench.sv(853) @ 1414810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13058 
# 
# UVM_ERROR testbench.sv(853) @ 1415010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35333 
# 
# UVM_ERROR testbench.sv(853) @ 1415210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53392 
# 
# UVM_ERROR testbench.sv(853) @ 1415410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52681 
# 
# UVM_ERROR testbench.sv(853) @ 1415610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20346 
# 
# UVM_ERROR testbench.sv(853) @ 1415810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34324 
# 
# UVM_ERROR testbench.sv(853) @ 1416010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38099 
# 
# UVM_ERROR testbench.sv(853) @ 1416210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54088 
# 
# UVM_ERROR testbench.sv(853) @ 1416410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24226 
# 
# UVM_ERROR testbench.sv(853) @ 1416610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1993 
# 
# UVM_ERROR testbench.sv(853) @ 1416810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13626 
# 
# UVM_ERROR testbench.sv(853) @ 1417010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6470 
# 
# UVM_ERROR testbench.sv(853) @ 1417210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34646 
# 
# UVM_ERROR testbench.sv(853) @ 1417410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25490 
# 
# UVM_ERROR testbench.sv(853) @ 1417610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50559 
# 
# UVM_ERROR testbench.sv(853) @ 1417810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19534 
# 
# UVM_ERROR testbench.sv(853) @ 1418010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40330 
# 
# UVM_ERROR testbench.sv(853) @ 1418210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42088 
# 
# UVM_ERROR testbench.sv(853) @ 1418410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44138 
# 
# UVM_ERROR testbench.sv(853) @ 1418610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6035 
# 
# UVM_ERROR testbench.sv(853) @ 1418810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39723 
# 
# UVM_ERROR testbench.sv(853) @ 1419010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10378 
# 
# UVM_ERROR testbench.sv(853) @ 1419210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47801 
# 
# UVM_ERROR testbench.sv(853) @ 1419410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52915 
# 
# UVM_ERROR testbench.sv(853) @ 1419610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5120 
# 
# UVM_ERROR testbench.sv(853) @ 1419810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   53 
# 
# UVM_ERROR testbench.sv(853) @ 1420010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29780 
# 
# UVM_ERROR testbench.sv(853) @ 1420210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40279 
# 
# UVM_ERROR testbench.sv(853) @ 1420410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16370 
# 
# UVM_ERROR testbench.sv(853) @ 1420610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36132 
# 
# UVM_ERROR testbench.sv(853) @ 1420810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34360 
# 
# UVM_ERROR testbench.sv(853) @ 1421010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50946 
# 
# UVM_ERROR testbench.sv(853) @ 1421210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28963 
# 
# UVM_ERROR testbench.sv(853) @ 1421410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34480 
# 
# UVM_ERROR testbench.sv(853) @ 1421610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20171 
# 
# UVM_ERROR testbench.sv(853) @ 1421810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37091 
# 
# UVM_ERROR testbench.sv(853) @ 1422010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1951 
# 
# UVM_ERROR testbench.sv(853) @ 1422210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8783 
# 
# UVM_ERROR testbench.sv(853) @ 1422410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28025 
# 
# UVM_ERROR testbench.sv(853) @ 1422610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29829 
# 
# UVM_ERROR testbench.sv(853) @ 1422810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32354 
# 
# UVM_ERROR testbench.sv(853) @ 1423010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28230 
# 
# UVM_ERROR testbench.sv(853) @ 1423210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11983 
# 
# UVM_ERROR testbench.sv(853) @ 1423410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20447 
# 
# UVM_ERROR testbench.sv(853) @ 1423610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40583 
# 
# UVM_ERROR testbench.sv(853) @ 1423810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44796 
# 
# UVM_ERROR testbench.sv(853) @ 1424010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6241 
# 
# UVM_ERROR testbench.sv(853) @ 1424210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59474 
# 
# UVM_ERROR testbench.sv(853) @ 1424410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23419 
# 
# UVM_ERROR testbench.sv(853) @ 1424610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2097 
# 
# UVM_ERROR testbench.sv(853) @ 1424810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2656 
# 
# UVM_ERROR testbench.sv(853) @ 1425010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29103 
# 
# UVM_ERROR testbench.sv(853) @ 1425210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56304 
# 
# UVM_ERROR testbench.sv(853) @ 1425410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20162 
# 
# UVM_ERROR testbench.sv(853) @ 1425610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59512 
# 
# UVM_ERROR testbench.sv(853) @ 1425810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16252 
# 
# UVM_ERROR testbench.sv(853) @ 1426010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52714 
# 
# UVM_ERROR testbench.sv(853) @ 1426210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52529 
# 
# UVM_ERROR testbench.sv(853) @ 1426410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20801 
# 
# UVM_ERROR testbench.sv(853) @ 1426610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36094 
# 
# UVM_ERROR testbench.sv(853) @ 1426810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16250 
# 
# UVM_ERROR testbench.sv(853) @ 1427010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3756 
# 
# UVM_ERROR testbench.sv(853) @ 1427210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35982 
# 
# UVM_ERROR testbench.sv(853) @ 1427410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29042 
# 
# UVM_ERROR testbench.sv(853) @ 1427610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51391 
# 
# UVM_ERROR testbench.sv(853) @ 1427810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2475 
# 
# UVM_ERROR testbench.sv(853) @ 1428010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59829 
# 
# UVM_ERROR testbench.sv(853) @ 1428210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9900 
# 
# UVM_ERROR testbench.sv(853) @ 1428410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52611 
# 
# UVM_ERROR testbench.sv(853) @ 1428610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7844 
# 
# UVM_ERROR testbench.sv(853) @ 1428810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37472 
# 
# UVM_ERROR testbench.sv(853) @ 1429010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35548 
# 
# UVM_ERROR testbench.sv(853) @ 1429210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45976 
# 
# UVM_ERROR testbench.sv(853) @ 1429410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20264 
# 
# UVM_ERROR testbench.sv(853) @ 1429610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9497 
# 
# UVM_ERROR testbench.sv(853) @ 1429810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48439 
# 
# UVM_ERROR testbench.sv(853) @ 1430010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40149 
# 
# UVM_ERROR testbench.sv(853) @ 1430210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   23 
# 
# UVM_ERROR testbench.sv(853) @ 1430410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54202 
# 
# UVM_ERROR testbench.sv(853) @ 1430610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24687 
# 
# UVM_ERROR testbench.sv(853) @ 1430810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27709 
# 
# UVM_ERROR testbench.sv(853) @ 1431010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25145 
# 
# UVM_ERROR testbench.sv(853) @ 1431210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29898 
# 
# UVM_ERROR testbench.sv(853) @ 1431410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15487 
# 
# UVM_ERROR testbench.sv(853) @ 1431610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43490 
# 
# UVM_ERROR testbench.sv(853) @ 1431810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34538 
# 
# UVM_ERROR testbench.sv(853) @ 1432010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27297 
# 
# UVM_ERROR testbench.sv(853) @ 1432210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36612 
# 
# UVM_ERROR testbench.sv(853) @ 1432410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41073 
# 
# UVM_ERROR testbench.sv(853) @ 1432610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25685 
# 
# UVM_ERROR testbench.sv(853) @ 1432810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38689 
# 
# UVM_ERROR testbench.sv(853) @ 1433010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53122 
# 
# UVM_ERROR testbench.sv(853) @ 1433210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20118 
# 
# UVM_ERROR testbench.sv(853) @ 1433410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13647 
# 
# UVM_ERROR testbench.sv(853) @ 1433610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6308 
# 
# UVM_ERROR testbench.sv(853) @ 1433810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17369 
# 
# UVM_ERROR testbench.sv(853) @ 1434010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45656 
# 
# UVM_ERROR testbench.sv(853) @ 1434210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9790 
# 
# UVM_ERROR testbench.sv(853) @ 1434410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11775 
# 
# UVM_ERROR testbench.sv(853) @ 1434610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53626 
# 
# UVM_ERROR testbench.sv(853) @ 1434810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26380 
# 
# UVM_ERROR testbench.sv(853) @ 1435010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47080 
# 
# UVM_ERROR testbench.sv(853) @ 1435210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1256 
# 
# UVM_ERROR testbench.sv(853) @ 1435410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24999 
# 
# UVM_ERROR testbench.sv(853) @ 1435610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58472 
# 
# UVM_ERROR testbench.sv(853) @ 1435810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26809 
# 
# UVM_ERROR testbench.sv(853) @ 1436010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53261 
# 
# UVM_ERROR testbench.sv(853) @ 1436210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18291 
# 
# UVM_ERROR testbench.sv(853) @ 1436410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58100 
# 
# UVM_ERROR testbench.sv(853) @ 1436610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7902 
# 
# UVM_ERROR testbench.sv(853) @ 1436810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8717 
# 
# UVM_ERROR testbench.sv(853) @ 1437010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44382 
# 
# UVM_ERROR testbench.sv(853) @ 1437210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38191 
# 
# UVM_ERROR testbench.sv(853) @ 1437410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48823 
# 
# UVM_ERROR testbench.sv(853) @ 1437610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47049 
# 
# UVM_ERROR testbench.sv(853) @ 1437810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  669 
# 
# UVM_ERROR testbench.sv(853) @ 1438010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35348 
# 
# UVM_ERROR testbench.sv(853) @ 1438210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23930 
# 
# UVM_ERROR testbench.sv(853) @ 1438410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23713 
# 
# UVM_ERROR testbench.sv(853) @ 1438610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6482 
# 
# UVM_ERROR testbench.sv(853) @ 1438810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33808 
# 
# UVM_ERROR testbench.sv(853) @ 1439010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48721 
# 
# UVM_ERROR testbench.sv(853) @ 1439210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22903 
# 
# UVM_ERROR testbench.sv(853) @ 1439410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58684 
# 
# UVM_ERROR testbench.sv(853) @ 1439610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6570 
# 
# UVM_ERROR testbench.sv(853) @ 1439810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5802 
# 
# UVM_ERROR testbench.sv(853) @ 1440010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56025 
# 
# UVM_ERROR testbench.sv(853) @ 1440210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44071 
# 
# UVM_ERROR testbench.sv(853) @ 1440410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57727 
# 
# UVM_ERROR testbench.sv(853) @ 1440610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41508 
# 
# UVM_ERROR testbench.sv(853) @ 1440810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4026 
# 
# UVM_ERROR testbench.sv(853) @ 1441010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44716 
# 
# UVM_ERROR testbench.sv(853) @ 1441210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17235 
# 
# UVM_ERROR testbench.sv(853) @ 1441410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28987 
# 
# UVM_ERROR testbench.sv(853) @ 1441610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54654 
# 
# UVM_ERROR testbench.sv(853) @ 1441810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23041 
# 
# UVM_ERROR testbench.sv(853) @ 1442010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46547 
# 
# UVM_ERROR testbench.sv(853) @ 1442210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31433 
# 
# UVM_ERROR testbench.sv(853) @ 1442410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60295 
# 
# UVM_ERROR testbench.sv(853) @ 1442610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4948 
# 
# UVM_ERROR testbench.sv(853) @ 1442810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6460 
# 
# UVM_ERROR testbench.sv(853) @ 1443010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30942 
# 
# UVM_ERROR testbench.sv(853) @ 1443210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12914 
# 
# UVM_ERROR testbench.sv(853) @ 1443410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43960 
# 
# UVM_ERROR testbench.sv(853) @ 1443610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7319 
# 
# UVM_ERROR testbench.sv(853) @ 1443810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58927 
# 
# UVM_ERROR testbench.sv(853) @ 1444010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13037 
# 
# UVM_ERROR testbench.sv(853) @ 1444210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17664 
# 
# UVM_ERROR testbench.sv(853) @ 1444410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41564 
# 
# UVM_ERROR testbench.sv(853) @ 1444610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34282 
# 
# UVM_ERROR testbench.sv(853) @ 1444810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51975 
# 
# UVM_ERROR testbench.sv(853) @ 1445010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37305 
# 
# UVM_ERROR testbench.sv(853) @ 1445210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56613 
# 
# UVM_ERROR testbench.sv(853) @ 1445410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  179 
# 
# UVM_ERROR testbench.sv(853) @ 1445610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52931 
# 
# UVM_ERROR testbench.sv(853) @ 1445810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24181 
# 
# UVM_ERROR testbench.sv(853) @ 1446010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44874 
# 
# UVM_ERROR testbench.sv(853) @ 1446210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57670 
# 
# UVM_ERROR testbench.sv(853) @ 1446410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   49 
# 
# UVM_ERROR testbench.sv(853) @ 1446610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50288 
# 
# UVM_ERROR testbench.sv(853) @ 1446810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25320 
# 
# UVM_ERROR testbench.sv(853) @ 1447010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25634 
# 
# UVM_ERROR testbench.sv(853) @ 1447210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23683 
# 
# UVM_ERROR testbench.sv(853) @ 1447410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46910 
# 
# UVM_ERROR testbench.sv(853) @ 1447610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19734 
# 
# UVM_ERROR testbench.sv(853) @ 1447810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7843 
# 
# UVM_ERROR testbench.sv(853) @ 1448010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56022 
# 
# UVM_ERROR testbench.sv(853) @ 1448210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14378 
# 
# UVM_ERROR testbench.sv(853) @ 1448410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24874 
# 
# UVM_ERROR testbench.sv(853) @ 1448610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34212 
# 
# UVM_ERROR testbench.sv(853) @ 1448810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23012 
# 
# UVM_ERROR testbench.sv(853) @ 1449010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22669 
# 
# UVM_ERROR testbench.sv(853) @ 1449210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7437 
# 
# UVM_ERROR testbench.sv(853) @ 1449410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21705 
# 
# UVM_ERROR testbench.sv(853) @ 1449610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27435 
# 
# UVM_ERROR testbench.sv(853) @ 1449810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27026 
# 
# UVM_ERROR testbench.sv(853) @ 1450010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47321 
# 
# UVM_ERROR testbench.sv(853) @ 1450210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6290 
# 
# UVM_ERROR testbench.sv(853) @ 1450410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51602 
# 
# UVM_ERROR testbench.sv(853) @ 1450610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45375 
# 
# UVM_ERROR testbench.sv(853) @ 1450810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10702 
# 
# UVM_ERROR testbench.sv(853) @ 1451010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44447 
# 
# UVM_ERROR testbench.sv(853) @ 1451210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13642 
# 
# UVM_ERROR testbench.sv(853) @ 1451410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43049 
# 
# UVM_ERROR testbench.sv(853) @ 1451610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38463 
# 
# UVM_ERROR testbench.sv(853) @ 1451810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2023 
# 
# UVM_ERROR testbench.sv(853) @ 1452010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5446 
# 
# UVM_ERROR testbench.sv(853) @ 1452210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54251 
# 
# UVM_ERROR testbench.sv(853) @ 1452410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46412 
# 
# UVM_ERROR testbench.sv(853) @ 1452610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44272 
# 
# UVM_ERROR testbench.sv(853) @ 1452810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48811 
# 
# UVM_ERROR testbench.sv(853) @ 1453010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4005 
# 
# UVM_ERROR testbench.sv(853) @ 1453210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30106 
# 
# UVM_ERROR testbench.sv(853) @ 1453410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42094 
# 
# UVM_ERROR testbench.sv(853) @ 1453610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41041 
# 
# UVM_ERROR testbench.sv(853) @ 1453810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   43 
# 
# UVM_ERROR testbench.sv(853) @ 1454010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40101 
# 
# UVM_ERROR testbench.sv(853) @ 1454210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35202 
# 
# UVM_ERROR testbench.sv(853) @ 1454410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43649 
# 
# UVM_ERROR testbench.sv(853) @ 1454610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43822 
# 
# UVM_ERROR testbench.sv(853) @ 1454810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5362 
# 
# UVM_ERROR testbench.sv(853) @ 1455010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35404 
# 
# UVM_ERROR testbench.sv(853) @ 1455210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35433 
# 
# UVM_ERROR testbench.sv(853) @ 1455410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32448 
# 
# UVM_ERROR testbench.sv(853) @ 1455610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42115 
# 
# UVM_ERROR testbench.sv(853) @ 1455810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49778 
# 
# UVM_ERROR testbench.sv(853) @ 1456010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42169 
# 
# UVM_ERROR testbench.sv(853) @ 1456210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21063 
# 
# UVM_ERROR testbench.sv(853) @ 1456410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6829 
# 
# UVM_ERROR testbench.sv(853) @ 1456610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15192 
# 
# UVM_ERROR testbench.sv(853) @ 1456810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44507 
# 
# UVM_ERROR testbench.sv(853) @ 1457010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47436 
# 
# UVM_ERROR testbench.sv(853) @ 1457210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22285 
# 
# UVM_ERROR testbench.sv(853) @ 1457410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27776 
# 
# UVM_ERROR testbench.sv(853) @ 1457610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60302 
# 
# UVM_ERROR testbench.sv(853) @ 1457810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50016 
# 
# UVM_ERROR testbench.sv(853) @ 1458010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24912 
# 
# UVM_ERROR testbench.sv(853) @ 1458210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53605 
# 
# UVM_ERROR testbench.sv(853) @ 1458410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25150 
# 
# UVM_ERROR testbench.sv(853) @ 1458610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25503 
# 
# UVM_ERROR testbench.sv(853) @ 1458810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50441 
# 
# UVM_ERROR testbench.sv(853) @ 1459010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43929 
# 
# UVM_ERROR testbench.sv(853) @ 1459210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55918 
# 
# UVM_ERROR testbench.sv(853) @ 1459410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9571 
# 
# UVM_ERROR testbench.sv(853) @ 1459610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39207 
# 
# UVM_ERROR testbench.sv(853) @ 1459810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19886 
# 
# UVM_ERROR testbench.sv(853) @ 1460010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7307 
# 
# UVM_ERROR testbench.sv(853) @ 1460210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30501 
# 
# UVM_ERROR testbench.sv(853) @ 1460410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59365 
# 
# UVM_ERROR testbench.sv(853) @ 1460610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58209 
# 
# UVM_ERROR testbench.sv(853) @ 1460810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59283 
# 
# UVM_ERROR testbench.sv(853) @ 1461010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  934 
# 
# UVM_ERROR testbench.sv(853) @ 1461210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53805 
# 
# UVM_ERROR testbench.sv(853) @ 1461410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21174 
# 
# UVM_ERROR testbench.sv(853) @ 1461610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22599 
# 
# UVM_ERROR testbench.sv(853) @ 1461810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5028 
# 
# UVM_ERROR testbench.sv(853) @ 1462010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17885 
# 
# UVM_ERROR testbench.sv(853) @ 1462210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7941 
# 
# UVM_ERROR testbench.sv(853) @ 1462410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26146 
# 
# UVM_ERROR testbench.sv(853) @ 1462610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25190 
# 
# UVM_ERROR testbench.sv(853) @ 1462810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37289 
# 
# UVM_ERROR testbench.sv(853) @ 1463010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52005 
# 
# UVM_ERROR testbench.sv(853) @ 1463210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27326 
# 
# UVM_ERROR testbench.sv(853) @ 1463410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25333 
# 
# UVM_ERROR testbench.sv(853) @ 1463610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23025 
# 
# UVM_ERROR testbench.sv(853) @ 1463810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29479 
# 
# UVM_ERROR testbench.sv(853) @ 1464010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18431 
# 
# UVM_ERROR testbench.sv(853) @ 1464210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35315 
# 
# UVM_ERROR testbench.sv(853) @ 1464410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47992 
# 
# UVM_ERROR testbench.sv(853) @ 1464610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28197 
# 
# UVM_ERROR testbench.sv(853) @ 1464810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6014 
# 
# UVM_ERROR testbench.sv(853) @ 1465010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46160 
# 
# UVM_ERROR testbench.sv(853) @ 1465210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43837 
# 
# UVM_ERROR testbench.sv(853) @ 1465410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16278 
# 
# UVM_ERROR testbench.sv(853) @ 1465610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15687 
# 
# UVM_ERROR testbench.sv(853) @ 1465810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36600 
# 
# UVM_ERROR testbench.sv(853) @ 1466010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6520 
# 
# UVM_ERROR testbench.sv(853) @ 1466210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52858 
# 
# UVM_ERROR testbench.sv(853) @ 1466410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6066 
# 
# UVM_ERROR testbench.sv(853) @ 1466610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2096 
# 
# UVM_ERROR testbench.sv(853) @ 1466810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15470 
# 
# UVM_ERROR testbench.sv(853) @ 1467010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20111 
# 
# UVM_ERROR testbench.sv(853) @ 1467210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48384 
# 
# UVM_ERROR testbench.sv(853) @ 1467410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49076 
# 
# UVM_ERROR testbench.sv(853) @ 1467610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8982 
# 
# UVM_ERROR testbench.sv(853) @ 1467810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31606 
# 
# UVM_ERROR testbench.sv(853) @ 1468010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42538 
# 
# UVM_ERROR testbench.sv(853) @ 1468210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22332 
# 
# UVM_ERROR testbench.sv(853) @ 1468410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41216 
# 
# UVM_ERROR testbench.sv(853) @ 1468610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42805 
# 
# UVM_ERROR testbench.sv(853) @ 1468810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18105 
# 
# UVM_ERROR testbench.sv(853) @ 1469010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39676 
# 
# UVM_ERROR testbench.sv(853) @ 1469210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1034 
# 
# UVM_ERROR testbench.sv(853) @ 1469410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27900 
# 
# UVM_ERROR testbench.sv(853) @ 1469610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36520 
# 
# UVM_ERROR testbench.sv(853) @ 1469810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40246 
# 
# UVM_ERROR testbench.sv(853) @ 1470010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45179 
# 
# UVM_ERROR testbench.sv(853) @ 1470210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5185 
# 
# UVM_ERROR testbench.sv(853) @ 1470410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38251 
# 
# UVM_ERROR testbench.sv(853) @ 1470610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11562 
# 
# UVM_ERROR testbench.sv(853) @ 1470810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57953 
# 
# UVM_ERROR testbench.sv(853) @ 1471010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25451 
# 
# UVM_ERROR testbench.sv(853) @ 1471210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60447 
# 
# UVM_ERROR testbench.sv(853) @ 1471410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43503 
# 
# UVM_ERROR testbench.sv(853) @ 1471610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40986 
# 
# UVM_ERROR testbench.sv(853) @ 1471810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25970 
# 
# UVM_ERROR testbench.sv(853) @ 1472010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49045 
# 
# UVM_ERROR testbench.sv(853) @ 1472210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28222 
# 
# UVM_ERROR testbench.sv(853) @ 1472410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22950 
# 
# UVM_ERROR testbench.sv(853) @ 1472610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30211 
# 
# UVM_ERROR testbench.sv(853) @ 1472810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16593 
# 
# UVM_ERROR testbench.sv(853) @ 1473010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3518 
# 
# UVM_ERROR testbench.sv(853) @ 1473210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38440 
# 
# UVM_ERROR testbench.sv(853) @ 1473410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10675 
# 
# UVM_ERROR testbench.sv(853) @ 1473610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7930 
# 
# UVM_ERROR testbench.sv(853) @ 1473810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33936 
# 
# UVM_ERROR testbench.sv(853) @ 1474010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7859 
# 
# UVM_ERROR testbench.sv(853) @ 1474210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29276 
# 
# UVM_ERROR testbench.sv(853) @ 1474410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45627 
# 
# UVM_ERROR testbench.sv(853) @ 1474610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45531 
# 
# UVM_ERROR testbench.sv(853) @ 1474810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51394 
# 
# UVM_ERROR testbench.sv(853) @ 1475010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4838 
# 
# UVM_ERROR testbench.sv(853) @ 1475210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7926 
# 
# UVM_ERROR testbench.sv(853) @ 1475410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40478 
# 
# UVM_ERROR testbench.sv(853) @ 1475610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7516 
# 
# UVM_ERROR testbench.sv(853) @ 1475810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51086 
# 
# UVM_ERROR testbench.sv(853) @ 1476010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25095 
# 
# UVM_ERROR testbench.sv(853) @ 1476210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39943 
# 
# UVM_ERROR testbench.sv(853) @ 1476410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38260 
# 
# UVM_ERROR testbench.sv(853) @ 1476610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13056 
# 
# UVM_ERROR testbench.sv(853) @ 1476810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10732 
# 
# UVM_ERROR testbench.sv(853) @ 1477010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42013 
# 
# UVM_ERROR testbench.sv(853) @ 1477210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43058 
# 
# UVM_ERROR testbench.sv(853) @ 1477410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24428 
# 
# UVM_ERROR testbench.sv(853) @ 1477610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39903 
# 
# UVM_ERROR testbench.sv(853) @ 1477810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8111 
# 
# UVM_ERROR testbench.sv(853) @ 1478010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35083 
# 
# UVM_ERROR testbench.sv(853) @ 1478210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44029 
# 
# UVM_ERROR testbench.sv(853) @ 1478410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49179 
# 
# UVM_ERROR testbench.sv(853) @ 1478610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28780 
# 
# UVM_ERROR testbench.sv(853) @ 1478810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48130 
# 
# UVM_ERROR testbench.sv(853) @ 1479010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8453 
# 
# UVM_ERROR testbench.sv(853) @ 1479210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35605 
# 
# UVM_ERROR testbench.sv(853) @ 1479410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18870 
# 
# UVM_ERROR testbench.sv(853) @ 1479610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60791 
# 
# UVM_ERROR testbench.sv(853) @ 1479810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45027 
# 
# UVM_ERROR testbench.sv(853) @ 1480010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48306 
# 
# UVM_ERROR testbench.sv(853) @ 1480210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3819 
# 
# UVM_ERROR testbench.sv(853) @ 1480410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59691 
# 
# UVM_ERROR testbench.sv(853) @ 1480610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13097 
# 
# UVM_ERROR testbench.sv(853) @ 1480810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1117 
# 
# UVM_ERROR testbench.sv(853) @ 1481010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25730 
# 
# UVM_ERROR testbench.sv(853) @ 1481210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  531 
# 
# UVM_ERROR testbench.sv(853) @ 1481410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47139 
# 
# UVM_ERROR testbench.sv(853) @ 1481610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44298 
# 
# UVM_ERROR testbench.sv(853) @ 1481810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27033 
# 
# UVM_ERROR testbench.sv(853) @ 1482010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14347 
# 
# UVM_ERROR testbench.sv(853) @ 1482210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42138 
# 
# UVM_ERROR testbench.sv(853) @ 1482410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34793 
# 
# UVM_ERROR testbench.sv(853) @ 1482610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45418 
# 
# UVM_ERROR testbench.sv(853) @ 1482810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26334 
# 
# UVM_ERROR testbench.sv(853) @ 1483010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30735 
# 
# UVM_ERROR testbench.sv(853) @ 1483210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58525 
# 
# UVM_ERROR testbench.sv(853) @ 1483410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48239 
# 
# UVM_ERROR testbench.sv(853) @ 1483610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7923 
# 
# UVM_ERROR testbench.sv(853) @ 1483810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40092 
# 
# UVM_ERROR testbench.sv(853) @ 1484010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10146 
# 
# UVM_ERROR testbench.sv(853) @ 1484210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12850 
# 
# UVM_ERROR testbench.sv(853) @ 1484410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13434 
# 
# UVM_ERROR testbench.sv(853) @ 1484610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29778 
# 
# UVM_ERROR testbench.sv(853) @ 1484810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1613 
# 
# UVM_ERROR testbench.sv(853) @ 1485010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30987 
# 
# UVM_ERROR testbench.sv(853) @ 1485210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12530 
# 
# UVM_ERROR testbench.sv(853) @ 1485410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56376 
# 
# UVM_ERROR testbench.sv(853) @ 1485610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16797 
# 
# UVM_ERROR testbench.sv(853) @ 1485810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10054 
# 
# UVM_ERROR testbench.sv(853) @ 1486010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43927 
# 
# UVM_ERROR testbench.sv(853) @ 1486210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6115 
# 
# UVM_ERROR testbench.sv(853) @ 1486410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43677 
# 
# UVM_ERROR testbench.sv(853) @ 1486610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17015 
# 
# UVM_ERROR testbench.sv(853) @ 1486810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41062 
# 
# UVM_ERROR testbench.sv(853) @ 1487010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34586 
# 
# UVM_ERROR testbench.sv(853) @ 1487210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50278 
# 
# UVM_ERROR testbench.sv(853) @ 1487410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36401 
# 
# UVM_ERROR testbench.sv(853) @ 1487610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48999 
# 
# UVM_ERROR testbench.sv(853) @ 1487810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47143 
# 
# UVM_ERROR testbench.sv(853) @ 1488010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55042 
# 
# UVM_ERROR testbench.sv(853) @ 1488210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25740 
# 
# UVM_ERROR testbench.sv(853) @ 1488410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57418 
# 
# UVM_ERROR testbench.sv(853) @ 1488610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15477 
# 
# UVM_ERROR testbench.sv(853) @ 1488810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50676 
# 
# UVM_ERROR testbench.sv(853) @ 1489010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7031 
# 
# UVM_ERROR testbench.sv(853) @ 1489210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50956 
# 
# UVM_ERROR testbench.sv(853) @ 1489410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11980 
# 
# UVM_ERROR testbench.sv(853) @ 1489610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8896 
# 
# UVM_ERROR testbench.sv(853) @ 1489810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25864 
# 
# UVM_ERROR testbench.sv(853) @ 1490010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27384 
# 
# UVM_ERROR testbench.sv(853) @ 1490210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41998 
# 
# UVM_ERROR testbench.sv(853) @ 1490410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44970 
# 
# UVM_ERROR testbench.sv(853) @ 1490610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36575 
# 
# UVM_ERROR testbench.sv(853) @ 1490810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10147 
# 
# UVM_ERROR testbench.sv(853) @ 1491010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24455 
# 
# UVM_ERROR testbench.sv(853) @ 1491210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53548 
# 
# UVM_ERROR testbench.sv(853) @ 1491410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49533 
# 
# UVM_ERROR testbench.sv(853) @ 1491610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46579 
# 
# UVM_ERROR testbench.sv(853) @ 1491810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16762 
# 
# UVM_ERROR testbench.sv(853) @ 1492010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40112 
# 
# UVM_ERROR testbench.sv(853) @ 1492210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26501 
# 
# UVM_ERROR testbench.sv(853) @ 1492410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2959 
# 
# UVM_ERROR testbench.sv(853) @ 1492610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30242 
# 
# UVM_ERROR testbench.sv(853) @ 1492810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48734 
# 
# UVM_ERROR testbench.sv(853) @ 1493010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8087 
# 
# UVM_ERROR testbench.sv(853) @ 1493210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36090 
# 
# UVM_ERROR testbench.sv(853) @ 1493410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28505 
# 
# UVM_ERROR testbench.sv(853) @ 1493610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8775 
# 
# UVM_ERROR testbench.sv(853) @ 1493810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46294 
# 
# UVM_ERROR testbench.sv(853) @ 1494010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43566 
# 
# UVM_ERROR testbench.sv(853) @ 1494210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12475 
# 
# UVM_ERROR testbench.sv(853) @ 1494410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33263 
# 
# UVM_ERROR testbench.sv(853) @ 1494610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37635 
# 
# UVM_ERROR testbench.sv(853) @ 1494810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55436 
# 
# UVM_ERROR testbench.sv(853) @ 1495010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37641 
# 
# UVM_ERROR testbench.sv(853) @ 1495210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53286 
# 
# UVM_ERROR testbench.sv(853) @ 1495410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31090 
# 
# UVM_ERROR testbench.sv(853) @ 1495610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34863 
# 
# UVM_ERROR testbench.sv(853) @ 1495810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43091 
# 
# UVM_ERROR testbench.sv(853) @ 1496010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11718 
# 
# UVM_ERROR testbench.sv(853) @ 1496210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27866 
# 
# UVM_ERROR testbench.sv(853) @ 1496410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42976 
# 
# UVM_ERROR testbench.sv(853) @ 1496610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37101 
# 
# UVM_ERROR testbench.sv(853) @ 1496810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19428 
# 
# UVM_ERROR testbench.sv(853) @ 1497010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25964 
# 
# UVM_ERROR testbench.sv(853) @ 1497210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28888 
# 
# UVM_ERROR testbench.sv(853) @ 1497410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38164 
# 
# UVM_ERROR testbench.sv(853) @ 1497610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3480 
# 
# UVM_ERROR testbench.sv(853) @ 1497810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31647 
# 
# UVM_ERROR testbench.sv(853) @ 1498010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55446 
# 
# UVM_ERROR testbench.sv(853) @ 1498210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30113 
# 
# UVM_ERROR testbench.sv(853) @ 1498410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40082 
# 
# UVM_ERROR testbench.sv(853) @ 1498610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10154 
# 
# UVM_ERROR testbench.sv(853) @ 1498810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58973 
# 
# UVM_ERROR testbench.sv(853) @ 1499010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52246 
# 
# UVM_ERROR testbench.sv(853) @ 1499210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9144 
# 
# UVM_ERROR testbench.sv(853) @ 1499410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5801 
# 
# UVM_ERROR testbench.sv(853) @ 1499610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  918 
# 
# UVM_ERROR testbench.sv(853) @ 1499810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6866 
# 
# UVM_ERROR testbench.sv(853) @ 1500010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11141 
# 
# UVM_ERROR testbench.sv(853) @ 1500210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16595 
# 
# UVM_ERROR testbench.sv(853) @ 1500410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34505 
# 
# UVM_ERROR testbench.sv(853) @ 1500610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24199 
# 
# UVM_ERROR testbench.sv(853) @ 1500810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50199 
# 
# UVM_ERROR testbench.sv(853) @ 1501010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55262 
# 
# UVM_ERROR testbench.sv(853) @ 1501210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38166 
# 
# UVM_ERROR testbench.sv(853) @ 1501410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8056 
# 
# UVM_ERROR testbench.sv(853) @ 1501610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22884 
# 
# UVM_ERROR testbench.sv(853) @ 1501810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49566 
# 
# UVM_ERROR testbench.sv(853) @ 1502010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9308 
# 
# UVM_ERROR testbench.sv(853) @ 1502210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14136 
# 
# UVM_ERROR testbench.sv(853) @ 1502410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8705 
# 
# UVM_ERROR testbench.sv(853) @ 1502610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56054 
# 
# UVM_ERROR testbench.sv(853) @ 1502810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48698 
# 
# UVM_ERROR testbench.sv(853) @ 1503010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21661 
# 
# UVM_ERROR testbench.sv(853) @ 1503210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13600 
# 
# UVM_ERROR testbench.sv(853) @ 1503410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46865 
# 
# UVM_ERROR testbench.sv(853) @ 1503610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3324 
# 
# UVM_ERROR testbench.sv(853) @ 1503810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21833 
# 
# UVM_ERROR testbench.sv(853) @ 1504010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47001 
# 
# UVM_ERROR testbench.sv(853) @ 1504210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37719 
# 
# UVM_ERROR testbench.sv(853) @ 1504410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44218 
# 
# UVM_ERROR testbench.sv(853) @ 1504610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17637 
# 
# UVM_ERROR testbench.sv(853) @ 1504810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46919 
# 
# UVM_ERROR testbench.sv(853) @ 1505010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22330 
# 
# UVM_ERROR testbench.sv(853) @ 1505210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30597 
# 
# UVM_ERROR testbench.sv(853) @ 1505410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17484 
# 
# UVM_ERROR testbench.sv(853) @ 1505610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61229 
# 
# UVM_ERROR testbench.sv(853) @ 1505810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13918 
# 
# UVM_ERROR testbench.sv(853) @ 1506010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3129 
# 
# UVM_ERROR testbench.sv(853) @ 1506210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53919 
# 
# UVM_ERROR testbench.sv(853) @ 1506410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27642 
# 
# UVM_ERROR testbench.sv(853) @ 1506610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54681 
# 
# UVM_ERROR testbench.sv(853) @ 1506810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17337 
# 
# UVM_ERROR testbench.sv(853) @ 1507010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42936 
# 
# UVM_ERROR testbench.sv(853) @ 1507210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49831 
# 
# UVM_ERROR testbench.sv(853) @ 1507410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8514 
# 
# UVM_ERROR testbench.sv(853) @ 1507610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38738 
# 
# UVM_ERROR testbench.sv(853) @ 1507810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45821 
# 
# UVM_ERROR testbench.sv(853) @ 1508010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36922 
# 
# UVM_ERROR testbench.sv(853) @ 1508210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31250 
# 
# UVM_ERROR testbench.sv(853) @ 1508410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34494 
# 
# UVM_ERROR testbench.sv(853) @ 1508610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15825 
# 
# UVM_ERROR testbench.sv(853) @ 1508810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10515 
# 
# UVM_ERROR testbench.sv(853) @ 1509010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46402 
# 
# UVM_ERROR testbench.sv(853) @ 1509210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50472 
# 
# UVM_ERROR testbench.sv(853) @ 1509410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19009 
# 
# UVM_ERROR testbench.sv(853) @ 1509610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51328 
# 
# UVM_ERROR testbench.sv(853) @ 1509810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3213 
# 
# UVM_ERROR testbench.sv(853) @ 1510010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25456 
# 
# UVM_ERROR testbench.sv(853) @ 1510210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30919 
# 
# UVM_ERROR testbench.sv(853) @ 1510410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35582 
# 
# UVM_ERROR testbench.sv(853) @ 1510610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32147 
# 
# UVM_ERROR testbench.sv(853) @ 1510810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28479 
# 
# UVM_ERROR testbench.sv(853) @ 1511010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38645 
# 
# UVM_ERROR testbench.sv(853) @ 1511210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19663 
# 
# UVM_ERROR testbench.sv(853) @ 1511410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59578 
# 
# UVM_ERROR testbench.sv(853) @ 1511610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17708 
# 
# UVM_ERROR testbench.sv(853) @ 1511810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14357 
# 
# UVM_ERROR testbench.sv(853) @ 1512010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45069 
# 
# UVM_ERROR testbench.sv(853) @ 1512210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5305 
# 
# UVM_ERROR testbench.sv(853) @ 1512410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2544 
# 
# UVM_ERROR testbench.sv(853) @ 1512610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51761 
# 
# UVM_ERROR testbench.sv(853) @ 1512810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21911 
# 
# UVM_ERROR testbench.sv(853) @ 1513010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43896 
# 
# UVM_ERROR testbench.sv(853) @ 1513210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16275 
# 
# UVM_ERROR testbench.sv(853) @ 1513410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57076 
# 
# UVM_ERROR testbench.sv(853) @ 1513610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31803 
# 
# UVM_ERROR testbench.sv(853) @ 1513810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6892 
# 
# UVM_ERROR testbench.sv(853) @ 1514010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18715 
# 
# UVM_ERROR testbench.sv(853) @ 1514210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10262 
# 
# UVM_ERROR testbench.sv(853) @ 1514410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13520 
# 
# UVM_ERROR testbench.sv(853) @ 1514610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46192 
# 
# UVM_ERROR testbench.sv(853) @ 1514810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48214 
# 
# UVM_ERROR testbench.sv(853) @ 1515010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11737 
# 
# UVM_ERROR testbench.sv(853) @ 1515210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10465 
# 
# UVM_ERROR testbench.sv(853) @ 1515410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35385 
# 
# UVM_ERROR testbench.sv(853) @ 1515610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48883 
# 
# UVM_ERROR testbench.sv(853) @ 1515810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28049 
# 
# UVM_ERROR testbench.sv(853) @ 1516010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2310 
# 
# UVM_ERROR testbench.sv(853) @ 1516210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26287 
# 
# UVM_ERROR testbench.sv(853) @ 1516410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47846 
# 
# UVM_ERROR testbench.sv(853) @ 1516610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34007 
# 
# UVM_ERROR testbench.sv(853) @ 1516810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31088 
# 
# UVM_ERROR testbench.sv(853) @ 1517010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  528 
# 
# UVM_ERROR testbench.sv(853) @ 1517210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   18 
# 
# UVM_ERROR testbench.sv(853) @ 1517410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5492 
# 
# UVM_ERROR testbench.sv(853) @ 1517610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39670 
# 
# UVM_ERROR testbench.sv(853) @ 1517810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14569 
# 
# UVM_ERROR testbench.sv(853) @ 1518010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35744 
# 
# UVM_ERROR testbench.sv(853) @ 1518210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11263 
# 
# UVM_ERROR testbench.sv(853) @ 1518410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53739 
# 
# UVM_ERROR testbench.sv(853) @ 1518610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27083 
# 
# UVM_ERROR testbench.sv(853) @ 1518810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52253 
# 
# UVM_ERROR testbench.sv(853) @ 1519010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22976 
# 
# UVM_ERROR testbench.sv(853) @ 1519210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38236 
# 
# UVM_ERROR testbench.sv(853) @ 1519410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29997 
# 
# UVM_ERROR testbench.sv(853) @ 1519610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26366 
# 
# UVM_ERROR testbench.sv(853) @ 1519810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27345 
# 
# UVM_ERROR testbench.sv(853) @ 1520010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35060 
# 
# UVM_ERROR testbench.sv(853) @ 1520210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40395 
# 
# UVM_ERROR testbench.sv(853) @ 1520410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5643 
# 
# UVM_ERROR testbench.sv(853) @ 1520610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13957 
# 
# UVM_ERROR testbench.sv(853) @ 1520810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33219 
# 
# UVM_ERROR testbench.sv(853) @ 1521010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52631 
# 
# UVM_ERROR testbench.sv(853) @ 1521210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28907 
# 
# UVM_ERROR testbench.sv(853) @ 1521410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15635 
# 
# UVM_ERROR testbench.sv(853) @ 1521610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52248 
# 
# UVM_ERROR testbench.sv(853) @ 1521810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7375 
# 
# UVM_ERROR testbench.sv(853) @ 1522010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41012 
# 
# UVM_ERROR testbench.sv(853) @ 1522210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50301 
# 
# UVM_ERROR testbench.sv(853) @ 1522410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57202 
# 
# UVM_ERROR testbench.sv(853) @ 1522610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45431 
# 
# UVM_ERROR testbench.sv(853) @ 1522810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49557 
# 
# UVM_ERROR testbench.sv(853) @ 1523010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25758 
# 
# UVM_ERROR testbench.sv(853) @ 1523210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33152 
# 
# UVM_ERROR testbench.sv(853) @ 1523410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56125 
# 
# UVM_ERROR testbench.sv(853) @ 1523610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9189 
# 
# UVM_ERROR testbench.sv(853) @ 1523810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7409 
# 
# UVM_ERROR testbench.sv(853) @ 1524010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5373 
# 
# UVM_ERROR testbench.sv(853) @ 1524210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52982 
# 
# UVM_ERROR testbench.sv(853) @ 1524410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49675 
# 
# UVM_ERROR testbench.sv(853) @ 1524610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7500 
# 
# UVM_ERROR testbench.sv(853) @ 1524810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47747 
# 
# UVM_ERROR testbench.sv(853) @ 1525010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43122 
# 
# UVM_ERROR testbench.sv(853) @ 1525210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58917 
# 
# UVM_ERROR testbench.sv(853) @ 1525410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2484 
# 
# UVM_ERROR testbench.sv(853) @ 1525610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25391 
# 
# UVM_ERROR testbench.sv(853) @ 1525810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47899 
# 
# UVM_ERROR testbench.sv(853) @ 1526010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6818 
# 
# UVM_ERROR testbench.sv(853) @ 1526210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58040 
# 
# UVM_ERROR testbench.sv(853) @ 1526410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60514 
# 
# UVM_ERROR testbench.sv(853) @ 1526610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56680 
# 
# UVM_ERROR testbench.sv(853) @ 1526810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49976 
# 
# UVM_ERROR testbench.sv(853) @ 1527010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24041 
# 
# UVM_ERROR testbench.sv(853) @ 1527210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16794 
# 
# UVM_ERROR testbench.sv(853) @ 1527410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57885 
# 
# UVM_ERROR testbench.sv(853) @ 1527610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59218 
# 
# UVM_ERROR testbench.sv(853) @ 1527810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36109 
# 
# UVM_ERROR testbench.sv(853) @ 1528010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12324 
# 
# UVM_ERROR testbench.sv(853) @ 1528210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19417 
# 
# UVM_ERROR testbench.sv(853) @ 1528410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31973 
# 
# UVM_ERROR testbench.sv(853) @ 1528610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  481 
# 
# UVM_ERROR testbench.sv(853) @ 1528810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13760 
# 
# UVM_ERROR testbench.sv(853) @ 1529010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11911 
# 
# UVM_ERROR testbench.sv(853) @ 1529210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8288 
# 
# UVM_ERROR testbench.sv(853) @ 1529410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47163 
# 
# UVM_ERROR testbench.sv(853) @ 1529610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19109 
# 
# UVM_ERROR testbench.sv(853) @ 1529810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1329 
# 
# UVM_ERROR testbench.sv(853) @ 1530010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34062 
# 
# UVM_ERROR testbench.sv(853) @ 1530210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52803 
# 
# UVM_ERROR testbench.sv(853) @ 1530410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19808 
# 
# UVM_ERROR testbench.sv(853) @ 1530610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50571 
# 
# UVM_ERROR testbench.sv(853) @ 1530810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20843 
# 
# UVM_ERROR testbench.sv(853) @ 1531010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51162 
# 
# UVM_ERROR testbench.sv(853) @ 1531210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  853 
# 
# UVM_ERROR testbench.sv(853) @ 1531410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53777 
# 
# UVM_ERROR testbench.sv(853) @ 1531610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3866 
# 
# UVM_ERROR testbench.sv(853) @ 1531810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42143 
# 
# UVM_ERROR testbench.sv(853) @ 1532010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17009 
# 
# UVM_ERROR testbench.sv(853) @ 1532210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20067 
# 
# UVM_ERROR testbench.sv(853) @ 1532410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32390 
# 
# UVM_ERROR testbench.sv(853) @ 1532610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16686 
# 
# UVM_ERROR testbench.sv(853) @ 1532810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46813 
# 
# UVM_ERROR testbench.sv(853) @ 1533010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5419 
# 
# UVM_ERROR testbench.sv(853) @ 1533210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32150 
# 
# UVM_ERROR testbench.sv(853) @ 1533410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22665 
# 
# UVM_ERROR testbench.sv(853) @ 1533610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41026 
# 
# UVM_ERROR testbench.sv(853) @ 1533810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10075 
# 
# UVM_ERROR testbench.sv(853) @ 1534010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35908 
# 
# UVM_ERROR testbench.sv(853) @ 1534210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32173 
# 
# UVM_ERROR testbench.sv(853) @ 1534410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31894 
# 
# UVM_ERROR testbench.sv(853) @ 1534610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51152 
# 
# UVM_ERROR testbench.sv(853) @ 1534810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16754 
# 
# UVM_ERROR testbench.sv(853) @ 1535010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26904 
# 
# UVM_ERROR testbench.sv(853) @ 1535210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39312 
# 
# UVM_ERROR testbench.sv(853) @ 1535410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38094 
# 
# UVM_ERROR testbench.sv(853) @ 1535610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7893 
# 
# UVM_ERROR testbench.sv(853) @ 1535810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8218 
# 
# UVM_ERROR testbench.sv(853) @ 1536010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41992 
# 
# UVM_ERROR testbench.sv(853) @ 1536210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45402 
# 
# UVM_ERROR testbench.sv(853) @ 1536410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19161 
# 
# UVM_ERROR testbench.sv(853) @ 1536610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57076 
# 
# UVM_ERROR testbench.sv(853) @ 1536810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19467 
# 
# UVM_ERROR testbench.sv(853) @ 1537010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7754 
# 
# UVM_ERROR testbench.sv(853) @ 1537210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52444 
# 
# UVM_ERROR testbench.sv(853) @ 1537410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39769 
# 
# UVM_ERROR testbench.sv(853) @ 1537610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59880 
# 
# UVM_ERROR testbench.sv(853) @ 1537810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54205 
# 
# UVM_ERROR testbench.sv(853) @ 1538010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16972 
# 
# UVM_ERROR testbench.sv(853) @ 1538210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4213 
# 
# UVM_ERROR testbench.sv(853) @ 1538410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14510 
# 
# UVM_ERROR testbench.sv(853) @ 1538610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39574 
# 
# UVM_ERROR testbench.sv(853) @ 1538810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3887 
# 
# UVM_ERROR testbench.sv(853) @ 1539010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50886 
# 
# UVM_ERROR testbench.sv(853) @ 1539210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20117 
# 
# UVM_ERROR testbench.sv(853) @ 1539410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48745 
# 
# UVM_ERROR testbench.sv(853) @ 1539610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45589 
# 
# UVM_ERROR testbench.sv(853) @ 1539810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57679 
# 
# UVM_ERROR testbench.sv(853) @ 1540010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27374 
# 
# UVM_ERROR testbench.sv(853) @ 1540210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10467 
# 
# UVM_ERROR testbench.sv(853) @ 1540410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27367 
# 
# UVM_ERROR testbench.sv(853) @ 1540610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36510 
# 
# UVM_ERROR testbench.sv(853) @ 1540810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54335 
# 
# UVM_ERROR testbench.sv(853) @ 1541010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47990 
# 
# UVM_ERROR testbench.sv(853) @ 1541210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50792 
# 
# UVM_ERROR testbench.sv(853) @ 1541410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55882 
# 
# UVM_ERROR testbench.sv(853) @ 1541610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60845 
# 
# UVM_ERROR testbench.sv(853) @ 1541810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21410 
# 
# UVM_ERROR testbench.sv(853) @ 1542010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57104 
# 
# UVM_ERROR testbench.sv(853) @ 1542210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49828 
# 
# UVM_ERROR testbench.sv(853) @ 1542410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36790 
# 
# UVM_ERROR testbench.sv(853) @ 1542610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2195 
# 
# UVM_ERROR testbench.sv(853) @ 1542810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50745 
# 
# UVM_ERROR testbench.sv(853) @ 1543010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14068 
# 
# UVM_ERROR testbench.sv(853) @ 1543210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38214 
# 
# UVM_ERROR testbench.sv(853) @ 1543410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58366 
# 
# UVM_ERROR testbench.sv(853) @ 1543610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9800 
# 
# UVM_ERROR testbench.sv(853) @ 1543810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4317 
# 
# UVM_ERROR testbench.sv(853) @ 1544010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33098 
# 
# UVM_ERROR testbench.sv(853) @ 1544210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23015 
# 
# UVM_ERROR testbench.sv(853) @ 1544410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11058 
# 
# UVM_ERROR testbench.sv(853) @ 1544610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43645 
# 
# UVM_ERROR testbench.sv(853) @ 1544810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2637 
# 
# UVM_ERROR testbench.sv(853) @ 1545010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50223 
# 
# UVM_ERROR testbench.sv(853) @ 1545210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39682 
# 
# UVM_ERROR testbench.sv(853) @ 1545410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50435 
# 
# UVM_ERROR testbench.sv(853) @ 1545610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2274 
# 
# UVM_ERROR testbench.sv(853) @ 1545810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30390 
# 
# UVM_ERROR testbench.sv(853) @ 1546010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60293 
# 
# UVM_ERROR testbench.sv(853) @ 1546210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46830 
# 
# UVM_ERROR testbench.sv(853) @ 1546410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  886 
# 
# UVM_ERROR testbench.sv(853) @ 1546610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13511 
# 
# UVM_ERROR testbench.sv(853) @ 1546810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59339 
# 
# UVM_ERROR testbench.sv(853) @ 1547010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37318 
# 
# UVM_ERROR testbench.sv(853) @ 1547210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1722 
# 
# UVM_ERROR testbench.sv(853) @ 1547410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30317 
# 
# UVM_ERROR testbench.sv(853) @ 1547610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40435 
# 
# UVM_ERROR testbench.sv(853) @ 1547810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30975 
# 
# UVM_ERROR testbench.sv(853) @ 1548010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2442 
# 
# UVM_ERROR testbench.sv(853) @ 1548210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60265 
# 
# UVM_ERROR testbench.sv(853) @ 1548410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56395 
# 
# UVM_ERROR testbench.sv(853) @ 1548610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53465 
# 
# UVM_ERROR testbench.sv(853) @ 1548810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40496 
# 
# UVM_ERROR testbench.sv(853) @ 1549010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61109 
# 
# UVM_ERROR testbench.sv(853) @ 1549210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55606 
# 
# UVM_ERROR testbench.sv(853) @ 1549410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11153 
# 
# UVM_ERROR testbench.sv(853) @ 1549610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40519 
# 
# UVM_ERROR testbench.sv(853) @ 1549810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20189 
# 
# UVM_ERROR testbench.sv(853) @ 1550010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28324 
# 
# UVM_ERROR testbench.sv(853) @ 1550210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20454 
# 
# UVM_ERROR testbench.sv(853) @ 1550410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34564 
# 
# UVM_ERROR testbench.sv(853) @ 1550610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30645 
# 
# UVM_ERROR testbench.sv(853) @ 1550810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43227 
# 
# UVM_ERROR testbench.sv(853) @ 1551010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28717 
# 
# UVM_ERROR testbench.sv(853) @ 1551210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22283 
# 
# UVM_ERROR testbench.sv(853) @ 1551410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35019 
# 
# UVM_ERROR testbench.sv(853) @ 1551610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15015 
# 
# UVM_ERROR testbench.sv(853) @ 1551810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40435 
# 
# UVM_ERROR testbench.sv(853) @ 1552010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21364 
# 
# UVM_ERROR testbench.sv(853) @ 1552210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23509 
# 
# UVM_ERROR testbench.sv(853) @ 1552410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53835 
# 
# UVM_ERROR testbench.sv(853) @ 1552610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9163 
# 
# UVM_ERROR testbench.sv(853) @ 1552810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19047 
# 
# UVM_ERROR testbench.sv(853) @ 1553010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26290 
# 
# UVM_ERROR testbench.sv(853) @ 1553210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60469 
# 
# UVM_ERROR testbench.sv(853) @ 1553410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  264 
# 
# UVM_ERROR testbench.sv(853) @ 1553610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7372 
# 
# UVM_ERROR testbench.sv(853) @ 1553810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27419 
# 
# UVM_ERROR testbench.sv(853) @ 1554010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43851 
# 
# UVM_ERROR testbench.sv(853) @ 1554210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59184 
# 
# UVM_ERROR testbench.sv(853) @ 1554410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1384 
# 
# UVM_ERROR testbench.sv(853) @ 1554610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3687 
# 
# UVM_ERROR testbench.sv(853) @ 1554810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44779 
# 
# UVM_ERROR testbench.sv(853) @ 1555010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43462 
# 
# UVM_ERROR testbench.sv(853) @ 1555210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59444 
# 
# UVM_ERROR testbench.sv(853) @ 1555410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44799 
# 
# UVM_ERROR testbench.sv(853) @ 1555610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20429 
# 
# UVM_ERROR testbench.sv(853) @ 1555810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18435 
# 
# UVM_ERROR testbench.sv(853) @ 1556010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22844 
# 
# UVM_ERROR testbench.sv(853) @ 1556210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48821 
# 
# UVM_ERROR testbench.sv(853) @ 1556410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33515 
# 
# UVM_ERROR testbench.sv(853) @ 1556610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  440 
# 
# UVM_ERROR testbench.sv(853) @ 1556810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11541 
# 
# UVM_ERROR testbench.sv(853) @ 1557010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6277 
# 
# UVM_ERROR testbench.sv(853) @ 1557210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10066 
# 
# UVM_ERROR testbench.sv(853) @ 1557410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49113 
# 
# UVM_ERROR testbench.sv(853) @ 1557610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49922 
# 
# UVM_ERROR testbench.sv(853) @ 1557810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23657 
# 
# UVM_ERROR testbench.sv(853) @ 1558010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55959 
# 
# UVM_ERROR testbench.sv(853) @ 1558210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26852 
# 
# UVM_ERROR testbench.sv(853) @ 1558410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53589 
# 
# UVM_ERROR testbench.sv(853) @ 1558610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56730 
# 
# UVM_ERROR testbench.sv(853) @ 1558810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41186 
# 
# UVM_ERROR testbench.sv(853) @ 1559010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5487 
# 
# UVM_ERROR testbench.sv(853) @ 1559210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49679 
# 
# UVM_ERROR testbench.sv(853) @ 1559410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51137 
# 
# UVM_ERROR testbench.sv(853) @ 1559610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22144 
# 
# UVM_ERROR testbench.sv(853) @ 1559810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34182 
# 
# UVM_ERROR testbench.sv(853) @ 1560010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21881 
# 
# UVM_ERROR testbench.sv(853) @ 1560210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34380 
# 
# UVM_ERROR testbench.sv(853) @ 1560410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48267 
# 
# UVM_ERROR testbench.sv(853) @ 1560610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22242 
# 
# UVM_ERROR testbench.sv(853) @ 1560810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54188 
# 
# UVM_ERROR testbench.sv(853) @ 1561010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46102 
# 
# UVM_ERROR testbench.sv(853) @ 1561210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44629 
# 
# UVM_ERROR testbench.sv(853) @ 1561410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28498 
# 
# UVM_ERROR testbench.sv(853) @ 1561610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  558 
# 
# UVM_ERROR testbench.sv(853) @ 1561810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43485 
# 
# UVM_ERROR testbench.sv(853) @ 1562010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20785 
# 
# UVM_ERROR testbench.sv(853) @ 1562210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57164 
# 
# UVM_ERROR testbench.sv(853) @ 1562410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12327 
# 
# UVM_ERROR testbench.sv(853) @ 1562610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11662 
# 
# UVM_ERROR testbench.sv(853) @ 1562810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  859 
# 
# UVM_ERROR testbench.sv(853) @ 1563010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25223 
# 
# UVM_ERROR testbench.sv(853) @ 1563210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40320 
# 
# UVM_ERROR testbench.sv(853) @ 1563410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32689 
# 
# UVM_ERROR testbench.sv(853) @ 1563610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14164 
# 
# UVM_ERROR testbench.sv(853) @ 1563810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27601 
# 
# UVM_ERROR testbench.sv(853) @ 1564010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4707 
# 
# UVM_ERROR testbench.sv(853) @ 1564210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56684 
# 
# UVM_ERROR testbench.sv(853) @ 1564410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37329 
# 
# UVM_ERROR testbench.sv(853) @ 1564610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11107 
# 
# UVM_ERROR testbench.sv(853) @ 1564810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12201 
# 
# UVM_ERROR testbench.sv(853) @ 1565010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25906 
# 
# UVM_ERROR testbench.sv(853) @ 1565210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47021 
# 
# UVM_ERROR testbench.sv(853) @ 1565410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44968 
# 
# UVM_ERROR testbench.sv(853) @ 1565610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31994 
# 
# UVM_ERROR testbench.sv(853) @ 1565810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24755 
# 
# UVM_ERROR testbench.sv(853) @ 1566010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38636 
# 
# UVM_ERROR testbench.sv(853) @ 1566210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31318 
# 
# UVM_ERROR testbench.sv(853) @ 1566410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33970 
# 
# UVM_ERROR testbench.sv(853) @ 1566610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56184 
# 
# UVM_ERROR testbench.sv(853) @ 1566810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52279 
# 
# UVM_ERROR testbench.sv(853) @ 1567010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53594 
# 
# UVM_ERROR testbench.sv(853) @ 1567210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18804 
# 
# UVM_ERROR testbench.sv(853) @ 1567410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31522 
# 
# UVM_ERROR testbench.sv(853) @ 1567610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2055 
# 
# UVM_ERROR testbench.sv(853) @ 1567810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16857 
# 
# UVM_ERROR testbench.sv(853) @ 1568010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11746 
# 
# UVM_ERROR testbench.sv(853) @ 1568210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53259 
# 
# UVM_ERROR testbench.sv(853) @ 1568410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8168 
# 
# UVM_ERROR testbench.sv(853) @ 1568610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20185 
# 
# UVM_ERROR testbench.sv(853) @ 1568810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9517 
# 
# UVM_ERROR testbench.sv(853) @ 1569010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10317 
# 
# UVM_ERROR testbench.sv(853) @ 1569210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13981 
# 
# UVM_ERROR testbench.sv(853) @ 1569410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10906 
# 
# UVM_ERROR testbench.sv(853) @ 1569610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10720 
# 
# UVM_ERROR testbench.sv(853) @ 1569810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56068 
# 
# UVM_ERROR testbench.sv(853) @ 1570010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36692 
# 
# UVM_ERROR testbench.sv(853) @ 1570210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42850 
# 
# UVM_ERROR testbench.sv(853) @ 1570410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10734 
# 
# UVM_ERROR testbench.sv(853) @ 1570610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33814 
# 
# UVM_ERROR testbench.sv(853) @ 1570810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20255 
# 
# UVM_ERROR testbench.sv(853) @ 1571010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49748 
# 
# UVM_ERROR testbench.sv(853) @ 1571210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1601 
# 
# UVM_ERROR testbench.sv(853) @ 1571410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10824 
# 
# UVM_ERROR testbench.sv(853) @ 1571610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59558 
# 
# UVM_ERROR testbench.sv(853) @ 1571810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41005 
# 
# UVM_ERROR testbench.sv(853) @ 1572010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14162 
# 
# UVM_ERROR testbench.sv(853) @ 1572210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46807 
# 
# UVM_ERROR testbench.sv(853) @ 1572410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9994 
# 
# UVM_ERROR testbench.sv(853) @ 1572610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48041 
# 
# UVM_ERROR testbench.sv(853) @ 1572810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1451 
# 
# UVM_ERROR testbench.sv(853) @ 1573010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13987 
# 
# UVM_ERROR testbench.sv(853) @ 1573210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4834 
# 
# UVM_ERROR testbench.sv(853) @ 1573410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41631 
# 
# UVM_ERROR testbench.sv(853) @ 1573610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8041 
# 
# UVM_ERROR testbench.sv(853) @ 1573810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39028 
# 
# UVM_ERROR testbench.sv(853) @ 1574010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50512 
# 
# UVM_ERROR testbench.sv(853) @ 1574210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52230 
# 
# UVM_ERROR testbench.sv(853) @ 1574410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35627 
# 
# UVM_ERROR testbench.sv(853) @ 1574610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8154 
# 
# UVM_ERROR testbench.sv(853) @ 1574810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60779 
# 
# UVM_ERROR testbench.sv(853) @ 1575010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31297 
# 
# UVM_ERROR testbench.sv(853) @ 1575210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21645 
# 
# UVM_ERROR testbench.sv(853) @ 1575410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29304 
# 
# UVM_ERROR testbench.sv(853) @ 1575610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45246 
# 
# UVM_ERROR testbench.sv(853) @ 1575810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41163 
# 
# UVM_ERROR testbench.sv(853) @ 1576010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56236 
# 
# UVM_ERROR testbench.sv(853) @ 1576210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16507 
# 
# UVM_ERROR testbench.sv(853) @ 1576410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53413 
# 
# UVM_ERROR testbench.sv(853) @ 1576610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25384 
# 
# UVM_ERROR testbench.sv(853) @ 1576810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60513 
# 
# UVM_ERROR testbench.sv(853) @ 1577010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25916 
# 
# UVM_ERROR testbench.sv(853) @ 1577210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41492 
# 
# UVM_ERROR testbench.sv(853) @ 1577410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37735 
# 
# UVM_ERROR testbench.sv(853) @ 1577610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55452 
# 
# UVM_ERROR testbench.sv(853) @ 1577810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15188 
# 
# UVM_ERROR testbench.sv(853) @ 1578010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27378 
# 
# UVM_ERROR testbench.sv(853) @ 1578210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44585 
# 
# UVM_ERROR testbench.sv(853) @ 1578410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14074 
# 
# UVM_ERROR testbench.sv(853) @ 1578610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59167 
# 
# UVM_ERROR testbench.sv(853) @ 1578810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35436 
# 
# UVM_ERROR testbench.sv(853) @ 1579010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9225 
# 
# UVM_ERROR testbench.sv(853) @ 1579210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4113 
# 
# UVM_ERROR testbench.sv(853) @ 1579410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20622 
# 
# UVM_ERROR testbench.sv(853) @ 1579610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24403 
# 
# UVM_ERROR testbench.sv(853) @ 1579810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43487 
# 
# UVM_ERROR testbench.sv(853) @ 1580010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38959 
# 
# UVM_ERROR testbench.sv(853) @ 1580210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17083 
# 
# UVM_ERROR testbench.sv(853) @ 1580410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=   63 
# 
# UVM_ERROR testbench.sv(853) @ 1580610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21613 
# 
# UVM_ERROR testbench.sv(853) @ 1580810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3019 
# 
# UVM_ERROR testbench.sv(853) @ 1581010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8289 
# 
# UVM_ERROR testbench.sv(853) @ 1581210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45917 
# 
# UVM_ERROR testbench.sv(853) @ 1581410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46847 
# 
# UVM_ERROR testbench.sv(853) @ 1581610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38327 
# 
# UVM_ERROR testbench.sv(853) @ 1581810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60108 
# 
# UVM_ERROR testbench.sv(853) @ 1582010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47431 
# 
# UVM_ERROR testbench.sv(853) @ 1582210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40804 
# 
# UVM_ERROR testbench.sv(853) @ 1582410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45427 
# 
# UVM_ERROR testbench.sv(853) @ 1582610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53109 
# 
# UVM_ERROR testbench.sv(853) @ 1582810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42689 
# 
# UVM_ERROR testbench.sv(853) @ 1583010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40858 
# 
# UVM_ERROR testbench.sv(853) @ 1583210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38181 
# 
# UVM_ERROR testbench.sv(853) @ 1583410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57669 
# 
# UVM_ERROR testbench.sv(853) @ 1583610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29094 
# 
# UVM_ERROR testbench.sv(853) @ 1583810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26479 
# 
# UVM_ERROR testbench.sv(853) @ 1584010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2409 
# 
# UVM_ERROR testbench.sv(853) @ 1584210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27663 
# 
# UVM_ERROR testbench.sv(853) @ 1584410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45037 
# 
# UVM_ERROR testbench.sv(853) @ 1584610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26910 
# 
# UVM_ERROR testbench.sv(853) @ 1584810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48792 
# 
# UVM_ERROR testbench.sv(853) @ 1585010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53151 
# 
# UVM_ERROR testbench.sv(853) @ 1585210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20236 
# 
# UVM_ERROR testbench.sv(853) @ 1585410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21094 
# 
# UVM_ERROR testbench.sv(853) @ 1585610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5961 
# 
# UVM_ERROR testbench.sv(853) @ 1585810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21588 
# 
# UVM_ERROR testbench.sv(853) @ 1586010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58375 
# 
# UVM_ERROR testbench.sv(853) @ 1586210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9840 
# 
# UVM_ERROR testbench.sv(853) @ 1586410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56330 
# 
# UVM_ERROR testbench.sv(853) @ 1586610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19503 
# 
# UVM_ERROR testbench.sv(853) @ 1586810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25345 
# 
# UVM_ERROR testbench.sv(853) @ 1587010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47525 
# 
# UVM_ERROR testbench.sv(853) @ 1587210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35523 
# 
# UVM_ERROR testbench.sv(853) @ 1587410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11801 
# 
# UVM_ERROR testbench.sv(853) @ 1587610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58831 
# 
# UVM_ERROR testbench.sv(853) @ 1587810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48318 
# 
# UVM_ERROR testbench.sv(853) @ 1588010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10444 
# 
# UVM_ERROR testbench.sv(853) @ 1588210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24957 
# 
# UVM_ERROR testbench.sv(853) @ 1588410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32727 
# 
# UVM_ERROR testbench.sv(853) @ 1588610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36004 
# 
# UVM_ERROR testbench.sv(853) @ 1588810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43500 
# 
# UVM_ERROR testbench.sv(853) @ 1589010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20345 
# 
# UVM_ERROR testbench.sv(853) @ 1589210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19033 
# 
# UVM_ERROR testbench.sv(853) @ 1589410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24742 
# 
# UVM_ERROR testbench.sv(853) @ 1589610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42077 
# 
# UVM_ERROR testbench.sv(853) @ 1589810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22985 
# 
# UVM_ERROR testbench.sv(853) @ 1590010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15433 
# 
# UVM_ERROR testbench.sv(853) @ 1590210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18034 
# 
# UVM_ERROR testbench.sv(853) @ 1590410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48268 
# 
# UVM_ERROR testbench.sv(853) @ 1590610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54670 
# 
# UVM_ERROR testbench.sv(853) @ 1590810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15279 
# 
# UVM_ERROR testbench.sv(853) @ 1591010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2861 
# 
# UVM_ERROR testbench.sv(853) @ 1591210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56180 
# 
# UVM_ERROR testbench.sv(853) @ 1591410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54013 
# 
# UVM_ERROR testbench.sv(853) @ 1591610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20987 
# 
# UVM_ERROR testbench.sv(853) @ 1591810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8070 
# 
# UVM_ERROR testbench.sv(853) @ 1592010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5983 
# 
# UVM_ERROR testbench.sv(853) @ 1592210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54875 
# 
# UVM_ERROR testbench.sv(853) @ 1592410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50687 
# 
# UVM_ERROR testbench.sv(853) @ 1592610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52314 
# 
# UVM_ERROR testbench.sv(853) @ 1592810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2235 
# 
# UVM_ERROR testbench.sv(853) @ 1593010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37798 
# 
# UVM_ERROR testbench.sv(853) @ 1593210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60883 
# 
# UVM_ERROR testbench.sv(853) @ 1593410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36772 
# 
# UVM_ERROR testbench.sv(853) @ 1593610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3784 
# 
# UVM_ERROR testbench.sv(853) @ 1593810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25374 
# 
# UVM_ERROR testbench.sv(853) @ 1594010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21958 
# 
# UVM_ERROR testbench.sv(853) @ 1594210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6212 
# 
# UVM_ERROR testbench.sv(853) @ 1594410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50944 
# 
# UVM_ERROR testbench.sv(853) @ 1594610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22749 
# 
# UVM_ERROR testbench.sv(853) @ 1594810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10581 
# 
# UVM_ERROR testbench.sv(853) @ 1595010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13772 
# 
# UVM_ERROR testbench.sv(853) @ 1595210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59139 
# 
# UVM_ERROR testbench.sv(853) @ 1595410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28701 
# 
# UVM_ERROR testbench.sv(853) @ 1595610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24317 
# 
# UVM_ERROR testbench.sv(853) @ 1595810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30327 
# 
# UVM_ERROR testbench.sv(853) @ 1596010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3767 
# 
# UVM_ERROR testbench.sv(853) @ 1596210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49934 
# 
# UVM_ERROR testbench.sv(853) @ 1596410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52081 
# 
# UVM_ERROR testbench.sv(853) @ 1596610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41841 
# 
# UVM_ERROR testbench.sv(853) @ 1596810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  431 
# 
# UVM_ERROR testbench.sv(853) @ 1597010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25777 
# 
# UVM_ERROR testbench.sv(853) @ 1597210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36055 
# 
# UVM_ERROR testbench.sv(853) @ 1597410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51963 
# 
# UVM_ERROR testbench.sv(853) @ 1597610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3584 
# 
# UVM_ERROR testbench.sv(853) @ 1597810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11190 
# 
# UVM_ERROR testbench.sv(853) @ 1598010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  218 
# 
# UVM_ERROR testbench.sv(853) @ 1598210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3340 
# 
# UVM_ERROR testbench.sv(853) @ 1598410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37912 
# 
# UVM_ERROR testbench.sv(853) @ 1598610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48458 
# 
# UVM_ERROR testbench.sv(853) @ 1598810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36053 
# 
# UVM_ERROR testbench.sv(853) @ 1599010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33017 
# 
# UVM_ERROR testbench.sv(853) @ 1599210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23979 
# 
# UVM_ERROR testbench.sv(853) @ 1599410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45858 
# 
# UVM_ERROR testbench.sv(853) @ 1599610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39358 
# 
# UVM_ERROR testbench.sv(853) @ 1599810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7993 
# 
# UVM_ERROR testbench.sv(853) @ 1600010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16382 
# 
# UVM_ERROR testbench.sv(853) @ 1600210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  106 
# 
# UVM_ERROR testbench.sv(853) @ 1600410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25381 
# 
# UVM_ERROR testbench.sv(853) @ 1600610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41573 
# 
# UVM_ERROR testbench.sv(853) @ 1600810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61191 
# 
# UVM_ERROR testbench.sv(853) @ 1601010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12791 
# 
# UVM_ERROR testbench.sv(853) @ 1601210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55288 
# 
# UVM_ERROR testbench.sv(853) @ 1601410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37899 
# 
# UVM_ERROR testbench.sv(853) @ 1601610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13653 
# 
# UVM_ERROR testbench.sv(853) @ 1601810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51249 
# 
# UVM_ERROR testbench.sv(853) @ 1602010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41563 
# 
# UVM_ERROR testbench.sv(853) @ 1602210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12106 
# 
# UVM_ERROR testbench.sv(853) @ 1602410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29989 
# 
# UVM_ERROR testbench.sv(853) @ 1602610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18821 
# 
# UVM_ERROR testbench.sv(853) @ 1602810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43061 
# 
# UVM_ERROR testbench.sv(853) @ 1603010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58175 
# 
# UVM_ERROR testbench.sv(853) @ 1603210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13783 
# 
# UVM_ERROR testbench.sv(853) @ 1603410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4309 
# 
# UVM_ERROR testbench.sv(853) @ 1603610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38396 
# 
# UVM_ERROR testbench.sv(853) @ 1603810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25623 
# 
# UVM_ERROR testbench.sv(853) @ 1604010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46274 
# 
# UVM_ERROR testbench.sv(853) @ 1604210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32063 
# 
# UVM_ERROR testbench.sv(853) @ 1604410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52860 
# 
# UVM_ERROR testbench.sv(853) @ 1604610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47744 
# 
# UVM_ERROR testbench.sv(853) @ 1604810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28184 
# 
# UVM_ERROR testbench.sv(853) @ 1605010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57887 
# 
# UVM_ERROR testbench.sv(853) @ 1605210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20216 
# 
# UVM_ERROR testbench.sv(853) @ 1605410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14053 
# 
# UVM_ERROR testbench.sv(853) @ 1605610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53839 
# 
# UVM_ERROR testbench.sv(853) @ 1605810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53131 
# 
# UVM_ERROR testbench.sv(853) @ 1606010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14713 
# 
# UVM_ERROR testbench.sv(853) @ 1606210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11017 
# 
# UVM_ERROR testbench.sv(853) @ 1606410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40604 
# 
# UVM_ERROR testbench.sv(853) @ 1606610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39586 
# 
# UVM_ERROR testbench.sv(853) @ 1606810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47145 
# 
# UVM_ERROR testbench.sv(853) @ 1607010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18060 
# 
# UVM_ERROR testbench.sv(853) @ 1607210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45238 
# 
# UVM_ERROR testbench.sv(853) @ 1607410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5090 
# 
# UVM_ERROR testbench.sv(853) @ 1607610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3385 
# 
# UVM_ERROR testbench.sv(853) @ 1607810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18317 
# 
# UVM_ERROR testbench.sv(853) @ 1608010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58529 
# 
# UVM_ERROR testbench.sv(853) @ 1608210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35227 
# 
# UVM_ERROR testbench.sv(853) @ 1608410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25126 
# 
# UVM_ERROR testbench.sv(853) @ 1608610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48917 
# 
# UVM_ERROR testbench.sv(853) @ 1608810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30458 
# 
# UVM_ERROR testbench.sv(853) @ 1609010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26900 
# 
# UVM_ERROR testbench.sv(853) @ 1609210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10290 
# 
# UVM_ERROR testbench.sv(853) @ 1609410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48339 
# 
# UVM_ERROR testbench.sv(853) @ 1609610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16976 
# 
# UVM_ERROR testbench.sv(853) @ 1609810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11527 
# 
# UVM_ERROR testbench.sv(853) @ 1610010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14639 
# 
# UVM_ERROR testbench.sv(853) @ 1610210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34723 
# 
# UVM_ERROR testbench.sv(853) @ 1610410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13642 
# 
# UVM_ERROR testbench.sv(853) @ 1610610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20862 
# 
# UVM_ERROR testbench.sv(853) @ 1610810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23546 
# 
# UVM_ERROR testbench.sv(853) @ 1611010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13186 
# 
# UVM_ERROR testbench.sv(853) @ 1611210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8040 
# 
# UVM_ERROR testbench.sv(853) @ 1611410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60679 
# 
# UVM_ERROR testbench.sv(853) @ 1611610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59308 
# 
# UVM_ERROR testbench.sv(853) @ 1611810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45213 
# 
# UVM_ERROR testbench.sv(853) @ 1612010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19647 
# 
# UVM_ERROR testbench.sv(853) @ 1612210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20407 
# 
# UVM_ERROR testbench.sv(853) @ 1612410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39071 
# 
# UVM_ERROR testbench.sv(853) @ 1612610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28045 
# 
# UVM_ERROR testbench.sv(853) @ 1612810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25301 
# 
# UVM_ERROR testbench.sv(853) @ 1613010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26249 
# 
# UVM_ERROR testbench.sv(853) @ 1613210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57162 
# 
# UVM_ERROR testbench.sv(853) @ 1613410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37845 
# 
# UVM_ERROR testbench.sv(853) @ 1613610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53098 
# 
# UVM_ERROR testbench.sv(853) @ 1613810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59666 
# 
# UVM_ERROR testbench.sv(853) @ 1614010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55859 
# 
# UVM_ERROR testbench.sv(853) @ 1614210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39227 
# 
# UVM_ERROR testbench.sv(853) @ 1614410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14069 
# 
# UVM_ERROR testbench.sv(853) @ 1614610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8183 
# 
# UVM_ERROR testbench.sv(853) @ 1614810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49835 
# 
# UVM_ERROR testbench.sv(853) @ 1615010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2366 
# 
# UVM_ERROR testbench.sv(853) @ 1615210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  593 
# 
# UVM_ERROR testbench.sv(853) @ 1615410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60548 
# 
# UVM_ERROR testbench.sv(853) @ 1615610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53993 
# 
# UVM_ERROR testbench.sv(853) @ 1615810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8503 
# 
# UVM_ERROR testbench.sv(853) @ 1616010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23411 
# 
# UVM_ERROR testbench.sv(853) @ 1616210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1698 
# 
# UVM_ERROR testbench.sv(853) @ 1616410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27427 
# 
# UVM_ERROR testbench.sv(853) @ 1616610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29123 
# 
# UVM_ERROR testbench.sv(853) @ 1616810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3374 
# 
# UVM_ERROR testbench.sv(853) @ 1617010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56842 
# 
# UVM_ERROR testbench.sv(853) @ 1617210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1912 
# 
# UVM_ERROR testbench.sv(853) @ 1617410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41072 
# 
# UVM_ERROR testbench.sv(853) @ 1617610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51596 
# 
# UVM_ERROR testbench.sv(853) @ 1617810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53811 
# 
# UVM_ERROR testbench.sv(853) @ 1618010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31103 
# 
# UVM_ERROR testbench.sv(853) @ 1618210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58513 
# 
# UVM_ERROR testbench.sv(853) @ 1618410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11568 
# 
# UVM_ERROR testbench.sv(853) @ 1618610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9862 
# 
# UVM_ERROR testbench.sv(853) @ 1618810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57077 
# 
# UVM_ERROR testbench.sv(853) @ 1619010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5245 
# 
# UVM_ERROR testbench.sv(853) @ 1619210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58856 
# 
# UVM_ERROR testbench.sv(853) @ 1619410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27879 
# 
# UVM_ERROR testbench.sv(853) @ 1619610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55646 
# 
# UVM_ERROR testbench.sv(853) @ 1619810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8748 
# 
# UVM_ERROR testbench.sv(853) @ 1620010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60608 
# 
# UVM_ERROR testbench.sv(853) @ 1620210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35623 
# 
# UVM_ERROR testbench.sv(853) @ 1620410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42844 
# 
# UVM_ERROR testbench.sv(853) @ 1620610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8667 
# 
# UVM_ERROR testbench.sv(853) @ 1620810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48564 
# 
# UVM_ERROR testbench.sv(853) @ 1621010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19941 
# 
# UVM_ERROR testbench.sv(853) @ 1621210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13349 
# 
# UVM_ERROR testbench.sv(853) @ 1621410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6154 
# 
# UVM_ERROR testbench.sv(853) @ 1621610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41318 
# 
# UVM_ERROR testbench.sv(853) @ 1621810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17145 
# 
# UVM_ERROR testbench.sv(853) @ 1622010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41851 
# 
# UVM_ERROR testbench.sv(853) @ 1622210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29331 
# 
# UVM_ERROR testbench.sv(853) @ 1622410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18712 
# 
# UVM_ERROR testbench.sv(853) @ 1622610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26332 
# 
# UVM_ERROR testbench.sv(853) @ 1622810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58104 
# 
# UVM_ERROR testbench.sv(853) @ 1623010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4105 
# 
# UVM_ERROR testbench.sv(853) @ 1623210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60356 
# 
# UVM_ERROR testbench.sv(853) @ 1623410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43613 
# 
# UVM_ERROR testbench.sv(853) @ 1623610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4235 
# 
# UVM_ERROR testbench.sv(853) @ 1623810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22269 
# 
# UVM_ERROR testbench.sv(853) @ 1624010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29023 
# 
# UVM_ERROR testbench.sv(853) @ 1624210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9198 
# 
# UVM_ERROR testbench.sv(853) @ 1624410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21390 
# 
# UVM_ERROR testbench.sv(853) @ 1624610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33300 
# 
# UVM_ERROR testbench.sv(853) @ 1624810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41295 
# 
# UVM_ERROR testbench.sv(853) @ 1625010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31087 
# 
# UVM_ERROR testbench.sv(853) @ 1625210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42612 
# 
# UVM_ERROR testbench.sv(853) @ 1625410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34373 
# 
# UVM_ERROR testbench.sv(853) @ 1625610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40950 
# 
# UVM_ERROR testbench.sv(853) @ 1625810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33659 
# 
# UVM_ERROR testbench.sv(853) @ 1626010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40764 
# 
# UVM_ERROR testbench.sv(853) @ 1626210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37598 
# 
# UVM_ERROR testbench.sv(853) @ 1626410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46422 
# 
# UVM_ERROR testbench.sv(853) @ 1626610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49060 
# 
# UVM_ERROR testbench.sv(853) @ 1626810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2846 
# 
# UVM_ERROR testbench.sv(853) @ 1627010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40481 
# 
# UVM_ERROR testbench.sv(853) @ 1627210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29719 
# 
# UVM_ERROR testbench.sv(853) @ 1627410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59777 
# 
# UVM_ERROR testbench.sv(853) @ 1627610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14844 
# 
# UVM_ERROR testbench.sv(853) @ 1627810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18263 
# 
# UVM_ERROR testbench.sv(853) @ 1628010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48156 
# 
# UVM_ERROR testbench.sv(853) @ 1628210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22237 
# 
# UVM_ERROR testbench.sv(853) @ 1628410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12346 
# 
# UVM_ERROR testbench.sv(853) @ 1628610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42507 
# 
# UVM_ERROR testbench.sv(853) @ 1628810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11079 
# 
# UVM_ERROR testbench.sv(853) @ 1629010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30047 
# 
# UVM_ERROR testbench.sv(853) @ 1629210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5330 
# 
# UVM_ERROR testbench.sv(853) @ 1629410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42414 
# 
# UVM_ERROR testbench.sv(853) @ 1629610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11152 
# 
# UVM_ERROR testbench.sv(853) @ 1629810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45781 
# 
# UVM_ERROR testbench.sv(853) @ 1630010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53364 
# 
# UVM_ERROR testbench.sv(853) @ 1630210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1838 
# 
# UVM_ERROR testbench.sv(853) @ 1630410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39565 
# 
# UVM_ERROR testbench.sv(853) @ 1630610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23697 
# 
# UVM_ERROR testbench.sv(853) @ 1630810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56306 
# 
# UVM_ERROR testbench.sv(853) @ 1631010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  724 
# 
# UVM_ERROR testbench.sv(853) @ 1631210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56630 
# 
# UVM_ERROR testbench.sv(853) @ 1631410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51383 
# 
# UVM_ERROR testbench.sv(853) @ 1631610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39803 
# 
# UVM_ERROR testbench.sv(853) @ 1631810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27113 
# 
# UVM_ERROR testbench.sv(853) @ 1632010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14055 
# 
# UVM_ERROR testbench.sv(853) @ 1632210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19087 
# 
# UVM_ERROR testbench.sv(853) @ 1632410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9712 
# 
# UVM_ERROR testbench.sv(853) @ 1632610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21556 
# 
# UVM_ERROR testbench.sv(853) @ 1632810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16463 
# 
# UVM_ERROR testbench.sv(853) @ 1633010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59715 
# 
# UVM_ERROR testbench.sv(853) @ 1633210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38534 
# 
# UVM_ERROR testbench.sv(853) @ 1633410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7461 
# 
# UVM_ERROR testbench.sv(853) @ 1633610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24348 
# 
# UVM_ERROR testbench.sv(853) @ 1633810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45624 
# 
# UVM_ERROR testbench.sv(853) @ 1634010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41500 
# 
# UVM_ERROR testbench.sv(853) @ 1634210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54864 
# 
# UVM_ERROR testbench.sv(853) @ 1634410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60022 
# 
# UVM_ERROR testbench.sv(853) @ 1634610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40998 
# 
# UVM_ERROR testbench.sv(853) @ 1634810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49644 
# 
# UVM_ERROR testbench.sv(853) @ 1635010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5725 
# 
# UVM_ERROR testbench.sv(853) @ 1635210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1451 
# 
# UVM_ERROR testbench.sv(853) @ 1635410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12102 
# 
# UVM_ERROR testbench.sv(853) @ 1635610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52699 
# 
# UVM_ERROR testbench.sv(853) @ 1635810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41602 
# 
# UVM_ERROR testbench.sv(853) @ 1636010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35924 
# 
# UVM_ERROR testbench.sv(853) @ 1636210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31393 
# 
# UVM_ERROR testbench.sv(853) @ 1636410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19941 
# 
# UVM_ERROR testbench.sv(853) @ 1636610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14199 
# 
# UVM_ERROR testbench.sv(853) @ 1636810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42989 
# 
# UVM_ERROR testbench.sv(853) @ 1637010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35989 
# 
# UVM_ERROR testbench.sv(853) @ 1637210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10026 
# 
# UVM_ERROR testbench.sv(853) @ 1637410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10222 
# 
# UVM_ERROR testbench.sv(853) @ 1637610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44554 
# 
# UVM_ERROR testbench.sv(853) @ 1637810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39626 
# 
# UVM_ERROR testbench.sv(853) @ 1638010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9733 
# 
# UVM_ERROR testbench.sv(853) @ 1638210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53427 
# 
# UVM_ERROR testbench.sv(853) @ 1638410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42950 
# 
# UVM_ERROR testbench.sv(853) @ 1638610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37911 
# 
# UVM_ERROR testbench.sv(853) @ 1638810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20183 
# 
# UVM_ERROR testbench.sv(853) @ 1639010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25217 
# 
# UVM_ERROR testbench.sv(853) @ 1639210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49347 
# 
# UVM_ERROR testbench.sv(853) @ 1639410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61129 
# 
# UVM_ERROR testbench.sv(853) @ 1639610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53614 
# 
# UVM_ERROR testbench.sv(853) @ 1639810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53769 
# 
# UVM_ERROR testbench.sv(853) @ 1640010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34622 
# 
# UVM_ERROR testbench.sv(853) @ 1640210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52409 
# 
# UVM_ERROR testbench.sv(853) @ 1640410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30580 
# 
# UVM_ERROR testbench.sv(853) @ 1640610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41154 
# 
# UVM_ERROR testbench.sv(853) @ 1640810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33665 
# 
# UVM_ERROR testbench.sv(853) @ 1641010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49517 
# 
# UVM_ERROR testbench.sv(853) @ 1641210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23197 
# 
# UVM_ERROR testbench.sv(853) @ 1641410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6751 
# 
# UVM_ERROR testbench.sv(853) @ 1641610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42150 
# 
# UVM_ERROR testbench.sv(853) @ 1641810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24864 
# 
# UVM_ERROR testbench.sv(853) @ 1642010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41491 
# 
# UVM_ERROR testbench.sv(853) @ 1642210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59718 
# 
# UVM_ERROR testbench.sv(853) @ 1642410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17449 
# 
# UVM_ERROR testbench.sv(853) @ 1642610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4519 
# 
# UVM_ERROR testbench.sv(853) @ 1642810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45006 
# 
# UVM_ERROR testbench.sv(853) @ 1643010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14787 
# 
# UVM_ERROR testbench.sv(853) @ 1643210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29691 
# 
# UVM_ERROR testbench.sv(853) @ 1643410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59270 
# 
# UVM_ERROR testbench.sv(853) @ 1643610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49648 
# 
# UVM_ERROR testbench.sv(853) @ 1643810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38112 
# 
# UVM_ERROR testbench.sv(853) @ 1644010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37398 
# 
# UVM_ERROR testbench.sv(853) @ 1644210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50468 
# 
# UVM_ERROR testbench.sv(853) @ 1644410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38662 
# 
# UVM_ERROR testbench.sv(853) @ 1644610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48481 
# 
# UVM_ERROR testbench.sv(853) @ 1644810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39624 
# 
# UVM_ERROR testbench.sv(853) @ 1645010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2858 
# 
# UVM_ERROR testbench.sv(853) @ 1645210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6724 
# 
# UVM_ERROR testbench.sv(853) @ 1645410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23325 
# 
# UVM_ERROR testbench.sv(853) @ 1645610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61119 
# 
# UVM_ERROR testbench.sv(853) @ 1645810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22621 
# 
# UVM_ERROR testbench.sv(853) @ 1646010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40362 
# 
# UVM_ERROR testbench.sv(853) @ 1646210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43750 
# 
# UVM_ERROR testbench.sv(853) @ 1646410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42965 
# 
# UVM_ERROR testbench.sv(853) @ 1646610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52871 
# 
# UVM_ERROR testbench.sv(853) @ 1646810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18626 
# 
# UVM_ERROR testbench.sv(853) @ 1647010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24606 
# 
# UVM_ERROR testbench.sv(853) @ 1647210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37868 
# 
# UVM_ERROR testbench.sv(853) @ 1647410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3563 
# 
# UVM_ERROR testbench.sv(853) @ 1647610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43043 
# 
# UVM_ERROR testbench.sv(853) @ 1647810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12051 
# 
# UVM_ERROR testbench.sv(853) @ 1648010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44690 
# 
# UVM_ERROR testbench.sv(853) @ 1648210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24649 
# 
# UVM_ERROR testbench.sv(853) @ 1648410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57612 
# 
# UVM_ERROR testbench.sv(853) @ 1648610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5513 
# 
# UVM_ERROR testbench.sv(853) @ 1648810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33191 
# 
# UVM_ERROR testbench.sv(853) @ 1649010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25514 
# 
# UVM_ERROR testbench.sv(853) @ 1649210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4728 
# 
# UVM_ERROR testbench.sv(853) @ 1649410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27647 
# 
# UVM_ERROR testbench.sv(853) @ 1649610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5081 
# 
# UVM_ERROR testbench.sv(853) @ 1649810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19668 
# 
# UVM_ERROR testbench.sv(853) @ 1650010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61338 
# 
# UVM_ERROR testbench.sv(853) @ 1650210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17034 
# 
# UVM_ERROR testbench.sv(853) @ 1650410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61023 
# 
# UVM_ERROR testbench.sv(853) @ 1650610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28986 
# 
# UVM_ERROR testbench.sv(853) @ 1650810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9477 
# 
# UVM_ERROR testbench.sv(853) @ 1651010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60029 
# 
# UVM_ERROR testbench.sv(853) @ 1651210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33134 
# 
# UVM_ERROR testbench.sv(853) @ 1651410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51294 
# 
# UVM_ERROR testbench.sv(853) @ 1651610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49393 
# 
# UVM_ERROR testbench.sv(853) @ 1651810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3389 
# 
# UVM_ERROR testbench.sv(853) @ 1652010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61373 
# 
# UVM_ERROR testbench.sv(853) @ 1652210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  855 
# 
# UVM_ERROR testbench.sv(853) @ 1652410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28872 
# 
# UVM_ERROR testbench.sv(853) @ 1652610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53124 
# 
# UVM_ERROR testbench.sv(853) @ 1652810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10501 
# 
# UVM_ERROR testbench.sv(853) @ 1653010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25934 
# 
# UVM_ERROR testbench.sv(853) @ 1653210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56441 
# 
# UVM_ERROR testbench.sv(853) @ 1653410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8589 
# 
# UVM_ERROR testbench.sv(853) @ 1653610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57871 
# 
# UVM_ERROR testbench.sv(853) @ 1653810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50668 
# 
# UVM_ERROR testbench.sv(853) @ 1654010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58353 
# 
# UVM_ERROR testbench.sv(853) @ 1654210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27967 
# 
# UVM_ERROR testbench.sv(853) @ 1654410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9718 
# 
# UVM_ERROR testbench.sv(853) @ 1654610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13066 
# 
# UVM_ERROR testbench.sv(853) @ 1654810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59724 
# 
# UVM_ERROR testbench.sv(853) @ 1655010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8311 
# 
# UVM_ERROR testbench.sv(853) @ 1655210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45652 
# 
# UVM_ERROR testbench.sv(853) @ 1655410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45460 
# 
# UVM_ERROR testbench.sv(853) @ 1655610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53668 
# 
# UVM_ERROR testbench.sv(853) @ 1655810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18679 
# 
# UVM_ERROR testbench.sv(853) @ 1656010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35091 
# 
# UVM_ERROR testbench.sv(853) @ 1656210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39307 
# 
# UVM_ERROR testbench.sv(853) @ 1656410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29501 
# 
# UVM_ERROR testbench.sv(853) @ 1656610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46092 
# 
# UVM_ERROR testbench.sv(853) @ 1656810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37996 
# 
# UVM_ERROR testbench.sv(853) @ 1657010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5072 
# 
# UVM_ERROR testbench.sv(853) @ 1657210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36224 
# 
# UVM_ERROR testbench.sv(853) @ 1657410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4273 
# 
# UVM_ERROR testbench.sv(853) @ 1657610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3553 
# 
# UVM_ERROR testbench.sv(853) @ 1657810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17483 
# 
# UVM_ERROR testbench.sv(853) @ 1658010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35659 
# 
# UVM_ERROR testbench.sv(853) @ 1658210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51104 
# 
# UVM_ERROR testbench.sv(853) @ 1658410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9540 
# 
# UVM_ERROR testbench.sv(853) @ 1658610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14815 
# 
# UVM_ERROR testbench.sv(853) @ 1658810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13307 
# 
# UVM_ERROR testbench.sv(853) @ 1659010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60362 
# 
# UVM_ERROR testbench.sv(853) @ 1659210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5211 
# 
# UVM_ERROR testbench.sv(853) @ 1659410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58474 
# 
# UVM_ERROR testbench.sv(853) @ 1659610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8818 
# 
# UVM_ERROR testbench.sv(853) @ 1659810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6163 
# 
# UVM_ERROR testbench.sv(853) @ 1660010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32416 
# 
# UVM_ERROR testbench.sv(853) @ 1660210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61170 
# 
# UVM_ERROR testbench.sv(853) @ 1660410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19508 
# 
# UVM_ERROR testbench.sv(853) @ 1660610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18437 
# 
# UVM_ERROR testbench.sv(853) @ 1660810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30285 
# 
# UVM_ERROR testbench.sv(853) @ 1661010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38522 
# 
# UVM_ERROR testbench.sv(853) @ 1661210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58372 
# 
# UVM_ERROR testbench.sv(853) @ 1661410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48811 
# 
# UVM_ERROR testbench.sv(853) @ 1661610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12014 
# 
# UVM_ERROR testbench.sv(853) @ 1661810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35549 
# 
# UVM_ERROR testbench.sv(853) @ 1662010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23675 
# 
# UVM_ERROR testbench.sv(853) @ 1662210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25368 
# 
# UVM_ERROR testbench.sv(853) @ 1662410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47694 
# 
# UVM_ERROR testbench.sv(853) @ 1662610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60755 
# 
# UVM_ERROR testbench.sv(853) @ 1662810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43584 
# 
# UVM_ERROR testbench.sv(853) @ 1663010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56494 
# 
# UVM_ERROR testbench.sv(853) @ 1663210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14004 
# 
# UVM_ERROR testbench.sv(853) @ 1663410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25324 
# 
# UVM_ERROR testbench.sv(853) @ 1663610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37993 
# 
# UVM_ERROR testbench.sv(853) @ 1663810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19148 
# 
# UVM_ERROR testbench.sv(853) @ 1664010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34606 
# 
# UVM_ERROR testbench.sv(853) @ 1664210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38491 
# 
# UVM_ERROR testbench.sv(853) @ 1664410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23020 
# 
# UVM_ERROR testbench.sv(853) @ 1664610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28278 
# 
# UVM_ERROR testbench.sv(853) @ 1664810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41387 
# 
# UVM_ERROR testbench.sv(853) @ 1665010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58887 
# 
# UVM_ERROR testbench.sv(853) @ 1665210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23234 
# 
# UVM_ERROR testbench.sv(853) @ 1665410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51922 
# 
# UVM_ERROR testbench.sv(853) @ 1665610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47079 
# 
# UVM_ERROR testbench.sv(853) @ 1665810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44403 
# 
# UVM_ERROR testbench.sv(853) @ 1666010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36083 
# 
# UVM_ERROR testbench.sv(853) @ 1666210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7485 
# 
# UVM_ERROR testbench.sv(853) @ 1666410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32619 
# 
# UVM_ERROR testbench.sv(853) @ 1666610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16701 
# 
# UVM_ERROR testbench.sv(853) @ 1666810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35646 
# 
# UVM_ERROR testbench.sv(853) @ 1667010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5694 
# 
# UVM_ERROR testbench.sv(853) @ 1667210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26194 
# 
# UVM_ERROR testbench.sv(853) @ 1667410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28716 
# 
# UVM_ERROR testbench.sv(853) @ 1667610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41371 
# 
# UVM_ERROR testbench.sv(853) @ 1667810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48669 
# 
# UVM_ERROR testbench.sv(853) @ 1668010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16345 
# 
# UVM_ERROR testbench.sv(853) @ 1668210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31609 
# 
# UVM_ERROR testbench.sv(853) @ 1668410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18167 
# 
# UVM_ERROR testbench.sv(853) @ 1668610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33206 
# 
# UVM_ERROR testbench.sv(853) @ 1668810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51378 
# 
# UVM_ERROR testbench.sv(853) @ 1669010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52217 
# 
# UVM_ERROR testbench.sv(853) @ 1669210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42535 
# 
# UVM_ERROR testbench.sv(853) @ 1669410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23178 
# 
# UVM_ERROR testbench.sv(853) @ 1669610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8711 
# 
# UVM_ERROR testbench.sv(853) @ 1669810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38200 
# 
# UVM_ERROR testbench.sv(853) @ 1670010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11054 
# 
# UVM_ERROR testbench.sv(853) @ 1670210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  428 
# 
# UVM_ERROR testbench.sv(853) @ 1670410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48310 
# 
# UVM_ERROR testbench.sv(853) @ 1670610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50127 
# 
# UVM_ERROR testbench.sv(853) @ 1670810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20222 
# 
# UVM_ERROR testbench.sv(853) @ 1671010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3779 
# 
# UVM_ERROR testbench.sv(853) @ 1671210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29956 
# 
# UVM_ERROR testbench.sv(853) @ 1671410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48665 
# 
# UVM_ERROR testbench.sv(853) @ 1671610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19919 
# 
# UVM_ERROR testbench.sv(853) @ 1671810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37390 
# 
# UVM_ERROR testbench.sv(853) @ 1672010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11840 
# 
# UVM_ERROR testbench.sv(853) @ 1672210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32010 
# 
# UVM_ERROR testbench.sv(853) @ 1672410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38777 
# 
# UVM_ERROR testbench.sv(853) @ 1672610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38096 
# 
# UVM_ERROR testbench.sv(853) @ 1672810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17377 
# 
# UVM_ERROR testbench.sv(853) @ 1673010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36291 
# 
# UVM_ERROR testbench.sv(853) @ 1673210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22489 
# 
# UVM_ERROR testbench.sv(853) @ 1673410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46111 
# 
# UVM_ERROR testbench.sv(853) @ 1673610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54891 
# 
# UVM_ERROR testbench.sv(853) @ 1673810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24598 
# 
# UVM_ERROR testbench.sv(853) @ 1674010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7087 
# 
# UVM_ERROR testbench.sv(853) @ 1674210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47591 
# 
# UVM_ERROR testbench.sv(853) @ 1674410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39036 
# 
# UVM_ERROR testbench.sv(853) @ 1674610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59039 
# 
# UVM_ERROR testbench.sv(853) @ 1674810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9902 
# 
# UVM_ERROR testbench.sv(853) @ 1675010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26751 
# 
# UVM_ERROR testbench.sv(853) @ 1675210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25340 
# 
# UVM_ERROR testbench.sv(853) @ 1675410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12182 
# 
# UVM_ERROR testbench.sv(853) @ 1675610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  330 
# 
# UVM_ERROR testbench.sv(853) @ 1675810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28873 
# 
# UVM_ERROR testbench.sv(853) @ 1676010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33112 
# 
# UVM_ERROR testbench.sv(853) @ 1676210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9801 
# 
# UVM_ERROR testbench.sv(853) @ 1676410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14446 
# 
# UVM_ERROR testbench.sv(853) @ 1676610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7996 
# 
# UVM_ERROR testbench.sv(853) @ 1676810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33828 
# 
# UVM_ERROR testbench.sv(853) @ 1677010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16567 
# 
# UVM_ERROR testbench.sv(853) @ 1677210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28661 
# 
# UVM_ERROR testbench.sv(853) @ 1677410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21153 
# 
# UVM_ERROR testbench.sv(853) @ 1677610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16818 
# 
# UVM_ERROR testbench.sv(853) @ 1677810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59118 
# 
# UVM_ERROR testbench.sv(853) @ 1678010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41755 
# 
# UVM_ERROR testbench.sv(853) @ 1678210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26928 
# 
# UVM_ERROR testbench.sv(853) @ 1678410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1903 
# 
# UVM_ERROR testbench.sv(853) @ 1678610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49963 
# 
# UVM_ERROR testbench.sv(853) @ 1678810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12353 
# 
# UVM_ERROR testbench.sv(853) @ 1679010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32593 
# 
# UVM_ERROR testbench.sv(853) @ 1679210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5816 
# 
# UVM_ERROR testbench.sv(853) @ 1679410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10378 
# 
# UVM_ERROR testbench.sv(853) @ 1679610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15139 
# 
# UVM_ERROR testbench.sv(853) @ 1679810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17750 
# 
# UVM_ERROR testbench.sv(853) @ 1680010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34065 
# 
# UVM_ERROR testbench.sv(853) @ 1680210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3599 
# 
# UVM_ERROR testbench.sv(853) @ 1680410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31743 
# 
# UVM_ERROR testbench.sv(853) @ 1680610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25028 
# 
# UVM_ERROR testbench.sv(853) @ 1680810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32721 
# 
# UVM_ERROR testbench.sv(853) @ 1681010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31199 
# 
# UVM_ERROR testbench.sv(853) @ 1681210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8935 
# 
# UVM_ERROR testbench.sv(853) @ 1681410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52133 
# 
# UVM_ERROR testbench.sv(853) @ 1681610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2409 
# 
# UVM_ERROR testbench.sv(853) @ 1681810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18056 
# 
# UVM_ERROR testbench.sv(853) @ 1682010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40502 
# 
# UVM_ERROR testbench.sv(853) @ 1682210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32876 
# 
# UVM_ERROR testbench.sv(853) @ 1682410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37808 
# 
# UVM_ERROR testbench.sv(853) @ 1682610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3006 
# 
# UVM_ERROR testbench.sv(853) @ 1682810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28680 
# 
# UVM_ERROR testbench.sv(853) @ 1683010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37588 
# 
# UVM_ERROR testbench.sv(853) @ 1683210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43550 
# 
# UVM_ERROR testbench.sv(853) @ 1683410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4322 
# 
# UVM_ERROR testbench.sv(853) @ 1683610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25372 
# 
# UVM_ERROR testbench.sv(853) @ 1683810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28509 
# 
# UVM_ERROR testbench.sv(853) @ 1684010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10707 
# 
# UVM_ERROR testbench.sv(853) @ 1684210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4291 
# 
# UVM_ERROR testbench.sv(853) @ 1684410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55375 
# 
# UVM_ERROR testbench.sv(853) @ 1684610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5447 
# 
# UVM_ERROR testbench.sv(853) @ 1684810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6063 
# 
# UVM_ERROR testbench.sv(853) @ 1685010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58105 
# 
# UVM_ERROR testbench.sv(853) @ 1685210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3743 
# 
# UVM_ERROR testbench.sv(853) @ 1685410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34844 
# 
# UVM_ERROR testbench.sv(853) @ 1685610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33757 
# 
# UVM_ERROR testbench.sv(853) @ 1685810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13273 
# 
# UVM_ERROR testbench.sv(853) @ 1686010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21832 
# 
# UVM_ERROR testbench.sv(853) @ 1686210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9551 
# 
# UVM_ERROR testbench.sv(853) @ 1686410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14465 
# 
# UVM_ERROR testbench.sv(853) @ 1686610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27330 
# 
# UVM_ERROR testbench.sv(853) @ 1686810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53780 
# 
# UVM_ERROR testbench.sv(853) @ 1687010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  913 
# 
# UVM_ERROR testbench.sv(853) @ 1687210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46957 
# 
# UVM_ERROR testbench.sv(853) @ 1687410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26101 
# 
# UVM_ERROR testbench.sv(853) @ 1687610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33151 
# 
# UVM_ERROR testbench.sv(853) @ 1687810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59079 
# 
# UVM_ERROR testbench.sv(853) @ 1688010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29536 
# 
# UVM_ERROR testbench.sv(853) @ 1688210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13567 
# 
# UVM_ERROR testbench.sv(853) @ 1688410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12093 
# 
# UVM_ERROR testbench.sv(853) @ 1688610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36041 
# 
# UVM_ERROR testbench.sv(853) @ 1688810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26541 
# 
# UVM_ERROR testbench.sv(853) @ 1689010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22613 
# 
# UVM_ERROR testbench.sv(853) @ 1689210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6124 
# 
# UVM_ERROR testbench.sv(853) @ 1689410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10649 
# 
# UVM_ERROR testbench.sv(853) @ 1689610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51976 
# 
# UVM_ERROR testbench.sv(853) @ 1689810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16805 
# 
# UVM_ERROR testbench.sv(853) @ 1690010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55837 
# 
# UVM_ERROR testbench.sv(853) @ 1690210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10237 
# 
# UVM_ERROR testbench.sv(853) @ 1690410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42282 
# 
# UVM_ERROR testbench.sv(853) @ 1690610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2536 
# 
# UVM_ERROR testbench.sv(853) @ 1690810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58968 
# 
# UVM_ERROR testbench.sv(853) @ 1691010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30139 
# 
# UVM_ERROR testbench.sv(853) @ 1691210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4128 
# 
# UVM_ERROR testbench.sv(853) @ 1691410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37927 
# 
# UVM_ERROR testbench.sv(853) @ 1691610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54340 
# 
# UVM_ERROR testbench.sv(853) @ 1691810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55557 
# 
# UVM_ERROR testbench.sv(853) @ 1692010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31548 
# 
# UVM_ERROR testbench.sv(853) @ 1692210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35880 
# 
# UVM_ERROR testbench.sv(853) @ 1692410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57291 
# 
# UVM_ERROR testbench.sv(853) @ 1692610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59125 
# 
# UVM_ERROR testbench.sv(853) @ 1692810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46124 
# 
# UVM_ERROR testbench.sv(853) @ 1693010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8420 
# 
# UVM_ERROR testbench.sv(853) @ 1693210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59195 
# 
# UVM_ERROR testbench.sv(853) @ 1693410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1919 
# 
# UVM_ERROR testbench.sv(853) @ 1693610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55523 
# 
# UVM_ERROR testbench.sv(853) @ 1693810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8075 
# 
# UVM_ERROR testbench.sv(853) @ 1694010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26696 
# 
# UVM_ERROR testbench.sv(853) @ 1694210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26604 
# 
# UVM_ERROR testbench.sv(853) @ 1694410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4282 
# 
# UVM_ERROR testbench.sv(853) @ 1694610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48868 
# 
# UVM_ERROR testbench.sv(853) @ 1694810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19993 
# 
# UVM_ERROR testbench.sv(853) @ 1695010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9447 
# 
# UVM_ERROR testbench.sv(853) @ 1695210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31907 
# 
# UVM_ERROR testbench.sv(853) @ 1695410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21275 
# 
# UVM_ERROR testbench.sv(853) @ 1695610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28750 
# 
# UVM_ERROR testbench.sv(853) @ 1695810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37842 
# 
# UVM_ERROR testbench.sv(853) @ 1696010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46433 
# 
# UVM_ERROR testbench.sv(853) @ 1696210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50683 
# 
# UVM_ERROR testbench.sv(853) @ 1696410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6162 
# 
# UVM_ERROR testbench.sv(853) @ 1696610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50383 
# 
# UVM_ERROR testbench.sv(853) @ 1696810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1085 
# 
# UVM_ERROR testbench.sv(853) @ 1697010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27986 
# 
# UVM_ERROR testbench.sv(853) @ 1697210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27163 
# 
# UVM_ERROR testbench.sv(853) @ 1697410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40873 
# 
# UVM_ERROR testbench.sv(853) @ 1697610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11537 
# 
# UVM_ERROR testbench.sv(853) @ 1697810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7239 
# 
# UVM_ERROR testbench.sv(853) @ 1698010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61172 
# 
# UVM_ERROR testbench.sv(853) @ 1698210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46355 
# 
# UVM_ERROR testbench.sv(853) @ 1698410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59948 
# 
# UVM_ERROR testbench.sv(853) @ 1698610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8449 
# 
# UVM_ERROR testbench.sv(853) @ 1698810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6870 
# 
# UVM_ERROR testbench.sv(853) @ 1699010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33828 
# 
# UVM_ERROR testbench.sv(853) @ 1699210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8049 
# 
# UVM_ERROR testbench.sv(853) @ 1699410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24625 
# 
# UVM_ERROR testbench.sv(853) @ 1699610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47889 
# 
# UVM_ERROR testbench.sv(853) @ 1699810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24514 
# 
# UVM_ERROR testbench.sv(853) @ 1700010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  974 
# 
# UVM_ERROR testbench.sv(853) @ 1700210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60041 
# 
# UVM_ERROR testbench.sv(853) @ 1700410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18570 
# 
# UVM_ERROR testbench.sv(853) @ 1700610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48147 
# 
# UVM_ERROR testbench.sv(853) @ 1700810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23314 
# 
# UVM_ERROR testbench.sv(853) @ 1701010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44846 
# 
# UVM_ERROR testbench.sv(853) @ 1701210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25234 
# 
# UVM_ERROR testbench.sv(853) @ 1701410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13184 
# 
# UVM_ERROR testbench.sv(853) @ 1701610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34631 
# 
# UVM_ERROR testbench.sv(853) @ 1701810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51007 
# 
# UVM_ERROR testbench.sv(853) @ 1702010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10687 
# 
# UVM_ERROR testbench.sv(853) @ 1702210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2962 
# 
# UVM_ERROR testbench.sv(853) @ 1702410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43967 
# 
# UVM_ERROR testbench.sv(853) @ 1702610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4453 
# 
# UVM_ERROR testbench.sv(853) @ 1702810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55197 
# 
# UVM_ERROR testbench.sv(853) @ 1703010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42852 
# 
# UVM_ERROR testbench.sv(853) @ 1703210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45545 
# 
# UVM_ERROR testbench.sv(853) @ 1703410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15420 
# 
# UVM_ERROR testbench.sv(853) @ 1703610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11905 
# 
# UVM_ERROR testbench.sv(853) @ 1703810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31543 
# 
# UVM_ERROR testbench.sv(853) @ 1704010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18739 
# 
# UVM_ERROR testbench.sv(853) @ 1704210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2819 
# 
# UVM_ERROR testbench.sv(853) @ 1704410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49740 
# 
# UVM_ERROR testbench.sv(853) @ 1704610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31543 
# 
# UVM_ERROR testbench.sv(853) @ 1704810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8623 
# 
# UVM_ERROR testbench.sv(853) @ 1705010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45891 
# 
# UVM_ERROR testbench.sv(853) @ 1705210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15901 
# 
# UVM_ERROR testbench.sv(853) @ 1705410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35843 
# 
# UVM_ERROR testbench.sv(853) @ 1705610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51750 
# 
# UVM_ERROR testbench.sv(853) @ 1705810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50547 
# 
# UVM_ERROR testbench.sv(853) @ 1706010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55427 
# 
# UVM_ERROR testbench.sv(853) @ 1706210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36515 
# 
# UVM_ERROR testbench.sv(853) @ 1706410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56444 
# 
# UVM_ERROR testbench.sv(853) @ 1706610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31492 
# 
# UVM_ERROR testbench.sv(853) @ 1706810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45626 
# 
# UVM_ERROR testbench.sv(853) @ 1707010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57238 
# 
# UVM_ERROR testbench.sv(853) @ 1707210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41300 
# 
# UVM_ERROR testbench.sv(853) @ 1707410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34359 
# 
# UVM_ERROR testbench.sv(853) @ 1707610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7849 
# 
# UVM_ERROR testbench.sv(853) @ 1707810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27366 
# 
# UVM_ERROR testbench.sv(853) @ 1708010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14629 
# 
# UVM_ERROR testbench.sv(853) @ 1708210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59200 
# 
# UVM_ERROR testbench.sv(853) @ 1708410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28531 
# 
# UVM_ERROR testbench.sv(853) @ 1708610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60907 
# 
# UVM_ERROR testbench.sv(853) @ 1708810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14526 
# 
# UVM_ERROR testbench.sv(853) @ 1709010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20746 
# 
# UVM_ERROR testbench.sv(853) @ 1709210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36823 
# 
# UVM_ERROR testbench.sv(853) @ 1709410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5892 
# 
# UVM_ERROR testbench.sv(853) @ 1709610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14226 
# 
# UVM_ERROR testbench.sv(853) @ 1709810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13348 
# 
# UVM_ERROR testbench.sv(853) @ 1710010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10241 
# 
# UVM_ERROR testbench.sv(853) @ 1710210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24246 
# 
# UVM_ERROR testbench.sv(853) @ 1710410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39361 
# 
# UVM_ERROR testbench.sv(853) @ 1710610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30310 
# 
# UVM_ERROR testbench.sv(853) @ 1710810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29741 
# 
# UVM_ERROR testbench.sv(853) @ 1711010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21046 
# 
# UVM_ERROR testbench.sv(853) @ 1711210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4559 
# 
# UVM_ERROR testbench.sv(853) @ 1711410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17592 
# 
# UVM_ERROR testbench.sv(853) @ 1711610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2695 
# 
# UVM_ERROR testbench.sv(853) @ 1711810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31884 
# 
# UVM_ERROR testbench.sv(853) @ 1712010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11910 
# 
# UVM_ERROR testbench.sv(853) @ 1712210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17118 
# 
# UVM_ERROR testbench.sv(853) @ 1712410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40836 
# 
# UVM_ERROR testbench.sv(853) @ 1712610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56657 
# 
# UVM_ERROR testbench.sv(853) @ 1712810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52670 
# 
# UVM_ERROR testbench.sv(853) @ 1713010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18555 
# 
# UVM_ERROR testbench.sv(853) @ 1713210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21531 
# 
# UVM_ERROR testbench.sv(853) @ 1713410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28705 
# 
# UVM_ERROR testbench.sv(853) @ 1713610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59775 
# 
# UVM_ERROR testbench.sv(853) @ 1713810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6456 
# 
# UVM_ERROR testbench.sv(853) @ 1714010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9912 
# 
# UVM_ERROR testbench.sv(853) @ 1714210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41755 
# 
# UVM_ERROR testbench.sv(853) @ 1714410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37867 
# 
# UVM_ERROR testbench.sv(853) @ 1714610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48416 
# 
# UVM_ERROR testbench.sv(853) @ 1714810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24815 
# 
# UVM_ERROR testbench.sv(853) @ 1715010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18567 
# 
# UVM_ERROR testbench.sv(853) @ 1715210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57074 
# 
# UVM_ERROR testbench.sv(853) @ 1715410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54476 
# 
# UVM_ERROR testbench.sv(853) @ 1715610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19137 
# 
# UVM_ERROR testbench.sv(853) @ 1715810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41603 
# 
# UVM_ERROR testbench.sv(853) @ 1716010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35750 
# 
# UVM_ERROR testbench.sv(853) @ 1716210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7125 
# 
# UVM_ERROR testbench.sv(853) @ 1716410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14803 
# 
# UVM_ERROR testbench.sv(853) @ 1716610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  161 
# 
# UVM_ERROR testbench.sv(853) @ 1716810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37684 
# 
# UVM_ERROR testbench.sv(853) @ 1717010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7662 
# 
# UVM_ERROR testbench.sv(853) @ 1717210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35513 
# 
# UVM_ERROR testbench.sv(853) @ 1717410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16664 
# 
# UVM_ERROR testbench.sv(853) @ 1717610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  936 
# 
# UVM_ERROR testbench.sv(853) @ 1717810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12613 
# 
# UVM_ERROR testbench.sv(853) @ 1718010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34247 
# 
# UVM_ERROR testbench.sv(853) @ 1718210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58610 
# 
# UVM_ERROR testbench.sv(853) @ 1718410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30024 
# 
# UVM_ERROR testbench.sv(853) @ 1718610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51542 
# 
# UVM_ERROR testbench.sv(853) @ 1718810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26565 
# 
# UVM_ERROR testbench.sv(853) @ 1719010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30230 
# 
# UVM_ERROR testbench.sv(853) @ 1719210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49311 
# 
# UVM_ERROR testbench.sv(853) @ 1719410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50717 
# 
# UVM_ERROR testbench.sv(853) @ 1719610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11016 
# 
# UVM_ERROR testbench.sv(853) @ 1719810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13436 
# 
# UVM_ERROR testbench.sv(853) @ 1720010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48911 
# 
# UVM_ERROR testbench.sv(853) @ 1720210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46353 
# 
# UVM_ERROR testbench.sv(853) @ 1720410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11767 
# 
# UVM_ERROR testbench.sv(853) @ 1720610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36973 
# 
# UVM_ERROR testbench.sv(853) @ 1720810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9746 
# 
# UVM_ERROR testbench.sv(853) @ 1721010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1873 
# 
# UVM_ERROR testbench.sv(853) @ 1721210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19089 
# 
# UVM_ERROR testbench.sv(853) @ 1721410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56211 
# 
# UVM_ERROR testbench.sv(853) @ 1721610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20818 
# 
# UVM_ERROR testbench.sv(853) @ 1721810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45842 
# 
# UVM_ERROR testbench.sv(853) @ 1722010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54551 
# 
# UVM_ERROR testbench.sv(853) @ 1722210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17951 
# 
# UVM_ERROR testbench.sv(853) @ 1722410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45156 
# 
# UVM_ERROR testbench.sv(853) @ 1722610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6065 
# 
# UVM_ERROR testbench.sv(853) @ 1722810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10020 
# 
# UVM_ERROR testbench.sv(853) @ 1723010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16533 
# 
# UVM_ERROR testbench.sv(853) @ 1723210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54030 
# 
# UVM_ERROR testbench.sv(853) @ 1723410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36625 
# 
# UVM_ERROR testbench.sv(853) @ 1723610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3000 
# 
# UVM_ERROR testbench.sv(853) @ 1723810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15329 
# 
# UVM_ERROR testbench.sv(853) @ 1724010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10411 
# 
# UVM_ERROR testbench.sv(853) @ 1724210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61104 
# 
# UVM_ERROR testbench.sv(853) @ 1724410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59708 
# 
# UVM_ERROR testbench.sv(853) @ 1724610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6386 
# 
# UVM_ERROR testbench.sv(853) @ 1724810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22597 
# 
# UVM_ERROR testbench.sv(853) @ 1725010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20463 
# 
# UVM_ERROR testbench.sv(853) @ 1725210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37714 
# 
# UVM_ERROR testbench.sv(853) @ 1725410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4721 
# 
# UVM_ERROR testbench.sv(853) @ 1725610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38295 
# 
# UVM_ERROR testbench.sv(853) @ 1725810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39808 
# 
# UVM_ERROR testbench.sv(853) @ 1726010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35420 
# 
# UVM_ERROR testbench.sv(853) @ 1726210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8250 
# 
# UVM_ERROR testbench.sv(853) @ 1726410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21903 
# 
# UVM_ERROR testbench.sv(853) @ 1726610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17563 
# 
# UVM_ERROR testbench.sv(853) @ 1726810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25702 
# 
# UVM_ERROR testbench.sv(853) @ 1727010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37368 
# 
# UVM_ERROR testbench.sv(853) @ 1727210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29247 
# 
# UVM_ERROR testbench.sv(853) @ 1727410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9971 
# 
# UVM_ERROR testbench.sv(853) @ 1727610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47800 
# 
# UVM_ERROR testbench.sv(853) @ 1727810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37563 
# 
# UVM_ERROR testbench.sv(853) @ 1728010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58576 
# 
# UVM_ERROR testbench.sv(853) @ 1728210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25119 
# 
# UVM_ERROR testbench.sv(853) @ 1728410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17730 
# 
# UVM_ERROR testbench.sv(853) @ 1728610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56417 
# 
# UVM_ERROR testbench.sv(853) @ 1728810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16879 
# 
# UVM_ERROR testbench.sv(853) @ 1729010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15813 
# 
# UVM_ERROR testbench.sv(853) @ 1729210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51592 
# 
# UVM_ERROR testbench.sv(853) @ 1729410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19648 
# 
# UVM_ERROR testbench.sv(853) @ 1729610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19059 
# 
# UVM_ERROR testbench.sv(853) @ 1729810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47656 
# 
# UVM_ERROR testbench.sv(853) @ 1730010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47754 
# 
# UVM_ERROR testbench.sv(853) @ 1730210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52848 
# 
# UVM_ERROR testbench.sv(853) @ 1730410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50485 
# 
# UVM_ERROR testbench.sv(853) @ 1730610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12590 
# 
# UVM_ERROR testbench.sv(853) @ 1730810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27106 
# 
# UVM_ERROR testbench.sv(853) @ 1731010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16922 
# 
# UVM_ERROR testbench.sv(853) @ 1731210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42790 
# 
# UVM_ERROR testbench.sv(853) @ 1731410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11139 
# 
# UVM_ERROR testbench.sv(853) @ 1731610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22200 
# 
# UVM_ERROR testbench.sv(853) @ 1731810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29467 
# 
# UVM_ERROR testbench.sv(853) @ 1732010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50663 
# 
# UVM_ERROR testbench.sv(853) @ 1732210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59938 
# 
# UVM_ERROR testbench.sv(853) @ 1732410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15734 
# 
# UVM_ERROR testbench.sv(853) @ 1732610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59138 
# 
# UVM_ERROR testbench.sv(853) @ 1732810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37407 
# 
# UVM_ERROR testbench.sv(853) @ 1733010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8840 
# 
# UVM_ERROR testbench.sv(853) @ 1733210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23060 
# 
# UVM_ERROR testbench.sv(853) @ 1733410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20483 
# 
# UVM_ERROR testbench.sv(853) @ 1733610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3767 
# 
# UVM_ERROR testbench.sv(853) @ 1733810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58671 
# 
# UVM_ERROR testbench.sv(853) @ 1734010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4525 
# 
# UVM_ERROR testbench.sv(853) @ 1734210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35454 
# 
# UVM_ERROR testbench.sv(853) @ 1734410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40291 
# 
# UVM_ERROR testbench.sv(853) @ 1734610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54651 
# 
# UVM_ERROR testbench.sv(853) @ 1734810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33566 
# 
# UVM_ERROR testbench.sv(853) @ 1735010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15392 
# 
# UVM_ERROR testbench.sv(853) @ 1735210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43755 
# 
# UVM_ERROR testbench.sv(853) @ 1735410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27347 
# 
# UVM_ERROR testbench.sv(853) @ 1735610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58277 
# 
# UVM_ERROR testbench.sv(853) @ 1735810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50157 
# 
# UVM_ERROR testbench.sv(853) @ 1736010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10076 
# 
# UVM_ERROR testbench.sv(853) @ 1736210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33760 
# 
# UVM_ERROR testbench.sv(853) @ 1736410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10105 
# 
# UVM_ERROR testbench.sv(853) @ 1736610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11095 
# 
# UVM_ERROR testbench.sv(853) @ 1736810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15173 
# 
# UVM_ERROR testbench.sv(853) @ 1737010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7562 
# 
# UVM_ERROR testbench.sv(853) @ 1737210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8088 
# 
# UVM_ERROR testbench.sv(853) @ 1737410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39876 
# 
# UVM_ERROR testbench.sv(853) @ 1737610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46936 
# 
# UVM_ERROR testbench.sv(853) @ 1737810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11716 
# 
# UVM_ERROR testbench.sv(853) @ 1738010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14549 
# 
# UVM_ERROR testbench.sv(853) @ 1738210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43698 
# 
# UVM_ERROR testbench.sv(853) @ 1738410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57589 
# 
# UVM_ERROR testbench.sv(853) @ 1738610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18562 
# 
# UVM_ERROR testbench.sv(853) @ 1738810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30957 
# 
# UVM_ERROR testbench.sv(853) @ 1739010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61308 
# 
# UVM_ERROR testbench.sv(853) @ 1739210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2967 
# 
# UVM_ERROR testbench.sv(853) @ 1739410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21276 
# 
# UVM_ERROR testbench.sv(853) @ 1739610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15603 
# 
# UVM_ERROR testbench.sv(853) @ 1739810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8266 
# 
# UVM_ERROR testbench.sv(853) @ 1740010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55967 
# 
# UVM_ERROR testbench.sv(853) @ 1740210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48340 
# 
# UVM_ERROR testbench.sv(853) @ 1740410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52189 
# 
# UVM_ERROR testbench.sv(853) @ 1740610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7347 
# 
# UVM_ERROR testbench.sv(853) @ 1740810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51800 
# 
# UVM_ERROR testbench.sv(853) @ 1741010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20683 
# 
# UVM_ERROR testbench.sv(853) @ 1741210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25598 
# 
# UVM_ERROR testbench.sv(853) @ 1741410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61336 
# 
# UVM_ERROR testbench.sv(853) @ 1741610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12490 
# 
# UVM_ERROR testbench.sv(853) @ 1741810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57738 
# 
# UVM_ERROR testbench.sv(853) @ 1742010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16289 
# 
# UVM_ERROR testbench.sv(853) @ 1742210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36648 
# 
# UVM_ERROR testbench.sv(853) @ 1742410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60419 
# 
# UVM_ERROR testbench.sv(853) @ 1742610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60172 
# 
# UVM_ERROR testbench.sv(853) @ 1742810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49440 
# 
# UVM_ERROR testbench.sv(853) @ 1743010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20084 
# 
# UVM_ERROR testbench.sv(853) @ 1743210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29856 
# 
# UVM_ERROR testbench.sv(853) @ 1743410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13052 
# 
# UVM_ERROR testbench.sv(853) @ 1743610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22147 
# 
# UVM_ERROR testbench.sv(853) @ 1743810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5381 
# 
# UVM_ERROR testbench.sv(853) @ 1744010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43131 
# 
# UVM_ERROR testbench.sv(853) @ 1744210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50562 
# 
# UVM_ERROR testbench.sv(853) @ 1744410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2271 
# 
# UVM_ERROR testbench.sv(853) @ 1744610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37089 
# 
# UVM_ERROR testbench.sv(853) @ 1744810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49593 
# 
# UVM_ERROR testbench.sv(853) @ 1745010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56134 
# 
# UVM_ERROR testbench.sv(853) @ 1745210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40289 
# 
# UVM_ERROR testbench.sv(853) @ 1745410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27957 
# 
# UVM_ERROR testbench.sv(853) @ 1745610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13851 
# 
# UVM_ERROR testbench.sv(853) @ 1745810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59073 
# 
# UVM_ERROR testbench.sv(853) @ 1746010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  292 
# 
# UVM_ERROR testbench.sv(853) @ 1746210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21308 
# 
# UVM_ERROR testbench.sv(853) @ 1746410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51771 
# 
# UVM_ERROR testbench.sv(853) @ 1746610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33382 
# 
# UVM_ERROR testbench.sv(853) @ 1746810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40026 
# 
# UVM_ERROR testbench.sv(853) @ 1747010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27992 
# 
# UVM_ERROR testbench.sv(853) @ 1747210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4828 
# 
# UVM_ERROR testbench.sv(853) @ 1747410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4526 
# 
# UVM_ERROR testbench.sv(853) @ 1747610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6690 
# 
# UVM_ERROR testbench.sv(853) @ 1747810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16551 
# 
# UVM_ERROR testbench.sv(853) @ 1748010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58371 
# 
# UVM_ERROR testbench.sv(853) @ 1748210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28367 
# 
# UVM_ERROR testbench.sv(853) @ 1748410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25203 
# 
# UVM_ERROR testbench.sv(853) @ 1748610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15912 
# 
# UVM_ERROR testbench.sv(853) @ 1748810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36245 
# 
# UVM_ERROR testbench.sv(853) @ 1749010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24760 
# 
# UVM_ERROR testbench.sv(853) @ 1749210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43768 
# 
# UVM_ERROR testbench.sv(853) @ 1749410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51328 
# 
# UVM_ERROR testbench.sv(853) @ 1749610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52583 
# 
# UVM_ERROR testbench.sv(853) @ 1749810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36223 
# 
# UVM_ERROR testbench.sv(853) @ 1750010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41611 
# 
# UVM_ERROR testbench.sv(853) @ 1750210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28136 
# 
# UVM_ERROR testbench.sv(853) @ 1750410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59254 
# 
# UVM_ERROR testbench.sv(853) @ 1750610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5157 
# 
# UVM_ERROR testbench.sv(853) @ 1750810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40484 
# 
# UVM_ERROR testbench.sv(853) @ 1751010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13522 
# 
# UVM_ERROR testbench.sv(853) @ 1751210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53059 
# 
# UVM_ERROR testbench.sv(853) @ 1751410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4377 
# 
# UVM_ERROR testbench.sv(853) @ 1751610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46566 
# 
# UVM_ERROR testbench.sv(853) @ 1751810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41218 
# 
# UVM_ERROR testbench.sv(853) @ 1752010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58337 
# 
# UVM_ERROR testbench.sv(853) @ 1752210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38714 
# 
# UVM_ERROR testbench.sv(853) @ 1752410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47443 
# 
# UVM_ERROR testbench.sv(853) @ 1752610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37697 
# 
# UVM_ERROR testbench.sv(853) @ 1752810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37661 
# 
# UVM_ERROR testbench.sv(853) @ 1753010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24141 
# 
# UVM_ERROR testbench.sv(853) @ 1753210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38833 
# 
# UVM_ERROR testbench.sv(853) @ 1753410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15710 
# 
# UVM_ERROR testbench.sv(853) @ 1753610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6790 
# 
# UVM_ERROR testbench.sv(853) @ 1753810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28882 
# 
# UVM_ERROR testbench.sv(853) @ 1754010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15804 
# 
# UVM_ERROR testbench.sv(853) @ 1754210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22220 
# 
# UVM_ERROR testbench.sv(853) @ 1754410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29195 
# 
# UVM_ERROR testbench.sv(853) @ 1754610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  599 
# 
# UVM_ERROR testbench.sv(853) @ 1754810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14186 
# 
# UVM_ERROR testbench.sv(853) @ 1755010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29783 
# 
# UVM_ERROR testbench.sv(853) @ 1755210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12193 
# 
# UVM_ERROR testbench.sv(853) @ 1755410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59899 
# 
# UVM_ERROR testbench.sv(853) @ 1755610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24438 
# 
# UVM_ERROR testbench.sv(853) @ 1755810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23542 
# 
# UVM_ERROR testbench.sv(853) @ 1756010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25692 
# 
# UVM_ERROR testbench.sv(853) @ 1756210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4572 
# 
# UVM_ERROR testbench.sv(853) @ 1756410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30966 
# 
# UVM_ERROR testbench.sv(853) @ 1756610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35349 
# 
# UVM_ERROR testbench.sv(853) @ 1756810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31385 
# 
# UVM_ERROR testbench.sv(853) @ 1757010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20745 
# 
# UVM_ERROR testbench.sv(853) @ 1757210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28235 
# 
# UVM_ERROR testbench.sv(853) @ 1757410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4191 
# 
# UVM_ERROR testbench.sv(853) @ 1757610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20175 
# 
# UVM_ERROR testbench.sv(853) @ 1757810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42432 
# 
# UVM_ERROR testbench.sv(853) @ 1758010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46120 
# 
# UVM_ERROR testbench.sv(853) @ 1758210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22010 
# 
# UVM_ERROR testbench.sv(853) @ 1758410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33998 
# 
# UVM_ERROR testbench.sv(853) @ 1758610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49575 
# 
# UVM_ERROR testbench.sv(853) @ 1758810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47390 
# 
# UVM_ERROR testbench.sv(853) @ 1759010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20632 
# 
# UVM_ERROR testbench.sv(853) @ 1759210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20964 
# 
# UVM_ERROR testbench.sv(853) @ 1759410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46892 
# 
# UVM_ERROR testbench.sv(853) @ 1759610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35428 
# 
# UVM_ERROR testbench.sv(853) @ 1759810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36942 
# 
# UVM_ERROR testbench.sv(853) @ 1760010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30738 
# 
# UVM_ERROR testbench.sv(853) @ 1760210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20559 
# 
# UVM_ERROR testbench.sv(853) @ 1760410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49694 
# 
# UVM_ERROR testbench.sv(853) @ 1760610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32594 
# 
# UVM_ERROR testbench.sv(853) @ 1760810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9582 
# 
# UVM_ERROR testbench.sv(853) @ 1761010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52243 
# 
# UVM_ERROR testbench.sv(853) @ 1761210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26714 
# 
# UVM_ERROR testbench.sv(853) @ 1761410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3794 
# 
# UVM_ERROR testbench.sv(853) @ 1761610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4676 
# 
# UVM_ERROR testbench.sv(853) @ 1761810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11905 
# 
# UVM_ERROR testbench.sv(853) @ 1762010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15747 
# 
# UVM_ERROR testbench.sv(853) @ 1762210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23157 
# 
# UVM_ERROR testbench.sv(853) @ 1762410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38463 
# 
# UVM_ERROR testbench.sv(853) @ 1762610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42215 
# 
# UVM_ERROR testbench.sv(853) @ 1762810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58465 
# 
# UVM_ERROR testbench.sv(853) @ 1763010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14984 
# 
# UVM_ERROR testbench.sv(853) @ 1763210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20438 
# 
# UVM_ERROR testbench.sv(853) @ 1763410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57549 
# 
# UVM_ERROR testbench.sv(853) @ 1763610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24283 
# 
# UVM_ERROR testbench.sv(853) @ 1763810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41857 
# 
# UVM_ERROR testbench.sv(853) @ 1764010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34171 
# 
# UVM_ERROR testbench.sv(853) @ 1764210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47860 
# 
# UVM_ERROR testbench.sv(853) @ 1764410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50386 
# 
# UVM_ERROR testbench.sv(853) @ 1764610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15885 
# 
# UVM_ERROR testbench.sv(853) @ 1764810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19565 
# 
# UVM_ERROR testbench.sv(853) @ 1765010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32063 
# 
# UVM_ERROR testbench.sv(853) @ 1765210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9114 
# 
# UVM_ERROR testbench.sv(853) @ 1765410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22960 
# 
# UVM_ERROR testbench.sv(853) @ 1765610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58108 
# 
# UVM_ERROR testbench.sv(853) @ 1765810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50041 
# 
# UVM_ERROR testbench.sv(853) @ 1766010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3487 
# 
# UVM_ERROR testbench.sv(853) @ 1766210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51032 
# 
# UVM_ERROR testbench.sv(853) @ 1766410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2760 
# 
# UVM_ERROR testbench.sv(853) @ 1766610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29562 
# 
# UVM_ERROR testbench.sv(853) @ 1766810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3334 
# 
# UVM_ERROR testbench.sv(853) @ 1767010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15588 
# 
# UVM_ERROR testbench.sv(853) @ 1767210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30682 
# 
# UVM_ERROR testbench.sv(853) @ 1767410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57230 
# 
# UVM_ERROR testbench.sv(853) @ 1767610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30461 
# 
# UVM_ERROR testbench.sv(853) @ 1767810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25327 
# 
# UVM_ERROR testbench.sv(853) @ 1768010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7601 
# 
# UVM_ERROR testbench.sv(853) @ 1768210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51192 
# 
# UVM_ERROR testbench.sv(853) @ 1768410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29888 
# 
# UVM_ERROR testbench.sv(853) @ 1768610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22082 
# 
# UVM_ERROR testbench.sv(853) @ 1768810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14012 
# 
# UVM_ERROR testbench.sv(853) @ 1769010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35766 
# 
# UVM_ERROR testbench.sv(853) @ 1769210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42482 
# 
# UVM_ERROR testbench.sv(853) @ 1769410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26529 
# 
# UVM_ERROR testbench.sv(853) @ 1769610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7604 
# 
# UVM_ERROR testbench.sv(853) @ 1769810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57898 
# 
# UVM_ERROR testbench.sv(853) @ 1770010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47539 
# 
# UVM_ERROR testbench.sv(853) @ 1770210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32186 
# 
# UVM_ERROR testbench.sv(853) @ 1770410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49562 
# 
# UVM_ERROR testbench.sv(853) @ 1770610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39936 
# 
# UVM_ERROR testbench.sv(853) @ 1770810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51096 
# 
# UVM_ERROR testbench.sv(853) @ 1771010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41027 
# 
# UVM_ERROR testbench.sv(853) @ 1771210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26830 
# 
# UVM_ERROR testbench.sv(853) @ 1771410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18482 
# 
# UVM_ERROR testbench.sv(853) @ 1771610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40437 
# 
# UVM_ERROR testbench.sv(853) @ 1771810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49040 
# 
# UVM_ERROR testbench.sv(853) @ 1772010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45881 
# 
# UVM_ERROR testbench.sv(853) @ 1772210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15324 
# 
# UVM_ERROR testbench.sv(853) @ 1772410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3161 
# 
# UVM_ERROR testbench.sv(853) @ 1772610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22269 
# 
# UVM_ERROR testbench.sv(853) @ 1772810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32165 
# 
# UVM_ERROR testbench.sv(853) @ 1773010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56613 
# 
# UVM_ERROR testbench.sv(853) @ 1773210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12207 
# 
# UVM_ERROR testbench.sv(853) @ 1773410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27130 
# 
# UVM_ERROR testbench.sv(853) @ 1773610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23159 
# 
# UVM_ERROR testbench.sv(853) @ 1773810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59950 
# 
# UVM_ERROR testbench.sv(853) @ 1774010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9192 
# 
# UVM_ERROR testbench.sv(853) @ 1774210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20575 
# 
# UVM_ERROR testbench.sv(853) @ 1774410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51890 
# 
# UVM_ERROR testbench.sv(853) @ 1774610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57133 
# 
# UVM_ERROR testbench.sv(853) @ 1774810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29781 
# 
# UVM_ERROR testbench.sv(853) @ 1775010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42118 
# 
# UVM_ERROR testbench.sv(853) @ 1775210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56192 
# 
# UVM_ERROR testbench.sv(853) @ 1775410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53429 
# 
# UVM_ERROR testbench.sv(853) @ 1775610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  259 
# 
# UVM_ERROR testbench.sv(853) @ 1775810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7023 
# 
# UVM_ERROR testbench.sv(853) @ 1776010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11606 
# 
# UVM_ERROR testbench.sv(853) @ 1776210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2221 
# 
# UVM_ERROR testbench.sv(853) @ 1776410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25598 
# 
# UVM_ERROR testbench.sv(853) @ 1776610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19210 
# 
# UVM_ERROR testbench.sv(853) @ 1776810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11321 
# 
# UVM_ERROR testbench.sv(853) @ 1777010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20434 
# 
# UVM_ERROR testbench.sv(853) @ 1777210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54635 
# 
# UVM_ERROR testbench.sv(853) @ 1777410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44277 
# 
# UVM_ERROR testbench.sv(853) @ 1777610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30976 
# 
# UVM_ERROR testbench.sv(853) @ 1777810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37966 
# 
# UVM_ERROR testbench.sv(853) @ 1778010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57364 
# 
# UVM_ERROR testbench.sv(853) @ 1778210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50694 
# 
# UVM_ERROR testbench.sv(853) @ 1778410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15316 
# 
# UVM_ERROR testbench.sv(853) @ 1778610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24566 
# 
# UVM_ERROR testbench.sv(853) @ 1778810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37202 
# 
# UVM_ERROR testbench.sv(853) @ 1779010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19321 
# 
# UVM_ERROR testbench.sv(853) @ 1779210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15402 
# 
# UVM_ERROR testbench.sv(853) @ 1779410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34407 
# 
# UVM_ERROR testbench.sv(853) @ 1779610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49376 
# 
# UVM_ERROR testbench.sv(853) @ 1779810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28839 
# 
# UVM_ERROR testbench.sv(853) @ 1780010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49847 
# 
# UVM_ERROR testbench.sv(853) @ 1780210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55253 
# 
# UVM_ERROR testbench.sv(853) @ 1780410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48910 
# 
# UVM_ERROR testbench.sv(853) @ 1780610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42066 
# 
# UVM_ERROR testbench.sv(853) @ 1780810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48004 
# 
# UVM_ERROR testbench.sv(853) @ 1781010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  314 
# 
# UVM_ERROR testbench.sv(853) @ 1781210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26633 
# 
# UVM_ERROR testbench.sv(853) @ 1781410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37746 
# 
# UVM_ERROR testbench.sv(853) @ 1781610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17145 
# 
# UVM_ERROR testbench.sv(853) @ 1781810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20349 
# 
# UVM_ERROR testbench.sv(853) @ 1782010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27747 
# 
# UVM_ERROR testbench.sv(853) @ 1782210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34630 
# 
# UVM_ERROR testbench.sv(853) @ 1782410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53253 
# 
# UVM_ERROR testbench.sv(853) @ 1782610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26014 
# 
# UVM_ERROR testbench.sv(853) @ 1782810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9333 
# 
# UVM_ERROR testbench.sv(853) @ 1783010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29258 
# 
# UVM_ERROR testbench.sv(853) @ 1783210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5670 
# 
# UVM_ERROR testbench.sv(853) @ 1783410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19240 
# 
# UVM_ERROR testbench.sv(853) @ 1783610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10810 
# 
# UVM_ERROR testbench.sv(853) @ 1783810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49199 
# 
# UVM_ERROR testbench.sv(853) @ 1784010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30096 
# 
# UVM_ERROR testbench.sv(853) @ 1784210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14586 
# 
# UVM_ERROR testbench.sv(853) @ 1784410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55084 
# 
# UVM_ERROR testbench.sv(853) @ 1784610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45051 
# 
# UVM_ERROR testbench.sv(853) @ 1784810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15432 
# 
# UVM_ERROR testbench.sv(853) @ 1785010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24340 
# 
# UVM_ERROR testbench.sv(853) @ 1785210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22061 
# 
# UVM_ERROR testbench.sv(853) @ 1785410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7805 
# 
# UVM_ERROR testbench.sv(853) @ 1785610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23213 
# 
# UVM_ERROR testbench.sv(853) @ 1785810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46346 
# 
# UVM_ERROR testbench.sv(853) @ 1786010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46487 
# 
# UVM_ERROR testbench.sv(853) @ 1786210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58230 
# 
# UVM_ERROR testbench.sv(853) @ 1786410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3402 
# 
# UVM_ERROR testbench.sv(853) @ 1786610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58800 
# 
# UVM_ERROR testbench.sv(853) @ 1786810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1299 
# 
# UVM_ERROR testbench.sv(853) @ 1787010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43987 
# 
# UVM_ERROR testbench.sv(853) @ 1787210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28587 
# 
# UVM_ERROR testbench.sv(853) @ 1787410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28006 
# 
# UVM_ERROR testbench.sv(853) @ 1787610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10981 
# 
# UVM_ERROR testbench.sv(853) @ 1787810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26234 
# 
# UVM_ERROR testbench.sv(853) @ 1788010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6022 
# 
# UVM_ERROR testbench.sv(853) @ 1788210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7821 
# 
# UVM_ERROR testbench.sv(853) @ 1788410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48077 
# 
# UVM_ERROR testbench.sv(853) @ 1788610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37199 
# 
# UVM_ERROR testbench.sv(853) @ 1788810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11401 
# 
# UVM_ERROR testbench.sv(853) @ 1789010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8580 
# 
# UVM_ERROR testbench.sv(853) @ 1789210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41424 
# 
# UVM_ERROR testbench.sv(853) @ 1789410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3863 
# 
# UVM_ERROR testbench.sv(853) @ 1789610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22681 
# 
# UVM_ERROR testbench.sv(853) @ 1789810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46969 
# 
# UVM_ERROR testbench.sv(853) @ 1790010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3814 
# 
# UVM_ERROR testbench.sv(853) @ 1790210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14122 
# 
# UVM_ERROR testbench.sv(853) @ 1790410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23836 
# 
# UVM_ERROR testbench.sv(853) @ 1790610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42980 
# 
# UVM_ERROR testbench.sv(853) @ 1790810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22427 
# 
# UVM_ERROR testbench.sv(853) @ 1791010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55390 
# 
# UVM_ERROR testbench.sv(853) @ 1791210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28342 
# 
# UVM_ERROR testbench.sv(853) @ 1791410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15540 
# 
# UVM_ERROR testbench.sv(853) @ 1791610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37596 
# 
# UVM_ERROR testbench.sv(853) @ 1791810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40903 
# 
# UVM_ERROR testbench.sv(853) @ 1792010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56049 
# 
# UVM_ERROR testbench.sv(853) @ 1792210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13053 
# 
# UVM_ERROR testbench.sv(853) @ 1792410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33873 
# 
# UVM_ERROR testbench.sv(853) @ 1792610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7492 
# 
# UVM_ERROR testbench.sv(853) @ 1792810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20912 
# 
# UVM_ERROR testbench.sv(853) @ 1793010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6855 
# 
# UVM_ERROR testbench.sv(853) @ 1793210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18440 
# 
# UVM_ERROR testbench.sv(853) @ 1793410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12200 
# 
# UVM_ERROR testbench.sv(853) @ 1793610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7147 
# 
# UVM_ERROR testbench.sv(853) @ 1793810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19873 
# 
# UVM_ERROR testbench.sv(853) @ 1794010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4846 
# 
# UVM_ERROR testbench.sv(853) @ 1794210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24996 
# 
# UVM_ERROR testbench.sv(853) @ 1794410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25316 
# 
# UVM_ERROR testbench.sv(853) @ 1794610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29357 
# 
# UVM_ERROR testbench.sv(853) @ 1794810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19472 
# 
# UVM_ERROR testbench.sv(853) @ 1795010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7910 
# 
# UVM_ERROR testbench.sv(853) @ 1795210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45512 
# 
# UVM_ERROR testbench.sv(853) @ 1795410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25038 
# 
# UVM_ERROR testbench.sv(853) @ 1795610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14760 
# 
# UVM_ERROR testbench.sv(853) @ 1795810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57092 
# 
# UVM_ERROR testbench.sv(853) @ 1796010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57345 
# 
# UVM_ERROR testbench.sv(853) @ 1796210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31357 
# 
# UVM_ERROR testbench.sv(853) @ 1796410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55431 
# 
# UVM_ERROR testbench.sv(853) @ 1796610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27663 
# 
# UVM_ERROR testbench.sv(853) @ 1796810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49892 
# 
# UVM_ERROR testbench.sv(853) @ 1797010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13156 
# 
# UVM_ERROR testbench.sv(853) @ 1797210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30586 
# 
# UVM_ERROR testbench.sv(853) @ 1797410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17786 
# 
# UVM_ERROR testbench.sv(853) @ 1797610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21206 
# 
# UVM_ERROR testbench.sv(853) @ 1797810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56532 
# 
# UVM_ERROR testbench.sv(853) @ 1798010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46397 
# 
# UVM_ERROR testbench.sv(853) @ 1798210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2396 
# 
# UVM_ERROR testbench.sv(853) @ 1798410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8466 
# 
# UVM_ERROR testbench.sv(853) @ 1798610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35446 
# 
# UVM_ERROR testbench.sv(853) @ 1798810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12934 
# 
# UVM_ERROR testbench.sv(853) @ 1799010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53160 
# 
# UVM_ERROR testbench.sv(853) @ 1799210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45793 
# 
# UVM_ERROR testbench.sv(853) @ 1799410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51658 
# 
# UVM_ERROR testbench.sv(853) @ 1799610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43554 
# 
# UVM_ERROR testbench.sv(853) @ 1799810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58354 
# 
# UVM_ERROR testbench.sv(853) @ 1800010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35483 
# 
# UVM_ERROR testbench.sv(853) @ 1800210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20224 
# 
# UVM_ERROR testbench.sv(853) @ 1800410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17637 
# 
# UVM_ERROR testbench.sv(853) @ 1800610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5237 
# 
# UVM_ERROR testbench.sv(853) @ 1800810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53254 
# 
# UVM_ERROR testbench.sv(853) @ 1801010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35970 
# 
# UVM_ERROR testbench.sv(853) @ 1801210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24883 
# 
# UVM_ERROR testbench.sv(853) @ 1801410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35048 
# 
# UVM_ERROR testbench.sv(853) @ 1801610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10251 
# 
# UVM_ERROR testbench.sv(853) @ 1801810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5600 
# 
# UVM_ERROR testbench.sv(853) @ 1802010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55311 
# 
# UVM_ERROR testbench.sv(853) @ 1802210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  590 
# 
# UVM_ERROR testbench.sv(853) @ 1802410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54889 
# 
# UVM_ERROR testbench.sv(853) @ 1802610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50912 
# 
# UVM_ERROR testbench.sv(853) @ 1802810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48108 
# 
# UVM_ERROR testbench.sv(853) @ 1803010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2089 
# 
# UVM_ERROR testbench.sv(853) @ 1803210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52792 
# 
# UVM_ERROR testbench.sv(853) @ 1803410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27352 
# 
# UVM_ERROR testbench.sv(853) @ 1803610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48486 
# 
# UVM_ERROR testbench.sv(853) @ 1803810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60612 
# 
# UVM_ERROR testbench.sv(853) @ 1804010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42506 
# 
# UVM_ERROR testbench.sv(853) @ 1804210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46742 
# 
# UVM_ERROR testbench.sv(853) @ 1804410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15363 
# 
# UVM_ERROR testbench.sv(853) @ 1804610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32491 
# 
# UVM_ERROR testbench.sv(853) @ 1804810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14636 
# 
# UVM_ERROR testbench.sv(853) @ 1805010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51287 
# 
# UVM_ERROR testbench.sv(853) @ 1805210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38788 
# 
# UVM_ERROR testbench.sv(853) @ 1805410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58033 
# 
# UVM_ERROR testbench.sv(853) @ 1805610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8104 
# 
# UVM_ERROR testbench.sv(853) @ 1805810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37870 
# 
# UVM_ERROR testbench.sv(853) @ 1806010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12472 
# 
# UVM_ERROR testbench.sv(853) @ 1806210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34803 
# 
# UVM_ERROR testbench.sv(853) @ 1806410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48182 
# 
# UVM_ERROR testbench.sv(853) @ 1806610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23734 
# 
# UVM_ERROR testbench.sv(853) @ 1806810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42164 
# 
# UVM_ERROR testbench.sv(853) @ 1807010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57380 
# 
# UVM_ERROR testbench.sv(853) @ 1807210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33790 
# 
# UVM_ERROR testbench.sv(853) @ 1807410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26857 
# 
# UVM_ERROR testbench.sv(853) @ 1807610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32539 
# 
# UVM_ERROR testbench.sv(853) @ 1807810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23295 
# 
# UVM_ERROR testbench.sv(853) @ 1808010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39017 
# 
# UVM_ERROR testbench.sv(853) @ 1808210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59952 
# 
# UVM_ERROR testbench.sv(853) @ 1808410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42553 
# 
# UVM_ERROR testbench.sv(853) @ 1808610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26258 
# 
# UVM_ERROR testbench.sv(853) @ 1808810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1320 
# 
# UVM_ERROR testbench.sv(853) @ 1809010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12517 
# 
# UVM_ERROR testbench.sv(853) @ 1809210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20901 
# 
# UVM_ERROR testbench.sv(853) @ 1809410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56166 
# 
# UVM_ERROR testbench.sv(853) @ 1809610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46229 
# 
# UVM_ERROR testbench.sv(853) @ 1809810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19205 
# 
# UVM_ERROR testbench.sv(853) @ 1810010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37430 
# 
# UVM_ERROR testbench.sv(853) @ 1810210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4470 
# 
# UVM_ERROR testbench.sv(853) @ 1810410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24096 
# 
# UVM_ERROR testbench.sv(853) @ 1810610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47281 
# 
# UVM_ERROR testbench.sv(853) @ 1810810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32715 
# 
# UVM_ERROR testbench.sv(853) @ 1811010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31919 
# 
# UVM_ERROR testbench.sv(853) @ 1811210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9734 
# 
# UVM_ERROR testbench.sv(853) @ 1811410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10133 
# 
# UVM_ERROR testbench.sv(853) @ 1811610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1904 
# 
# UVM_ERROR testbench.sv(853) @ 1811810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18004 
# 
# UVM_ERROR testbench.sv(853) @ 1812010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43608 
# 
# UVM_ERROR testbench.sv(853) @ 1812210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16460 
# 
# UVM_ERROR testbench.sv(853) @ 1812410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13221 
# 
# UVM_ERROR testbench.sv(853) @ 1812610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15577 
# 
# UVM_ERROR testbench.sv(853) @ 1812810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57055 
# 
# UVM_ERROR testbench.sv(853) @ 1813010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15409 
# 
# UVM_ERROR testbench.sv(853) @ 1813210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9926 
# 
# UVM_ERROR testbench.sv(853) @ 1813410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26895 
# 
# UVM_ERROR testbench.sv(853) @ 1813610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24439 
# 
# UVM_ERROR testbench.sv(853) @ 1813810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8128 
# 
# UVM_ERROR testbench.sv(853) @ 1814010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5493 
# 
# UVM_ERROR testbench.sv(853) @ 1814210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19280 
# 
# UVM_ERROR testbench.sv(853) @ 1814410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23888 
# 
# UVM_ERROR testbench.sv(853) @ 1814610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60372 
# 
# UVM_ERROR testbench.sv(853) @ 1814810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41910 
# 
# UVM_ERROR testbench.sv(853) @ 1815010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25434 
# 
# UVM_ERROR testbench.sv(853) @ 1815210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34514 
# 
# UVM_ERROR testbench.sv(853) @ 1815410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23374 
# 
# UVM_ERROR testbench.sv(853) @ 1815610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1779 
# 
# UVM_ERROR testbench.sv(853) @ 1815810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32770 
# 
# UVM_ERROR testbench.sv(853) @ 1816010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46919 
# 
# UVM_ERROR testbench.sv(853) @ 1816210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17389 
# 
# UVM_ERROR testbench.sv(853) @ 1816410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43539 
# 
# UVM_ERROR testbench.sv(853) @ 1816610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12321 
# 
# UVM_ERROR testbench.sv(853) @ 1816810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26939 
# 
# UVM_ERROR testbench.sv(853) @ 1817010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27588 
# 
# UVM_ERROR testbench.sv(853) @ 1817210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26451 
# 
# UVM_ERROR testbench.sv(853) @ 1817410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10553 
# 
# UVM_ERROR testbench.sv(853) @ 1817610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23007 
# 
# UVM_ERROR testbench.sv(853) @ 1817810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19779 
# 
# UVM_ERROR testbench.sv(853) @ 1818010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20174 
# 
# UVM_ERROR testbench.sv(853) @ 1818210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5945 
# 
# UVM_ERROR testbench.sv(853) @ 1818410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29083 
# 
# UVM_ERROR testbench.sv(853) @ 1818610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20554 
# 
# UVM_ERROR testbench.sv(853) @ 1818810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51785 
# 
# UVM_ERROR testbench.sv(853) @ 1819010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40819 
# 
# UVM_ERROR testbench.sv(853) @ 1819210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11096 
# 
# UVM_ERROR testbench.sv(853) @ 1819410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18379 
# 
# UVM_ERROR testbench.sv(853) @ 1819610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28666 
# 
# UVM_ERROR testbench.sv(853) @ 1819810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5060 
# 
# UVM_ERROR testbench.sv(853) @ 1820010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33953 
# 
# UVM_ERROR testbench.sv(853) @ 1820210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46150 
# 
# UVM_ERROR testbench.sv(853) @ 1820410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19364 
# 
# UVM_ERROR testbench.sv(853) @ 1820610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27482 
# 
# UVM_ERROR testbench.sv(853) @ 1820810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30806 
# 
# UVM_ERROR testbench.sv(853) @ 1821010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25390 
# 
# UVM_ERROR testbench.sv(853) @ 1821210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52381 
# 
# UVM_ERROR testbench.sv(853) @ 1821410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33103 
# 
# UVM_ERROR testbench.sv(853) @ 1821610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30302 
# 
# UVM_ERROR testbench.sv(853) @ 1821810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51001 
# 
# UVM_ERROR testbench.sv(853) @ 1822010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24996 
# 
# UVM_ERROR testbench.sv(853) @ 1822210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8805 
# 
# UVM_ERROR testbench.sv(853) @ 1822410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19490 
# 
# UVM_ERROR testbench.sv(853) @ 1822610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31242 
# 
# UVM_ERROR testbench.sv(853) @ 1822810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37876 
# 
# UVM_ERROR testbench.sv(853) @ 1823010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10877 
# 
# UVM_ERROR testbench.sv(853) @ 1823210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29969 
# 
# UVM_ERROR testbench.sv(853) @ 1823410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31637 
# 
# UVM_ERROR testbench.sv(853) @ 1823610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28015 
# 
# UVM_ERROR testbench.sv(853) @ 1823810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6636 
# 
# UVM_ERROR testbench.sv(853) @ 1824010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56906 
# 
# UVM_ERROR testbench.sv(853) @ 1824210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37509 
# 
# UVM_ERROR testbench.sv(853) @ 1824410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54187 
# 
# UVM_ERROR testbench.sv(853) @ 1824610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52481 
# 
# UVM_ERROR testbench.sv(853) @ 1824810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27170 
# 
# UVM_ERROR testbench.sv(853) @ 1825010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56533 
# 
# UVM_ERROR testbench.sv(853) @ 1825210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7574 
# 
# UVM_ERROR testbench.sv(853) @ 1825410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5583 
# 
# UVM_ERROR testbench.sv(853) @ 1825610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55687 
# 
# UVM_ERROR testbench.sv(853) @ 1825810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61354 
# 
# UVM_ERROR testbench.sv(853) @ 1826010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20432 
# 
# UVM_ERROR testbench.sv(853) @ 1826210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46511 
# 
# UVM_ERROR testbench.sv(853) @ 1826410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27612 
# 
# UVM_ERROR testbench.sv(853) @ 1826610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50751 
# 
# UVM_ERROR testbench.sv(853) @ 1826810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40571 
# 
# UVM_ERROR testbench.sv(853) @ 1827010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25995 
# 
# UVM_ERROR testbench.sv(853) @ 1827210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37762 
# 
# UVM_ERROR testbench.sv(853) @ 1827410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49968 
# 
# UVM_ERROR testbench.sv(853) @ 1827610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6460 
# 
# UVM_ERROR testbench.sv(853) @ 1827810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26905 
# 
# UVM_ERROR testbench.sv(853) @ 1828010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31535 
# 
# UVM_ERROR testbench.sv(853) @ 1828210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26837 
# 
# UVM_ERROR testbench.sv(853) @ 1828410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18437 
# 
# UVM_ERROR testbench.sv(853) @ 1828610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59053 
# 
# UVM_ERROR testbench.sv(853) @ 1828810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18613 
# 
# UVM_ERROR testbench.sv(853) @ 1829010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25112 
# 
# UVM_ERROR testbench.sv(853) @ 1829210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31115 
# 
# UVM_ERROR testbench.sv(853) @ 1829410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34931 
# 
# UVM_ERROR testbench.sv(853) @ 1829610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20755 
# 
# UVM_ERROR testbench.sv(853) @ 1829810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3252 
# 
# UVM_ERROR testbench.sv(853) @ 1830010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26157 
# 
# UVM_ERROR testbench.sv(853) @ 1830210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5789 
# 
# UVM_ERROR testbench.sv(853) @ 1830410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56676 
# 
# UVM_ERROR testbench.sv(853) @ 1830610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8379 
# 
# UVM_ERROR testbench.sv(853) @ 1830810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44712 
# 
# UVM_ERROR testbench.sv(853) @ 1831010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3697 
# 
# UVM_ERROR testbench.sv(853) @ 1831210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18670 
# 
# UVM_ERROR testbench.sv(853) @ 1831410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9548 
# 
# UVM_ERROR testbench.sv(853) @ 1831610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53980 
# 
# UVM_ERROR testbench.sv(853) @ 1831810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18141 
# 
# UVM_ERROR testbench.sv(853) @ 1832010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9538 
# 
# UVM_ERROR testbench.sv(853) @ 1832210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41226 
# 
# UVM_ERROR testbench.sv(853) @ 1832410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58631 
# 
# UVM_ERROR testbench.sv(853) @ 1832610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11920 
# 
# UVM_ERROR testbench.sv(853) @ 1832810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57901 
# 
# UVM_ERROR testbench.sv(853) @ 1833010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49912 
# 
# UVM_ERROR testbench.sv(853) @ 1833210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36957 
# 
# UVM_ERROR testbench.sv(853) @ 1833410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45942 
# 
# UVM_ERROR testbench.sv(853) @ 1833610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37073 
# 
# UVM_ERROR testbench.sv(853) @ 1833810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10036 
# 
# UVM_ERROR testbench.sv(853) @ 1834010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24705 
# 
# UVM_ERROR testbench.sv(853) @ 1834210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16220 
# 
# UVM_ERROR testbench.sv(853) @ 1834410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32637 
# 
# UVM_ERROR testbench.sv(853) @ 1834610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52545 
# 
# UVM_ERROR testbench.sv(853) @ 1834810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38670 
# 
# UVM_ERROR testbench.sv(853) @ 1835010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21562 
# 
# UVM_ERROR testbench.sv(853) @ 1835210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24803 
# 
# UVM_ERROR testbench.sv(853) @ 1835410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34906 
# 
# UVM_ERROR testbench.sv(853) @ 1835610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12350 
# 
# UVM_ERROR testbench.sv(853) @ 1835810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57788 
# 
# UVM_ERROR testbench.sv(853) @ 1836010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3340 
# 
# UVM_ERROR testbench.sv(853) @ 1836210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  381 
# 
# UVM_ERROR testbench.sv(853) @ 1836410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25834 
# 
# UVM_ERROR testbench.sv(853) @ 1836610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45401 
# 
# UVM_ERROR testbench.sv(853) @ 1836810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54240 
# 
# UVM_ERROR testbench.sv(853) @ 1837010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14273 
# 
# UVM_ERROR testbench.sv(853) @ 1837210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49456 
# 
# UVM_ERROR testbench.sv(853) @ 1837410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28049 
# 
# UVM_ERROR testbench.sv(853) @ 1837610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52749 
# 
# UVM_ERROR testbench.sv(853) @ 1837810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29082 
# 
# UVM_ERROR testbench.sv(853) @ 1838010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33783 
# 
# UVM_ERROR testbench.sv(853) @ 1838210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56756 
# 
# UVM_ERROR testbench.sv(853) @ 1838410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6468 
# 
# UVM_ERROR testbench.sv(853) @ 1838610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14060 
# 
# UVM_ERROR testbench.sv(853) @ 1838810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24885 
# 
# UVM_ERROR testbench.sv(853) @ 1839010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11681 
# 
# UVM_ERROR testbench.sv(853) @ 1839210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7311 
# 
# UVM_ERROR testbench.sv(853) @ 1839410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20311 
# 
# UVM_ERROR testbench.sv(853) @ 1839610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40286 
# 
# UVM_ERROR testbench.sv(853) @ 1839810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19374 
# 
# UVM_ERROR testbench.sv(853) @ 1840010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60610 
# 
# UVM_ERROR testbench.sv(853) @ 1840210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  898 
# 
# UVM_ERROR testbench.sv(853) @ 1840410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11652 
# 
# UVM_ERROR testbench.sv(853) @ 1840610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32061 
# 
# UVM_ERROR testbench.sv(853) @ 1840810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2320 
# 
# UVM_ERROR testbench.sv(853) @ 1841010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14303 
# 
# UVM_ERROR testbench.sv(853) @ 1841210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45363 
# 
# UVM_ERROR testbench.sv(853) @ 1841410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41838 
# 
# UVM_ERROR testbench.sv(853) @ 1841610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23542 
# 
# UVM_ERROR testbench.sv(853) @ 1841810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47840 
# 
# UVM_ERROR testbench.sv(853) @ 1842010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12588 
# 
# UVM_ERROR testbench.sv(853) @ 1842210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30781 
# 
# UVM_ERROR testbench.sv(853) @ 1842410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6773 
# 
# UVM_ERROR testbench.sv(853) @ 1842610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46775 
# 
# UVM_ERROR testbench.sv(853) @ 1842810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16688 
# 
# UVM_ERROR testbench.sv(853) @ 1843010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24215 
# 
# UVM_ERROR testbench.sv(853) @ 1843210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  523 
# 
# UVM_ERROR testbench.sv(853) @ 1843410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18601 
# 
# UVM_ERROR testbench.sv(853) @ 1843610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44363 
# 
# UVM_ERROR testbench.sv(853) @ 1843810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51866 
# 
# UVM_ERROR testbench.sv(853) @ 1844010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50371 
# 
# UVM_ERROR testbench.sv(853) @ 1844210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49945 
# 
# UVM_ERROR testbench.sv(853) @ 1844410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40400 
# 
# UVM_ERROR testbench.sv(853) @ 1844610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34968 
# 
# UVM_ERROR testbench.sv(853) @ 1844810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8284 
# 
# UVM_ERROR testbench.sv(853) @ 1845010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20410 
# 
# UVM_ERROR testbench.sv(853) @ 1845210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34280 
# 
# UVM_ERROR testbench.sv(853) @ 1845410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9094 
# 
# UVM_ERROR testbench.sv(853) @ 1845610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54963 
# 
# UVM_ERROR testbench.sv(853) @ 1845810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52676 
# 
# UVM_ERROR testbench.sv(853) @ 1846010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55118 
# 
# UVM_ERROR testbench.sv(853) @ 1846210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44357 
# 
# UVM_ERROR testbench.sv(853) @ 1846410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55061 
# 
# UVM_ERROR testbench.sv(853) @ 1846610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2679 
# 
# UVM_ERROR testbench.sv(853) @ 1846810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58100 
# 
# UVM_ERROR testbench.sv(853) @ 1847010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3169 
# 
# UVM_ERROR testbench.sv(853) @ 1847210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1237 
# 
# UVM_ERROR testbench.sv(853) @ 1847410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4147 
# 
# UVM_ERROR testbench.sv(853) @ 1847610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43020 
# 
# UVM_ERROR testbench.sv(853) @ 1847810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57952 
# 
# UVM_ERROR testbench.sv(853) @ 1848010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61327 
# 
# UVM_ERROR testbench.sv(853) @ 1848210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10289 
# 
# UVM_ERROR testbench.sv(853) @ 1848410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21729 
# 
# UVM_ERROR testbench.sv(853) @ 1848610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41986 
# 
# UVM_ERROR testbench.sv(853) @ 1848810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13637 
# 
# UVM_ERROR testbench.sv(853) @ 1849010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58604 
# 
# UVM_ERROR testbench.sv(853) @ 1849210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19241 
# 
# UVM_ERROR testbench.sv(853) @ 1849410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36276 
# 
# UVM_ERROR testbench.sv(853) @ 1849610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54885 
# 
# UVM_ERROR testbench.sv(853) @ 1849810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16710 
# 
# UVM_ERROR testbench.sv(853) @ 1850010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12941 
# 
# UVM_ERROR testbench.sv(853) @ 1850210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1411 
# 
# UVM_ERROR testbench.sv(853) @ 1850410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51250 
# 
# UVM_ERROR testbench.sv(853) @ 1850610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17966 
# 
# UVM_ERROR testbench.sv(853) @ 1850810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3411 
# 
# UVM_ERROR testbench.sv(853) @ 1851010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7507 
# 
# UVM_ERROR testbench.sv(853) @ 1851210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47832 
# 
# UVM_ERROR testbench.sv(853) @ 1851410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44087 
# 
# UVM_ERROR testbench.sv(853) @ 1851610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49177 
# 
# UVM_ERROR testbench.sv(853) @ 1851810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37449 
# 
# UVM_ERROR testbench.sv(853) @ 1852010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58254 
# 
# UVM_ERROR testbench.sv(853) @ 1852210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20345 
# 
# UVM_ERROR testbench.sv(853) @ 1852410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41645 
# 
# UVM_ERROR testbench.sv(853) @ 1852610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10219 
# 
# UVM_ERROR testbench.sv(853) @ 1852810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40220 
# 
# UVM_ERROR testbench.sv(853) @ 1853010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43384 
# 
# UVM_ERROR testbench.sv(853) @ 1853210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31898 
# 
# UVM_ERROR testbench.sv(853) @ 1853410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43044 
# 
# UVM_ERROR testbench.sv(853) @ 1853610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28797 
# 
# UVM_ERROR testbench.sv(853) @ 1853810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51175 
# 
# UVM_ERROR testbench.sv(853) @ 1854010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16217 
# 
# UVM_ERROR testbench.sv(853) @ 1854210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11192 
# 
# UVM_ERROR testbench.sv(853) @ 1854410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16686 
# 
# UVM_ERROR testbench.sv(853) @ 1854610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4647 
# 
# UVM_ERROR testbench.sv(853) @ 1854810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5207 
# 
# UVM_ERROR testbench.sv(853) @ 1855010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19719 
# 
# UVM_ERROR testbench.sv(853) @ 1855210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57170 
# 
# UVM_ERROR testbench.sv(853) @ 1855410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21475 
# 
# UVM_ERROR testbench.sv(853) @ 1855610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55035 
# 
# UVM_ERROR testbench.sv(853) @ 1855810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29144 
# 
# UVM_ERROR testbench.sv(853) @ 1856010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27685 
# 
# UVM_ERROR testbench.sv(853) @ 1856210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9839 
# 
# UVM_ERROR testbench.sv(853) @ 1856410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32088 
# 
# UVM_ERROR testbench.sv(853) @ 1856610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23698 
# 
# UVM_ERROR testbench.sv(853) @ 1856810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30589 
# 
# UVM_ERROR testbench.sv(853) @ 1857010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2554 
# 
# UVM_ERROR testbench.sv(853) @ 1857210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23882 
# 
# UVM_ERROR testbench.sv(853) @ 1857410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30822 
# 
# UVM_ERROR testbench.sv(853) @ 1857610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2696 
# 
# UVM_ERROR testbench.sv(853) @ 1857810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42374 
# 
# UVM_ERROR testbench.sv(853) @ 1858010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55572 
# 
# UVM_ERROR testbench.sv(853) @ 1858210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41754 
# 
# UVM_ERROR testbench.sv(853) @ 1858410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49802 
# 
# UVM_ERROR testbench.sv(853) @ 1858610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21375 
# 
# UVM_ERROR testbench.sv(853) @ 1858810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46930 
# 
# UVM_ERROR testbench.sv(853) @ 1859010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28277 
# 
# UVM_ERROR testbench.sv(853) @ 1859210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12941 
# 
# UVM_ERROR testbench.sv(853) @ 1859410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44859 
# 
# UVM_ERROR testbench.sv(853) @ 1859610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  755 
# 
# UVM_ERROR testbench.sv(853) @ 1859810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47329 
# 
# UVM_ERROR testbench.sv(853) @ 1860010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3395 
# 
# UVM_ERROR testbench.sv(853) @ 1860210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15655 
# 
# UVM_ERROR testbench.sv(853) @ 1860410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14624 
# 
# UVM_ERROR testbench.sv(853) @ 1860610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23170 
# 
# UVM_ERROR testbench.sv(853) @ 1860810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51496 
# 
# UVM_ERROR testbench.sv(853) @ 1861010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46025 
# 
# UVM_ERROR testbench.sv(853) @ 1861210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43532 
# 
# UVM_ERROR testbench.sv(853) @ 1861410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55339 
# 
# UVM_ERROR testbench.sv(853) @ 1861610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59156 
# 
# UVM_ERROR testbench.sv(853) @ 1861810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15583 
# 
# UVM_ERROR testbench.sv(853) @ 1862010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57805 
# 
# UVM_ERROR testbench.sv(853) @ 1862210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51717 
# 
# UVM_ERROR testbench.sv(853) @ 1862410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21705 
# 
# UVM_ERROR testbench.sv(853) @ 1862610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47529 
# 
# UVM_ERROR testbench.sv(853) @ 1862810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54563 
# 
# UVM_ERROR testbench.sv(853) @ 1863010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7914 
# 
# UVM_ERROR testbench.sv(853) @ 1863210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28719 
# 
# UVM_ERROR testbench.sv(853) @ 1863410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39289 
# 
# UVM_ERROR testbench.sv(853) @ 1863610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4505 
# 
# UVM_ERROR testbench.sv(853) @ 1863810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52171 
# 
# UVM_ERROR testbench.sv(853) @ 1864010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23497 
# 
# UVM_ERROR testbench.sv(853) @ 1864210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34734 
# 
# UVM_ERROR testbench.sv(853) @ 1864410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18332 
# 
# UVM_ERROR testbench.sv(853) @ 1864610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31266 
# 
# UVM_ERROR testbench.sv(853) @ 1864810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59049 
# 
# UVM_ERROR testbench.sv(853) @ 1865010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19654 
# 
# UVM_ERROR testbench.sv(853) @ 1865210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11181 
# 
# UVM_ERROR testbench.sv(853) @ 1865410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58326 
# 
# UVM_ERROR testbench.sv(853) @ 1865610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25724 
# 
# UVM_ERROR testbench.sv(853) @ 1865810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16100 
# 
# UVM_ERROR testbench.sv(853) @ 1866010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19367 
# 
# UVM_ERROR testbench.sv(853) @ 1866210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50563 
# 
# UVM_ERROR testbench.sv(853) @ 1866410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9999 
# 
# UVM_ERROR testbench.sv(853) @ 1866610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15412 
# 
# UVM_ERROR testbench.sv(853) @ 1866810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57364 
# 
# UVM_ERROR testbench.sv(853) @ 1867010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28951 
# 
# UVM_ERROR testbench.sv(853) @ 1867210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32678 
# 
# UVM_ERROR testbench.sv(853) @ 1867410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32992 
# 
# UVM_ERROR testbench.sv(853) @ 1867610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19189 
# 
# UVM_ERROR testbench.sv(853) @ 1867810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30921 
# 
# UVM_ERROR testbench.sv(853) @ 1868010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28183 
# 
# UVM_ERROR testbench.sv(853) @ 1868210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37438 
# 
# UVM_ERROR testbench.sv(853) @ 1868410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10061 
# 
# UVM_ERROR testbench.sv(853) @ 1868610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13260 
# 
# UVM_ERROR testbench.sv(853) @ 1868810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42028 
# 
# UVM_ERROR testbench.sv(853) @ 1869010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47273 
# 
# UVM_ERROR testbench.sv(853) @ 1869210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58781 
# 
# UVM_ERROR testbench.sv(853) @ 1869410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25530 
# 
# UVM_ERROR testbench.sv(853) @ 1869610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58306 
# 
# UVM_ERROR testbench.sv(853) @ 1869810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59100 
# 
# UVM_ERROR testbench.sv(853) @ 1870010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10892 
# 
# UVM_ERROR testbench.sv(853) @ 1870210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46177 
# 
# UVM_ERROR testbench.sv(853) @ 1870410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43586 
# 
# UVM_ERROR testbench.sv(853) @ 1870610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35278 
# 
# UVM_ERROR testbench.sv(853) @ 1870810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36758 
# 
# UVM_ERROR testbench.sv(853) @ 1871010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44722 
# 
# UVM_ERROR testbench.sv(853) @ 1871210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21833 
# 
# UVM_ERROR testbench.sv(853) @ 1871410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51564 
# 
# UVM_ERROR testbench.sv(853) @ 1871610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15467 
# 
# UVM_ERROR testbench.sv(853) @ 1871810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42768 
# 
# UVM_ERROR testbench.sv(853) @ 1872010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53008 
# 
# UVM_ERROR testbench.sv(853) @ 1872210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57776 
# 
# UVM_ERROR testbench.sv(853) @ 1872410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20348 
# 
# UVM_ERROR testbench.sv(853) @ 1872610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3830 
# 
# UVM_ERROR testbench.sv(853) @ 1872810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32922 
# 
# UVM_ERROR testbench.sv(853) @ 1873010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22865 
# 
# UVM_ERROR testbench.sv(853) @ 1873210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51189 
# 
# UVM_ERROR testbench.sv(853) @ 1873410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39607 
# 
# UVM_ERROR testbench.sv(853) @ 1873610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25964 
# 
# UVM_ERROR testbench.sv(853) @ 1873810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59522 
# 
# UVM_ERROR testbench.sv(853) @ 1874010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45820 
# 
# UVM_ERROR testbench.sv(853) @ 1874210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55181 
# 
# UVM_ERROR testbench.sv(853) @ 1874410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52204 
# 
# UVM_ERROR testbench.sv(853) @ 1874610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18760 
# 
# UVM_ERROR testbench.sv(853) @ 1874810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6341 
# 
# UVM_ERROR testbench.sv(853) @ 1875010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50673 
# 
# UVM_ERROR testbench.sv(853) @ 1875210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17486 
# 
# UVM_ERROR testbench.sv(853) @ 1875410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35710 
# 
# UVM_ERROR testbench.sv(853) @ 1875610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11248 
# 
# UVM_ERROR testbench.sv(853) @ 1875810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16059 
# 
# UVM_ERROR testbench.sv(853) @ 1876010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43034 
# 
# UVM_ERROR testbench.sv(853) @ 1876210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4461 
# 
# UVM_ERROR testbench.sv(853) @ 1876410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32682 
# 
# UVM_ERROR testbench.sv(853) @ 1876610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49498 
# 
# UVM_ERROR testbench.sv(853) @ 1876810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3087 
# 
# UVM_ERROR testbench.sv(853) @ 1877010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26918 
# 
# UVM_ERROR testbench.sv(853) @ 1877210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10480 
# 
# UVM_ERROR testbench.sv(853) @ 1877410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43549 
# 
# UVM_ERROR testbench.sv(853) @ 1877610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38103 
# 
# UVM_ERROR testbench.sv(853) @ 1877810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5404 
# 
# UVM_ERROR testbench.sv(853) @ 1878010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7030 
# 
# UVM_ERROR testbench.sv(853) @ 1878210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7891 
# 
# UVM_ERROR testbench.sv(853) @ 1878410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38422 
# 
# UVM_ERROR testbench.sv(853) @ 1878610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43471 
# 
# UVM_ERROR testbench.sv(853) @ 1878810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50352 
# 
# UVM_ERROR testbench.sv(853) @ 1879010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9064 
# 
# UVM_ERROR testbench.sv(853) @ 1879210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50851 
# 
# UVM_ERROR testbench.sv(853) @ 1879410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34985 
# 
# UVM_ERROR testbench.sv(853) @ 1879610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24911 
# 
# UVM_ERROR testbench.sv(853) @ 1879810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51170 
# 
# UVM_ERROR testbench.sv(853) @ 1880010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3976 
# 
# UVM_ERROR testbench.sv(853) @ 1880210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14972 
# 
# UVM_ERROR testbench.sv(853) @ 1880410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51391 
# 
# UVM_ERROR testbench.sv(853) @ 1880610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13516 
# 
# UVM_ERROR testbench.sv(853) @ 1880810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23327 
# 
# UVM_ERROR testbench.sv(853) @ 1881010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43739 
# 
# UVM_ERROR testbench.sv(853) @ 1881210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30801 
# 
# UVM_ERROR testbench.sv(853) @ 1881410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16048 
# 
# UVM_ERROR testbench.sv(853) @ 1881610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54656 
# 
# UVM_ERROR testbench.sv(853) @ 1881810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54641 
# 
# UVM_ERROR testbench.sv(853) @ 1882010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43929 
# 
# UVM_ERROR testbench.sv(853) @ 1882210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53682 
# 
# UVM_ERROR testbench.sv(853) @ 1882410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42294 
# 
# UVM_ERROR testbench.sv(853) @ 1882610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8768 
# 
# UVM_ERROR testbench.sv(853) @ 1882810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13194 
# 
# UVM_ERROR testbench.sv(853) @ 1883010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13784 
# 
# UVM_ERROR testbench.sv(853) @ 1883210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29605 
# 
# UVM_ERROR testbench.sv(853) @ 1883410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34921 
# 
# UVM_ERROR testbench.sv(853) @ 1883610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11186 
# 
# UVM_ERROR testbench.sv(853) @ 1883810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31832 
# 
# UVM_ERROR testbench.sv(853) @ 1884010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29825 
# 
# UVM_ERROR testbench.sv(853) @ 1884210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51009 
# 
# UVM_ERROR testbench.sv(853) @ 1884410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6083 
# 
# UVM_ERROR testbench.sv(853) @ 1884610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15077 
# 
# UVM_ERROR testbench.sv(853) @ 1884810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37939 
# 
# UVM_ERROR testbench.sv(853) @ 1885010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23052 
# 
# UVM_ERROR testbench.sv(853) @ 1885210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13760 
# 
# UVM_ERROR testbench.sv(853) @ 1885410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38184 
# 
# UVM_ERROR testbench.sv(853) @ 1885610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3096 
# 
# UVM_ERROR testbench.sv(853) @ 1885810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35071 
# 
# UVM_ERROR testbench.sv(853) @ 1886010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  398 
# 
# UVM_ERROR testbench.sv(853) @ 1886210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35544 
# 
# UVM_ERROR testbench.sv(853) @ 1886410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19560 
# 
# UVM_ERROR testbench.sv(853) @ 1886610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33227 
# 
# UVM_ERROR testbench.sv(853) @ 1886810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16931 
# 
# UVM_ERROR testbench.sv(853) @ 1887010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9570 
# 
# UVM_ERROR testbench.sv(853) @ 1887210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53893 
# 
# UVM_ERROR testbench.sv(853) @ 1887410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46362 
# 
# UVM_ERROR testbench.sv(853) @ 1887610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60071 
# 
# UVM_ERROR testbench.sv(853) @ 1887810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46271 
# 
# UVM_ERROR testbench.sv(853) @ 1888010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57890 
# 
# UVM_ERROR testbench.sv(853) @ 1888210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14302 
# 
# UVM_ERROR testbench.sv(853) @ 1888410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30829 
# 
# UVM_ERROR testbench.sv(853) @ 1888610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52901 
# 
# UVM_ERROR testbench.sv(853) @ 1888810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31193 
# 
# UVM_ERROR testbench.sv(853) @ 1889010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34855 
# 
# UVM_ERROR testbench.sv(853) @ 1889210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19137 
# 
# UVM_ERROR testbench.sv(853) @ 1889410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56890 
# 
# UVM_ERROR testbench.sv(853) @ 1889610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5646 
# 
# UVM_ERROR testbench.sv(853) @ 1889810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37995 
# 
# UVM_ERROR testbench.sv(853) @ 1890010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23630 
# 
# UVM_ERROR testbench.sv(853) @ 1890210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61315 
# 
# UVM_ERROR testbench.sv(853) @ 1890410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49395 
# 
# UVM_ERROR testbench.sv(853) @ 1890610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32474 
# 
# UVM_ERROR testbench.sv(853) @ 1890810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8466 
# 
# UVM_ERROR testbench.sv(853) @ 1891010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44961 
# 
# UVM_ERROR testbench.sv(853) @ 1891210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57268 
# 
# UVM_ERROR testbench.sv(853) @ 1891410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32113 
# 
# UVM_ERROR testbench.sv(853) @ 1891610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5797 
# 
# UVM_ERROR testbench.sv(853) @ 1891810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40237 
# 
# UVM_ERROR testbench.sv(853) @ 1892010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8121 
# 
# UVM_ERROR testbench.sv(853) @ 1892210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23032 
# 
# UVM_ERROR testbench.sv(853) @ 1892410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42877 
# 
# UVM_ERROR testbench.sv(853) @ 1892610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45662 
# 
# UVM_ERROR testbench.sv(853) @ 1892810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56748 
# 
# UVM_ERROR testbench.sv(853) @ 1893010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60223 
# 
# UVM_ERROR testbench.sv(853) @ 1893210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59143 
# 
# UVM_ERROR testbench.sv(853) @ 1893410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14812 
# 
# UVM_ERROR testbench.sv(853) @ 1893610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53155 
# 
# UVM_ERROR testbench.sv(853) @ 1893810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46876 
# 
# UVM_ERROR testbench.sv(853) @ 1894010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51481 
# 
# UVM_ERROR testbench.sv(853) @ 1894210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7744 
# 
# UVM_ERROR testbench.sv(853) @ 1894410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50848 
# 
# UVM_ERROR testbench.sv(853) @ 1894610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53472 
# 
# UVM_ERROR testbench.sv(853) @ 1894810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29234 
# 
# UVM_ERROR testbench.sv(853) @ 1895010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2467 
# 
# UVM_ERROR testbench.sv(853) @ 1895210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40827 
# 
# UVM_ERROR testbench.sv(853) @ 1895410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37714 
# 
# UVM_ERROR testbench.sv(853) @ 1895610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  388 
# 
# UVM_ERROR testbench.sv(853) @ 1895810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47133 
# 
# UVM_ERROR testbench.sv(853) @ 1896010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7316 
# 
# UVM_ERROR testbench.sv(853) @ 1896210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16164 
# 
# UVM_ERROR testbench.sv(853) @ 1896410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55417 
# 
# UVM_ERROR testbench.sv(853) @ 1896610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56816 
# 
# UVM_ERROR testbench.sv(853) @ 1896810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47878 
# 
# UVM_ERROR testbench.sv(853) @ 1897010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3628 
# 
# UVM_ERROR testbench.sv(853) @ 1897210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27687 
# 
# UVM_ERROR testbench.sv(853) @ 1897410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49569 
# 
# UVM_ERROR testbench.sv(853) @ 1897610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59812 
# 
# UVM_ERROR testbench.sv(853) @ 1897810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26374 
# 
# UVM_ERROR testbench.sv(853) @ 1898010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35978 
# 
# UVM_ERROR testbench.sv(853) @ 1898210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25585 
# 
# UVM_ERROR testbench.sv(853) @ 1898410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7071 
# 
# UVM_ERROR testbench.sv(853) @ 1898610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12882 
# 
# UVM_ERROR testbench.sv(853) @ 1898810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47710 
# 
# UVM_ERROR testbench.sv(853) @ 1899010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25771 
# 
# UVM_ERROR testbench.sv(853) @ 1899210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52040 
# 
# UVM_ERROR testbench.sv(853) @ 1899410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10601 
# 
# UVM_ERROR testbench.sv(853) @ 1899610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21701 
# 
# UVM_ERROR testbench.sv(853) @ 1899810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5087 
# 
# UVM_ERROR testbench.sv(853) @ 1900010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61080 
# 
# UVM_ERROR testbench.sv(853) @ 1900210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30502 
# 
# UVM_ERROR testbench.sv(853) @ 1900410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7326 
# 
# UVM_ERROR testbench.sv(853) @ 1900610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22073 
# 
# UVM_ERROR testbench.sv(853) @ 1900810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60106 
# 
# UVM_ERROR testbench.sv(853) @ 1901010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37921 
# 
# UVM_ERROR testbench.sv(853) @ 1901210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27943 
# 
# UVM_ERROR testbench.sv(853) @ 1901410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38814 
# 
# UVM_ERROR testbench.sv(853) @ 1901610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59922 
# 
# UVM_ERROR testbench.sv(853) @ 1901810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60683 
# 
# UVM_ERROR testbench.sv(853) @ 1902010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21239 
# 
# UVM_ERROR testbench.sv(853) @ 1902210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43411 
# 
# UVM_ERROR testbench.sv(853) @ 1902410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12628 
# 
# UVM_ERROR testbench.sv(853) @ 1902610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47770 
# 
# UVM_ERROR testbench.sv(853) @ 1902810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1400 
# 
# UVM_ERROR testbench.sv(853) @ 1903010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25694 
# 
# UVM_ERROR testbench.sv(853) @ 1903210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12928 
# 
# UVM_ERROR testbench.sv(853) @ 1903410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54904 
# 
# UVM_ERROR testbench.sv(853) @ 1903610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7956 
# 
# UVM_ERROR testbench.sv(853) @ 1903810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15689 
# 
# UVM_ERROR testbench.sv(853) @ 1904010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50151 
# 
# UVM_ERROR testbench.sv(853) @ 1904210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31971 
# 
# UVM_ERROR testbench.sv(853) @ 1904410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59948 
# 
# UVM_ERROR testbench.sv(853) @ 1904610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53557 
# 
# UVM_ERROR testbench.sv(853) @ 1904810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32018 
# 
# UVM_ERROR testbench.sv(853) @ 1905010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13724 
# 
# UVM_ERROR testbench.sv(853) @ 1905210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1135 
# 
# UVM_ERROR testbench.sv(853) @ 1905410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57246 
# 
# UVM_ERROR testbench.sv(853) @ 1905610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59176 
# 
# UVM_ERROR testbench.sv(853) @ 1905810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33676 
# 
# UVM_ERROR testbench.sv(853) @ 1906010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38129 
# 
# UVM_ERROR testbench.sv(853) @ 1906210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10021 
# 
# UVM_ERROR testbench.sv(853) @ 1906410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48905 
# 
# UVM_ERROR testbench.sv(853) @ 1906610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36553 
# 
# UVM_ERROR testbench.sv(853) @ 1906810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60771 
# 
# UVM_ERROR testbench.sv(853) @ 1907010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21536 
# 
# UVM_ERROR testbench.sv(853) @ 1907210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4274 
# 
# UVM_ERROR testbench.sv(853) @ 1907410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37422 
# 
# UVM_ERROR testbench.sv(853) @ 1907610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30156 
# 
# UVM_ERROR testbench.sv(853) @ 1907810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55826 
# 
# UVM_ERROR testbench.sv(853) @ 1908010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6987 
# 
# UVM_ERROR testbench.sv(853) @ 1908210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43585 
# 
# UVM_ERROR testbench.sv(853) @ 1908410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58353 
# 
# UVM_ERROR testbench.sv(853) @ 1908610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7639 
# 
# UVM_ERROR testbench.sv(853) @ 1908810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14264 
# 
# UVM_ERROR testbench.sv(853) @ 1909010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46679 
# 
# UVM_ERROR testbench.sv(853) @ 1909210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36525 
# 
# UVM_ERROR testbench.sv(853) @ 1909410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  305 
# 
# UVM_ERROR testbench.sv(853) @ 1909610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40795 
# 
# UVM_ERROR testbench.sv(853) @ 1909810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59018 
# 
# UVM_ERROR testbench.sv(853) @ 1910010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59760 
# 
# UVM_ERROR testbench.sv(853) @ 1910210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16063 
# 
# UVM_ERROR testbench.sv(853) @ 1910410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49622 
# 
# UVM_ERROR testbench.sv(853) @ 1910610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31105 
# 
# UVM_ERROR testbench.sv(853) @ 1910810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27966 
# 
# UVM_ERROR testbench.sv(853) @ 1911010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39449 
# 
# UVM_ERROR testbench.sv(853) @ 1911210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28396 
# 
# UVM_ERROR testbench.sv(853) @ 1911410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15692 
# 
# UVM_ERROR testbench.sv(853) @ 1911610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13144 
# 
# UVM_ERROR testbench.sv(853) @ 1911810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41861 
# 
# UVM_ERROR testbench.sv(853) @ 1912010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58589 
# 
# UVM_ERROR testbench.sv(853) @ 1912210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21795 
# 
# UVM_ERROR testbench.sv(853) @ 1912410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50937 
# 
# UVM_ERROR testbench.sv(853) @ 1912610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18113 
# 
# UVM_ERROR testbench.sv(853) @ 1912810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20484 
# 
# UVM_ERROR testbench.sv(853) @ 1913010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16454 
# 
# UVM_ERROR testbench.sv(853) @ 1913210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32964 
# 
# UVM_ERROR testbench.sv(853) @ 1913410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8218 
# 
# UVM_ERROR testbench.sv(853) @ 1913610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12553 
# 
# UVM_ERROR testbench.sv(853) @ 1913810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21738 
# 
# UVM_ERROR testbench.sv(853) @ 1914010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13593 
# 
# UVM_ERROR testbench.sv(853) @ 1914210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5202 
# 
# UVM_ERROR testbench.sv(853) @ 1914410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37294 
# 
# UVM_ERROR testbench.sv(853) @ 1914610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18156 
# 
# UVM_ERROR testbench.sv(853) @ 1914810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52286 
# 
# UVM_ERROR testbench.sv(853) @ 1915010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46587 
# 
# UVM_ERROR testbench.sv(853) @ 1915210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26712 
# 
# UVM_ERROR testbench.sv(853) @ 1915410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22713 
# 
# UVM_ERROR testbench.sv(853) @ 1915610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43347 
# 
# UVM_ERROR testbench.sv(853) @ 1915810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24594 
# 
# UVM_ERROR testbench.sv(853) @ 1916010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52353 
# 
# UVM_ERROR testbench.sv(853) @ 1916210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5097 
# 
# UVM_ERROR testbench.sv(853) @ 1916410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3182 
# 
# UVM_ERROR testbench.sv(853) @ 1916610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33921 
# 
# UVM_ERROR testbench.sv(853) @ 1916810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40520 
# 
# UVM_ERROR testbench.sv(853) @ 1917010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54360 
# 
# UVM_ERROR testbench.sv(853) @ 1917210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56744 
# 
# UVM_ERROR testbench.sv(853) @ 1917410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29637 
# 
# UVM_ERROR testbench.sv(853) @ 1917610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44838 
# 
# UVM_ERROR testbench.sv(853) @ 1917810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39131 
# 
# UVM_ERROR testbench.sv(853) @ 1918010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32702 
# 
# UVM_ERROR testbench.sv(853) @ 1918210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18281 
# 
# UVM_ERROR testbench.sv(853) @ 1918410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54574 
# 
# UVM_ERROR testbench.sv(853) @ 1918610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29231 
# 
# UVM_ERROR testbench.sv(853) @ 1918810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26300 
# 
# UVM_ERROR testbench.sv(853) @ 1919010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51048 
# 
# UVM_ERROR testbench.sv(853) @ 1919210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51247 
# 
# UVM_ERROR testbench.sv(853) @ 1919410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41033 
# 
# UVM_ERROR testbench.sv(853) @ 1919610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8938 
# 
# UVM_ERROR testbench.sv(853) @ 1919810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9151 
# 
# UVM_ERROR testbench.sv(853) @ 1920010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54311 
# 
# UVM_ERROR testbench.sv(853) @ 1920210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34049 
# 
# UVM_ERROR testbench.sv(853) @ 1920410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  207 
# 
# UVM_ERROR testbench.sv(853) @ 1920610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19477 
# 
# UVM_ERROR testbench.sv(853) @ 1920810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1603 
# 
# UVM_ERROR testbench.sv(853) @ 1921010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26941 
# 
# UVM_ERROR testbench.sv(853) @ 1921210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52072 
# 
# UVM_ERROR testbench.sv(853) @ 1921410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24331 
# 
# UVM_ERROR testbench.sv(853) @ 1921610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17755 
# 
# UVM_ERROR testbench.sv(853) @ 1921810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36408 
# 
# UVM_ERROR testbench.sv(853) @ 1922010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57288 
# 
# UVM_ERROR testbench.sv(853) @ 1922210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21058 
# 
# UVM_ERROR testbench.sv(853) @ 1922410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4987 
# 
# UVM_ERROR testbench.sv(853) @ 1922610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39529 
# 
# UVM_ERROR testbench.sv(853) @ 1922810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8894 
# 
# UVM_ERROR testbench.sv(853) @ 1923010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47126 
# 
# UVM_ERROR testbench.sv(853) @ 1923210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58321 
# 
# UVM_ERROR testbench.sv(853) @ 1923410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33195 
# 
# UVM_ERROR testbench.sv(853) @ 1923610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6610 
# 
# UVM_ERROR testbench.sv(853) @ 1923810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2251 
# 
# UVM_ERROR testbench.sv(853) @ 1924010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22244 
# 
# UVM_ERROR testbench.sv(853) @ 1924210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43238 
# 
# UVM_ERROR testbench.sv(853) @ 1924410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9539 
# 
# UVM_ERROR testbench.sv(853) @ 1924610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10747 
# 
# UVM_ERROR testbench.sv(853) @ 1924810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15612 
# 
# UVM_ERROR testbench.sv(853) @ 1925010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36836 
# 
# UVM_ERROR testbench.sv(853) @ 1925210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23816 
# 
# UVM_ERROR testbench.sv(853) @ 1925410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3774 
# 
# UVM_ERROR testbench.sv(853) @ 1925610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34720 
# 
# UVM_ERROR testbench.sv(853) @ 1925810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3290 
# 
# UVM_ERROR testbench.sv(853) @ 1926010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50430 
# 
# UVM_ERROR testbench.sv(853) @ 1926210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34849 
# 
# UVM_ERROR testbench.sv(853) @ 1926410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33511 
# 
# UVM_ERROR testbench.sv(853) @ 1926610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42072 
# 
# UVM_ERROR testbench.sv(853) @ 1926810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43144 
# 
# UVM_ERROR testbench.sv(853) @ 1927010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32232 
# 
# UVM_ERROR testbench.sv(853) @ 1927210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32014 
# 
# UVM_ERROR testbench.sv(853) @ 1927410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41312 
# 
# UVM_ERROR testbench.sv(853) @ 1927610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1999 
# 
# UVM_ERROR testbench.sv(853) @ 1927810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24145 
# 
# UVM_ERROR testbench.sv(853) @ 1928010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48257 
# 
# UVM_ERROR testbench.sv(853) @ 1928210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55351 
# 
# UVM_ERROR testbench.sv(853) @ 1928410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45327 
# 
# UVM_ERROR testbench.sv(853) @ 1928610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  731 
# 
# UVM_ERROR testbench.sv(853) @ 1928810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37878 
# 
# UVM_ERROR testbench.sv(853) @ 1929010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50726 
# 
# UVM_ERROR testbench.sv(853) @ 1929210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58193 
# 
# UVM_ERROR testbench.sv(853) @ 1929410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37788 
# 
# UVM_ERROR testbench.sv(853) @ 1929610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8861 
# 
# UVM_ERROR testbench.sv(853) @ 1929810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40973 
# 
# UVM_ERROR testbench.sv(853) @ 1930010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43580 
# 
# UVM_ERROR testbench.sv(853) @ 1930210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47528 
# 
# UVM_ERROR testbench.sv(853) @ 1930410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13637 
# 
# UVM_ERROR testbench.sv(853) @ 1930610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21067 
# 
# UVM_ERROR testbench.sv(853) @ 1930810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22092 
# 
# UVM_ERROR testbench.sv(853) @ 1931010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35919 
# 
# UVM_ERROR testbench.sv(853) @ 1931210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11716 
# 
# UVM_ERROR testbench.sv(853) @ 1931410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29349 
# 
# UVM_ERROR testbench.sv(853) @ 1931610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19666 
# 
# UVM_ERROR testbench.sv(853) @ 1931810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39154 
# 
# UVM_ERROR testbench.sv(853) @ 1932010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8231 
# 
# UVM_ERROR testbench.sv(853) @ 1932210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2606 
# 
# UVM_ERROR testbench.sv(853) @ 1932410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56839 
# 
# UVM_ERROR testbench.sv(853) @ 1932610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2973 
# 
# UVM_ERROR testbench.sv(853) @ 1932810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50930 
# 
# UVM_ERROR testbench.sv(853) @ 1933010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13148 
# 
# UVM_ERROR testbench.sv(853) @ 1933210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26745 
# 
# UVM_ERROR testbench.sv(853) @ 1933410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55426 
# 
# UVM_ERROR testbench.sv(853) @ 1933610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1893 
# 
# UVM_ERROR testbench.sv(853) @ 1933810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18815 
# 
# UVM_ERROR testbench.sv(853) @ 1934010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50850 
# 
# UVM_ERROR testbench.sv(853) @ 1934210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15970 
# 
# UVM_ERROR testbench.sv(853) @ 1934410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7871 
# 
# UVM_ERROR testbench.sv(853) @ 1934610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29962 
# 
# UVM_ERROR testbench.sv(853) @ 1934810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47503 
# 
# UVM_ERROR testbench.sv(853) @ 1935010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=61283 
# 
# UVM_ERROR testbench.sv(853) @ 1935210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30731 
# 
# UVM_ERROR testbench.sv(853) @ 1935410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53813 
# 
# UVM_ERROR testbench.sv(853) @ 1935610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51828 
# 
# UVM_ERROR testbench.sv(853) @ 1935810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1045 
# 
# UVM_ERROR testbench.sv(853) @ 1936010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26160 
# 
# UVM_ERROR testbench.sv(853) @ 1936210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29328 
# 
# UVM_ERROR testbench.sv(853) @ 1936410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56133 
# 
# UVM_ERROR testbench.sv(853) @ 1936610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23597 
# 
# UVM_ERROR testbench.sv(853) @ 1936810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28320 
# 
# UVM_ERROR testbench.sv(853) @ 1937010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37621 
# 
# UVM_ERROR testbench.sv(853) @ 1937210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6466 
# 
# UVM_ERROR testbench.sv(853) @ 1937410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21445 
# 
# UVM_ERROR testbench.sv(853) @ 1937610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12788 
# 
# UVM_ERROR testbench.sv(853) @ 1937810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34921 
# 
# UVM_ERROR testbench.sv(853) @ 1938010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18782 
# 
# UVM_ERROR testbench.sv(853) @ 1938210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50354 
# 
# UVM_ERROR testbench.sv(853) @ 1938410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3807 
# 
# UVM_ERROR testbench.sv(853) @ 1938610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48775 
# 
# UVM_ERROR testbench.sv(853) @ 1938810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18537 
# 
# UVM_ERROR testbench.sv(853) @ 1939010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54741 
# 
# UVM_ERROR testbench.sv(853) @ 1939210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18053 
# 
# UVM_ERROR testbench.sv(853) @ 1939410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17919 
# 
# UVM_ERROR testbench.sv(853) @ 1939610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18357 
# 
# UVM_ERROR testbench.sv(853) @ 1939810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39414 
# 
# UVM_ERROR testbench.sv(853) @ 1940010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59637 
# 
# UVM_ERROR testbench.sv(853) @ 1940210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27245 
# 
# UVM_ERROR testbench.sv(853) @ 1940410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7143 
# 
# UVM_ERROR testbench.sv(853) @ 1940610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26457 
# 
# UVM_ERROR testbench.sv(853) @ 1940810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57704 
# 
# UVM_ERROR testbench.sv(853) @ 1941010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21776 
# 
# UVM_ERROR testbench.sv(853) @ 1941210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25009 
# 
# UVM_ERROR testbench.sv(853) @ 1941410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5719 
# 
# UVM_ERROR testbench.sv(853) @ 1941610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24549 
# 
# UVM_ERROR testbench.sv(853) @ 1941810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23306 
# 
# UVM_ERROR testbench.sv(853) @ 1942010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40096 
# 
# UVM_ERROR testbench.sv(853) @ 1942210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4416 
# 
# UVM_ERROR testbench.sv(853) @ 1942410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=23710 
# 
# UVM_ERROR testbench.sv(853) @ 1942610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33013 
# 
# UVM_ERROR testbench.sv(853) @ 1942810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4966 
# 
# UVM_ERROR testbench.sv(853) @ 1943010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41004 
# 
# UVM_ERROR testbench.sv(853) @ 1943210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4166 
# 
# UVM_ERROR testbench.sv(853) @ 1943410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2966 
# 
# UVM_ERROR testbench.sv(853) @ 1943610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9095 
# 
# UVM_ERROR testbench.sv(853) @ 1943810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6629 
# 
# UVM_ERROR testbench.sv(853) @ 1944010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5160 
# 
# UVM_ERROR testbench.sv(853) @ 1944210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5449 
# 
# UVM_ERROR testbench.sv(853) @ 1944410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26421 
# 
# UVM_ERROR testbench.sv(853) @ 1944610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60288 
# 
# UVM_ERROR testbench.sv(853) @ 1944810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31814 
# 
# UVM_ERROR testbench.sv(853) @ 1945010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33624 
# 
# UVM_ERROR testbench.sv(853) @ 1945210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13079 
# 
# UVM_ERROR testbench.sv(853) @ 1945410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7891 
# 
# UVM_ERROR testbench.sv(853) @ 1945610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25861 
# 
# UVM_ERROR testbench.sv(853) @ 1945810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11954 
# 
# UVM_ERROR testbench.sv(853) @ 1946010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18426 
# 
# UVM_ERROR testbench.sv(853) @ 1946210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53461 
# 
# UVM_ERROR testbench.sv(853) @ 1946410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26567 
# 
# UVM_ERROR testbench.sv(853) @ 1946610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58338 
# 
# UVM_ERROR testbench.sv(853) @ 1946810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25327 
# 
# UVM_ERROR testbench.sv(853) @ 1947010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31843 
# 
# UVM_ERROR testbench.sv(853) @ 1947210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10730 
# 
# UVM_ERROR testbench.sv(853) @ 1947410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47992 
# 
# UVM_ERROR testbench.sv(853) @ 1947610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43497 
# 
# UVM_ERROR testbench.sv(853) @ 1947810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50535 
# 
# UVM_ERROR testbench.sv(853) @ 1948010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=51484 
# 
# UVM_ERROR testbench.sv(853) @ 1948210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4447 
# 
# UVM_ERROR testbench.sv(853) @ 1948410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20589 
# 
# UVM_ERROR testbench.sv(853) @ 1948610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5288 
# 
# UVM_ERROR testbench.sv(853) @ 1948810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48986 
# 
# UVM_ERROR testbench.sv(853) @ 1949010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3246 
# 
# UVM_ERROR testbench.sv(853) @ 1949210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26057 
# 
# UVM_ERROR testbench.sv(853) @ 1949410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59775 
# 
# UVM_ERROR testbench.sv(853) @ 1949610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33715 
# 
# UVM_ERROR testbench.sv(853) @ 1949810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6481 
# 
# UVM_ERROR testbench.sv(853) @ 1950010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38924 
# 
# UVM_ERROR testbench.sv(853) @ 1950210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9452 
# 
# UVM_ERROR testbench.sv(853) @ 1950410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17864 
# 
# UVM_ERROR testbench.sv(853) @ 1950610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42902 
# 
# UVM_ERROR testbench.sv(853) @ 1950810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38566 
# 
# UVM_ERROR testbench.sv(853) @ 1951010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22864 
# 
# UVM_ERROR testbench.sv(853) @ 1951210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59013 
# 
# UVM_ERROR testbench.sv(853) @ 1951410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57622 
# 
# UVM_ERROR testbench.sv(853) @ 1951610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13317 
# 
# UVM_ERROR testbench.sv(853) @ 1951810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56466 
# 
# UVM_ERROR testbench.sv(853) @ 1952010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33242 
# 
# UVM_ERROR testbench.sv(853) @ 1952210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43602 
# 
# UVM_ERROR testbench.sv(853) @ 1952410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9859 
# 
# UVM_ERROR testbench.sv(853) @ 1952610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16547 
# 
# UVM_ERROR testbench.sv(853) @ 1952810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30666 
# 
# UVM_ERROR testbench.sv(853) @ 1953010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43117 
# 
# UVM_ERROR testbench.sv(853) @ 1953210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46194 
# 
# UVM_ERROR testbench.sv(853) @ 1953410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14446 
# 
# UVM_ERROR testbench.sv(853) @ 1953610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39851 
# 
# UVM_ERROR testbench.sv(853) @ 1953810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60420 
# 
# UVM_ERROR testbench.sv(853) @ 1954010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1424 
# 
# UVM_ERROR testbench.sv(853) @ 1954210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25821 
# 
# UVM_ERROR testbench.sv(853) @ 1954410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27907 
# 
# UVM_ERROR testbench.sv(853) @ 1954610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8041 
# 
# UVM_ERROR testbench.sv(853) @ 1954810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21879 
# 
# UVM_ERROR testbench.sv(853) @ 1955010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8007 
# 
# UVM_ERROR testbench.sv(853) @ 1955210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37530 
# 
# UVM_ERROR testbench.sv(853) @ 1955410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56126 
# 
# UVM_ERROR testbench.sv(853) @ 1955610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15102 
# 
# UVM_ERROR testbench.sv(853) @ 1955810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19839 
# 
# UVM_ERROR testbench.sv(853) @ 1956010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1053 
# 
# UVM_ERROR testbench.sv(853) @ 1956210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18425 
# 
# UVM_ERROR testbench.sv(853) @ 1956410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=49849 
# 
# UVM_ERROR testbench.sv(853) @ 1956610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56596 
# 
# UVM_ERROR testbench.sv(853) @ 1956810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4191 
# 
# UVM_ERROR testbench.sv(853) @ 1957010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40062 
# 
# UVM_ERROR testbench.sv(853) @ 1957210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41529 
# 
# UVM_ERROR testbench.sv(853) @ 1957410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16560 
# 
# UVM_ERROR testbench.sv(853) @ 1957610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47708 
# 
# UVM_ERROR testbench.sv(853) @ 1957810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29192 
# 
# UVM_ERROR testbench.sv(853) @ 1958010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14497 
# 
# UVM_ERROR testbench.sv(853) @ 1958210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58400 
# 
# UVM_ERROR testbench.sv(853) @ 1958410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=31040 
# 
# UVM_ERROR testbench.sv(853) @ 1958610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21957 
# 
# UVM_ERROR testbench.sv(853) @ 1958810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57507 
# 
# UVM_ERROR testbench.sv(853) @ 1959010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33902 
# 
# UVM_ERROR testbench.sv(853) @ 1959210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5450 
# 
# UVM_ERROR testbench.sv(853) @ 1959410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57160 
# 
# UVM_ERROR testbench.sv(853) @ 1959610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12865 
# 
# UVM_ERROR testbench.sv(853) @ 1959810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30614 
# 
# UVM_ERROR testbench.sv(853) @ 1960010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7488 
# 
# UVM_ERROR testbench.sv(853) @ 1960210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11547 
# 
# UVM_ERROR testbench.sv(853) @ 1960410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8242 
# 
# UVM_ERROR testbench.sv(853) @ 1960610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19819 
# 
# UVM_ERROR testbench.sv(853) @ 1960810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24556 
# 
# UVM_ERROR testbench.sv(853) @ 1961010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54752 
# 
# UVM_ERROR testbench.sv(853) @ 1961210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50508 
# 
# UVM_ERROR testbench.sv(853) @ 1961410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=15751 
# 
# UVM_ERROR testbench.sv(853) @ 1961610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47338 
# 
# UVM_ERROR testbench.sv(853) @ 1961810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2166 
# 
# UVM_ERROR testbench.sv(853) @ 1962010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9432 
# 
# UVM_ERROR testbench.sv(853) @ 1962210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2312 
# 
# UVM_ERROR testbench.sv(853) @ 1962410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30178 
# 
# UVM_ERROR testbench.sv(853) @ 1962610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32783 
# 
# UVM_ERROR testbench.sv(853) @ 1962810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30722 
# 
# UVM_ERROR testbench.sv(853) @ 1963010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48221 
# 
# UVM_ERROR testbench.sv(853) @ 1963210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27455 
# 
# UVM_ERROR testbench.sv(853) @ 1963410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39368 
# 
# UVM_ERROR testbench.sv(853) @ 1963610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22593 
# 
# UVM_ERROR testbench.sv(853) @ 1963810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32555 
# 
# UVM_ERROR testbench.sv(853) @ 1964010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7592 
# 
# UVM_ERROR testbench.sv(853) @ 1964210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6283 
# 
# UVM_ERROR testbench.sv(853) @ 1964410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41843 
# 
# UVM_ERROR testbench.sv(853) @ 1964610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34346 
# 
# UVM_ERROR testbench.sv(853) @ 1964810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60811 
# 
# UVM_ERROR testbench.sv(853) @ 1965010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26174 
# 
# UVM_ERROR testbench.sv(853) @ 1965210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26946 
# 
# UVM_ERROR testbench.sv(853) @ 1965410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=30465 
# 
# UVM_ERROR testbench.sv(853) @ 1965610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50403 
# 
# UVM_ERROR testbench.sv(853) @ 1965810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32613 
# 
# UVM_ERROR testbench.sv(853) @ 1966010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10385 
# 
# UVM_ERROR testbench.sv(853) @ 1966210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46953 
# 
# UVM_ERROR testbench.sv(853) @ 1966410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40357 
# 
# UVM_ERROR testbench.sv(853) @ 1966610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27624 
# 
# UVM_ERROR testbench.sv(853) @ 1966810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57596 
# 
# UVM_ERROR testbench.sv(853) @ 1967010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37740 
# 
# UVM_ERROR testbench.sv(853) @ 1967210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9579 
# 
# UVM_ERROR testbench.sv(853) @ 1967410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43013 
# 
# UVM_ERROR testbench.sv(853) @ 1967610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50593 
# 
# UVM_ERROR testbench.sv(853) @ 1967810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43346 
# 
# UVM_ERROR testbench.sv(853) @ 1968010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34206 
# 
# UVM_ERROR testbench.sv(853) @ 1968210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34396 
# 
# UVM_ERROR testbench.sv(853) @ 1968410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41970 
# 
# UVM_ERROR testbench.sv(853) @ 1968610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14292 
# 
# UVM_ERROR testbench.sv(853) @ 1968810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21930 
# 
# UVM_ERROR testbench.sv(853) @ 1969010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52065 
# 
# UVM_ERROR testbench.sv(853) @ 1969210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17146 
# 
# UVM_ERROR testbench.sv(853) @ 1969410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14558 
# 
# UVM_ERROR testbench.sv(853) @ 1969610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46214 
# 
# UVM_ERROR testbench.sv(853) @ 1969810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13082 
# 
# UVM_ERROR testbench.sv(853) @ 1970010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=29767 
# 
# UVM_ERROR testbench.sv(853) @ 1970210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19779 
# 
# UVM_ERROR testbench.sv(853) @ 1970410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53204 
# 
# UVM_ERROR testbench.sv(853) @ 1970610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6203 
# 
# UVM_ERROR testbench.sv(853) @ 1970810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27301 
# 
# UVM_ERROR testbench.sv(853) @ 1971010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21297 
# 
# UVM_ERROR testbench.sv(853) @ 1971210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50478 
# 
# UVM_ERROR testbench.sv(853) @ 1971410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48401 
# 
# UVM_ERROR testbench.sv(853) @ 1971610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20592 
# 
# UVM_ERROR testbench.sv(853) @ 1971810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57196 
# 
# UVM_ERROR testbench.sv(853) @ 1972010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60484 
# 
# UVM_ERROR testbench.sv(853) @ 1972210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50986 
# 
# UVM_ERROR testbench.sv(853) @ 1972410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=36319 
# 
# UVM_ERROR testbench.sv(853) @ 1972610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12726 
# 
# UVM_ERROR testbench.sv(853) @ 1972810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21868 
# 
# UVM_ERROR testbench.sv(853) @ 1973010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5117 
# 
# UVM_ERROR testbench.sv(853) @ 1973210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39634 
# 
# UVM_ERROR testbench.sv(853) @ 1973410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21910 
# 
# UVM_ERROR testbench.sv(853) @ 1973610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40407 
# 
# UVM_ERROR testbench.sv(853) @ 1973810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  842 
# 
# UVM_ERROR testbench.sv(853) @ 1974010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33325 
# 
# UVM_ERROR testbench.sv(853) @ 1974210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57955 
# 
# UVM_ERROR testbench.sv(853) @ 1974410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42930 
# 
# UVM_ERROR testbench.sv(853) @ 1974610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22832 
# 
# UVM_ERROR testbench.sv(853) @ 1974810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46269 
# 
# UVM_ERROR testbench.sv(853) @ 1975010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3934 
# 
# UVM_ERROR testbench.sv(853) @ 1975210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55145 
# 
# UVM_ERROR testbench.sv(853) @ 1975410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32032 
# 
# UVM_ERROR testbench.sv(853) @ 1975610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6784 
# 
# UVM_ERROR testbench.sv(853) @ 1975810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50172 
# 
# UVM_ERROR testbench.sv(853) @ 1976010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3685 
# 
# UVM_ERROR testbench.sv(853) @ 1976210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=48574 
# 
# UVM_ERROR testbench.sv(853) @ 1976410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=20314 
# 
# UVM_ERROR testbench.sv(853) @ 1976610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56316 
# 
# UVM_ERROR testbench.sv(853) @ 1976810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18638 
# 
# UVM_ERROR testbench.sv(853) @ 1977010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5300 
# 
# UVM_ERROR testbench.sv(853) @ 1977210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32217 
# 
# UVM_ERROR testbench.sv(853) @ 1977410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35378 
# 
# UVM_ERROR testbench.sv(853) @ 1977610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54890 
# 
# UVM_ERROR testbench.sv(853) @ 1977810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 5911 
# 
# UVM_ERROR testbench.sv(853) @ 1978010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47415 
# 
# UVM_ERROR testbench.sv(853) @ 1978210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52278 
# 
# UVM_ERROR testbench.sv(853) @ 1978410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58912 
# 
# UVM_ERROR testbench.sv(853) @ 1978610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34829 
# 
# UVM_ERROR testbench.sv(853) @ 1978810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13474 
# 
# UVM_ERROR testbench.sv(853) @ 1979010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55369 
# 
# UVM_ERROR testbench.sv(853) @ 1979210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=41386 
# 
# UVM_ERROR testbench.sv(853) @ 1979410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56554 
# 
# UVM_ERROR testbench.sv(853) @ 1979610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28345 
# 
# UVM_ERROR testbench.sv(853) @ 1979810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=11501 
# 
# UVM_ERROR testbench.sv(853) @ 1980010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=35721 
# 
# UVM_ERROR testbench.sv(853) @ 1980210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=10106 
# 
# UVM_ERROR testbench.sv(853) @ 1980410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  455 
# 
# UVM_ERROR testbench.sv(853) @ 1980610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27787 
# 
# UVM_ERROR testbench.sv(853) @ 1980810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47402 
# 
# UVM_ERROR testbench.sv(853) @ 1981010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14050 
# 
# UVM_ERROR testbench.sv(853) @ 1981210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14471 
# 
# UVM_ERROR testbench.sv(853) @ 1981410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2204 
# 
# UVM_ERROR testbench.sv(853) @ 1981610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16528 
# 
# UVM_ERROR testbench.sv(853) @ 1981810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24539 
# 
# UVM_ERROR testbench.sv(853) @ 1982010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46050 
# 
# UVM_ERROR testbench.sv(853) @ 1982210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34927 
# 
# UVM_ERROR testbench.sv(853) @ 1982410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38102 
# 
# UVM_ERROR testbench.sv(853) @ 1982610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54464 
# 
# UVM_ERROR testbench.sv(853) @ 1982810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 1777 
# 
# UVM_ERROR testbench.sv(853) @ 1983010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32252 
# 
# UVM_ERROR testbench.sv(853) @ 1983210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52434 
# 
# UVM_ERROR testbench.sv(853) @ 1983410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28846 
# 
# UVM_ERROR testbench.sv(853) @ 1983610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53098 
# 
# UVM_ERROR testbench.sv(853) @ 1983810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=24025 
# 
# UVM_ERROR testbench.sv(853) @ 1984010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=19840 
# 
# UVM_ERROR testbench.sv(853) @ 1984210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57938 
# 
# UVM_ERROR testbench.sv(853) @ 1984410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50586 
# 
# UVM_ERROR testbench.sv(853) @ 1984610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4222 
# 
# UVM_ERROR testbench.sv(853) @ 1984810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39691 
# 
# UVM_ERROR testbench.sv(853) @ 1985010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=32819 
# 
# UVM_ERROR testbench.sv(853) @ 1985210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14584 
# 
# UVM_ERROR testbench.sv(853) @ 1985410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=46486 
# 
# UVM_ERROR testbench.sv(853) @ 1985610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50644 
# 
# UVM_ERROR testbench.sv(853) @ 1985810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60437 
# 
# UVM_ERROR testbench.sv(853) @ 1986010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21764 
# 
# UVM_ERROR testbench.sv(853) @ 1986210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=38325 
# 
# UVM_ERROR testbench.sv(853) @ 1986410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=17227 
# 
# UVM_ERROR testbench.sv(853) @ 1986610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40650 
# 
# UVM_ERROR testbench.sv(853) @ 1986810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=42405 
# 
# UVM_ERROR testbench.sv(853) @ 1987010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60669 
# 
# UVM_ERROR testbench.sv(853) @ 1987210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40054 
# 
# UVM_ERROR testbench.sv(853) @ 1987410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12746 
# 
# UVM_ERROR testbench.sv(853) @ 1987610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28426 
# 
# UVM_ERROR testbench.sv(853) @ 1987810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=28320 
# 
# UVM_ERROR testbench.sv(853) @ 1988010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18469 
# 
# UVM_ERROR testbench.sv(853) @ 1988210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7355 
# 
# UVM_ERROR testbench.sv(853) @ 1988410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57941 
# 
# UVM_ERROR testbench.sv(853) @ 1988610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=37434 
# 
# UVM_ERROR testbench.sv(853) @ 1988810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=45126 
# 
# UVM_ERROR testbench.sv(853) @ 1989010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8671 
# 
# UVM_ERROR testbench.sv(853) @ 1989210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 2644 
# 
# UVM_ERROR testbench.sv(853) @ 1989410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=56500 
# 
# UVM_ERROR testbench.sv(853) @ 1989610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=16260 
# 
# UVM_ERROR testbench.sv(853) @ 1989810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60357 
# 
# UVM_ERROR testbench.sv(853) @ 1990010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50004 
# 
# UVM_ERROR testbench.sv(853) @ 1990210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40884 
# 
# UVM_ERROR testbench.sv(853) @ 1990410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=12649 
# 
# UVM_ERROR testbench.sv(853) @ 1990610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=27941 
# 
# UVM_ERROR testbench.sv(853) @ 1990810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3028 
# 
# UVM_ERROR testbench.sv(853) @ 1991010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60880 
# 
# UVM_ERROR testbench.sv(853) @ 1991210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=57807 
# 
# UVM_ERROR testbench.sv(853) @ 1991410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21504 
# 
# UVM_ERROR testbench.sv(853) @ 1991610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43252 
# 
# UVM_ERROR testbench.sv(853) @ 1991810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58237 
# 
# UVM_ERROR testbench.sv(853) @ 1992010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60988 
# 
# UVM_ERROR testbench.sv(853) @ 1992210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58883 
# 
# UVM_ERROR testbench.sv(853) @ 1992410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34174 
# 
# UVM_ERROR testbench.sv(853) @ 1992610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22404 
# 
# UVM_ERROR testbench.sv(853) @ 1992810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=  231 
# 
# UVM_ERROR testbench.sv(853) @ 1993010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=59200 
# 
# UVM_ERROR testbench.sv(853) @ 1993210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9384 
# 
# UVM_ERROR testbench.sv(853) @ 1993410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=13924 
# 
# UVM_ERROR testbench.sv(853) @ 1993610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25751 
# 
# UVM_ERROR testbench.sv(853) @ 1993810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=44124 
# 
# UVM_ERROR testbench.sv(853) @ 1994010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 9185 
# 
# UVM_ERROR testbench.sv(853) @ 1994210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=47015 
# 
# UVM_ERROR testbench.sv(853) @ 1994410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=33670 
# 
# UVM_ERROR testbench.sv(853) @ 1994610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=14613 
# 
# UVM_ERROR testbench.sv(853) @ 1994810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 7334 
# 
# UVM_ERROR testbench.sv(853) @ 1995010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=34528 
# 
# UVM_ERROR testbench.sv(853) @ 1995210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=39543 
# 
# UVM_ERROR testbench.sv(853) @ 1995410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25946 
# 
# UVM_ERROR testbench.sv(853) @ 1995610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=26252 
# 
# UVM_ERROR testbench.sv(853) @ 1995810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40538 
# 
# UVM_ERROR testbench.sv(853) @ 1996010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53258 
# 
# UVM_ERROR testbench.sv(853) @ 1996210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=18364 
# 
# UVM_ERROR testbench.sv(853) @ 1996410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 8518 
# 
# UVM_ERROR testbench.sv(853) @ 1996610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=55979 
# 
# UVM_ERROR testbench.sv(853) @ 1996810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6715 
# 
# UVM_ERROR testbench.sv(853) @ 1997010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40282 
# 
# UVM_ERROR testbench.sv(853) @ 1997210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 6524 
# 
# UVM_ERROR testbench.sv(853) @ 1997410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=52610 
# 
# UVM_ERROR testbench.sv(853) @ 1997610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=60316 
# 
# UVM_ERROR testbench.sv(853) @ 1997810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=21656 
# 
# UVM_ERROR testbench.sv(853) @ 1998010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 4639 
# 
# UVM_ERROR testbench.sv(853) @ 1998210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=53568 
# 
# UVM_ERROR testbench.sv(853) @ 1998410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=43633 
# 
# UVM_ERROR testbench.sv(853) @ 1998610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=50664 
# 
# UVM_ERROR testbench.sv(853) @ 1998810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3249 
# 
# UVM_ERROR testbench.sv(853) @ 1999010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=58742 
# 
# UVM_ERROR testbench.sv(853) @ 1999210000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=22245 
# 
# UVM_ERROR testbench.sv(853) @ 1999410000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=25231 
# 
# UVM_ERROR testbench.sv(853) @ 1999610000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=54119 
# 
# UVM_ERROR testbench.sv(853) @ 1999810000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected=40394 
# 
# UVM_ERROR testbench.sv(853) @ 2000010000: uvm_test_top.env.sb [INSTRUCTION_ERROR] Actual=39477 Expected= 3150 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2000990000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  634
# UVM_WARNING :    1
# UVM_ERROR : 9974
# UVM_FATAL :    0
# ** Report counts by id
# []     2
# [ADDITION_PASS ]     1
# [AND/NAND_FAIL]     1
# [AND/NAND_PASS ]     1
# [BUFF/INV_FAIL]     2
# [EXOR/EXNOR_PASS ]     1
# [INCREMENT_FAIL]     1
# [INSTRUCTION_ERROR]  9473
# [INSTRUCTION_WORD_PASS ]   527
# [JUMP/EOP_PASS ]    15
# [LOAD_PASS ]     2
# [MEM_STORE_ADDR_FAIL]     4
# [MEM_STORE_ADDR_PASS ]     1
# [MEM_STORE_EN_FAIL]     1
# [MOVE_PASS ]     1
# [OR/NOR_FAIL]     1
# [OR/NOR_PASS ]     1
# [Questa UVM]     2
# [REG_ADDR_FAIL]   452
# [REG_ADDR_PASS ]    75
# [REG_EN_FAIL]    39
# [RNTST]     1
# [SHIFT_PASS ]     3
# [SUBTRACTION_PASS ]     1
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questa/10.5c/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2000990 ns  Iteration: 54  Instance: /testbench
# End time: 11:13:43 on Jun 02,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 4
