#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Dec 09 10:58:27 2016
# Process ID: 2920
# Current directory: C:/Users/Marcin/VERILOG/magisterium/magisterium.runs/impl_1
# Command line: vivado.exe -log zordon_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zordon_wrapper.tcl -notrace
# Log file: C:/Users/Marcin/VERILOG/magisterium/magisterium.runs/impl_1/zordon_wrapper.vdi
# Journal file: C:/Users/Marcin/VERILOG/magisterium/magisterium.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zordon_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 394 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'zordon_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'zordon_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0_board.xdc] for cell 'zordon_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0_board.xdc] for cell 'zordon_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0.xdc] for cell 'zordon_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 944.793 ; gain = 450.785
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0.xdc] for cell 'zordon_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/zordon_processing_system7_0_0.xdc] for cell 'zordon_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/zordon_processing_system7_0_0.xdc] for cell 'zordon_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/zordon_axi_gpio_0_0_board.xdc] for cell 'zordon_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/zordon_axi_gpio_0_0_board.xdc] for cell 'zordon_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/zordon_axi_gpio_0_0.xdc] for cell 'zordon_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/zordon_axi_gpio_0_0.xdc] for cell 'zordon_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/zordon_rst_ps7_0_50M_0_board.xdc] for cell 'zordon_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/zordon_rst_ps7_0_50M_0_board.xdc] for cell 'zordon_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/zordon_rst_ps7_0_50M_0.xdc] for cell 'zordon_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/zordon_rst_ps7_0_50M_0.xdc] for cell 'zordon_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/constrs_1/imports/project_2.hw/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/constrs_1/imports/project_2.hw/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 945.809 ; gain = 728.641
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 945.809 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 219e53ba5

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 195c9f84d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 948.105 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 101 cells.
Phase 2 Constant propagation | Checksum: b058ab29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 948.105 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1437 unconnected nets.
INFO: [Opt 31-11] Eliminated 228 unconnected cells.
Phase 3 Sweep | Checksum: 13457909e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.105 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 2 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 18cd2ca19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 948.105 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 948.105 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18cd2ca19

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 948.105 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18cd2ca19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 948.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 948.105 ; gain = 2.297
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.531 . Memory (MB): peak = 948.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marcin/VERILOG/magisterium/magisterium.runs/impl_1/zordon_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Marcin/VERILOG/magisterium/magisterium.runs/impl_1/zordon_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 948.105 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 948.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 948.105 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11057730e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 28d2bbad5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 28d2bbad5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 976.719 ; gain = 28.613
Phase 1 Placer Initialization | Checksum: 28d2bbad5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e6ae807e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e6ae807e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fb2b4452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 210a6cbe1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 210a6cbe1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2a17f3ff5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2598ad1d5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 232128427

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 232128427

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 976.719 ; gain = 28.613
Phase 3 Detail Placement | Checksum: 232128427

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 976.719 ; gain = 28.613

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.399. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1046bc609

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 981.824 ; gain = 33.719
Phase 4.1 Post Commit Optimization | Checksum: 1046bc609

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 981.824 ; gain = 33.719

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1046bc609

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 981.824 ; gain = 33.719

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1046bc609

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 981.824 ; gain = 33.719

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14e2a3d49

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 981.824 ; gain = 33.719
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e2a3d49

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 981.824 ; gain = 33.719
Ending Placer Task | Checksum: e0f46d0f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 981.824 ; gain = 33.719
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 981.824 ; gain = 33.719
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 982.656 ; gain = 0.832
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marcin/VERILOG/magisterium/magisterium.runs/impl_1/zordon_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 989.699 ; gain = 7.043
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 989.699 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 989.699 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7f009723 ConstDB: 0 ShapeSum: 61f3d5ec RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12fa05f11

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1072.879 ; gain = 73.285

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12fa05f11

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.879 ; gain = 73.285

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12fa05f11

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.879 ; gain = 73.285

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12fa05f11

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1072.879 ; gain = 73.285
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13eb68b7e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1078.910 ; gain = 79.316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.319  | TNS=0.000  | WHS=-0.199 | THS=-30.036|

Phase 2 Router Initialization | Checksum: 11bfdcc19

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 223ac9409

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e923c516

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1083.438 ; gain = 83.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.377  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b791cc2d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1be3f51ec

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.438 ; gain = 83.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.377  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d0dd3bbc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.438 ; gain = 83.844
Phase 4 Rip-up And Reroute | Checksum: 1d0dd3bbc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d0dd3bbc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d0dd3bbc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.438 ; gain = 83.844
Phase 5 Delay and Skew Optimization | Checksum: 1d0dd3bbc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d74588fe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.438 ; gain = 83.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.492  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10ae2acc7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.438 ; gain = 83.844
Phase 6 Post Hold Fix | Checksum: 10ae2acc7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.78688 %
  Global Horizontal Routing Utilization  = 2.13051 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bd169c5a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bd169c5a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29151b50b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1083.438 ; gain = 83.844

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.492  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29151b50b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1083.438 ; gain = 83.844
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1083.438 ; gain = 83.844

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1083.438 ; gain = 93.738
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1083.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marcin/VERILOG/magisterium/magisterium.runs/impl_1/zordon_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Marcin/VERILOG/magisterium/magisterium.runs/impl_1/zordon_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.387 ; gain = 10.949
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Marcin/VERILOG/magisterium/magisterium.runs/impl_1/zordon_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file zordon_wrapper_power_routed.rpt -pb zordon_wrapper_power_summary_routed.pb -rpx zordon_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Fri Dec 09 11:01:15 2016...
