#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 16 22:29:22 2023
# Process ID: 24335
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread
# Command line: vivado project.xpr
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/vivado.log
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
open_project project.xpr
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_icache.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_icache.v
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_uncompress.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_uncompress.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_uncompress.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_uncompress.v
file delete -force /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_uncompress.v
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_decompressor.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_decompressor.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v
file delete -force /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rv32_cpu_control [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rv32_cpu_decompressor [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rv32_cpu_control [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rv32_cpu [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
set_property CONFIG.C_PROBE_IN0_WIDTH {256} [get_ips vio_0]
generate_target all [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs vio_0_synth_1 -jobs 16
wait_on_run vio_0_synth_1
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
set_property CONFIG.C_NUM_PROBE_OUT {4} [get_ips vio_0]
generate_target all [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs vio_0_synth_1 -jobs 16
wait_on_run vio_0_synth_1
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property board_part xilinx.com:vc707:part0:1.4 [current_project]
upgrade_ip -srcset vio_0 -vlnv xilinx.com:ip:vio:3.0 [get_ips  vio_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips vio_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rv32_cpu_regfile [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
