// Seed: 241426126
module module_0;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4
);
  static id_6(
      .id_0(1), .id_1(1), .id_2(1'h0)
  );
  assign id_3 = 1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
endmodule
module module_2 (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    input wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    output wire id_7,
    input wor id_8,
    output tri0 id_9
);
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
