<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_0D8C52A7-4142-422F-9000-B9B40C12AE51"><title>Minimize DLVR Input Planes Exposure</title><body><section id="SECTION_7B125B99-2BA9-4B0E-9D85-ECCCE59B3AE2"><p>It is recommended that the DLVR (VCC_CORE &amp; VCCSA ) power plane size be minimized in surface layers keeping PI requirements in consideration.  Refer to power integrity requirement for resistance and VR sense feedback recommendation.</p></section></body></topic>