Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug  1 15:03:48 2018
| Host         : pc-klas1-10.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -rpx rsa_project_wrapper_timing_summary_routed.rpx
| Design       : rsa_project_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.592        0.000                      0                25915        0.010        0.000                      0                25915        3.750        0.000                       0                 10680  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.592        0.000                      0                25878        0.010        0.000                      0                25878        3.750        0.000                       0                 10680  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.618        0.000                      0                   37        0.403        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[512]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 6.547ns (70.916%)  route 2.685ns (29.084%))
  Logic Levels:           46  (CARRY4=43 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_0
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.488 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4/O[1]
                         net (fo=2, routed)           0.812    11.300    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4_n_6
    SLICE_X23Y82         LUT3 (Prop_lut3_I2_O)        0.303    11.603 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[513]_i_2/O
                         net (fo=2, routed)           0.454    12.057    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[513]_i_2_n_0
    SLICE_X22Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c[512]_i_1/O
                         net (fo=1, routed)           0.000    12.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c[512]
    SLICE_X22Y79         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[512]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.474    12.666    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X22Y79         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[512]/C
                         clock pessimism              0.230    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X22Y79         FDRE (Setup_fdre_C_D)        0.031    12.773    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[512]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[513]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 6.451ns (70.304%)  route 2.725ns (29.696%))
  Logic Levels:           46  (CARRY4=43 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_0
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.393 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4/O[2]
                         net (fo=3, routed)           0.630    11.023    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4_n_5
    SLICE_X23Y81         LUT5 (Prop_lut5_I2_O)        0.302    11.325 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c[513]_i_4/O
                         net (fo=1, routed)           0.676    12.001    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/result_a[513]
    SLICE_X22Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.125 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c[513]_i_2/O
                         net (fo=1, routed)           0.000    12.125    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c[513]
    SLICE_X22Y73         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[513]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.470    12.662    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X22Y73         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[513]/C
                         clock pessimism              0.264    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)        0.029    12.801    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[513]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[513]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 6.547ns (71.659%)  route 2.589ns (28.341%))
  Logic Levels:           46  (CARRY4=43 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_0
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.488 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4/O[1]
                         net (fo=2, routed)           0.812    11.300    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4_n_6
    SLICE_X23Y82         LUT3 (Prop_lut3_I2_O)        0.303    11.603 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[513]_i_2/O
                         net (fo=2, routed)           0.358    11.961    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[513]_i_2_n_0
    SLICE_X22Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.085 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[513]_i_1/O
                         net (fo=1, routed)           0.000    12.085    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[513]_i_1_n_0
    SLICE_X22Y82         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[513]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.477    12.669    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X22Y82         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[513]/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X22Y82         FDRE (Setup_fdre_C_D)        0.031    12.776    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[513]
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 6.415ns (71.052%)  route 2.614ns (28.948%))
  Logic Levels:           45  (CARRY4=42 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_0
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.353 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2/O[3]
                         net (fo=2, routed)           0.667    11.020    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2_n_4
    SLICE_X21Y81         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[511]_i_2/O
                         net (fo=2, routed)           0.528    11.854    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[511]_i_2_n_0
    SLICE_X20Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.978 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c[510]_i_1/O
                         net (fo=1, routed)           0.000    11.978    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c[510]
    SLICE_X20Y81         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.479    12.671    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X20Y81         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[510]/C
                         clock pessimism              0.130    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X20Y81         FDRE (Setup_fdre_C_D)        0.079    12.726    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[510]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 6.431ns (71.763%)  route 2.530ns (28.237%))
  Logic Levels:           46  (CARRY4=43 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_0
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.376 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4/O[0]
                         net (fo=2, routed)           0.457    10.833    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4_n_7
    SLICE_X24Y87         LUT3 (Prop_lut3_I2_O)        0.299    11.132 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[512]_i_2/O
                         net (fo=2, routed)           0.654    11.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[512]_i_2_n_0
    SLICE_X22Y83         LUT6 (Prop_lut6_I2_O)        0.124    11.910 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c[511]_i_1/O
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c[511]
    SLICE_X22Y83         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.478    12.670    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X22Y83         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[511]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X22Y83         FDRE (Setup_fdre_C_D)        0.032    12.778    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[511]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[512]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 6.431ns (71.822%)  route 2.523ns (28.178%))
  Logic Levels:           46  (CARRY4=43 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_0
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.376 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4/O[0]
                         net (fo=2, routed)           0.457    10.833    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4_n_7
    SLICE_X24Y87         LUT3 (Prop_lut3_I2_O)        0.299    11.132 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[512]_i_2/O
                         net (fo=2, routed)           0.647    11.779    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[512]_i_2_n_0
    SLICE_X23Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.903 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[512]_i_1/O
                         net (fo=1, routed)           0.000    11.903    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[512]_i_1_n_0
    SLICE_X23Y83         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[512]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.478    12.670    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y83         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[512]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X23Y83         FDRE (Setup_fdre_C_D)        0.032    12.778    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[512]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 6.415ns (73.109%)  route 2.360ns (26.891%))
  Logic Levels:           45  (CARRY4=42 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_0
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.353 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2/O[3]
                         net (fo=2, routed)           0.667    11.020    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2_n_4
    SLICE_X21Y81         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[511]_i_2/O
                         net (fo=2, routed)           0.274    11.600    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[511]_i_2_n_0
    SLICE_X21Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.724 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[511]_i_1/O
                         net (fo=1, routed)           0.000    11.724    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[511]_i_1_n_0
    SLICE_X21Y81         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.479    12.671    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X21Y81         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[511]/C
                         clock pessimism              0.130    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X21Y81         FDRE (Setup_fdre_C_D)        0.031    12.678    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[511]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 6.544ns (73.403%)  route 2.371ns (26.597%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_0
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.040 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2_n_0
    SLICE_X25Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.154 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.154    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[510]_i_2_n_0
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.268 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.268    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_i_4_n_0
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.539 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg_i_2/CO[0]
                         net (fo=1, routed)           0.952    11.491    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut_n_1034
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.373    11.864 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_i_1/O
                         net (fo=1, routed)           0.000    11.864    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/subtract_a_reg
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.471    12.663    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                         clock pessimism              0.286    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X23Y72         FDRE (Setup_fdre_C_D)        0.029    12.824    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.848ns  (logic 6.205ns (70.133%)  route 2.643ns (29.867%))
  Logic Levels:           43  (CARRY4=40 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.146 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/O[1]
                         net (fo=2, routed)           0.810    10.956    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_6
    SLICE_X29Y87         LUT3 (Prop_lut3_I2_O)        0.303    11.259 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[501]_i_2/O
                         net (fo=2, routed)           0.414    11.673    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[501]_i_2_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.797 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c[500]_i_1/O
                         net (fo=1, routed)           0.000    11.797    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c[500]
    SLICE_X29Y87         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.485    12.677    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X29Y87         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[500]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.029    12.782    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[500]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 6.319ns (71.712%)  route 2.493ns (28.287%))
  Logic Levels:           44  (CARRY4=41 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.641     2.949    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X23Y72         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg/Q
                         net (fo=4, routed)           1.409     4.814    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[514]_0
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.938 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7/O
                         net (fo=1, routed)           0.000     4.938    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[346]_i_7_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[346]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[350]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[354]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.813    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[358]_i_2_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.927 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.927    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[362]_i_2_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.041 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.041    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[366]_i_2_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.155 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.155    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[370]_i_2_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.269 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[374]_i_2_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.383 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.383    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[378]_i_2_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.497 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.497    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[382]_i_2_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.611 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.611    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[386]_i_2_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.725 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.725    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[390]_i_2_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.839 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.839    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[394]_i_2_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[398]_i_2_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.067    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[402]_i_2_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[406]_i_2_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.295    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[410]_i_2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.409    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[414]_i_2_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.523    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[418]_i_2_n_0
    SLICE_X25Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[422]_i_2_n_0
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[426]_i_2_n_0
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[430]_i_2_n_0
    SLICE_X25Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.979    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[434]_i_2_n_0
    SLICE_X25Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.093 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[438]_i_2_n_0
    SLICE_X25Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[442]_i_2_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.321    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[446]_i_2_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.435 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.435    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[450]_i_2_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.549 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[454]_i_2_n_0
    SLICE_X25Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.672    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[458]_i_2_n_0
    SLICE_X25Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.786 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.786    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[462]_i_2_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.900 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[466]_i_2_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.014    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[470]_i_2_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.128 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[474]_i_2_n_0
    SLICE_X25Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[478]_i_2_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.356 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[482]_i_2_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[486]_i_2_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.584    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[490]_i_2_n_0
    SLICE_X25Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.698    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[494]_i_2_n_0
    SLICE_X25Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.812    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[498]_i_2_n_0
    SLICE_X25Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[502]_i_2_n_0
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.260 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2/O[1]
                         net (fo=2, routed)           0.658    10.918    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[506]_i_2_n_6
    SLICE_X26Y87         LUT3 (Prop_lut3_I2_O)        0.303    11.221 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[505]_i_2/O
                         net (fo=2, routed)           0.416    11.637    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[505]_i_2_n_0
    SLICE_X27Y88         LUT6 (Prop_lut6_I4_O)        0.124    11.761 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[505]_i_1/O
                         net (fo=1, routed)           0.000    11.761    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result[505]_i_1_n_0
    SLICE_X27Y88         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.486    12.678    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X27Y88         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[505]/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X27Y88         FDRE (Setup_fdre_C_D)        0.031    12.785    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/reg_result_reg[505]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  1.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.437%)  route 0.208ns (59.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.558     0.899    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X21Y39         FDRE                                         r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.208     1.247    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[64][33]
    SLICE_X23Y38         FDRE                                         r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.826     1.196    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X23Y38         FDRE                                         r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.075     1.237    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[5][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.169%)  route 0.192ns (50.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.559     0.900    rsa_project_i/montgomery_wrapper_0/inst/clk
    SLICE_X25Y52         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[190]/Q
                         net (fo=1, routed)           0.192     1.233    rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mw_bram_dout1[190]
    SLICE_X21Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.278 r  rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem[5][30]_i_1/O
                         net (fo=1, routed)           0.000     1.278    rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem[5][30]_i_1_n_0
    SLICE_X21Y52         FDRE                                         r  rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.830     1.200    rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/s00_axi_aclk
    SLICE_X21Y52         FDRE                                         r  rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[5][30]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y52         FDRE (Hold_fdre_C_D)         0.092     1.258    rsa_project_i/Montgomery_Interface_0/inst/ram_verilog_inst/mem_reg[5][30]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.109%)  route 0.150ns (53.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.558     0.899    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X21Y39         FDRE                                         r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.150     1.176    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[64][25]
    SLICE_X23Y38         FDRE                                         r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.826     1.196    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X23Y38         FDRE                                         r  rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)        -0.007     1.155    rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/in_b_a_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.370%)  route 0.199ns (51.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.589     0.930    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X39Y50         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/b_reg[41]/Q
                         net (fo=1, routed)           0.199     1.269    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/b_reg[511][41]
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.314 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/in_b_a[41]_i_1/O
                         net (fo=1, routed)           0.000     1.314    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/in_b_a[41]
    SLICE_X39Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/in_b_a_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.860     1.230    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X39Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/in_b_a_reg[41]/C
                         clock pessimism             -0.029     1.201    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092     1.293    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/in_b_a_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/a_in_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.139%)  route 0.219ns (60.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.555     0.896    rsa_project_i/montgomery_wrapper_0/inst/clk
    SLICE_X25Y62         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/a_in_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  rsa_project_i/montgomery_wrapper_0/inst/a_in_reg[236]/Q
                         net (fo=1, routed)           0.219     1.256    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_in_reg[511][236]
    SLICE_X21Y60         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.827     1.197    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X21Y60         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_reg[236]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X21Y60         FDRE (Hold_fdre_C_D)         0.066     1.229    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_reg[236]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/a_in_reg[506]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.053%)  route 0.220ns (60.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.558     0.899    rsa_project_i/montgomery_wrapper_0/inst/clk
    SLICE_X18Y87         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/a_in_reg[506]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  rsa_project_i/montgomery_wrapper_0/inst/a_in_reg[506]/Q
                         net (fo=1, routed)           0.220     1.260    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_in_reg[511][506]
    SLICE_X23Y89         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.825     1.195    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X23Y89         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_reg[506]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X23Y89         FDRE (Hold_fdre_C_D)         0.070     1.231    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/a_reg[506]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/in_a_reg_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.798%)  route 0.222ns (61.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.560     0.901    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X23Y43         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[189]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[189]/Q
                         net (fo=3, routed)           0.222     1.264    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/c_reg[513]_0[189]
    SLICE_X21Y41         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/in_a_reg_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X21Y41         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/in_a_reg_reg[189]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.070     1.235    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/in_a_reg_reg[189]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[292]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[292]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.082%)  route 0.229ns (61.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.548     0.889    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X22Y78         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[292]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[292]/Q
                         net (fo=3, routed)           0.229     1.259    rsa_project_i/montgomery_wrapper_0/inst/result[292]
    SLICE_X19Y77         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.817     1.187    rsa_project_i/montgomery_wrapper_0/inst/clk
    SLICE_X19Y77         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[292]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X19Y77         FDRE (Hold_fdre_C_D)         0.075     1.228    rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[292]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/in_b_a_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/in_b_reg_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.540%)  route 0.216ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.589     0.930    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X37Y51         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/in_b_a_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/in_b_a_reg[182]/Q
                         net (fo=1, routed)           0.216     1.286    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/Q[182]
    SLICE_X41Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/in_b_reg_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.862     1.232    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/clk
    SLICE_X41Y49         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/in_b_reg_reg[182]/C
                         clock pessimism             -0.029     1.203    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.046     1.249    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/dut/in_b_reg_reg[182]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[511]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.030%)  route 0.240ns (62.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.553     0.894    rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/clk
    SLICE_X22Y83         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[511]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_project_i/montgomery_wrapper_0/inst/montgomery_instance/c_reg[511]/Q
                         net (fo=3, routed)           0.240     1.274    rsa_project_i/montgomery_wrapper_0/inst/result[511]
    SLICE_X19Y81         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.821     1.191    rsa_project_i/montgomery_wrapper_0/inst/clk
    SLICE_X19Y81         FDRE                                         r  rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[511]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X19Y81         FDRE (Hold_fdre_C_D)         0.078     1.235    rsa_project_i/montgomery_wrapper_0/inst/result_save_reg[511]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4    rsa_project_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4    rsa_project_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y38   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y38   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y38   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y38   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y40   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y40   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y40   rsa_project_i/Montgomery_Interface_0/inst/myip_data_slave_inst/A[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y41   rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y41   rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y40   rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y41   rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y40   rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y40   rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y13    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y38    rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y38    rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y40   rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y40   rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y40   rsa_project_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y39    rsa_project_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.609ns (13.110%)  route 4.036ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.674     2.982    rsa_project_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y43         FDRE                                         r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.461     5.899    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.153     6.052 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=114, routed)         1.575     7.627    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y13          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.542    12.734    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y13          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X1Y13          FDPE (Recov_fdpe_C_PRE)     -0.566    12.245    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.609ns (13.110%)  route 4.036ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.674     2.982    rsa_project_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y43         FDRE                                         r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.461     5.899    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.153     6.052 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=114, routed)         1.575     7.627    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y13          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.542    12.734    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y13          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X1Y13          FDPE (Recov_fdpe_C_PRE)     -0.566    12.245    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.609ns (14.137%)  route 3.699ns (85.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.674     2.982    rsa_project_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y43         FDRE                                         r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.461     5.899    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.153     6.052 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=114, routed)         1.237     7.290    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y15          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.541    12.733    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y15          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X0Y15          FDPE (Recov_fdpe_C_PRE)     -0.568    12.242    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.609ns (14.137%)  route 3.699ns (85.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.674     2.982    rsa_project_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X19Y43         FDRE                                         r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  rsa_project_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.461     5.899    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.153     6.052 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=114, routed)         1.237     7.290    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y15          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.541    12.733    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y15          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X0Y15          FDPE (Recov_fdpe_C_PRE)     -0.526    12.284    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.580ns (29.412%)  route 1.392ns (70.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.724     3.032    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y12          FDRE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.811     4.299    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X2Y13          LUT2 (Prop_lut2_I1_O)        0.124     4.423 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.581     5.004    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X2Y13          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.546    12.738    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y13          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.267    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X2Y13          FDPE (Recov_fdpe_C_PRE)     -0.359    12.493    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.580ns (29.412%)  route 1.392ns (70.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.724     3.032    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y12          FDRE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.811     4.299    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X2Y13          LUT2 (Prop_lut2_I1_O)        0.124     4.423 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.581     5.004    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X2Y13          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.546    12.738    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y13          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.267    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X2Y13          FDPE (Recov_fdpe_C_PRE)     -0.359    12.493    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.642ns (35.425%)  route 1.170ns (64.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.721     3.029    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y15          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.518     3.547 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.689     4.236    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.124     4.360 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.481     4.841    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X5Y14          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.546    12.738    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.267    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X5Y14          FDPE (Recov_fdpe_C_PRE)     -0.359    12.493    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.642ns (35.425%)  route 1.170ns (64.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.721     3.029    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y15          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDPE (Prop_fdpe_C_Q)         0.518     3.547 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.689     4.236    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.124     4.360 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.481     4.841    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X5Y14          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.546    12.738    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.267    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X5Y14          FDPE (Recov_fdpe_C_PRE)     -0.359    12.493    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.456ns (30.981%)  route 1.016ns (69.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.723     3.031    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y13          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.456     3.487 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           1.016     4.503    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X8Y12          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.503    12.695    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y12          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/C
                         clock pessimism              0.230    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X8Y12          FDPE (Recov_fdpe_C_PRE)     -0.361    12.411    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.456ns (30.981%)  route 1.016ns (69.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.723     3.031    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y13          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.456     3.487 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           1.016     4.503    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X8Y12          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       1.503    12.695    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y12          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X8Y12          FDPE (Recov_fdpe_C_PRE)     -0.361    12.411    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  7.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.160%)  route 0.166ns (52.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.579     0.920    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y15          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDPE (Prop_fdpe_C_Q)         0.148     1.068 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.166     1.233    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y15          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.847     1.217    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y15          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.262     0.955    
    SLICE_X4Y15          FDPE (Remov_fdpe_C_PRE)     -0.124     0.831    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.116%)  route 0.261ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.581     0.922    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y13          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.261     1.323    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X6Y13          FDPE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y13          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.262     0.937    
    SLICE_X6Y13          FDPE (Remov_fdpe_C_PRE)     -0.071     0.866    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.164%)  route 0.272ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.581     0.922    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.272     1.334    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y14          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y14          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X8Y14          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.164%)  route 0.272ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.581     0.922    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.272     1.334    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y14          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y14          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X8Y14          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.164%)  route 0.272ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.581     0.922    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.272     1.334    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y14          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y14          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X8Y14          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.164%)  route 0.272ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.581     0.922    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.272     1.334    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y14          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y14          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X8Y14          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.087%)  route 0.250ns (63.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.581     0.922    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.250     1.312    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X7Y14          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X7Y14          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.937    
    SLICE_X7Y14          FDCE (Remov_fdce_C_CLR)     -0.092     0.845    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.087%)  route 0.250ns (63.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.581     0.922    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.250     1.312    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X7Y14          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X7Y14          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.262     0.937    
    SLICE_X7Y14          FDCE (Remov_fdce_C_CLR)     -0.092     0.845    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.164%)  route 0.272ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.581     0.922    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.272     1.334    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X9Y14          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y14          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X9Y14          FDCE (Remov_fdce_C_CLR)     -0.092     0.845    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.164%)  route 0.272ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.581     0.922    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y14          FDPE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.063 f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.272     1.334    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X9Y14          FDCE                                         f  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10681, routed)       0.829     1.199    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y14          FDCE                                         r  rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X9Y14          FDCE (Remov_fdce_C_CLR)     -0.092     0.845    rsa_project_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.490    





