// Seed: 988310901
module module_0;
  wire id_1[$realtime : -1];
  assign module_1.id_16 = 0;
  wire [1 : 1] id_2;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output tri id_2,
    input tri1 id_3,
    input wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    output tri1 id_10,
    input wand id_11,
    output tri1 id_12,
    input wor id_13,
    input wire id_14,
    input tri1 id_15,
    output supply0 id_16,
    input wand id_17,
    output tri0 id_18,
    input tri1 id_19,
    input tri0 id_20,
    output supply0 id_21,
    output tri id_22,
    input uwire id_23
);
  logic [-1 : 1] id_25;
  ;
  module_0 modCall_1 ();
  or primCall (
      id_0,
      id_1,
      id_11,
      id_13,
      id_14,
      id_15,
      id_17,
      id_19,
      id_20,
      id_23,
      id_25,
      id_3,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9
  );
  wire id_26 [1 : (  1  )];
  wire id_27;
endmodule
