module div10(clk_10,clk,rst);

input clk,rst;
output clk_10;

reg [3:0]cnt;

wire clk_10;

always @ (posedge clk or negedge rst)
 if (!rst or cnt=10)
    cnt<=0;
    else 
       cnt<=cnt+1;
 if(cnt<5)
    assign clk_10='0'; 
	 else if(cnt>5)
	 assign clk_10='1'; 
		 
endmodule