Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Jan 10 22:39:17 2019
| Host             : DESKTOP-RLRGNKR running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Module_power_routed.rpt -pb Top_Module_power_summary_routed.pb -rpx Top_Module_power_routed.rpx
| Design           : Top_Module
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.237        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.165        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        6 |       --- |             --- |
| Slice Logic    |     0.003 |     2074 |       --- |             --- |
|   LUT as Logic |     0.003 |     1262 |     20800 |            6.07 |
|   CARRY4       |    <0.001 |      141 |      8150 |            1.73 |
|   Register     |    <0.001 |      431 |     41600 |            1.04 |
|   F7/F8 Muxes  |    <0.001 |       61 |     32600 |            0.19 |
|   Others       |     0.000 |       35 |       --- |             --- |
| Signals        |     0.003 |     1797 |       --- |             --- |
| MMCM           |     0.123 |        1 |         5 |           20.00 |
| I/O            |     0.032 |       47 |       106 |           44.34 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.237 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.011 |      0.010 |
| Vccaux    |       1.800 |     0.082 |       0.069 |      0.013 |
| Vcco33    |       3.300 |     0.010 |       0.009 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------+-----------------+
| Clock              | Domain                       | Constraint (ns) |
+--------------------+------------------------------+-----------------+
| clk_out1_clk_wiz_0 | uut4/inst/clk_out1_clk_wiz_0 |             9.3 |
| clkfbout_clk_wiz_0 | uut4/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin        | CLK                          |            10.0 |
| sys_clk_pin        | CLK_IBUF_BUFG                |            10.0 |
+--------------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------+-----------+
| Name       | Power (W) |
+------------+-----------+
| Top_Module |     0.165 |
|   uut1     |     0.005 |
|     NoteA  |    <0.001 |
|     NoteAs |    <0.001 |
|     NoteB  |    <0.001 |
|     NoteC  |    <0.001 |
|     NoteCs |    <0.001 |
|     NoteD  |    <0.001 |
|     NoteDs |    <0.001 |
|     NoteE  |    <0.001 |
|     NoteF  |    <0.001 |
|     NoteFs |    <0.001 |
|     NoteG  |    <0.001 |
|     NoteGs |    <0.001 |
|   uut2     |    <0.001 |
|     uut1   |    <0.001 |
|   uut3     |     0.004 |
|     uut1   |     0.002 |
|     uut2   |     0.002 |
|   uut4     |     0.124 |
|     inst   |     0.124 |
+------------+-----------+


