{"position": "Senior CAD Engineer", "company": "Intel Corporation", "profiles": ["Skills Machine Learning C++ Algorithms Personalization Parallel Algorithms Python Skills  Machine Learning C++ Algorithms Personalization Parallel Algorithms Python Machine Learning C++ Algorithms Personalization Parallel Algorithms Python Machine Learning C++ Algorithms Personalization Parallel Algorithms Python Honors & Awards ", "Summary Leading a team that provides micro-architectural performance anlaysis and power/performance management simulation tools. Summary Leading a team that provides micro-architectural performance anlaysis and power/performance management simulation tools. Leading a team that provides micro-architectural performance anlaysis and power/performance management simulation tools. Leading a team that provides micro-architectural performance anlaysis and power/performance management simulation tools. Experience First Line Manager - Senior CAD engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Leading a team which provides Transaction Level analysis and debug tools for architectural and micro-architectural analysis.  \nLeading R&D team for use case and requirement based validation \n CAD engineer Intel July 2002  \u2013 Present (13 years 2 months) Haifa Development of RTL->GateLevel synthesis engine for Formal Verification and Test \nDevelopment of state-of-the-art techniques for Low Power Design \nDevelopment of High Level Model and Specification models for early validation.  \nDevelopment of SystemC based simulators for Power Management  \nTechnical leader for Transaction Level analysis and debug tools \n Teaching Assistant Technion 2001  \u2013  2003  (2 years) Introduction to C , Introduction to Computer Science M, \nAutomata and Formal Languages - HW checker First Line Manager - Senior CAD engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Leading a team which provides Transaction Level analysis and debug tools for architectural and micro-architectural analysis.  \nLeading R&D team for use case and requirement based validation \n First Line Manager - Senior CAD engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Leading a team which provides Transaction Level analysis and debug tools for architectural and micro-architectural analysis.  \nLeading R&D team for use case and requirement based validation \n CAD engineer Intel July 2002  \u2013 Present (13 years 2 months) Haifa Development of RTL->GateLevel synthesis engine for Formal Verification and Test \nDevelopment of state-of-the-art techniques for Low Power Design \nDevelopment of High Level Model and Specification models for early validation.  \nDevelopment of SystemC based simulators for Power Management  \nTechnical leader for Transaction Level analysis and debug tools \n CAD engineer Intel July 2002  \u2013 Present (13 years 2 months) Haifa Development of RTL->GateLevel synthesis engine for Formal Verification and Test \nDevelopment of state-of-the-art techniques for Low Power Design \nDevelopment of High Level Model and Specification models for early validation.  \nDevelopment of SystemC based simulators for Power Management  \nTechnical leader for Transaction Level analysis and debug tools \n Teaching Assistant Technion 2001  \u2013  2003  (2 years) Introduction to C , Introduction to Computer Science M, \nAutomata and Formal Languages - HW checker Teaching Assistant Technion 2001  \u2013  2003  (2 years) Introduction to C , Introduction to Computer Science M, \nAutomata and Formal Languages - HW checker Skills VLSI Power Management... Micro-architectural... Low Power Design... Formal Analysis RTL Compilation and... Debugging Verilog Perl C C++ RTL design SoC Low-power Design SystemVerilog TCL Processors Algorithms Computer Architecture EDA ASIC See 6+ \u00a0 \u00a0 See less Skills  VLSI Power Management... Micro-architectural... Low Power Design... Formal Analysis RTL Compilation and... Debugging Verilog Perl C C++ RTL design SoC Low-power Design SystemVerilog TCL Processors Algorithms Computer Architecture EDA ASIC See 6+ \u00a0 \u00a0 See less VLSI Power Management... Micro-architectural... Low Power Design... Formal Analysis RTL Compilation and... Debugging Verilog Perl C C++ RTL design SoC Low-power Design SystemVerilog TCL Processors Algorithms Computer Architecture EDA ASIC See 6+ \u00a0 \u00a0 See less VLSI Power Management... Micro-architectural... Low Power Design... Formal Analysis RTL Compilation and... Debugging Verilog Perl C C++ RTL design SoC Low-power Design SystemVerilog TCL Processors Algorithms Computer Architecture EDA ASIC See 6+ \u00a0 \u00a0 See less Education Technion-Machon Technologi Le' Israel Bachelor of Science (BSc),  Computer Science , Summa Cum Laude 2000  \u2013 2003 Technion-Machon Technologi Le' Israel Bachelor of Science (BSc),  Computer Science , Summa Cum Laude 2000  \u2013 2003 Technion-Machon Technologi Le' Israel Bachelor of Science (BSc),  Computer Science , Summa Cum Laude 2000  \u2013 2003 Technion-Machon Technologi Le' Israel Bachelor of Science (BSc),  Computer Science , Summa Cum Laude 2000  \u2013 2003 ", "Experience Senior CAD Engineer Intel Corporation Senior CAD Engineer Intel Corporation Senior CAD Engineer Intel Corporation Skills EDA TCL Skills  EDA TCL EDA TCL EDA TCL ", "Experience Senior CAD Engineer Intel Corporation June 1997  \u2013 Present (18 years 3 months) Hillsnoro, Oregon Senior CAD Engineer Intel Corporation June 1997  \u2013 Present (18 years 3 months) Hillsnoro, Oregon Senior CAD Engineer Intel Corporation June 1997  \u2013 Present (18 years 3 months) Hillsnoro, Oregon Skills C C++ Programming Microsoft Office Static timing analysis Pathmill Primetime Power Optimization Power Estimation Perl Tcl TCL Java Static Timing Analysis ASIC Skills  C C++ Programming Microsoft Office Static timing analysis Pathmill Primetime Power Optimization Power Estimation Perl Tcl TCL Java Static Timing Analysis ASIC C C++ Programming Microsoft Office Static timing analysis Pathmill Primetime Power Optimization Power Estimation Perl Tcl TCL Java Static Timing Analysis ASIC C C++ Programming Microsoft Office Static timing analysis Pathmill Primetime Power Optimization Power Estimation Perl Tcl TCL Java Static Timing Analysis ASIC Education Carnegie Mellon University Master of Science (MS),  Electrical and Computer Engineering 1995  \u2013 1997 Carnegie Mellon University Master of Science (MS),  Electrical and Computer Engineering 1995  \u2013 1997 Carnegie Mellon University Master of Science (MS),  Electrical and Computer Engineering 1995  \u2013 1997 Carnegie Mellon University Master of Science (MS),  Electrical and Computer Engineering 1995  \u2013 1997 ", "Summary A highly driven Product Line Manager with outstanding communication and analytical skills who has influenced key business decisions and delivered tangible results. Possess a successful and rich career history of 15 years in engineering and marketing in the technology industry. Summary A highly driven Product Line Manager with outstanding communication and analytical skills who has influenced key business decisions and delivered tangible results. Possess a successful and rich career history of 15 years in engineering and marketing in the technology industry. A highly driven Product Line Manager with outstanding communication and analytical skills who has influenced key business decisions and delivered tangible results. Possess a successful and rich career history of 15 years in engineering and marketing in the technology industry. A highly driven Product Line Manager with outstanding communication and analytical skills who has influenced key business decisions and delivered tangible results. Possess a successful and rich career history of 15 years in engineering and marketing in the technology industry. Experience Product Line Manager Intel Corporation March 2012  \u2013 Present (3 years 6 months) Chandler, AZ This role includes the following job functions: Customer account management, product management, brand management, business operations, pricing, strategic product planning and competitive analysis. \n \nExperience with Edge/Cloud Analytics, Workload Consolidation and Gateway Products.  Senior Technical Marketing Manager Intel Corporation January 2011  \u2013  February 2012  (1 year 2 months) Chandler, AZ Managed 12 Technical Marketing Engineers to support critical issues with the Queensbay Platform for Siemens (Strategic Account); Managed the delivery of Valleyview Collateral(Design/Architecture Specification, Product Overview etc.) to Harman Becker  Program Manager Intel Corp July 2007  \u2013  December 2010  (3 years 6 months) Chandler, AZ Executed several large scale projects (simulator migration, EDA tool capability deployment etc) spanning 6 months to 1.5 years by program managing diverse and cross functional teams composed of members from Intel and several EDA vendors. Senior CAD Engineer Intel Corporation February 2000  \u2013  June 2007  (7 years 5 months) Chandler, AZ This job role includes the following job functions: Vendor management, EDA tool support for internal customers, Technical training, project consultancy, executing benchmark projects on EDA tools after doing market analysis. Product Line Manager Intel Corporation March 2012  \u2013 Present (3 years 6 months) Chandler, AZ This role includes the following job functions: Customer account management, product management, brand management, business operations, pricing, strategic product planning and competitive analysis. \n \nExperience with Edge/Cloud Analytics, Workload Consolidation and Gateway Products.  Product Line Manager Intel Corporation March 2012  \u2013 Present (3 years 6 months) Chandler, AZ This role includes the following job functions: Customer account management, product management, brand management, business operations, pricing, strategic product planning and competitive analysis. \n \nExperience with Edge/Cloud Analytics, Workload Consolidation and Gateway Products.  Senior Technical Marketing Manager Intel Corporation January 2011  \u2013  February 2012  (1 year 2 months) Chandler, AZ Managed 12 Technical Marketing Engineers to support critical issues with the Queensbay Platform for Siemens (Strategic Account); Managed the delivery of Valleyview Collateral(Design/Architecture Specification, Product Overview etc.) to Harman Becker  Senior Technical Marketing Manager Intel Corporation January 2011  \u2013  February 2012  (1 year 2 months) Chandler, AZ Managed 12 Technical Marketing Engineers to support critical issues with the Queensbay Platform for Siemens (Strategic Account); Managed the delivery of Valleyview Collateral(Design/Architecture Specification, Product Overview etc.) to Harman Becker  Program Manager Intel Corp July 2007  \u2013  December 2010  (3 years 6 months) Chandler, AZ Executed several large scale projects (simulator migration, EDA tool capability deployment etc) spanning 6 months to 1.5 years by program managing diverse and cross functional teams composed of members from Intel and several EDA vendors. Program Manager Intel Corp July 2007  \u2013  December 2010  (3 years 6 months) Chandler, AZ Executed several large scale projects (simulator migration, EDA tool capability deployment etc) spanning 6 months to 1.5 years by program managing diverse and cross functional teams composed of members from Intel and several EDA vendors. Senior CAD Engineer Intel Corporation February 2000  \u2013  June 2007  (7 years 5 months) Chandler, AZ This job role includes the following job functions: Vendor management, EDA tool support for internal customers, Technical training, project consultancy, executing benchmark projects on EDA tools after doing market analysis. Senior CAD Engineer Intel Corporation February 2000  \u2013  June 2007  (7 years 5 months) Chandler, AZ This job role includes the following job functions: Vendor management, EDA tool support for internal customers, Technical training, project consultancy, executing benchmark projects on EDA tools after doing market analysis. Languages   Skills Customer Account... Competitive Analysis Marketing Strategy Vendor Management Program Management Cross-functional Team... Supplier Negotiations Training & Development White Papers Reference Manuals Semiconductors EDA Unix Perl Skills  Customer Account... Competitive Analysis Marketing Strategy Vendor Management Program Management Cross-functional Team... Supplier Negotiations Training & Development White Papers Reference Manuals Semiconductors EDA Unix Perl Customer Account... Competitive Analysis Marketing Strategy Vendor Management Program Management Cross-functional Team... Supplier Negotiations Training & Development White Papers Reference Manuals Semiconductors EDA Unix Perl Customer Account... Competitive Analysis Marketing Strategy Vendor Management Program Management Cross-functional Team... Supplier Negotiations Training & Development White Papers Reference Manuals Semiconductors EDA Unix Perl Education Arizona State University - W. P. Carey School of Business MBA,  Marketing 2005  \u2013 2007 Arizona State University MS,  Electrical Engineering 1997  \u2013 2000 Arizona State University - W. P. Carey School of Business MBA,  Marketing 2005  \u2013 2007 Arizona State University - W. P. Carey School of Business MBA,  Marketing 2005  \u2013 2007 Arizona State University - W. P. Carey School of Business MBA,  Marketing 2005  \u2013 2007 Arizona State University MS,  Electrical Engineering 1997  \u2013 2000 Arizona State University MS,  Electrical Engineering 1997  \u2013 2000 Arizona State University MS,  Electrical Engineering 1997  \u2013 2000 ", "Languages Hebrew Native or bilingual proficiency French Professional working proficiency English Full professional proficiency Hebrew Native or bilingual proficiency French Professional working proficiency English Full professional proficiency Hebrew Native or bilingual proficiency French Professional working proficiency English Full professional proficiency Native or bilingual proficiency Professional working proficiency Full professional proficiency Skills Routing TCL VLSI Intel Debugging C++ Algorithms Computational Geometry Software Engineering Physical Design Place & Route Processors C Software Design Semiconductors EDA ASIC SoC See 3+ \u00a0 \u00a0 See less Skills  Routing TCL VLSI Intel Debugging C++ Algorithms Computational Geometry Software Engineering Physical Design Place & Route Processors C Software Design Semiconductors EDA ASIC SoC See 3+ \u00a0 \u00a0 See less Routing TCL VLSI Intel Debugging C++ Algorithms Computational Geometry Software Engineering Physical Design Place & Route Processors C Software Design Semiconductors EDA ASIC SoC See 3+ \u00a0 \u00a0 See less Routing TCL VLSI Intel Debugging C++ Algorithms Computational Geometry Software Engineering Physical Design Place & Route Processors C Software Design Semiconductors EDA ASIC SoC See 3+ \u00a0 \u00a0 See less ", "Experience Senior CAD Engineer Intel Corporation March 2005  \u2013 Present (10 years 6 months) Graduate Research Assistant The University of Michigan September 2000  \u2013  December 2004  (4 years 4 months) Senior CAD Engineer Intel Corporation March 2005  \u2013 Present (10 years 6 months) Senior CAD Engineer Intel Corporation March 2005  \u2013 Present (10 years 6 months) Graduate Research Assistant The University of Michigan September 2000  \u2013  December 2004  (4 years 4 months) Graduate Research Assistant The University of Michigan September 2000  \u2013  December 2004  (4 years 4 months) Skills Numerical Analysis Cadence Virtuoso Layout... Hercules Tcl-Tk DRC CAD Calibre Optimization C++ Layout Tools Automation Layout Verification Virtuoso Layout Numerical Simulation Antenna Measurements Antennas DesignSync RF design RF Engineering Simulations Semiconductors Matlab IC Verilog ASIC See 10+ \u00a0 \u00a0 See less Skills  Numerical Analysis Cadence Virtuoso Layout... Hercules Tcl-Tk DRC CAD Calibre Optimization C++ Layout Tools Automation Layout Verification Virtuoso Layout Numerical Simulation Antenna Measurements Antennas DesignSync RF design RF Engineering Simulations Semiconductors Matlab IC Verilog ASIC See 10+ \u00a0 \u00a0 See less Numerical Analysis Cadence Virtuoso Layout... Hercules Tcl-Tk DRC CAD Calibre Optimization C++ Layout Tools Automation Layout Verification Virtuoso Layout Numerical Simulation Antenna Measurements Antennas DesignSync RF design RF Engineering Simulations Semiconductors Matlab IC Verilog ASIC See 10+ \u00a0 \u00a0 See less Numerical Analysis Cadence Virtuoso Layout... Hercules Tcl-Tk DRC CAD Calibre Optimization C++ Layout Tools Automation Layout Verification Virtuoso Layout Numerical Simulation Antenna Measurements Antennas DesignSync RF design RF Engineering Simulations Semiconductors Matlab IC Verilog ASIC See 10+ \u00a0 \u00a0 See less Education The University of Michigan Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2001  \u2013 2004 The University of Michigan Master's degree,  Electrical and Electronics Engineering 2000  \u2013 2001 The University of Michigan Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2001  \u2013 2004 The University of Michigan Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2001  \u2013 2004 The University of Michigan Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2001  \u2013 2004 The University of Michigan Master's degree,  Electrical and Electronics Engineering 2000  \u2013 2001 The University of Michigan Master's degree,  Electrical and Electronics Engineering 2000  \u2013 2001 The University of Michigan Master's degree,  Electrical and Electronics Engineering 2000  \u2013 2001 ", "Summary Responsible for managing key enterprise storage and high performance computing accounts.  Summary Responsible for managing key enterprise storage and high performance computing accounts.  Responsible for managing key enterprise storage and high performance computing accounts.  Responsible for managing key enterprise storage and high performance computing accounts.  Experience Technical Account Manager Intel Corporation June 2015  \u2013 Present (3 months) San Francisco Bay Area Responsible for managing key enterprise storage and high performance computing accounts in the Compute and Embedded Sales Group at Intel Corp. Competitive Strategy Analyst - Mobile Devices Intel Corporation September 2014  \u2013  June 2015  (10 months) Platform Competitive Analysis - San Francisco Bay Area Field Applications Engineer Rotation Assignment Intel Corporation April 2014  \u2013  July 2014  (4 months) Compute and Embedded Sales Group - Bay Area Responsible for managing customer relationships and cultivating strategic relationships with individuals inside and outside the organization. Advocated Intel designs and enabled key design wins. Created server, tablet and SSD high volume opportunities.Discovered customer needs and converted them into business opportunities for Intel and helped create value for customers. Handled thirteen compute and embedded accounts. This helped developed a clear understanding of Intel products and roadmaps to assist customer engineering efforts. Senior CAD Engineer Intel Corporation August 2008  \u2013  March 2014  (5 years 8 months) San Francisco Bay Area Owner of Intel proprietary signal integrity analysis tool that does transistor level signal integrity analysis with a built in worst case stimuli engine. It is developed in C++, TCL and TCL Tk. This tool is used across microprocessor projects at Intel. Act as the first line of support for customers, lead customer team meetings, track and drive customer issues towards resolution. Senior Design Automation Engineer Intel Corporation 2004  \u2013  2008  (4 years) Portland, Oregon Area Helped define and develop the full chip timing flow and physical design methodology for Intel Nehalem/Westmere family of microprocessor products. Played a critical role in full chip timing convergence by working with the design community in identifying solutions for critical paths to tape-out. Sr. Component Design Engineer Intel Corporation 2001  \u2013  2004  (3 years) Portland, Oregon Area In charge of all aspects of full chip timing methodology and convergence for the Intel Xeon Processor Family. Engineering Summer Intern Intel Corporation May 2000  \u2013  September 2000  (5 months) Portland, Oregon Area Involved in fault grading and developing tests for Intel Pentium processors. Was offered a full time position at the end of the internship. Technical Account Manager Intel Corporation June 2015  \u2013 Present (3 months) San Francisco Bay Area Responsible for managing key enterprise storage and high performance computing accounts in the Compute and Embedded Sales Group at Intel Corp. Technical Account Manager Intel Corporation June 2015  \u2013 Present (3 months) San Francisco Bay Area Responsible for managing key enterprise storage and high performance computing accounts in the Compute and Embedded Sales Group at Intel Corp. Competitive Strategy Analyst - Mobile Devices Intel Corporation September 2014  \u2013  June 2015  (10 months) Platform Competitive Analysis - San Francisco Bay Area Competitive Strategy Analyst - Mobile Devices Intel Corporation September 2014  \u2013  June 2015  (10 months) Platform Competitive Analysis - San Francisco Bay Area Field Applications Engineer Rotation Assignment Intel Corporation April 2014  \u2013  July 2014  (4 months) Compute and Embedded Sales Group - Bay Area Responsible for managing customer relationships and cultivating strategic relationships with individuals inside and outside the organization. Advocated Intel designs and enabled key design wins. Created server, tablet and SSD high volume opportunities.Discovered customer needs and converted them into business opportunities for Intel and helped create value for customers. Handled thirteen compute and embedded accounts. This helped developed a clear understanding of Intel products and roadmaps to assist customer engineering efforts. Field Applications Engineer Rotation Assignment Intel Corporation April 2014  \u2013  July 2014  (4 months) Compute and Embedded Sales Group - Bay Area Responsible for managing customer relationships and cultivating strategic relationships with individuals inside and outside the organization. Advocated Intel designs and enabled key design wins. Created server, tablet and SSD high volume opportunities.Discovered customer needs and converted them into business opportunities for Intel and helped create value for customers. Handled thirteen compute and embedded accounts. This helped developed a clear understanding of Intel products and roadmaps to assist customer engineering efforts. Senior CAD Engineer Intel Corporation August 2008  \u2013  March 2014  (5 years 8 months) San Francisco Bay Area Owner of Intel proprietary signal integrity analysis tool that does transistor level signal integrity analysis with a built in worst case stimuli engine. It is developed in C++, TCL and TCL Tk. This tool is used across microprocessor projects at Intel. Act as the first line of support for customers, lead customer team meetings, track and drive customer issues towards resolution. Senior CAD Engineer Intel Corporation August 2008  \u2013  March 2014  (5 years 8 months) San Francisco Bay Area Owner of Intel proprietary signal integrity analysis tool that does transistor level signal integrity analysis with a built in worst case stimuli engine. It is developed in C++, TCL and TCL Tk. This tool is used across microprocessor projects at Intel. Act as the first line of support for customers, lead customer team meetings, track and drive customer issues towards resolution. Senior Design Automation Engineer Intel Corporation 2004  \u2013  2008  (4 years) Portland, Oregon Area Helped define and develop the full chip timing flow and physical design methodology for Intel Nehalem/Westmere family of microprocessor products. Played a critical role in full chip timing convergence by working with the design community in identifying solutions for critical paths to tape-out. Senior Design Automation Engineer Intel Corporation 2004  \u2013  2008  (4 years) Portland, Oregon Area Helped define and develop the full chip timing flow and physical design methodology for Intel Nehalem/Westmere family of microprocessor products. Played a critical role in full chip timing convergence by working with the design community in identifying solutions for critical paths to tape-out. Sr. Component Design Engineer Intel Corporation 2001  \u2013  2004  (3 years) Portland, Oregon Area In charge of all aspects of full chip timing methodology and convergence for the Intel Xeon Processor Family. Sr. Component Design Engineer Intel Corporation 2001  \u2013  2004  (3 years) Portland, Oregon Area In charge of all aspects of full chip timing methodology and convergence for the Intel Xeon Processor Family. Engineering Summer Intern Intel Corporation May 2000  \u2013  September 2000  (5 months) Portland, Oregon Area Involved in fault grading and developing tests for Intel Pentium processors. Was offered a full time position at the end of the internship. Engineering Summer Intern Intel Corporation May 2000  \u2013  September 2000  (5 months) Portland, Oregon Area Involved in fault grading and developing tests for Intel Pentium processors. Was offered a full time position at the end of the internship. Skills Processors Static Timing Analysis C++ Computer Architecture SPICE Logic Design Microprocessors PV tools Full Chip Timing Full Chip Extraction Signal Integrity Tools Circuit Analysis Software Development Peer Mentoring VLSI CAD Microprocessor Product... Influence Others Communication Skills Cross-functional Team... Virtual Teams Data Analysis SoC Embedded Systems Debugging EDA ASIC Semiconductors TCL Verilog Physical Design See 15+ \u00a0 \u00a0 See less Skills  Processors Static Timing Analysis C++ Computer Architecture SPICE Logic Design Microprocessors PV tools Full Chip Timing Full Chip Extraction Signal Integrity Tools Circuit Analysis Software Development Peer Mentoring VLSI CAD Microprocessor Product... Influence Others Communication Skills Cross-functional Team... Virtual Teams Data Analysis SoC Embedded Systems Debugging EDA ASIC Semiconductors TCL Verilog Physical Design See 15+ \u00a0 \u00a0 See less Processors Static Timing Analysis C++ Computer Architecture SPICE Logic Design Microprocessors PV tools Full Chip Timing Full Chip Extraction Signal Integrity Tools Circuit Analysis Software Development Peer Mentoring VLSI CAD Microprocessor Product... Influence Others Communication Skills Cross-functional Team... Virtual Teams Data Analysis SoC Embedded Systems Debugging EDA ASIC Semiconductors TCL Verilog Physical Design See 15+ \u00a0 \u00a0 See less Processors Static Timing Analysis C++ Computer Architecture SPICE Logic Design Microprocessors PV tools Full Chip Timing Full Chip Extraction Signal Integrity Tools Circuit Analysis Software Development Peer Mentoring VLSI CAD Microprocessor Product... Influence Others Communication Skills Cross-functional Team... Virtual Teams Data Analysis SoC Embedded Systems Debugging EDA ASIC Semiconductors TCL Verilog Physical Design See 15+ \u00a0 \u00a0 See less Education Bangalore University Bachelor of Engineering,  Electronics and Communications Engineering 1994  \u2013 1998 Bangalore University Bachelor of Engineering,  Electronics and Communications Engineering 1994  \u2013 1998 Bangalore University Bachelor of Engineering,  Electronics and Communications Engineering 1994  \u2013 1998 Bangalore University Bachelor of Engineering,  Electronics and Communications Engineering 1994  \u2013 1998 ", "Languages English, French, Romanian, Hebrew English, French, Romanian, Hebrew English, French, Romanian, Hebrew Skills EDA Model Checking Formal Verification Assertion Based... Functional Verification Software Verification SystemC Theorem Proving Type Theory Computer Science Algorithms Data Structures Software Engineering Power Estimation Power Optimization VLSI TCL Computer Architecture SystemVerilog Verilog Simulations Low-power Design Embedded Systems C++ Debugging SoC RTL design See 12+ \u00a0 \u00a0 See less Skills  EDA Model Checking Formal Verification Assertion Based... Functional Verification Software Verification SystemC Theorem Proving Type Theory Computer Science Algorithms Data Structures Software Engineering Power Estimation Power Optimization VLSI TCL Computer Architecture SystemVerilog Verilog Simulations Low-power Design Embedded Systems C++ Debugging SoC RTL design See 12+ \u00a0 \u00a0 See less EDA Model Checking Formal Verification Assertion Based... Functional Verification Software Verification SystemC Theorem Proving Type Theory Computer Science Algorithms Data Structures Software Engineering Power Estimation Power Optimization VLSI TCL Computer Architecture SystemVerilog Verilog Simulations Low-power Design Embedded Systems C++ Debugging SoC RTL design See 12+ \u00a0 \u00a0 See less EDA Model Checking Formal Verification Assertion Based... Functional Verification Software Verification SystemC Theorem Proving Type Theory Computer Science Algorithms Data Structures Software Engineering Power Estimation Power Optimization VLSI TCL Computer Architecture SystemVerilog Verilog Simulations Low-power Design Embedded Systems C++ Debugging SoC RTL design See 12+ \u00a0 \u00a0 See less ", "Experience Senior CAD Engineer Intel Corporation Senior Software Engineer Intel Corporation January 1995  \u2013 Present (20 years 8 months) Senior CAD Engineer Intel Corporation Senior CAD Engineer Intel Corporation Senior Software Engineer Intel Corporation January 1995  \u2013 Present (20 years 8 months) Senior Software Engineer Intel Corporation January 1995  \u2013 Present (20 years 8 months) Languages English Spanish English Spanish English Spanish Skills Software Development Quality Assurance Agile Project Management Skills  Software Development Quality Assurance Agile Project Management Software Development Quality Assurance Agile Project Management Software Development Quality Assurance Agile Project Management Education University of Washington Bachelor Science Computer Engineering,  Computer Engineering 1991  \u2013 1994 University of Washington Bachelor Science Computer Engineering,  Computer Engineering 1991  \u2013 1994 University of Washington Bachelor Science Computer Engineering,  Computer Engineering 1991  \u2013 1994 University of Washington Bachelor Science Computer Engineering,  Computer Engineering 1991  \u2013 1994 ", "Experience Vice President of Engineering Upwork April 2014  \u2013 Present (1 year 5 months) San Francisco Bay Area Upwork (previously Elance-oDesk) is the premier platform for top companies to hire and work with the world\u2019s most talented independent professionals. 4M+ clients, 8M+ freelancers, $1B+ in freelancer earnings. \n \nResponsible for all of Workplace engineering including realtime collaboration platform, messenger, work management, commerce, engineering productivity etc. \n Senior Director of Engineering Elance September 2012  \u2013  March 2014  (1 year 7 months) Mountain View Responsible for all dev engineering. \n \nElance is a leading marketplace for online work. Over 800,000 businesses and 3 million freelancers use Elance in 170+ countries. Elance merged with oDesk in April 2014. Director of Engineering Netflix October 2011  \u2013  March 2012  (6 months) Los Gatos, CA Managed subscriptions and non-member experience on devices including game consoles, smart TVs, DVD players, mobile phones and tablets. Launched Apple TV/Netflix Signup from start to finish in 4 months. Senior Engineering Manager Google Inc January 2007  \u2013  November 2011  (4 years 11 months) Managed Gmail frontend and middle tier engineering team. Areas include core infrastructure, consumer and enterprise features, team productivity, offline, release process, and overall coordination. \n \nManaged Android Digital Media Business/Merchandising Tools. Senior Engineering Manager Yahoo July 2004  \u2013  September 2006  (2 years 3 months) Managed engineering including development, qa and operations for Yahoo Personals, serving over 800 million pageviews/month and ~$100M in revenue. VP Engineering and Operations Audasis Corporation 2003  \u2013  2004  (1 year) Healthcare Business Process Outsourcing. \n \nManaged engineering and outsourcing processes in operations and quality across offices in India, Las Vegas and Santa Clara with 40 employees. Senior Project Manager QAD Inc. 2002  \u2013  2003  (1 year) Managed turn-around and operational excellence. Responsible for all processes and projects for eQ team of 40 professionals (60 indirectly) globally at 5 locations in 4 countries including USA, India, Ireland and Netherlands. \n \nDirected team to reverse the trend of project slips, budget overrun and team fatigue by establishing agile project management processes and improving development and QA processes. Founder, CEO & VP of Engineering Citium Inc. 1998  \u2013  2002  (4 years) San Francisco Bay Area Vision and execution - of Citium Promotions System \u2013 a suite of web-based private label enterprise software applications for promotions management for media companies running on Linux and Windows. \n \nResponsible for managing all aspects of the company including funding, partnerships, sales, product and engineering.  \n Director of Engineering TekFocus Corporation 1995  \u2013  1998  (3 years) Vision and Execution - AMP \u2013 an Application Middleware Platform, EasyManager \u2013 a 5-Star rated Windows based personal information manager, and, professional services arm providing consulting services to fortune 500 companies for web-based and client server products. \n \nResponsible for managing a global engineering team of 40 professionals delivering products and professional services projects on time with stringent quality standards. Responsible for continuous productivity improvement Senior Software Engineer Make Systems, Inc. 1992  \u2013  1995  (3 years) Responsible for architecting and implementing an object management framework on which over six different loosely coupled applications were built that made up the NetMaker XA suite. \n \nArchitected and developed an interpretive extensible objects management framework \u2013 similar to Java \u2013 with automatic garbage collection pointer management, separation of business logic and view layers, synchronization, object load/store, serialization, multi-level undo/redo, dynamic class extension and more. \n \nTrained and guided over 15 professionals. Senior CAD Engineer Intel Corporation 1988  \u2013  1992  (4 years) Led 4 engineers. Redesigned chip layout verification software system into a distributed verification software system using networked SUN workstations to reduce verification time by as much as 800%. Vice President of Engineering Upwork April 2014  \u2013 Present (1 year 5 months) San Francisco Bay Area Upwork (previously Elance-oDesk) is the premier platform for top companies to hire and work with the world\u2019s most talented independent professionals. 4M+ clients, 8M+ freelancers, $1B+ in freelancer earnings. \n \nResponsible for all of Workplace engineering including realtime collaboration platform, messenger, work management, commerce, engineering productivity etc. \n Vice President of Engineering Upwork April 2014  \u2013 Present (1 year 5 months) San Francisco Bay Area Upwork (previously Elance-oDesk) is the premier platform for top companies to hire and work with the world\u2019s most talented independent professionals. 4M+ clients, 8M+ freelancers, $1B+ in freelancer earnings. \n \nResponsible for all of Workplace engineering including realtime collaboration platform, messenger, work management, commerce, engineering productivity etc. \n Senior Director of Engineering Elance September 2012  \u2013  March 2014  (1 year 7 months) Mountain View Responsible for all dev engineering. \n \nElance is a leading marketplace for online work. Over 800,000 businesses and 3 million freelancers use Elance in 170+ countries. Elance merged with oDesk in April 2014. Senior Director of Engineering Elance September 2012  \u2013  March 2014  (1 year 7 months) Mountain View Responsible for all dev engineering. \n \nElance is a leading marketplace for online work. Over 800,000 businesses and 3 million freelancers use Elance in 170+ countries. Elance merged with oDesk in April 2014. Director of Engineering Netflix October 2011  \u2013  March 2012  (6 months) Los Gatos, CA Managed subscriptions and non-member experience on devices including game consoles, smart TVs, DVD players, mobile phones and tablets. Launched Apple TV/Netflix Signup from start to finish in 4 months. Director of Engineering Netflix October 2011  \u2013  March 2012  (6 months) Los Gatos, CA Managed subscriptions and non-member experience on devices including game consoles, smart TVs, DVD players, mobile phones and tablets. Launched Apple TV/Netflix Signup from start to finish in 4 months. Senior Engineering Manager Google Inc January 2007  \u2013  November 2011  (4 years 11 months) Managed Gmail frontend and middle tier engineering team. Areas include core infrastructure, consumer and enterprise features, team productivity, offline, release process, and overall coordination. \n \nManaged Android Digital Media Business/Merchandising Tools. Senior Engineering Manager Google Inc January 2007  \u2013  November 2011  (4 years 11 months) Managed Gmail frontend and middle tier engineering team. Areas include core infrastructure, consumer and enterprise features, team productivity, offline, release process, and overall coordination. \n \nManaged Android Digital Media Business/Merchandising Tools. Senior Engineering Manager Yahoo July 2004  \u2013  September 2006  (2 years 3 months) Managed engineering including development, qa and operations for Yahoo Personals, serving over 800 million pageviews/month and ~$100M in revenue. Senior Engineering Manager Yahoo July 2004  \u2013  September 2006  (2 years 3 months) Managed engineering including development, qa and operations for Yahoo Personals, serving over 800 million pageviews/month and ~$100M in revenue. VP Engineering and Operations Audasis Corporation 2003  \u2013  2004  (1 year) Healthcare Business Process Outsourcing. \n \nManaged engineering and outsourcing processes in operations and quality across offices in India, Las Vegas and Santa Clara with 40 employees. VP Engineering and Operations Audasis Corporation 2003  \u2013  2004  (1 year) Healthcare Business Process Outsourcing. \n \nManaged engineering and outsourcing processes in operations and quality across offices in India, Las Vegas and Santa Clara with 40 employees. Senior Project Manager QAD Inc. 2002  \u2013  2003  (1 year) Managed turn-around and operational excellence. Responsible for all processes and projects for eQ team of 40 professionals (60 indirectly) globally at 5 locations in 4 countries including USA, India, Ireland and Netherlands. \n \nDirected team to reverse the trend of project slips, budget overrun and team fatigue by establishing agile project management processes and improving development and QA processes. Senior Project Manager QAD Inc. 2002  \u2013  2003  (1 year) Managed turn-around and operational excellence. Responsible for all processes and projects for eQ team of 40 professionals (60 indirectly) globally at 5 locations in 4 countries including USA, India, Ireland and Netherlands. \n \nDirected team to reverse the trend of project slips, budget overrun and team fatigue by establishing agile project management processes and improving development and QA processes. Founder, CEO & VP of Engineering Citium Inc. 1998  \u2013  2002  (4 years) San Francisco Bay Area Vision and execution - of Citium Promotions System \u2013 a suite of web-based private label enterprise software applications for promotions management for media companies running on Linux and Windows. \n \nResponsible for managing all aspects of the company including funding, partnerships, sales, product and engineering.  \n Founder, CEO & VP of Engineering Citium Inc. 1998  \u2013  2002  (4 years) San Francisco Bay Area Vision and execution - of Citium Promotions System \u2013 a suite of web-based private label enterprise software applications for promotions management for media companies running on Linux and Windows. \n \nResponsible for managing all aspects of the company including funding, partnerships, sales, product and engineering.  \n Director of Engineering TekFocus Corporation 1995  \u2013  1998  (3 years) Vision and Execution - AMP \u2013 an Application Middleware Platform, EasyManager \u2013 a 5-Star rated Windows based personal information manager, and, professional services arm providing consulting services to fortune 500 companies for web-based and client server products. \n \nResponsible for managing a global engineering team of 40 professionals delivering products and professional services projects on time with stringent quality standards. Responsible for continuous productivity improvement Director of Engineering TekFocus Corporation 1995  \u2013  1998  (3 years) Vision and Execution - AMP \u2013 an Application Middleware Platform, EasyManager \u2013 a 5-Star rated Windows based personal information manager, and, professional services arm providing consulting services to fortune 500 companies for web-based and client server products. \n \nResponsible for managing a global engineering team of 40 professionals delivering products and professional services projects on time with stringent quality standards. Responsible for continuous productivity improvement Senior Software Engineer Make Systems, Inc. 1992  \u2013  1995  (3 years) Responsible for architecting and implementing an object management framework on which over six different loosely coupled applications were built that made up the NetMaker XA suite. \n \nArchitected and developed an interpretive extensible objects management framework \u2013 similar to Java \u2013 with automatic garbage collection pointer management, separation of business logic and view layers, synchronization, object load/store, serialization, multi-level undo/redo, dynamic class extension and more. \n \nTrained and guided over 15 professionals. Senior Software Engineer Make Systems, Inc. 1992  \u2013  1995  (3 years) Responsible for architecting and implementing an object management framework on which over six different loosely coupled applications were built that made up the NetMaker XA suite. \n \nArchitected and developed an interpretive extensible objects management framework \u2013 similar to Java \u2013 with automatic garbage collection pointer management, separation of business logic and view layers, synchronization, object load/store, serialization, multi-level undo/redo, dynamic class extension and more. \n \nTrained and guided over 15 professionals. Senior CAD Engineer Intel Corporation 1988  \u2013  1992  (4 years) Led 4 engineers. Redesigned chip layout verification software system into a distributed verification software system using networked SUN workstations to reduce verification time by as much as 800%. Senior CAD Engineer Intel Corporation 1988  \u2013  1992  (4 years) Led 4 engineers. Redesigned chip layout verification software system into a distributed verification software system using networked SUN workstations to reduce verification time by as much as 800%. Skills Distributed Systems Scalability Java Engineering Web Applications Software Engineering XML MySQL JavaScript Software Lifecycle Cross-functional Team... C++ Quality Assurance Apache Training Coaching Mobile Applications Tomcat SOAP Enterprise Software Engineering Management Linux Continuous Delivery Python Cloud Computing Amazon Web Services... Software Development Agile Methodologies Start-ups SaaS Management Web Technologies System Architecture Product Innovation Engineering Leadership See 20+ \u00a0 \u00a0 See less Skills  Distributed Systems Scalability Java Engineering Web Applications Software Engineering XML MySQL JavaScript Software Lifecycle Cross-functional Team... C++ Quality Assurance Apache Training Coaching Mobile Applications Tomcat SOAP Enterprise Software Engineering Management Linux Continuous Delivery Python Cloud Computing Amazon Web Services... Software Development Agile Methodologies Start-ups SaaS Management Web Technologies System Architecture Product Innovation Engineering Leadership See 20+ \u00a0 \u00a0 See less Distributed Systems Scalability Java Engineering Web Applications Software Engineering XML MySQL JavaScript Software Lifecycle Cross-functional Team... C++ Quality Assurance Apache Training Coaching Mobile Applications Tomcat SOAP Enterprise Software Engineering Management Linux Continuous Delivery Python Cloud Computing Amazon Web Services... Software Development Agile Methodologies Start-ups SaaS Management Web Technologies System Architecture Product Innovation Engineering Leadership See 20+ \u00a0 \u00a0 See less Distributed Systems Scalability Java Engineering Web Applications Software Engineering XML MySQL JavaScript Software Lifecycle Cross-functional Team... C++ Quality Assurance Apache Training Coaching Mobile Applications Tomcat SOAP Enterprise Software Engineering Management Linux Continuous Delivery Python Cloud Computing Amazon Web Services... Software Development Agile Methodologies Start-ups SaaS Management Web Technologies System Architecture Product Innovation Engineering Leadership See 20+ \u00a0 \u00a0 See less Honors & Awards ", "Summary Senior CAD Engineer with 10 years experience in mask manufacturing. Experience includes involvement in the selection of new software for mask data preparation as well as sustaining and continous improvement activities post-deployment. Specialties:-Expertise in EDA tool software (Mentor MDP, Synopsys CATS) \n-In depth knowledge of alternating phase shift masks (APSM) \n-Understanding of plasma etching for masks (chrome and quartz) \n-Extensive experience in providing CAD Software training to Mask Tapeout and Intergration engineer teams Summary Senior CAD Engineer with 10 years experience in mask manufacturing. Experience includes involvement in the selection of new software for mask data preparation as well as sustaining and continous improvement activities post-deployment. Specialties:-Expertise in EDA tool software (Mentor MDP, Synopsys CATS) \n-In depth knowledge of alternating phase shift masks (APSM) \n-Understanding of plasma etching for masks (chrome and quartz) \n-Extensive experience in providing CAD Software training to Mask Tapeout and Intergration engineer teams Senior CAD Engineer with 10 years experience in mask manufacturing. Experience includes involvement in the selection of new software for mask data preparation as well as sustaining and continous improvement activities post-deployment. Specialties:-Expertise in EDA tool software (Mentor MDP, Synopsys CATS) \n-In depth knowledge of alternating phase shift masks (APSM) \n-Understanding of plasma etching for masks (chrome and quartz) \n-Extensive experience in providing CAD Software training to Mask Tapeout and Intergration engineer teams Senior CAD Engineer with 10 years experience in mask manufacturing. Experience includes involvement in the selection of new software for mask data preparation as well as sustaining and continous improvement activities post-deployment. Specialties:-Expertise in EDA tool software (Mentor MDP, Synopsys CATS) \n-In depth knowledge of alternating phase shift masks (APSM) \n-Understanding of plasma etching for masks (chrome and quartz) \n-Extensive experience in providing CAD Software training to Mask Tapeout and Intergration engineer teams Experience Senior CAD Engineer Intel Corporation June 1998  \u2013 Present (17 years 3 months) Senior CAD Engineer Intel Corporation June 1998  \u2013 Present (17 years 3 months) Senior CAD Engineer Intel Corporation June 1998  \u2013 Present (17 years 3 months) Education Cornell University MEng,  Chemical Engineering 1997  \u2013 1998 Cornell University BS,  Chemical Engineering 1993  \u2013 1997 Cornell University MEng,  Chemical Engineering 1997  \u2013 1998 Cornell University MEng,  Chemical Engineering 1997  \u2013 1998 Cornell University MEng,  Chemical Engineering 1997  \u2013 1998 Cornell University BS,  Chemical Engineering 1993  \u2013 1997 Cornell University BS,  Chemical Engineering 1993  \u2013 1997 Cornell University BS,  Chemical Engineering 1993  \u2013 1997 ", "Summary I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. Summary I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. I manage a team of software engineers to deliver industry leading solutions for analog design automation on latest technology node at Intel. \n \nI also coordinate with advanced device research group for evaluation of technology options with 7-10 years horizon. \n \nMy background is in CAD (PhD research), and I also have experience in leading a team of designers, layout engineers across the globe to manage test chip design and layout collateral, deliver test chip integration solution to test advanced manufacturing and packaging features. \n \nI also work with academia to help focus research efforts for better alignment with Intel's roadmap and also facilitate technology transfer from academia to Intel. Experience Staff, Strategic Projects Group Intel Corporation March 2015  \u2013 Present (6 months) Santa Clara, CA Engineering Manager / Team Lead Intel Corporation March 2014  \u2013  March 2015  (1 year 1 month) San Francisco Bay Area I manage a small team of engineers with a goal of delivering analog automation solutions. I also continue coordinate with the advanced device research group within Intel to help evaluate technology options with 7-10 years horizon. Staff CAD Engineer Intel Corporation 2010  \u2013  2014  (4 years) Santa Clara, CA, United States Senior CAD Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Santa Clara, CA, United States Graduate Assistant University of Illinois at Chicago August 2005  \u2013  May 2006  (10 months) Database maintenance for the timetable/scheduling services department and Teaching and Learning Center. Summer Intern Intel Corporation May 2004  \u2013  August 2004  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2003  \u2013  August 2003  (4 months) CAD algorithms development and deployment. Lecturer Regional Engg. College, Surat. August 1999  \u2013  May 2000  (10 months) Teaching basic courses in Electrical Engineering. Staff, Strategic Projects Group Intel Corporation March 2015  \u2013 Present (6 months) Santa Clara, CA Staff, Strategic Projects Group Intel Corporation March 2015  \u2013 Present (6 months) Santa Clara, CA Engineering Manager / Team Lead Intel Corporation March 2014  \u2013  March 2015  (1 year 1 month) San Francisco Bay Area I manage a small team of engineers with a goal of delivering analog automation solutions. I also continue coordinate with the advanced device research group within Intel to help evaluate technology options with 7-10 years horizon. Engineering Manager / Team Lead Intel Corporation March 2014  \u2013  March 2015  (1 year 1 month) San Francisco Bay Area I manage a small team of engineers with a goal of delivering analog automation solutions. I also continue coordinate with the advanced device research group within Intel to help evaluate technology options with 7-10 years horizon. Staff CAD Engineer Intel Corporation 2010  \u2013  2014  (4 years) Santa Clara, CA, United States Staff CAD Engineer Intel Corporation 2010  \u2013  2014  (4 years) Santa Clara, CA, United States Senior CAD Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Santa Clara, CA, United States Senior CAD Engineer Intel Corporation August 2006  \u2013  April 2010  (3 years 9 months) Santa Clara, CA, United States Graduate Assistant University of Illinois at Chicago August 2005  \u2013  May 2006  (10 months) Database maintenance for the timetable/scheduling services department and Teaching and Learning Center. Graduate Assistant University of Illinois at Chicago August 2005  \u2013  May 2006  (10 months) Database maintenance for the timetable/scheduling services department and Teaching and Learning Center. Summer Intern Intel Corporation May 2004  \u2013  August 2004  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2004  \u2013  August 2004  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2003  \u2013  August 2003  (4 months) CAD algorithms development and deployment. Summer Intern Intel Corporation May 2003  \u2013  August 2003  (4 months) CAD algorithms development and deployment. Lecturer Regional Engg. College, Surat. August 1999  \u2013  May 2000  (10 months) Teaching basic courses in Electrical Engineering. Lecturer Regional Engg. College, Surat. August 1999  \u2013  May 2000  (10 months) Teaching basic courses in Electrical Engineering. Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Gujarati Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less Skills  EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less EDA Algorithms TCL SoC C++ Optimization Physical Design Manufacturing Process... VLSI Microprocessors Analog Verilog Semiconductors Debugging Testing Perl C IC Engineering Management Software Engineering Research Nanostructures See 7+ \u00a0 \u00a0 See less Education University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 University of Illinois at Chicago PhD,  Computer Science 2000  \u2013 2006 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 Regional Engg. College. Surat, Gujarat B.E.,  Electrical Engineering 1995  \u2013 1999 ", "", "Summary Rudrasen is a technology & game consultant at, focused on mobile apps and casual games. He also Business Consultant for Blazeclan Technologies. \nHe has 12+ years of experience with computing giants such as Intel Corp. as well as other Silicon Valley consumer internet and video game startups.  \nRudrasen's expertise is in software consulting & development for enterprise, consumer apps and games. He also advises startups on design, business strategy, team management and culture. With a M.S. in Computer Science from Syracuse University, he is a technology enthusiast, consultant and self styled game designer.  \n \nProficiencies: \nGamification \nGame Consulting ( Design, Production, Engineering) \nProduct Evangelism \nProduct Architecture \nSoftware Consulting (architecture & RAD) \nIT Strategy & Business Model canvas  \nGame design and concept development Summary Rudrasen is a technology & game consultant at, focused on mobile apps and casual games. He also Business Consultant for Blazeclan Technologies. \nHe has 12+ years of experience with computing giants such as Intel Corp. as well as other Silicon Valley consumer internet and video game startups.  \nRudrasen's expertise is in software consulting & development for enterprise, consumer apps and games. He also advises startups on design, business strategy, team management and culture. With a M.S. in Computer Science from Syracuse University, he is a technology enthusiast, consultant and self styled game designer.  \n \nProficiencies: \nGamification \nGame Consulting ( Design, Production, Engineering) \nProduct Evangelism \nProduct Architecture \nSoftware Consulting (architecture & RAD) \nIT Strategy & Business Model canvas  \nGame design and concept development Rudrasen is a technology & game consultant at, focused on mobile apps and casual games. He also Business Consultant for Blazeclan Technologies. \nHe has 12+ years of experience with computing giants such as Intel Corp. as well as other Silicon Valley consumer internet and video game startups.  \nRudrasen's expertise is in software consulting & development for enterprise, consumer apps and games. He also advises startups on design, business strategy, team management and culture. With a M.S. in Computer Science from Syracuse University, he is a technology enthusiast, consultant and self styled game designer.  \n \nProficiencies: \nGamification \nGame Consulting ( Design, Production, Engineering) \nProduct Evangelism \nProduct Architecture \nSoftware Consulting (architecture & RAD) \nIT Strategy & Business Model canvas  \nGame design and concept development Rudrasen is a technology & game consultant at, focused on mobile apps and casual games. He also Business Consultant for Blazeclan Technologies. \nHe has 12+ years of experience with computing giants such as Intel Corp. as well as other Silicon Valley consumer internet and video game startups.  \nRudrasen's expertise is in software consulting & development for enterprise, consumer apps and games. He also advises startups on design, business strategy, team management and culture. With a M.S. in Computer Science from Syracuse University, he is a technology enthusiast, consultant and self styled game designer.  \n \nProficiencies: \nGamification \nGame Consulting ( Design, Production, Engineering) \nProduct Evangelism \nProduct Architecture \nSoftware Consulting (architecture & RAD) \nIT Strategy & Business Model canvas  \nGame design and concept development Experience Executive Director Siddhanath Yoga Sangh January 2011  \u2013 Present (4 years 8 months) San Francisco Bay Area Founder & CEO 7 Level Studios June 2010  \u2013 Present (5 years 3 months) Pune Area, India Business Consultant BlazeClan Technologies Pvt. Ltd. August 2014  \u2013  August 2015  (1 year 1 month) Pune Area, India Tech Lead and Game designer Agni Interactive, Inc. January 2011  \u2013  November 2011  (11 months) Hyderabad Area, India, Pune , Bay Area Sr. Software Engineer - QA Gazillion Entertainment December 2008  \u2013  November 2010  (2 years) QA Engineer Slipgate Ironworks August 2008  \u2013  December 2008  (5 months) Senior Software Engineer - Fast track Genius.com January 2008  \u2013  July 2008  (7 months) Senior Software Engineer / Senior Application Engineer / Customer Manager Intel Corporation / Design Technology June 2004  \u2013  March 2007  (2 years 10 months) Senior CAD Engineer Intel Corporation February 2000  \u2013  June 2004  (4 years 5 months) Member of Technical Staff Persistent System Pvt. Ltd. 1997  \u2013  1998  (1 year) Member of Technical Staff Persistent Systems Pvt Ltd. 1997  \u2013  1998  (1 year) Member of Technical Staff Persistent Systems 1997  \u2013  1998  (1 year) engineer PICT 1993  \u2013  1997  (4 years) Executive Director Siddhanath Yoga Sangh January 2011  \u2013 Present (4 years 8 months) San Francisco Bay Area Executive Director Siddhanath Yoga Sangh January 2011  \u2013 Present (4 years 8 months) San Francisco Bay Area Founder & CEO 7 Level Studios June 2010  \u2013 Present (5 years 3 months) Pune Area, India Founder & CEO 7 Level Studios June 2010  \u2013 Present (5 years 3 months) Pune Area, India Business Consultant BlazeClan Technologies Pvt. Ltd. August 2014  \u2013  August 2015  (1 year 1 month) Pune Area, India Business Consultant BlazeClan Technologies Pvt. Ltd. August 2014  \u2013  August 2015  (1 year 1 month) Pune Area, India Tech Lead and Game designer Agni Interactive, Inc. January 2011  \u2013  November 2011  (11 months) Hyderabad Area, India, Pune , Bay Area Tech Lead and Game designer Agni Interactive, Inc. January 2011  \u2013  November 2011  (11 months) Hyderabad Area, India, Pune , Bay Area Sr. Software Engineer - QA Gazillion Entertainment December 2008  \u2013  November 2010  (2 years) Sr. Software Engineer - QA Gazillion Entertainment December 2008  \u2013  November 2010  (2 years) QA Engineer Slipgate Ironworks August 2008  \u2013  December 2008  (5 months) QA Engineer Slipgate Ironworks August 2008  \u2013  December 2008  (5 months) Senior Software Engineer - Fast track Genius.com January 2008  \u2013  July 2008  (7 months) Senior Software Engineer - Fast track Genius.com January 2008  \u2013  July 2008  (7 months) Senior Software Engineer / Senior Application Engineer / Customer Manager Intel Corporation / Design Technology June 2004  \u2013  March 2007  (2 years 10 months) Senior Software Engineer / Senior Application Engineer / Customer Manager Intel Corporation / Design Technology June 2004  \u2013  March 2007  (2 years 10 months) Senior CAD Engineer Intel Corporation February 2000  \u2013  June 2004  (4 years 5 months) Senior CAD Engineer Intel Corporation February 2000  \u2013  June 2004  (4 years 5 months) Member of Technical Staff Persistent System Pvt. Ltd. 1997  \u2013  1998  (1 year) Member of Technical Staff Persistent System Pvt. Ltd. 1997  \u2013  1998  (1 year) Member of Technical Staff Persistent Systems Pvt Ltd. 1997  \u2013  1998  (1 year) Member of Technical Staff Persistent Systems Pvt Ltd. 1997  \u2013  1998  (1 year) Member of Technical Staff Persistent Systems 1997  \u2013  1998  (1 year) Member of Technical Staff Persistent Systems 1997  \u2013  1998  (1 year) engineer PICT 1993  \u2013  1997  (4 years) engineer PICT 1993  \u2013  1997  (4 years) Languages English Full professional proficiency Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency Sanskrit Elementary proficiency English Full professional proficiency Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency Sanskrit Elementary proficiency English Full professional proficiency Hindi Native or bilingual proficiency Marathi Native or bilingual proficiency Sanskrit Elementary proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Management Amazon Web Services... Software Design Game Design Business Development Gamification Software Development Cloud Computing Solution Architecture Software Consulting Big Data Mobile Games Public Speaking Game Development Technology Evangelist Software Engineering Video Games Start-ups Mobile Applications Rapid Prototyping Start-up Consulting Simulations C# Casual Games Video Game Production Agile Methodologies Game Mechanics Cross-functional Team... Python Lean Startup Requirements Analysis Product Management Visionary Thinking Technical Training Creativity Linux Mobile Devices Unity3D Computer Games Social Games OOP Web Applications Gameplay Quality Assurance User Interface Toastmasters Systems Thinking Consulting See 33+ \u00a0 \u00a0 See less Skills  Management Amazon Web Services... Software Design Game Design Business Development Gamification Software Development Cloud Computing Solution Architecture Software Consulting Big Data Mobile Games Public Speaking Game Development Technology Evangelist Software Engineering Video Games Start-ups Mobile Applications Rapid Prototyping Start-up Consulting Simulations C# Casual Games Video Game Production Agile Methodologies Game Mechanics Cross-functional Team... Python Lean Startup Requirements Analysis Product Management Visionary Thinking Technical Training Creativity Linux Mobile Devices Unity3D Computer Games Social Games OOP Web Applications Gameplay Quality Assurance User Interface Toastmasters Systems Thinking Consulting See 33+ \u00a0 \u00a0 See less Management Amazon Web Services... Software Design Game Design Business Development Gamification Software Development Cloud Computing Solution Architecture Software Consulting Big Data Mobile Games Public Speaking Game Development Technology Evangelist Software Engineering Video Games Start-ups Mobile Applications Rapid Prototyping Start-up Consulting Simulations C# Casual Games Video Game Production Agile Methodologies Game Mechanics Cross-functional Team... Python Lean Startup Requirements Analysis Product Management Visionary Thinking Technical Training Creativity Linux Mobile Devices Unity3D Computer Games Social Games OOP Web Applications Gameplay Quality Assurance User Interface Toastmasters Systems Thinking Consulting See 33+ \u00a0 \u00a0 See less Management Amazon Web Services... Software Design Game Design Business Development Gamification Software Development Cloud Computing Solution Architecture Software Consulting Big Data Mobile Games Public Speaking Game Development Technology Evangelist Software Engineering Video Games Start-ups Mobile Applications Rapid Prototyping Start-up Consulting Simulations C# Casual Games Video Game Production Agile Methodologies Game Mechanics Cross-functional Team... Python Lean Startup Requirements Analysis Product Management Visionary Thinking Technical Training Creativity Linux Mobile Devices Unity3D Computer Games Social Games OOP Web Applications Gameplay Quality Assurance User Interface Toastmasters Systems Thinking Consulting See 33+ \u00a0 \u00a0 See less Education Syracuse University M.S.,  Computer Science 1998  \u2013 1999 PICT, Pune B.E.,  Computer Engineering 1993  \u2013 1997 Second year engineering  \n\u2022\tDeveloped Networked Queue Simulation used to simulate facilities (servers) of a hospital. An event based simulation that would generate profile data for each server for a certain time run. Developed in C, won second prize in Inter-State software competition at Walchand Engineering College (Vision'95). Activities and Societies:\u00a0 Undergraduate Assistant & IEEE member\nSociety of Computer Technology and Research\n\u2022\tSetup 50-computer network for 'Concept' & 'Impetus'. (PICT\u2019s annual Inter-College Exhibition cum Competition) Installed and maintained the LAN Hardware and software\n\u2022\tSummer job ,  marketing software and training course.\n\u2022\tConducted week long Linux Workshop. Taught two batches of 32 students about networking ,  the OS ,  system tools ,  usage ,  & shell programming. Pune Institute of Computer Technology B.E. Computer,  Computer Engineering 1993  \u2013 1997 University of Pune BE,  computers 1993  \u2013 1997 Loyola High School Syracuse University M.S.,  Computer Science 1998  \u2013 1999 Syracuse University M.S.,  Computer Science 1998  \u2013 1999 Syracuse University M.S.,  Computer Science 1998  \u2013 1999 PICT, Pune B.E.,  Computer Engineering 1993  \u2013 1997 Second year engineering  \n\u2022\tDeveloped Networked Queue Simulation used to simulate facilities (servers) of a hospital. An event based simulation that would generate profile data for each server for a certain time run. Developed in C, won second prize in Inter-State software competition at Walchand Engineering College (Vision'95). Activities and Societies:\u00a0 Undergraduate Assistant & IEEE member\nSociety of Computer Technology and Research\n\u2022\tSetup 50-computer network for 'Concept' & 'Impetus'. (PICT\u2019s annual Inter-College Exhibition cum Competition) Installed and maintained the LAN Hardware and software\n\u2022\tSummer job ,  marketing software and training course.\n\u2022\tConducted week long Linux Workshop. Taught two batches of 32 students about networking ,  the OS ,  system tools ,  usage ,  & shell programming. PICT, Pune B.E.,  Computer Engineering 1993  \u2013 1997 Second year engineering  \n\u2022\tDeveloped Networked Queue Simulation used to simulate facilities (servers) of a hospital. An event based simulation that would generate profile data for each server for a certain time run. Developed in C, won second prize in Inter-State software competition at Walchand Engineering College (Vision'95). Activities and Societies:\u00a0 Undergraduate Assistant & IEEE member\nSociety of Computer Technology and Research\n\u2022\tSetup 50-computer network for 'Concept' & 'Impetus'. (PICT\u2019s annual Inter-College Exhibition cum Competition) Installed and maintained the LAN Hardware and software\n\u2022\tSummer job ,  marketing software and training course.\n\u2022\tConducted week long Linux Workshop. Taught two batches of 32 students about networking ,  the OS ,  system tools ,  usage ,  & shell programming. PICT, Pune B.E.,  Computer Engineering 1993  \u2013 1997 Second year engineering  \n\u2022\tDeveloped Networked Queue Simulation used to simulate facilities (servers) of a hospital. An event based simulation that would generate profile data for each server for a certain time run. Developed in C, won second prize in Inter-State software competition at Walchand Engineering College (Vision'95). Activities and Societies:\u00a0 Undergraduate Assistant & IEEE member\nSociety of Computer Technology and Research\n\u2022\tSetup 50-computer network for 'Concept' & 'Impetus'. (PICT\u2019s annual Inter-College Exhibition cum Competition) Installed and maintained the LAN Hardware and software\n\u2022\tSummer job ,  marketing software and training course.\n\u2022\tConducted week long Linux Workshop. Taught two batches of 32 students about networking ,  the OS ,  system tools ,  usage ,  & shell programming. Pune Institute of Computer Technology B.E. Computer,  Computer Engineering 1993  \u2013 1997 Pune Institute of Computer Technology B.E. Computer,  Computer Engineering 1993  \u2013 1997 Pune Institute of Computer Technology B.E. Computer,  Computer Engineering 1993  \u2013 1997 University of Pune BE,  computers 1993  \u2013 1997 University of Pune BE,  computers 1993  \u2013 1997 University of Pune BE,  computers 1993  \u2013 1997 Loyola High School Loyola High School Loyola High School Honors & Awards ", "Summary * 12+ years of professional experience in computational mechanics \n* Outstanding analytical, numerical and modeling skills \n* Expert in nonlinear finite element analysis with thorough knowledge of ABAQUS and ANSYS \n* Extensive experience in numerical modeling of downhole tools \n* Strong expertise in advanced topics: viscoelasticity, plasticity and fracture mechanics \n* Development and deployment of best practices and guidelines \n* Proficient in quick solution of complex problems and developing answer products for field applications \n* Well-versed in creating efficient solution workflows for repetitive problems \n* Excellent oral and written technical communication skills \n* Strong record of mentoring new hires and of team building Summary * 12+ years of professional experience in computational mechanics \n* Outstanding analytical, numerical and modeling skills \n* Expert in nonlinear finite element analysis with thorough knowledge of ABAQUS and ANSYS \n* Extensive experience in numerical modeling of downhole tools \n* Strong expertise in advanced topics: viscoelasticity, plasticity and fracture mechanics \n* Development and deployment of best practices and guidelines \n* Proficient in quick solution of complex problems and developing answer products for field applications \n* Well-versed in creating efficient solution workflows for repetitive problems \n* Excellent oral and written technical communication skills \n* Strong record of mentoring new hires and of team building * 12+ years of professional experience in computational mechanics \n* Outstanding analytical, numerical and modeling skills \n* Expert in nonlinear finite element analysis with thorough knowledge of ABAQUS and ANSYS \n* Extensive experience in numerical modeling of downhole tools \n* Strong expertise in advanced topics: viscoelasticity, plasticity and fracture mechanics \n* Development and deployment of best practices and guidelines \n* Proficient in quick solution of complex problems and developing answer products for field applications \n* Well-versed in creating efficient solution workflows for repetitive problems \n* Excellent oral and written technical communication skills \n* Strong record of mentoring new hires and of team building * 12+ years of professional experience in computational mechanics \n* Outstanding analytical, numerical and modeling skills \n* Expert in nonlinear finite element analysis with thorough knowledge of ABAQUS and ANSYS \n* Extensive experience in numerical modeling of downhole tools \n* Strong expertise in advanced topics: viscoelasticity, plasticity and fracture mechanics \n* Development and deployment of best practices and guidelines \n* Proficient in quick solution of complex problems and developing answer products for field applications \n* Well-versed in creating efficient solution workflows for repetitive problems \n* Excellent oral and written technical communication skills \n* Strong record of mentoring new hires and of team building Experience Senior Technology Advisor Halliburton August 2013  \u2013 Present (2 years 1 month) Houston, Texas Area Senior Technology Leader Halliburton May 2012  \u2013  July 2013  (1 year 3 months) Houston, Texas Area Senior Modeling and Simulation Engineer Schlumberger November 2007  \u2013  April 2012  (4 years 6 months) Houston, Texas Area Visiting Assistant Professor University of South Florida February 2005  \u2013  November 2007  (2 years 10 months) Tampa/St. Petersburg, Florida Area Senior CAD Engineer Intel Corporation June 2001  \u2013  February 2005  (3 years 9 months) Portland, Oregon Area Graduate Research Assistant Carnegie Mellon University August 1997  \u2013  May 2001  (3 years 10 months) Greater Pittsburgh Area Intern DuPont January 2000  \u2013  June 2000  (6 months) Wilmington, DE Inspection Engineer Reliance Industries Limited June 1996  \u2013  June 1997  (1 year 1 month) Patalganga, India Student Indian Institute of Technology, Delhi August 1992  \u2013  May 1996  (3 years 10 months) New Delhi Area, India Senior Technology Advisor Halliburton August 2013  \u2013 Present (2 years 1 month) Houston, Texas Area Senior Technology Advisor Halliburton August 2013  \u2013 Present (2 years 1 month) Houston, Texas Area Senior Technology Leader Halliburton May 2012  \u2013  July 2013  (1 year 3 months) Houston, Texas Area Senior Technology Leader Halliburton May 2012  \u2013  July 2013  (1 year 3 months) Houston, Texas Area Senior Modeling and Simulation Engineer Schlumberger November 2007  \u2013  April 2012  (4 years 6 months) Houston, Texas Area Senior Modeling and Simulation Engineer Schlumberger November 2007  \u2013  April 2012  (4 years 6 months) Houston, Texas Area Visiting Assistant Professor University of South Florida February 2005  \u2013  November 2007  (2 years 10 months) Tampa/St. Petersburg, Florida Area Visiting Assistant Professor University of South Florida February 2005  \u2013  November 2007  (2 years 10 months) Tampa/St. Petersburg, Florida Area Senior CAD Engineer Intel Corporation June 2001  \u2013  February 2005  (3 years 9 months) Portland, Oregon Area Senior CAD Engineer Intel Corporation June 2001  \u2013  February 2005  (3 years 9 months) Portland, Oregon Area Graduate Research Assistant Carnegie Mellon University August 1997  \u2013  May 2001  (3 years 10 months) Greater Pittsburgh Area Graduate Research Assistant Carnegie Mellon University August 1997  \u2013  May 2001  (3 years 10 months) Greater Pittsburgh Area Intern DuPont January 2000  \u2013  June 2000  (6 months) Wilmington, DE Intern DuPont January 2000  \u2013  June 2000  (6 months) Wilmington, DE Inspection Engineer Reliance Industries Limited June 1996  \u2013  June 1997  (1 year 1 month) Patalganga, India Inspection Engineer Reliance Industries Limited June 1996  \u2013  June 1997  (1 year 1 month) Patalganga, India Student Indian Institute of Technology, Delhi August 1992  \u2013  May 1996  (3 years 10 months) New Delhi Area, India Student Indian Institute of Technology, Delhi August 1992  \u2013  May 1996  (3 years 10 months) New Delhi Area, India Skills ANSYS Modeling Finite Element Analysis Numerical Analysis Matlab Abaqus Computational Mechanics Mathematica Simulations Heat Transfer Materials Science MathCAD Pro Engineer Fortran Mechanical Engineering Solid Mechanics Numerical Simulation Stress Analysis Optimization Mathematical Modeling High Performance... Design of Experiments Fluid Mechanics Fracture Mechanics CAD Characterization Fluid Dynamics Thermodynamics Labview Solidworks Data Acquisition Simulink PTC Creo SolidWorks See 19+ \u00a0 \u00a0 See less Skills  ANSYS Modeling Finite Element Analysis Numerical Analysis Matlab Abaqus Computational Mechanics Mathematica Simulations Heat Transfer Materials Science MathCAD Pro Engineer Fortran Mechanical Engineering Solid Mechanics Numerical Simulation Stress Analysis Optimization Mathematical Modeling High Performance... Design of Experiments Fluid Mechanics Fracture Mechanics CAD Characterization Fluid Dynamics Thermodynamics Labview Solidworks Data Acquisition Simulink PTC Creo SolidWorks See 19+ \u00a0 \u00a0 See less ANSYS Modeling Finite Element Analysis Numerical Analysis Matlab Abaqus Computational Mechanics Mathematica Simulations Heat Transfer Materials Science MathCAD Pro Engineer Fortran Mechanical Engineering Solid Mechanics Numerical Simulation Stress Analysis Optimization Mathematical Modeling High Performance... Design of Experiments Fluid Mechanics Fracture Mechanics CAD Characterization Fluid Dynamics Thermodynamics Labview Solidworks Data Acquisition Simulink PTC Creo SolidWorks See 19+ \u00a0 \u00a0 See less ANSYS Modeling Finite Element Analysis Numerical Analysis Matlab Abaqus Computational Mechanics Mathematica Simulations Heat Transfer Materials Science MathCAD Pro Engineer Fortran Mechanical Engineering Solid Mechanics Numerical Simulation Stress Analysis Optimization Mathematical Modeling High Performance... Design of Experiments Fluid Mechanics Fracture Mechanics CAD Characterization Fluid Dynamics Thermodynamics Labview Solidworks Data Acquisition Simulink PTC Creo SolidWorks See 19+ \u00a0 \u00a0 See less Education Carnegie Mellon University Ph.D.,  Computational Mechanics 1999  \u2013 2001 Carnegie Mellon University MS,  Computational Mechanics 1997  \u2013 1999 Indian Institute of Technology, Delhi B. Tech.,  Mechanical Engineering 1992  \u2013 1996 Kendriya Vidyalaya Carnegie Mellon University Ph.D.,  Computational Mechanics 1999  \u2013 2001 Carnegie Mellon University Ph.D.,  Computational Mechanics 1999  \u2013 2001 Carnegie Mellon University Ph.D.,  Computational Mechanics 1999  \u2013 2001 Carnegie Mellon University MS,  Computational Mechanics 1997  \u2013 1999 Carnegie Mellon University MS,  Computational Mechanics 1997  \u2013 1999 Carnegie Mellon University MS,  Computational Mechanics 1997  \u2013 1999 Indian Institute of Technology, Delhi B. Tech.,  Mechanical Engineering 1992  \u2013 1996 Indian Institute of Technology, Delhi B. Tech.,  Mechanical Engineering 1992  \u2013 1996 Indian Institute of Technology, Delhi B. Tech.,  Mechanical Engineering 1992  \u2013 1996 Kendriya Vidyalaya Kendriya Vidyalaya Kendriya Vidyalaya Honors & Awards Padmashree Manmohan Award Department of Mechanical Engineering August 1996 TCAD Departmental Award Intel Corporation December 2002 Technology Manufacturing Group Excellence Award Intel Corporation September 2004 Leighton E. and Margaret W. Orr Award ASME Applied Materials Division November 2004 Padmashree Manmohan Award Department of Mechanical Engineering August 1996 Padmashree Manmohan Award Department of Mechanical Engineering August 1996 Padmashree Manmohan Award Department of Mechanical Engineering August 1996 TCAD Departmental Award Intel Corporation December 2002 TCAD Departmental Award Intel Corporation December 2002 TCAD Departmental Award Intel Corporation December 2002 Technology Manufacturing Group Excellence Award Intel Corporation September 2004 Technology Manufacturing Group Excellence Award Intel Corporation September 2004 Technology Manufacturing Group Excellence Award Intel Corporation September 2004 Leighton E. and Margaret W. Orr Award ASME Applied Materials Division November 2004 Leighton E. and Margaret W. Orr Award ASME Applied Materials Division November 2004 Leighton E. and Margaret W. Orr Award ASME Applied Materials Division November 2004 ", "Summary Starting my own firm in financial services software business,  \n* Implementing various trading strategies on a newly constructed trading platform. \n* The platform provides cutting edge software technologies for investment firms. \n \nPAST: \nMore than 20 years of experience in SW development throughout the entire product life cycle, Working across many domains, geographies, operating systems, paradigms, people, cultures.  \n \nLike challenges of all sorts, never declined one, taking pride in high success rate of projects I took part of, call it luck? sometimes...... \n \nProfessional interests include - computational analysis, HPC, and hacking my way in the ever evolving software industry. Summary Starting my own firm in financial services software business,  \n* Implementing various trading strategies on a newly constructed trading platform. \n* The platform provides cutting edge software technologies for investment firms. \n \nPAST: \nMore than 20 years of experience in SW development throughout the entire product life cycle, Working across many domains, geographies, operating systems, paradigms, people, cultures.  \n \nLike challenges of all sorts, never declined one, taking pride in high success rate of projects I took part of, call it luck? sometimes...... \n \nProfessional interests include - computational analysis, HPC, and hacking my way in the ever evolving software industry. Starting my own firm in financial services software business,  \n* Implementing various trading strategies on a newly constructed trading platform. \n* The platform provides cutting edge software technologies for investment firms. \n \nPAST: \nMore than 20 years of experience in SW development throughout the entire product life cycle, Working across many domains, geographies, operating systems, paradigms, people, cultures.  \n \nLike challenges of all sorts, never declined one, taking pride in high success rate of projects I took part of, call it luck? sometimes...... \n \nProfessional interests include - computational analysis, HPC, and hacking my way in the ever evolving software industry. Starting my own firm in financial services software business,  \n* Implementing various trading strategies on a newly constructed trading platform. \n* The platform provides cutting edge software technologies for investment firms. \n \nPAST: \nMore than 20 years of experience in SW development throughout the entire product life cycle, Working across many domains, geographies, operating systems, paradigms, people, cultures.  \n \nLike challenges of all sorts, never declined one, taking pride in high success rate of projects I took part of, call it luck? sometimes...... \n \nProfessional interests include - computational analysis, HPC, and hacking my way in the ever evolving software industry. Experience Founder LIGHT MONEY SOFTWARE SERVICES 2015 September 2014  \u2013 Present (1 year) Senior CAD Engineer Intel Corporation March 2007  \u2013  August 2014  (7 years 6 months) Adjunct teacher - VLSI lab Technion - Israel Institute of Technology July 1999  \u2013  August 2014  (15 years 2 months) Haifa, Israel CAD Engineer Intel Corporation December 1996  \u2013  March 2007  (10 years 4 months) Israel Computer Operator IBM March 1992  \u2013  July 1993  (1 year 5 months) Founder LIGHT MONEY SOFTWARE SERVICES 2015 September 2014  \u2013 Present (1 year) Founder LIGHT MONEY SOFTWARE SERVICES 2015 September 2014  \u2013 Present (1 year) Senior CAD Engineer Intel Corporation March 2007  \u2013  August 2014  (7 years 6 months) Senior CAD Engineer Intel Corporation March 2007  \u2013  August 2014  (7 years 6 months) Adjunct teacher - VLSI lab Technion - Israel Institute of Technology July 1999  \u2013  August 2014  (15 years 2 months) Haifa, Israel Adjunct teacher - VLSI lab Technion - Israel Institute of Technology July 1999  \u2013  August 2014  (15 years 2 months) Haifa, Israel CAD Engineer Intel Corporation December 1996  \u2013  March 2007  (10 years 4 months) Israel CAD Engineer Intel Corporation December 1996  \u2013  March 2007  (10 years 4 months) Israel Computer Operator IBM March 1992  \u2013  July 1993  (1 year 5 months) Computer Operator IBM March 1992  \u2013  July 1993  (1 year 5 months) Languages English Native or bilingual proficiency Romanian Limited working proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Romanian Limited working proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Romanian Limited working proficiency Hebrew Native or bilingual proficiency Native or bilingual proficiency Limited working proficiency Native or bilingual proficiency Skills Quantitative Finance Automated Trading Software Development C++ Software Engineering Algorithms Multithreading Linux Debugging Object Oriented Design System Architecture Entrepreneurship Software Design CAD Distributed Systems Financial Analysis Intel Algorithm Design Computer Architecture C Python Formal Verification OOP Software Product... Verilog Hardware Functional Verification Database Design MySQL Simulations Distributed Applications Data Management Large Systems... Financial Services Business Development Mentoring New Hires Professional Mentoring See 22+ \u00a0 \u00a0 See less Skills  Quantitative Finance Automated Trading Software Development C++ Software Engineering Algorithms Multithreading Linux Debugging Object Oriented Design System Architecture Entrepreneurship Software Design CAD Distributed Systems Financial Analysis Intel Algorithm Design Computer Architecture C Python Formal Verification OOP Software Product... Verilog Hardware Functional Verification Database Design MySQL Simulations Distributed Applications Data Management Large Systems... Financial Services Business Development Mentoring New Hires Professional Mentoring See 22+ \u00a0 \u00a0 See less Quantitative Finance Automated Trading Software Development C++ Software Engineering Algorithms Multithreading Linux Debugging Object Oriented Design System Architecture Entrepreneurship Software Design CAD Distributed Systems Financial Analysis Intel Algorithm Design Computer Architecture C Python Formal Verification OOP Software Product... Verilog Hardware Functional Verification Database Design MySQL Simulations Distributed Applications Data Management Large Systems... Financial Services Business Development Mentoring New Hires Professional Mentoring See 22+ \u00a0 \u00a0 See less Quantitative Finance Automated Trading Software Development C++ Software Engineering Algorithms Multithreading Linux Debugging Object Oriented Design System Architecture Entrepreneurship Software Design CAD Distributed Systems Financial Analysis Intel Algorithm Design Computer Architecture C Python Formal Verification OOP Software Product... Verilog Hardware Functional Verification Database Design MySQL Simulations Distributed Applications Data Management Large Systems... Financial Services Business Development Mentoring New Hires Professional Mentoring See 22+ \u00a0 \u00a0 See less Education Technion-Machon Technologi Le' Israel Bsc 1990  \u2013 1997 Bosmat Technion-Machon Technologi Le' Israel Bsc 1990  \u2013 1997 Technion-Machon Technologi Le' Israel Bsc 1990  \u2013 1997 Technion-Machon Technologi Le' Israel Bsc 1990  \u2013 1997 Bosmat Bosmat Bosmat ", "Summary Design Automation engineer, I worked in design flow development, design methodology, EDA tool development and digital design. \nBecause I worked for an EDA company (cadence) as a developer of EDA tools and for leading founder companies ( Infineon/ intel) as a CAD engineer, I have a good overview of the EDA industry in the both side of the mirror.  \nMy software development background and design flow engineering background are key strength for me. In addition to my project management skills, this give me the opportunity to analyze and understand problems from a different perspective to find alternative solutions or compromise.  \nFor me the best part of my jobs is working on challenging technical issues together with design teams and experts to understand needs and find the best appropriate solutions.  \n \nSp\u00e9cialisations : Software development : C/C++, Tcl, perl, \nEDA : STA, Primetime, digital design flow \nclearcase, Project Managenemt. Summary Design Automation engineer, I worked in design flow development, design methodology, EDA tool development and digital design. \nBecause I worked for an EDA company (cadence) as a developer of EDA tools and for leading founder companies ( Infineon/ intel) as a CAD engineer, I have a good overview of the EDA industry in the both side of the mirror.  \nMy software development background and design flow engineering background are key strength for me. In addition to my project management skills, this give me the opportunity to analyze and understand problems from a different perspective to find alternative solutions or compromise.  \nFor me the best part of my jobs is working on challenging technical issues together with design teams and experts to understand needs and find the best appropriate solutions.  \n \nSp\u00e9cialisations : Software development : C/C++, Tcl, perl, \nEDA : STA, Primetime, digital design flow \nclearcase, Project Managenemt. Design Automation engineer, I worked in design flow development, design methodology, EDA tool development and digital design. \nBecause I worked for an EDA company (cadence) as a developer of EDA tools and for leading founder companies ( Infineon/ intel) as a CAD engineer, I have a good overview of the EDA industry in the both side of the mirror.  \nMy software development background and design flow engineering background are key strength for me. In addition to my project management skills, this give me the opportunity to analyze and understand problems from a different perspective to find alternative solutions or compromise.  \nFor me the best part of my jobs is working on challenging technical issues together with design teams and experts to understand needs and find the best appropriate solutions.  \n \nSp\u00e9cialisations : Software development : C/C++, Tcl, perl, \nEDA : STA, Primetime, digital design flow \nclearcase, Project Managenemt. Design Automation engineer, I worked in design flow development, design methodology, EDA tool development and digital design. \nBecause I worked for an EDA company (cadence) as a developer of EDA tools and for leading founder companies ( Infineon/ intel) as a CAD engineer, I have a good overview of the EDA industry in the both side of the mirror.  \nMy software development background and design flow engineering background are key strength for me. In addition to my project management skills, this give me the opportunity to analyze and understand problems from a different perspective to find alternative solutions or compromise.  \nFor me the best part of my jobs is working on challenging technical issues together with design teams and experts to understand needs and find the best appropriate solutions.  \n \nSp\u00e9cialisations : Software development : C/C++, Tcl, perl, \nEDA : STA, Primetime, digital design flow \nclearcase, Project Managenemt. Experience Design Flow QA Architect Intel Corporation March 2015  \u2013 Present (6 months) Sophia-Antipolis Senior CAD Engineer Intel Corporation February 2011  \u2013  March 2015  (4 years 2 months) Sophia-Antipolis Senior CAD Engineer (timing signoff methodology) Infineon Technologies AG February 2003  \u2013  January 2011  (8 years) Sophia-Antipolis Definition of internal methodologies to develop and design chips and development of the appropriate software to enable those methodologies \n- STA/timing signoff flow (definition/qualification) with primetime-SI and Talus (Magma)  \n- Design flow timing convergence.  \n- Design team support for STA and design flow methodology \n- Flow infrastructure \n- Astro (Synopsys) Gate to GDSII flow automation Software Development Engineer Cadence Design System January 2002  \u2013  February 2003  (1 year 2 months) Software Development of EDA (Computer aid Design for semiconductors) tools : Virtuoso LE / XL , Open Access Apprentice Design Automation engineer Infineon Technologies July 2000  \u2013  September 2001  (1 year 3 months) Memory characterization process automation including job scheduling, data collection and formatting \nAutomation of full custom (analog and digital) macro and IP preparation (EDA tools view generation, consistency check, ...) for re-use in semi custom flow. Stagiaire Intel - Shiva July 1999  \u2013  August 1999  (2 months) Design Flow QA Architect Intel Corporation March 2015  \u2013 Present (6 months) Sophia-Antipolis Design Flow QA Architect Intel Corporation March 2015  \u2013 Present (6 months) Sophia-Antipolis Senior CAD Engineer Intel Corporation February 2011  \u2013  March 2015  (4 years 2 months) Sophia-Antipolis Senior CAD Engineer Intel Corporation February 2011  \u2013  March 2015  (4 years 2 months) Sophia-Antipolis Senior CAD Engineer (timing signoff methodology) Infineon Technologies AG February 2003  \u2013  January 2011  (8 years) Sophia-Antipolis Definition of internal methodologies to develop and design chips and development of the appropriate software to enable those methodologies \n- STA/timing signoff flow (definition/qualification) with primetime-SI and Talus (Magma)  \n- Design flow timing convergence.  \n- Design team support for STA and design flow methodology \n- Flow infrastructure \n- Astro (Synopsys) Gate to GDSII flow automation Senior CAD Engineer (timing signoff methodology) Infineon Technologies AG February 2003  \u2013  January 2011  (8 years) Sophia-Antipolis Definition of internal methodologies to develop and design chips and development of the appropriate software to enable those methodologies \n- STA/timing signoff flow (definition/qualification) with primetime-SI and Talus (Magma)  \n- Design flow timing convergence.  \n- Design team support for STA and design flow methodology \n- Flow infrastructure \n- Astro (Synopsys) Gate to GDSII flow automation Software Development Engineer Cadence Design System January 2002  \u2013  February 2003  (1 year 2 months) Software Development of EDA (Computer aid Design for semiconductors) tools : Virtuoso LE / XL , Open Access Software Development Engineer Cadence Design System January 2002  \u2013  February 2003  (1 year 2 months) Software Development of EDA (Computer aid Design for semiconductors) tools : Virtuoso LE / XL , Open Access Apprentice Design Automation engineer Infineon Technologies July 2000  \u2013  September 2001  (1 year 3 months) Memory characterization process automation including job scheduling, data collection and formatting \nAutomation of full custom (analog and digital) macro and IP preparation (EDA tools view generation, consistency check, ...) for re-use in semi custom flow. Apprentice Design Automation engineer Infineon Technologies July 2000  \u2013  September 2001  (1 year 3 months) Memory characterization process automation including job scheduling, data collection and formatting \nAutomation of full custom (analog and digital) macro and IP preparation (EDA tools view generation, consistency check, ...) for re-use in semi custom flow. Stagiaire Intel - Shiva July 1999  \u2013  August 1999  (2 months) Stagiaire Intel - Shiva July 1999  \u2013  August 1999  (2 months) Languages Fran\u00e7ais Native or bilingual proficiency Anglais Full professional proficiency Fran\u00e7ais Native or bilingual proficiency Anglais Full professional proficiency Fran\u00e7ais Native or bilingual proficiency Anglais Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Static Timing Analysis EDA TCL Primetime Integrated Circuit... IR Drop Electromigration Redhawk Skills  Static Timing Analysis EDA TCL Primetime Integrated Circuit... IR Drop Electromigration Redhawk Static Timing Analysis EDA TCL Primetime Integrated Circuit... IR Drop Electromigration Redhawk Static Timing Analysis EDA TCL Primetime Integrated Circuit... IR Drop Electromigration Redhawk Education Polytech'Nice-Sophia (Ex ESINSA) Master / Engineer,  Micro-electronics / telecom 1996  \u2013 2001 Universit\u00e9 Nice Sophia Antipolis Engineer/master,  electronics 1996  \u2013 2001 Polytech'Nice-Sophia (Ex ESINSA) Master / Engineer,  Micro-electronics / telecom 1996  \u2013 2001 Polytech'Nice-Sophia (Ex ESINSA) Master / Engineer,  Micro-electronics / telecom 1996  \u2013 2001 Polytech'Nice-Sophia (Ex ESINSA) Master / Engineer,  Micro-electronics / telecom 1996  \u2013 2001 Universit\u00e9 Nice Sophia Antipolis Engineer/master,  electronics 1996  \u2013 2001 Universit\u00e9 Nice Sophia Antipolis Engineer/master,  electronics 1996  \u2013 2001 Universit\u00e9 Nice Sophia Antipolis Engineer/master,  electronics 1996  \u2013 2001 ", "Summary I am a professional SW engineer with >15 years of experience in multiple Electronic Design Automation domains, working on innovative tools and solutions which enable development of major Intel CPU projects. Also a voting member in the IEEE 1364/1800 committee working on the System-Verilog IEEE 1800-2005 standard \n \nSpecialties: Compiler technologies, logic simulation, hardware description languages, Design front end static checks, CDC checks and Linting. Summary I am a professional SW engineer with >15 years of experience in multiple Electronic Design Automation domains, working on innovative tools and solutions which enable development of major Intel CPU projects. Also a voting member in the IEEE 1364/1800 committee working on the System-Verilog IEEE 1800-2005 standard \n \nSpecialties: Compiler technologies, logic simulation, hardware description languages, Design front end static checks, CDC checks and Linting. I am a professional SW engineer with >15 years of experience in multiple Electronic Design Automation domains, working on innovative tools and solutions which enable development of major Intel CPU projects. Also a voting member in the IEEE 1364/1800 committee working on the System-Verilog IEEE 1800-2005 standard \n \nSpecialties: Compiler technologies, logic simulation, hardware description languages, Design front end static checks, CDC checks and Linting. I am a professional SW engineer with >15 years of experience in multiple Electronic Design Automation domains, working on innovative tools and solutions which enable development of major Intel CPU projects. Also a voting member in the IEEE 1364/1800 committee working on the System-Verilog IEEE 1800-2005 standard \n \nSpecialties: Compiler technologies, logic simulation, hardware description languages, Design front end static checks, CDC checks and Linting. Experience Senior CAD engineer Intel Corporation November 1996  \u2013 Present (18 years 10 months) Israel Development of RTL solutions and static checks \nDepartment hiring coordinator Senior CAD engineer Intel Corporation November 1996  \u2013 Present (18 years 10 months) Israel Development of RTL solutions and static checks \nDepartment hiring coordinator Senior CAD engineer Intel Corporation November 1996  \u2013 Present (18 years 10 months) Israel Development of RTL solutions and static checks \nDepartment hiring coordinator Languages English Native or bilingual proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills TCL EDA Verilog ASIC SoC SystemVerilog Compilers Intel VLSI RTL design CDC Lint Functional Verification Physical Design Static Timing Analysis Computer Architecture Debugging IC Processors Logic Design Microprocessors Perl Circuit Design Algorithms Logic Synthesis RTL coding C Software Engineering C  C# RTL Design See 16+ \u00a0 \u00a0 See less Skills  TCL EDA Verilog ASIC SoC SystemVerilog Compilers Intel VLSI RTL design CDC Lint Functional Verification Physical Design Static Timing Analysis Computer Architecture Debugging IC Processors Logic Design Microprocessors Perl Circuit Design Algorithms Logic Synthesis RTL coding C Software Engineering C  C# RTL Design See 16+ \u00a0 \u00a0 See less TCL EDA Verilog ASIC SoC SystemVerilog Compilers Intel VLSI RTL design CDC Lint Functional Verification Physical Design Static Timing Analysis Computer Architecture Debugging IC Processors Logic Design Microprocessors Perl Circuit Design Algorithms Logic Synthesis RTL coding C Software Engineering C  C# RTL Design See 16+ \u00a0 \u00a0 See less TCL EDA Verilog ASIC SoC SystemVerilog Compilers Intel VLSI RTL design CDC Lint Functional Verification Physical Design Static Timing Analysis Computer Architecture Debugging IC Processors Logic Design Microprocessors Perl Circuit Design Algorithms Logic Synthesis RTL coding C Software Engineering C  C# RTL Design See 16+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Science , 95 1996  \u2013 2001 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Science , 95 1996  \u2013 2001 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Science , 95 1996  \u2013 2001 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Science , 95 1996  \u2013 2001 ", "Summary \u2022 VLSI Design Engineer expert with knowledge and experience in ASIC/SoC designs, flows and methodologies. \n\u2022 Experience in RTL to GDSII flow \u2013 synthesis, floor planning, place & route, sta and formal verification for block and full-chip level. \n\u2022 Knowledge of diverse programming languages. \n\u2022 Ability to work and adjust to different working environment fast.  \n\u2022 Delivered customer classes in English and Hebrew. \n\u2022 Supported both Mechanical and Electronic design automations tools. \n\u2022 Good in understanding the root cause of problems and solving them. \n\u2022 Excellent customer relationships skills.  \n\u2022 I am Fast learner, initiative, willing to guide, lead, support and cooperate, \n\u2022 excellent team player, hard worker and loyal to the team spirit. Summary \u2022 VLSI Design Engineer expert with knowledge and experience in ASIC/SoC designs, flows and methodologies. \n\u2022 Experience in RTL to GDSII flow \u2013 synthesis, floor planning, place & route, sta and formal verification for block and full-chip level. \n\u2022 Knowledge of diverse programming languages. \n\u2022 Ability to work and adjust to different working environment fast.  \n\u2022 Delivered customer classes in English and Hebrew. \n\u2022 Supported both Mechanical and Electronic design automations tools. \n\u2022 Good in understanding the root cause of problems and solving them. \n\u2022 Excellent customer relationships skills.  \n\u2022 I am Fast learner, initiative, willing to guide, lead, support and cooperate, \n\u2022 excellent team player, hard worker and loyal to the team spirit. \u2022 VLSI Design Engineer expert with knowledge and experience in ASIC/SoC designs, flows and methodologies. \n\u2022 Experience in RTL to GDSII flow \u2013 synthesis, floor planning, place & route, sta and formal verification for block and full-chip level. \n\u2022 Knowledge of diverse programming languages. \n\u2022 Ability to work and adjust to different working environment fast.  \n\u2022 Delivered customer classes in English and Hebrew. \n\u2022 Supported both Mechanical and Electronic design automations tools. \n\u2022 Good in understanding the root cause of problems and solving them. \n\u2022 Excellent customer relationships skills.  \n\u2022 I am Fast learner, initiative, willing to guide, lead, support and cooperate, \n\u2022 excellent team player, hard worker and loyal to the team spirit. \u2022 VLSI Design Engineer expert with knowledge and experience in ASIC/SoC designs, flows and methodologies. \n\u2022 Experience in RTL to GDSII flow \u2013 synthesis, floor planning, place & route, sta and formal verification for block and full-chip level. \n\u2022 Knowledge of diverse programming languages. \n\u2022 Ability to work and adjust to different working environment fast.  \n\u2022 Delivered customer classes in English and Hebrew. \n\u2022 Supported both Mechanical and Electronic design automations tools. \n\u2022 Good in understanding the root cause of problems and solving them. \n\u2022 Excellent customer relationships skills.  \n\u2022 I am Fast learner, initiative, willing to guide, lead, support and cooperate, \n\u2022 excellent team player, hard worker and loyal to the team spirit. Experience Senior CAD Engineer Intel Corporation September 2014  \u2013 Present (1 year) Israel A developer of RTL to backend flow. \nThe work include building an automatic flow to check that the RTL that the designer deliver to backend has no issues. \nSupporting customer. \nDebugging tool issues. \n \n Senior Backend Engineer Samsung June 2012  \u2013  September 2014  (2 years 4 months) Israel \u2022\tDelivered Soft IPs for cameras and TV \u2013 Synthesis (DC/DC-T), PT, DFT, Formal, SpyGlassbDFT/Constraints, power analysis, FloorPlan. Hierarchical and flat flow. \n\u2022\tFull chip Synthesis for galaxy 5 camera, worked on galaxy 3 and 4 cameras: DFT, Formal, GCA, power analysis, SpyGlass DFT/constraints, constraints declarations, final STA and ECOs with PT and ICC Senior Application Consultant 2 Synopsys May 2000  \u2013  July 2012  (12 years 3 months) Herzelia, Israel \u2022\tTechnical Leader for STA and Formal tools in Israel, Pre-sale and Post-sale support. \n\u2022\tDesign consultant (Synopsys Services at customer sites): \no\tCompany 1: 2007-2009: Running DC and signoff in 3 cable modem projects. \no\tCompany 2: 2010: Build STA environment and running timing closer stage. \no\tMany other consulting jobs in STA and formal. \n\u2022\tWas the technical leader for several customers (Intel, Marvell, FreeScale,\u2026). \n\u2022\tImplemented new technologies and tools at customer sites. \n\u2022\tSupported technical issues in DC/ICC/Formality/PrimeTime/GCA. \n\u2022\tTook part in multinational teams to improve tools, built and declared trainings, supported multinational companies. \n\u2022\tDebug tools on customer sites and extracted testcases. STA design Contractor DSPG March 2012  \u2013  June 2012  (4 months) Herzelia Formal verification and full chip STA signoff Synopsys Design services at Wilocity Wilocity January 2010  \u2013  October 2010  (10 months) Build STA environment. \nSTA signoff. Built and manage a web site using ipaper platform iPaper 2007  \u2013  January 2010  (3 years) Build a web site and manage it using ipaper platform Synopsys Design services at TI Texas Instruments 2007  \u2013  February 2009  (2 years) Running DC and STA signoff in 3 cable modem projects. Synopsys contact person Intel 2006  \u2013  2007  (1 year) Handled Intel issues at Synopsys, Pushed fast resolution, gave first line support to PT/FM/DC problems and help to resolve flow issues. Software/Cad Engineer Motorola 1999  \u2013  2000  (1 year) Developed cad environment to internal users, \nEntered PT into Motorola and built working environment. \nThe work included programming in c and supporting customer in PathMill and PrimeTime. Mechanical/Cad Engineer Israel Aircraft Industry January 1996  \u2013  1999  (3 years) \u2022\tDeveloped and declared mechanical 3D cad applications in C/C++ \n\u2022\tTook part in the development of the galaxy airplane \n\u2022\tSupported all IAI companies in UG, and internal developed tools. Senior CAD Engineer Intel Corporation September 2014  \u2013 Present (1 year) Israel A developer of RTL to backend flow. \nThe work include building an automatic flow to check that the RTL that the designer deliver to backend has no issues. \nSupporting customer. \nDebugging tool issues. \n \n Senior CAD Engineer Intel Corporation September 2014  \u2013 Present (1 year) Israel A developer of RTL to backend flow. \nThe work include building an automatic flow to check that the RTL that the designer deliver to backend has no issues. \nSupporting customer. \nDebugging tool issues. \n \n Senior Backend Engineer Samsung June 2012  \u2013  September 2014  (2 years 4 months) Israel \u2022\tDelivered Soft IPs for cameras and TV \u2013 Synthesis (DC/DC-T), PT, DFT, Formal, SpyGlassbDFT/Constraints, power analysis, FloorPlan. Hierarchical and flat flow. \n\u2022\tFull chip Synthesis for galaxy 5 camera, worked on galaxy 3 and 4 cameras: DFT, Formal, GCA, power analysis, SpyGlass DFT/constraints, constraints declarations, final STA and ECOs with PT and ICC Senior Backend Engineer Samsung June 2012  \u2013  September 2014  (2 years 4 months) Israel \u2022\tDelivered Soft IPs for cameras and TV \u2013 Synthesis (DC/DC-T), PT, DFT, Formal, SpyGlassbDFT/Constraints, power analysis, FloorPlan. Hierarchical and flat flow. \n\u2022\tFull chip Synthesis for galaxy 5 camera, worked on galaxy 3 and 4 cameras: DFT, Formal, GCA, power analysis, SpyGlass DFT/constraints, constraints declarations, final STA and ECOs with PT and ICC Senior Application Consultant 2 Synopsys May 2000  \u2013  July 2012  (12 years 3 months) Herzelia, Israel \u2022\tTechnical Leader for STA and Formal tools in Israel, Pre-sale and Post-sale support. \n\u2022\tDesign consultant (Synopsys Services at customer sites): \no\tCompany 1: 2007-2009: Running DC and signoff in 3 cable modem projects. \no\tCompany 2: 2010: Build STA environment and running timing closer stage. \no\tMany other consulting jobs in STA and formal. \n\u2022\tWas the technical leader for several customers (Intel, Marvell, FreeScale,\u2026). \n\u2022\tImplemented new technologies and tools at customer sites. \n\u2022\tSupported technical issues in DC/ICC/Formality/PrimeTime/GCA. \n\u2022\tTook part in multinational teams to improve tools, built and declared trainings, supported multinational companies. \n\u2022\tDebug tools on customer sites and extracted testcases. Senior Application Consultant 2 Synopsys May 2000  \u2013  July 2012  (12 years 3 months) Herzelia, Israel \u2022\tTechnical Leader for STA and Formal tools in Israel, Pre-sale and Post-sale support. \n\u2022\tDesign consultant (Synopsys Services at customer sites): \no\tCompany 1: 2007-2009: Running DC and signoff in 3 cable modem projects. \no\tCompany 2: 2010: Build STA environment and running timing closer stage. \no\tMany other consulting jobs in STA and formal. \n\u2022\tWas the technical leader for several customers (Intel, Marvell, FreeScale,\u2026). \n\u2022\tImplemented new technologies and tools at customer sites. \n\u2022\tSupported technical issues in DC/ICC/Formality/PrimeTime/GCA. \n\u2022\tTook part in multinational teams to improve tools, built and declared trainings, supported multinational companies. \n\u2022\tDebug tools on customer sites and extracted testcases. STA design Contractor DSPG March 2012  \u2013  June 2012  (4 months) Herzelia Formal verification and full chip STA signoff STA design Contractor DSPG March 2012  \u2013  June 2012  (4 months) Herzelia Formal verification and full chip STA signoff Synopsys Design services at Wilocity Wilocity January 2010  \u2013  October 2010  (10 months) Build STA environment. \nSTA signoff. Synopsys Design services at Wilocity Wilocity January 2010  \u2013  October 2010  (10 months) Build STA environment. \nSTA signoff. Built and manage a web site using ipaper platform iPaper 2007  \u2013  January 2010  (3 years) Build a web site and manage it using ipaper platform Built and manage a web site using ipaper platform iPaper 2007  \u2013  January 2010  (3 years) Build a web site and manage it using ipaper platform Synopsys Design services at TI Texas Instruments 2007  \u2013  February 2009  (2 years) Running DC and STA signoff in 3 cable modem projects. Synopsys Design services at TI Texas Instruments 2007  \u2013  February 2009  (2 years) Running DC and STA signoff in 3 cable modem projects. Synopsys contact person Intel 2006  \u2013  2007  (1 year) Handled Intel issues at Synopsys, Pushed fast resolution, gave first line support to PT/FM/DC problems and help to resolve flow issues. Synopsys contact person Intel 2006  \u2013  2007  (1 year) Handled Intel issues at Synopsys, Pushed fast resolution, gave first line support to PT/FM/DC problems and help to resolve flow issues. Software/Cad Engineer Motorola 1999  \u2013  2000  (1 year) Developed cad environment to internal users, \nEntered PT into Motorola and built working environment. \nThe work included programming in c and supporting customer in PathMill and PrimeTime. Software/Cad Engineer Motorola 1999  \u2013  2000  (1 year) Developed cad environment to internal users, \nEntered PT into Motorola and built working environment. \nThe work included programming in c and supporting customer in PathMill and PrimeTime. Mechanical/Cad Engineer Israel Aircraft Industry January 1996  \u2013  1999  (3 years) \u2022\tDeveloped and declared mechanical 3D cad applications in C/C++ \n\u2022\tTook part in the development of the galaxy airplane \n\u2022\tSupported all IAI companies in UG, and internal developed tools. Mechanical/Cad Engineer Israel Aircraft Industry January 1996  \u2013  1999  (3 years) \u2022\tDeveloped and declared mechanical 3D cad applications in C/C++ \n\u2022\tTook part in the development of the galaxy airplane \n\u2022\tSupported all IAI companies in UG, and internal developed tools. Languages Hebrew English Hebrew English Hebrew English Skills Static Timing Analysis Primetime ASIC TCL VLSI EDA SoC Integrated Circuit... Verilog Physical Design IC Formal Verification Processors Debugging Functional Verification CAD C++ DC C Teaching formality GCA Post-sale Support Pre-sales DFT Compiler Spyglass ICC Hardwood Flooring Perl See 14+ \u00a0 \u00a0 See less Skills  Static Timing Analysis Primetime ASIC TCL VLSI EDA SoC Integrated Circuit... Verilog Physical Design IC Formal Verification Processors Debugging Functional Verification CAD C++ DC C Teaching formality GCA Post-sale Support Pre-sales DFT Compiler Spyglass ICC Hardwood Flooring Perl See 14+ \u00a0 \u00a0 See less Static Timing Analysis Primetime ASIC TCL VLSI EDA SoC Integrated Circuit... Verilog Physical Design IC Formal Verification Processors Debugging Functional Verification CAD C++ DC C Teaching formality GCA Post-sale Support Pre-sales DFT Compiler Spyglass ICC Hardwood Flooring Perl See 14+ \u00a0 \u00a0 See less Static Timing Analysis Primetime ASIC TCL VLSI EDA SoC Integrated Circuit... Verilog Physical Design IC Formal Verification Processors Debugging Functional Verification CAD C++ DC C Teaching formality GCA Post-sale Support Pre-sales DFT Compiler Spyglass ICC Hardwood Flooring Perl See 14+ \u00a0 \u00a0 See less Education Tel Aviv University MBA,  Information Technology , 86 1997  \u2013 2000 Technology and Information Systems Technion-Machon Technologi Le' Israel BS,  Mechanical Engineering 1991  \u2013 1995 B.SC of Mechanical eng.\u2013 cum laude  \n(Control, Dynamics, Cad). Blich 1984  \u2013 1988 aliot 1976  \u2013 1984 Tel Aviv University MBA,  Information Technology , 86 1997  \u2013 2000 Technology and Information Systems Tel Aviv University MBA,  Information Technology , 86 1997  \u2013 2000 Technology and Information Systems Tel Aviv University MBA,  Information Technology , 86 1997  \u2013 2000 Technology and Information Systems Technion-Machon Technologi Le' Israel BS,  Mechanical Engineering 1991  \u2013 1995 B.SC of Mechanical eng.\u2013 cum laude  \n(Control, Dynamics, Cad). Technion-Machon Technologi Le' Israel BS,  Mechanical Engineering 1991  \u2013 1995 B.SC of Mechanical eng.\u2013 cum laude  \n(Control, Dynamics, Cad). Technion-Machon Technologi Le' Israel BS,  Mechanical Engineering 1991  \u2013 1995 B.SC of Mechanical eng.\u2013 cum laude  \n(Control, Dynamics, Cad). Blich 1984  \u2013 1988 Blich 1984  \u2013 1988 Blich 1984  \u2013 1988 aliot 1976  \u2013 1984 aliot 1976  \u2013 1984 aliot 1976  \u2013 1984 ", "Experience Senior CAD Engineer Intel Corporation 2006  \u2013 Present (9 years) Senior CAD Engineer Intel Corporation 2006  \u2013 Present (9 years) Senior CAD Engineer Intel Corporation 2006  \u2013 Present (9 years) Education Carnegie Mellon University BS,  Electrical and Electronics Engineering 1994  \u2013 1998 The University of Texas at Austin Carnegie Mellon University BS,  Electrical and Electronics Engineering 1994  \u2013 1998 Carnegie Mellon University BS,  Electrical and Electronics Engineering 1994  \u2013 1998 Carnegie Mellon University BS,  Electrical and Electronics Engineering 1994  \u2013 1998 The University of Texas at Austin The University of Texas at Austin The University of Texas at Austin "]}