-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlatorPre is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cor_phaseClass15i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of correlatorPre is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal phaseClass_V_read_read_fu_1070_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal corHelperIPos_V_15_2_fu_1392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_15_2_reg_6042 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_15_2_fu_1438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_15_2_reg_6047 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_15_5_fu_1484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_15_5_reg_6052 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_15_5_fu_1530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_15_5_reg_6057 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_14_2_fu_1688_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_14_2_reg_6062 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_14_2_fu_1734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_14_2_reg_6067 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_14_5_fu_1780_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_14_5_reg_6072 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_14_5_fu_1826_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_14_5_reg_6077 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_13_2_fu_1984_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_13_2_reg_6082 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_13_2_fu_2030_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_13_2_reg_6087 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_13_5_fu_2076_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_13_5_reg_6092 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_13_5_fu_2122_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_13_5_reg_6097 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_12_2_fu_2280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_12_2_reg_6102 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_12_2_fu_2326_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_12_2_reg_6107 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_12_5_fu_2372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_12_5_reg_6112 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_12_5_fu_2418_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_12_5_reg_6117 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_11_2_fu_2576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_11_2_reg_6122 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_11_2_fu_2622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_11_2_reg_6127 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_11_5_fu_2668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_11_5_reg_6132 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_11_5_fu_2714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_11_5_reg_6137 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_10_2_fu_2872_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_10_2_reg_6142 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_10_2_fu_2918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_10_2_reg_6147 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_10_5_fu_2964_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_10_5_reg_6152 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_10_5_fu_3010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_10_5_reg_6157 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_9_2_fu_3168_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_9_2_reg_6162 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_9_2_fu_3214_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_9_2_reg_6167 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_9_5_fu_3260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_9_5_reg_6172 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_9_5_fu_3306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_9_5_reg_6177 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_8_2_fu_3464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_8_2_reg_6182 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_8_2_fu_3510_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_8_2_reg_6187 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_8_5_fu_3556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_8_5_reg_6192 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_8_5_fu_3602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_8_5_reg_6197 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_7_2_fu_3760_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_7_2_reg_6202 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_7_2_fu_3806_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_7_2_reg_6207 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_7_5_fu_3852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_7_5_reg_6212 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_7_5_fu_3898_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_7_5_reg_6217 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_6_2_fu_4056_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_6_2_reg_6222 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_6_2_fu_4102_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_6_2_reg_6227 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_6_5_fu_4148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_6_5_reg_6232 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_6_5_fu_4194_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_6_5_reg_6237 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_5_2_fu_4352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_5_2_reg_6242 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_5_2_fu_4398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_5_2_reg_6247 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_5_5_fu_4444_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_5_5_reg_6252 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_5_5_fu_4490_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_5_5_reg_6257 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_4_2_fu_4648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_4_2_reg_6262 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_4_2_fu_4694_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_4_2_reg_6267 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_4_5_fu_4740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_4_5_reg_6272 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_4_5_fu_4786_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_4_5_reg_6277 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_3_2_fu_4944_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_3_2_reg_6282 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_3_2_fu_4990_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_3_2_reg_6287 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_3_5_fu_5036_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_3_5_reg_6292 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_3_5_fu_5082_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_3_5_reg_6297 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_2_2_fu_5240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_2_2_reg_6302 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_2_2_fu_5286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_2_2_reg_6307 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_2_5_fu_5332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_2_5_reg_6312 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_2_5_fu_5378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_2_5_reg_6317 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_1_2_fu_5536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_1_2_reg_6322 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_1_2_fu_5582_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_1_2_reg_6327 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_1_5_fu_5628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_1_5_reg_6332 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_1_5_fu_5674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_1_5_reg_6337 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_6_fu_5832_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_6_reg_6342 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_6_fu_5878_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_6_reg_6347 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_6_fu_5924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_6_reg_6352 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_6_fu_5970_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_6_reg_6357 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_2_fu_5994_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_2_reg_6362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal resq_V_2_fu_6014_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_2_reg_6368 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01915_s_reg_1076 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_01909_s_reg_1117 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01903_s_reg_1158 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01925_s_reg_1199 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_fu_1362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_fu_1356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_fu_1380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_1374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_fu_1386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_1408_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_1402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_fu_1426_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_1420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_1432_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_fu_1414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_fu_1454_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_1448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp17_fu_1472_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp16_fu_1466_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_fu_1478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_fu_1460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_fu_1500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_fu_1494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_fu_1518_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp22_fu_1512_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_1524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp18_fu_1506_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_fu_1658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_fu_1652_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp29_fu_1676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp28_fu_1670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_fu_1682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_1664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp32_fu_1704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_fu_1698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_fu_1722_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp34_fu_1716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_fu_1728_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_fu_1710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp38_fu_1750_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp37_fu_1744_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp41_fu_1768_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp40_fu_1762_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_fu_1774_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_fu_1756_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_fu_1796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_fu_1790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp47_fu_1814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp46_fu_1808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_fu_1820_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_fu_1802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp50_fu_1954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_fu_1948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_fu_1972_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp52_fu_1966_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_fu_1978_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_fu_1960_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp56_fu_2000_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_fu_1994_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_fu_2018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp58_fu_2012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp57_fu_2024_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp54_fu_2006_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp62_fu_2046_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_fu_2040_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_fu_2064_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp64_fu_2058_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_fu_2070_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_fu_2052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_fu_2092_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_fu_2086_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp71_fu_2110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp70_fu_2104_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp69_fu_2116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_fu_2098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp74_fu_2250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_fu_2244_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp77_fu_2268_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp76_fu_2262_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp75_fu_2274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp72_fu_2256_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp80_fu_2296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp79_fu_2290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp83_fu_2314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp82_fu_2308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp81_fu_2320_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp78_fu_2302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp86_fu_2342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp85_fu_2336_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp89_fu_2360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp88_fu_2354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp87_fu_2366_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp84_fu_2348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp92_fu_2388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp91_fu_2382_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp95_fu_2406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp94_fu_2400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp93_fu_2412_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp90_fu_2394_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp98_fu_2546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp97_fu_2540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp101_fu_2564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp100_fu_2558_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp99_fu_2570_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp96_fu_2552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp104_fu_2592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp103_fu_2586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp107_fu_2610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp106_fu_2604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp105_fu_2616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp102_fu_2598_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp110_fu_2638_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp109_fu_2632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp113_fu_2656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp112_fu_2650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp111_fu_2662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp108_fu_2644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp116_fu_2684_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp115_fu_2678_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp119_fu_2702_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp118_fu_2696_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp117_fu_2708_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp114_fu_2690_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp122_fu_2842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp121_fu_2836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp125_fu_2860_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp124_fu_2854_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp123_fu_2866_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp120_fu_2848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp128_fu_2888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp127_fu_2882_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp131_fu_2906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp130_fu_2900_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp129_fu_2912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp126_fu_2894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp134_fu_2934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp133_fu_2928_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp137_fu_2952_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp136_fu_2946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp135_fu_2958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp132_fu_2940_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp140_fu_2980_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp139_fu_2974_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp143_fu_2998_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp142_fu_2992_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp141_fu_3004_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp138_fu_2986_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp146_fu_3138_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp145_fu_3132_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp149_fu_3156_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp148_fu_3150_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp147_fu_3162_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp144_fu_3144_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp152_fu_3184_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp151_fu_3178_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp155_fu_3202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp154_fu_3196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp153_fu_3208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp150_fu_3190_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp158_fu_3230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp157_fu_3224_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp161_fu_3248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp160_fu_3242_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp159_fu_3254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp156_fu_3236_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp164_fu_3276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp163_fu_3270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp167_fu_3294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp166_fu_3288_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp165_fu_3300_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp162_fu_3282_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp170_fu_3434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp169_fu_3428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp173_fu_3452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp172_fu_3446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp171_fu_3458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp168_fu_3440_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp176_fu_3480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp175_fu_3474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp179_fu_3498_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp178_fu_3492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp177_fu_3504_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp174_fu_3486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp182_fu_3526_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp181_fu_3520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp185_fu_3544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp184_fu_3538_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp183_fu_3550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp180_fu_3532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp188_fu_3572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp187_fu_3566_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp191_fu_3590_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp190_fu_3584_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp189_fu_3596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp186_fu_3578_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp194_fu_3730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp193_fu_3724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp197_fu_3748_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp196_fu_3742_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp195_fu_3754_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp192_fu_3736_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp200_fu_3776_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp199_fu_3770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp203_fu_3794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp202_fu_3788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp201_fu_3800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp198_fu_3782_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp206_fu_3822_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp205_fu_3816_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp209_fu_3840_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp208_fu_3834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp207_fu_3846_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp204_fu_3828_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp212_fu_3868_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp211_fu_3862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp215_fu_3886_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp214_fu_3880_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp213_fu_3892_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp210_fu_3874_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp218_fu_4026_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp217_fu_4020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp221_fu_4044_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp220_fu_4038_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp219_fu_4050_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp216_fu_4032_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp224_fu_4072_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp223_fu_4066_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp227_fu_4090_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp226_fu_4084_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp225_fu_4096_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp222_fu_4078_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp230_fu_4118_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp229_fu_4112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp233_fu_4136_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp232_fu_4130_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp231_fu_4142_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp228_fu_4124_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp236_fu_4164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp235_fu_4158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp239_fu_4182_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp238_fu_4176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp237_fu_4188_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp234_fu_4170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp242_fu_4322_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp241_fu_4316_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp245_fu_4340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp244_fu_4334_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp243_fu_4346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp240_fu_4328_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp248_fu_4368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp247_fu_4362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp251_fu_4386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp250_fu_4380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp249_fu_4392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp246_fu_4374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp254_fu_4414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp253_fu_4408_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp257_fu_4432_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp256_fu_4426_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp255_fu_4438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp252_fu_4420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp260_fu_4460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp259_fu_4454_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp263_fu_4478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp262_fu_4472_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp261_fu_4484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp258_fu_4466_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp266_fu_4618_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp265_fu_4612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp269_fu_4636_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp268_fu_4630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp267_fu_4642_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp264_fu_4624_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp272_fu_4664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp271_fu_4658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp275_fu_4682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp274_fu_4676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp273_fu_4688_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp270_fu_4670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp278_fu_4710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp277_fu_4704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp281_fu_4728_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp280_fu_4722_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp279_fu_4734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp276_fu_4716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp284_fu_4756_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp283_fu_4750_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp287_fu_4774_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp286_fu_4768_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp285_fu_4780_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp282_fu_4762_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp290_fu_4914_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp289_fu_4908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp293_fu_4932_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp292_fu_4926_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp291_fu_4938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp288_fu_4920_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp296_fu_4960_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp295_fu_4954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp299_fu_4978_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp298_fu_4972_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp297_fu_4984_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp294_fu_4966_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp302_fu_5006_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp301_fu_5000_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp305_fu_5024_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp304_fu_5018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp303_fu_5030_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp300_fu_5012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp308_fu_5052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp307_fu_5046_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp311_fu_5070_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp310_fu_5064_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp309_fu_5076_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp306_fu_5058_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp314_fu_5210_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp313_fu_5204_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp317_fu_5228_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp316_fu_5222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp315_fu_5234_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp312_fu_5216_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp320_fu_5256_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp319_fu_5250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp323_fu_5274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp322_fu_5268_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp321_fu_5280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp318_fu_5262_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp326_fu_5302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp325_fu_5296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp329_fu_5320_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp328_fu_5314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp327_fu_5326_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp324_fu_5308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp332_fu_5348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp331_fu_5342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp335_fu_5366_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp334_fu_5360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp333_fu_5372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp330_fu_5354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp338_fu_5506_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp337_fu_5500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp341_fu_5524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp340_fu_5518_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp339_fu_5530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp336_fu_5512_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp344_fu_5552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp343_fu_5546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp347_fu_5570_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp346_fu_5564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp345_fu_5576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp342_fu_5558_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp350_fu_5598_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp349_fu_5592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp353_fu_5616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp352_fu_5610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp351_fu_5622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp348_fu_5604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp356_fu_5644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp355_fu_5638_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp359_fu_5662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp358_fu_5656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp357_fu_5668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp354_fu_5650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp362_fu_5802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp361_fu_5796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp365_fu_5820_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp364_fu_5814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp363_fu_5826_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp360_fu_5808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp368_fu_5848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp367_fu_5842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp371_fu_5866_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp370_fu_5860_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp369_fu_5872_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp366_fu_5854_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp374_fu_5894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp373_fu_5888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp377_fu_5912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp376_fu_5906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp375_fu_5918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp372_fu_5900_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp380_fu_5940_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp379_fu_5934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp383_fu_5958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp382_fu_5952_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp381_fu_5964_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp378_fu_5946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_5976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal resi_V_fu_5982_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_1_fu_5988_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_fu_6002_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_1_fu_6008_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6033_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_Result_s_fu_6022_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component correlateTopPreambkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    correlateTopPreambkb_U516 : component correlateTopPreambkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => resi_V_2_reg_6362,
        din1 => resi_V_2_reg_6362,
        ce => ap_const_logic_1,
        dout => grp_fu_6028_p2);

    correlateTopPreambkb_U517 : component correlateTopPreambkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => resq_V_2_reg_6368,
        din1 => resq_V_2_reg_6368,
        ce => ap_const_logic_1,
        dout => grp_fu_6033_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_return_preg <= p_Result_s_fu_6022_p3;
                end if; 
            end if;
        end if;
    end process;


    p_01903_s_reg_1158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_6_reg_6357;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_1_5_reg_6337;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_2_5_reg_6317;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_3_5_reg_6297;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_4_5_reg_6277;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_5_5_reg_6257;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_6_5_reg_6237;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_7_5_reg_6217;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_8_5_reg_6197;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_9_5_reg_6177;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_10_5_reg_6157;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_11_5_reg_6137;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_12_5_reg_6117;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_13_5_reg_6097;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_14_5_reg_6077;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_15_5_reg_6057;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01903_s_reg_1158 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01909_s_reg_1117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_6_reg_6342;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_1_2_reg_6322;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_2_2_reg_6302;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_3_2_reg_6282;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_4_2_reg_6262;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_5_2_reg_6242;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_6_2_reg_6222;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_7_2_reg_6202;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_8_2_reg_6182;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_9_2_reg_6162;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_10_2_reg_6142;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_11_2_reg_6122;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_12_2_reg_6102;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_13_2_reg_6082;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_14_2_reg_6062;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_15_2_reg_6042;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01909_s_reg_1117 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01915_s_reg_1076_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_6_reg_6352;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_1_5_reg_6332;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_2_5_reg_6312;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_3_5_reg_6292;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_4_5_reg_6272;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_5_5_reg_6252;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_6_5_reg_6232;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_7_5_reg_6212;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_8_5_reg_6192;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_9_5_reg_6172;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_10_5_reg_6152;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_11_5_reg_6132;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_12_5_reg_6112;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_13_5_reg_6092;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_14_5_reg_6072;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_15_5_reg_6052;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01915_s_reg_1076 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01925_s_reg_1199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_6_reg_6347;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_1_2_reg_6327;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_2_2_reg_6307;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_3_2_reg_6287;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_4_2_reg_6267;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_5_2_reg_6247;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_6_2_reg_6227;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_7_2_reg_6207;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_8_2_reg_6187;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_9_2_reg_6167;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_10_2_reg_6147;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_11_2_reg_6127;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_12_2_reg_6107;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_13_2_reg_6087;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_14_2_reg_6067;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_15_2_reg_6047;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01925_s_reg_1199 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A))) then
                corHelperINeg_V_10_5_reg_6152 <= corHelperINeg_V_10_5_fu_2964_p2;
                corHelperIPos_V_10_2_reg_6142 <= corHelperIPos_V_10_2_fu_2872_p2;
                corHelperQNeg_V_10_5_reg_6157 <= corHelperQNeg_V_10_5_fu_3010_p2;
                corHelperQPos_V_10_2_reg_6147 <= corHelperQPos_V_10_2_fu_2918_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B))) then
                corHelperINeg_V_11_5_reg_6132 <= corHelperINeg_V_11_5_fu_2668_p2;
                corHelperIPos_V_11_2_reg_6122 <= corHelperIPos_V_11_2_fu_2576_p2;
                corHelperQNeg_V_11_5_reg_6137 <= corHelperQNeg_V_11_5_fu_2714_p2;
                corHelperQPos_V_11_2_reg_6127 <= corHelperQPos_V_11_2_fu_2622_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C))) then
                corHelperINeg_V_12_5_reg_6112 <= corHelperINeg_V_12_5_fu_2372_p2;
                corHelperIPos_V_12_2_reg_6102 <= corHelperIPos_V_12_2_fu_2280_p2;
                corHelperQNeg_V_12_5_reg_6117 <= corHelperQNeg_V_12_5_fu_2418_p2;
                corHelperQPos_V_12_2_reg_6107 <= corHelperQPos_V_12_2_fu_2326_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D))) then
                corHelperINeg_V_13_5_reg_6092 <= corHelperINeg_V_13_5_fu_2076_p2;
                corHelperIPos_V_13_2_reg_6082 <= corHelperIPos_V_13_2_fu_1984_p2;
                corHelperQNeg_V_13_5_reg_6097 <= corHelperQNeg_V_13_5_fu_2122_p2;
                corHelperQPos_V_13_2_reg_6087 <= corHelperQPos_V_13_2_fu_2030_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E))) then
                corHelperINeg_V_14_5_reg_6072 <= corHelperINeg_V_14_5_fu_1780_p2;
                corHelperIPos_V_14_2_reg_6062 <= corHelperIPos_V_14_2_fu_1688_p2;
                corHelperQNeg_V_14_5_reg_6077 <= corHelperQNeg_V_14_5_fu_1826_p2;
                corHelperQPos_V_14_2_reg_6067 <= corHelperQPos_V_14_2_fu_1734_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F))) then
                corHelperINeg_V_15_5_reg_6052 <= corHelperINeg_V_15_5_fu_1484_p2;
                corHelperIPos_V_15_2_reg_6042 <= corHelperIPos_V_15_2_fu_1392_p2;
                corHelperQNeg_V_15_5_reg_6057 <= corHelperQNeg_V_15_5_fu_1530_p2;
                corHelperQPos_V_15_2_reg_6047 <= corHelperQPos_V_15_2_fu_1438_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1))) then
                corHelperINeg_V_1_5_reg_6332 <= corHelperINeg_V_1_5_fu_5628_p2;
                corHelperIPos_V_1_2_reg_6322 <= corHelperIPos_V_1_2_fu_5536_p2;
                corHelperQNeg_V_1_5_reg_6337 <= corHelperQNeg_V_1_5_fu_5674_p2;
                corHelperQPos_V_1_2_reg_6327 <= corHelperQPos_V_1_2_fu_5582_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2))) then
                corHelperINeg_V_2_5_reg_6312 <= corHelperINeg_V_2_5_fu_5332_p2;
                corHelperIPos_V_2_2_reg_6302 <= corHelperIPos_V_2_2_fu_5240_p2;
                corHelperQNeg_V_2_5_reg_6317 <= corHelperQNeg_V_2_5_fu_5378_p2;
                corHelperQPos_V_2_2_reg_6307 <= corHelperQPos_V_2_2_fu_5286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3))) then
                corHelperINeg_V_3_5_reg_6292 <= corHelperINeg_V_3_5_fu_5036_p2;
                corHelperIPos_V_3_2_reg_6282 <= corHelperIPos_V_3_2_fu_4944_p2;
                corHelperQNeg_V_3_5_reg_6297 <= corHelperQNeg_V_3_5_fu_5082_p2;
                corHelperQPos_V_3_2_reg_6287 <= corHelperQPos_V_3_2_fu_4990_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4))) then
                corHelperINeg_V_4_5_reg_6272 <= corHelperINeg_V_4_5_fu_4740_p2;
                corHelperIPos_V_4_2_reg_6262 <= corHelperIPos_V_4_2_fu_4648_p2;
                corHelperQNeg_V_4_5_reg_6277 <= corHelperQNeg_V_4_5_fu_4786_p2;
                corHelperQPos_V_4_2_reg_6267 <= corHelperQPos_V_4_2_fu_4694_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5))) then
                corHelperINeg_V_5_5_reg_6252 <= corHelperINeg_V_5_5_fu_4444_p2;
                corHelperIPos_V_5_2_reg_6242 <= corHelperIPos_V_5_2_fu_4352_p2;
                corHelperQNeg_V_5_5_reg_6257 <= corHelperQNeg_V_5_5_fu_4490_p2;
                corHelperQPos_V_5_2_reg_6247 <= corHelperQPos_V_5_2_fu_4398_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6))) then
                corHelperINeg_V_6_5_reg_6232 <= corHelperINeg_V_6_5_fu_4148_p2;
                corHelperIPos_V_6_2_reg_6222 <= corHelperIPos_V_6_2_fu_4056_p2;
                corHelperQNeg_V_6_5_reg_6237 <= corHelperQNeg_V_6_5_fu_4194_p2;
                corHelperQPos_V_6_2_reg_6227 <= corHelperQPos_V_6_2_fu_4102_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0))) then
                corHelperINeg_V_6_reg_6352 <= corHelperINeg_V_6_fu_5924_p2;
                corHelperIPos_V_6_reg_6342 <= corHelperIPos_V_6_fu_5832_p2;
                corHelperQNeg_V_6_reg_6357 <= corHelperQNeg_V_6_fu_5970_p2;
                corHelperQPos_V_6_reg_6347 <= corHelperQPos_V_6_fu_5878_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7))) then
                corHelperINeg_V_7_5_reg_6212 <= corHelperINeg_V_7_5_fu_3852_p2;
                corHelperIPos_V_7_2_reg_6202 <= corHelperIPos_V_7_2_fu_3760_p2;
                corHelperQNeg_V_7_5_reg_6217 <= corHelperQNeg_V_7_5_fu_3898_p2;
                corHelperQPos_V_7_2_reg_6207 <= corHelperQPos_V_7_2_fu_3806_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8))) then
                corHelperINeg_V_8_5_reg_6192 <= corHelperINeg_V_8_5_fu_3556_p2;
                corHelperIPos_V_8_2_reg_6182 <= corHelperIPos_V_8_2_fu_3464_p2;
                corHelperQNeg_V_8_5_reg_6197 <= corHelperQNeg_V_8_5_fu_3602_p2;
                corHelperQPos_V_8_2_reg_6187 <= corHelperQPos_V_8_2_fu_3510_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9))) then
                corHelperINeg_V_9_5_reg_6172 <= corHelperINeg_V_9_5_fu_3260_p2;
                corHelperIPos_V_9_2_reg_6162 <= corHelperIPos_V_9_2_fu_3168_p2;
                corHelperQNeg_V_9_5_reg_6177 <= corHelperQNeg_V_9_5_fu_3306_p2;
                corHelperQPos_V_9_2_reg_6167 <= corHelperQPos_V_9_2_fu_3214_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                resi_V_2_reg_6362 <= resi_V_2_fu_5994_p3;
                resq_V_2_reg_6368 <= resq_V_2_fu_6014_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_const_boolean_1 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state6, p_Result_s_fu_6022_p3, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_return <= p_Result_s_fu_6022_p3;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    corHelperINeg_V_10_5_fu_2964_p2 <= std_logic_vector(unsigned(tmp135_fu_2958_p2) + unsigned(tmp132_fu_2940_p2));
    corHelperINeg_V_11_5_fu_2668_p2 <= std_logic_vector(unsigned(tmp111_fu_2662_p2) + unsigned(tmp108_fu_2644_p2));
    corHelperINeg_V_12_5_fu_2372_p2 <= std_logic_vector(unsigned(tmp87_fu_2366_p2) + unsigned(tmp84_fu_2348_p2));
    corHelperINeg_V_13_5_fu_2076_p2 <= std_logic_vector(unsigned(tmp63_fu_2070_p2) + unsigned(tmp60_fu_2052_p2));
    corHelperINeg_V_14_5_fu_1780_p2 <= std_logic_vector(unsigned(tmp39_fu_1774_p2) + unsigned(tmp36_fu_1756_p2));
    corHelperINeg_V_15_5_fu_1484_p2 <= std_logic_vector(unsigned(tmp15_fu_1478_p2) + unsigned(tmp12_fu_1460_p2));
    corHelperINeg_V_1_5_fu_5628_p2 <= std_logic_vector(unsigned(tmp351_fu_5622_p2) + unsigned(tmp348_fu_5604_p2));
    corHelperINeg_V_2_5_fu_5332_p2 <= std_logic_vector(unsigned(tmp327_fu_5326_p2) + unsigned(tmp324_fu_5308_p2));
    corHelperINeg_V_3_5_fu_5036_p2 <= std_logic_vector(unsigned(tmp303_fu_5030_p2) + unsigned(tmp300_fu_5012_p2));
    corHelperINeg_V_4_5_fu_4740_p2 <= std_logic_vector(unsigned(tmp279_fu_4734_p2) + unsigned(tmp276_fu_4716_p2));
    corHelperINeg_V_5_5_fu_4444_p2 <= std_logic_vector(unsigned(tmp255_fu_4438_p2) + unsigned(tmp252_fu_4420_p2));
    corHelperINeg_V_6_5_fu_4148_p2 <= std_logic_vector(unsigned(tmp231_fu_4142_p2) + unsigned(tmp228_fu_4124_p2));
    corHelperINeg_V_6_fu_5924_p2 <= std_logic_vector(unsigned(tmp375_fu_5918_p2) + unsigned(tmp372_fu_5900_p2));
    corHelperINeg_V_7_5_fu_3852_p2 <= std_logic_vector(unsigned(tmp207_fu_3846_p2) + unsigned(tmp204_fu_3828_p2));
    corHelperINeg_V_8_5_fu_3556_p2 <= std_logic_vector(unsigned(tmp183_fu_3550_p2) + unsigned(tmp180_fu_3532_p2));
    corHelperINeg_V_9_5_fu_3260_p2 <= std_logic_vector(unsigned(tmp159_fu_3254_p2) + unsigned(tmp156_fu_3236_p2));
    corHelperIPos_V_10_2_fu_2872_p2 <= std_logic_vector(unsigned(tmp123_fu_2866_p2) + unsigned(tmp120_fu_2848_p2));
    corHelperIPos_V_11_2_fu_2576_p2 <= std_logic_vector(unsigned(tmp99_fu_2570_p2) + unsigned(tmp96_fu_2552_p2));
    corHelperIPos_V_12_2_fu_2280_p2 <= std_logic_vector(unsigned(tmp75_fu_2274_p2) + unsigned(tmp72_fu_2256_p2));
    corHelperIPos_V_13_2_fu_1984_p2 <= std_logic_vector(unsigned(tmp51_fu_1978_p2) + unsigned(tmp48_fu_1960_p2));
    corHelperIPos_V_14_2_fu_1688_p2 <= std_logic_vector(unsigned(tmp27_fu_1682_p2) + unsigned(tmp24_fu_1664_p2));
    corHelperIPos_V_15_2_fu_1392_p2 <= std_logic_vector(unsigned(tmp3_fu_1386_p2) + unsigned(tmp_fu_1368_p2));
    corHelperIPos_V_1_2_fu_5536_p2 <= std_logic_vector(unsigned(tmp339_fu_5530_p2) + unsigned(tmp336_fu_5512_p2));
    corHelperIPos_V_2_2_fu_5240_p2 <= std_logic_vector(unsigned(tmp315_fu_5234_p2) + unsigned(tmp312_fu_5216_p2));
    corHelperIPos_V_3_2_fu_4944_p2 <= std_logic_vector(unsigned(tmp291_fu_4938_p2) + unsigned(tmp288_fu_4920_p2));
    corHelperIPos_V_4_2_fu_4648_p2 <= std_logic_vector(unsigned(tmp267_fu_4642_p2) + unsigned(tmp264_fu_4624_p2));
    corHelperIPos_V_5_2_fu_4352_p2 <= std_logic_vector(unsigned(tmp243_fu_4346_p2) + unsigned(tmp240_fu_4328_p2));
    corHelperIPos_V_6_2_fu_4056_p2 <= std_logic_vector(unsigned(tmp219_fu_4050_p2) + unsigned(tmp216_fu_4032_p2));
    corHelperIPos_V_6_fu_5832_p2 <= std_logic_vector(unsigned(tmp363_fu_5826_p2) + unsigned(tmp360_fu_5808_p2));
    corHelperIPos_V_7_2_fu_3760_p2 <= std_logic_vector(unsigned(tmp195_fu_3754_p2) + unsigned(tmp192_fu_3736_p2));
    corHelperIPos_V_8_2_fu_3464_p2 <= std_logic_vector(unsigned(tmp171_fu_3458_p2) + unsigned(tmp168_fu_3440_p2));
    corHelperIPos_V_9_2_fu_3168_p2 <= std_logic_vector(unsigned(tmp147_fu_3162_p2) + unsigned(tmp144_fu_3144_p2));
    corHelperQNeg_V_10_5_fu_3010_p2 <= std_logic_vector(unsigned(tmp141_fu_3004_p2) + unsigned(tmp138_fu_2986_p2));
    corHelperQNeg_V_11_5_fu_2714_p2 <= std_logic_vector(unsigned(tmp117_fu_2708_p2) + unsigned(tmp114_fu_2690_p2));
    corHelperQNeg_V_12_5_fu_2418_p2 <= std_logic_vector(unsigned(tmp93_fu_2412_p2) + unsigned(tmp90_fu_2394_p2));
    corHelperQNeg_V_13_5_fu_2122_p2 <= std_logic_vector(unsigned(tmp69_fu_2116_p2) + unsigned(tmp66_fu_2098_p2));
    corHelperQNeg_V_14_5_fu_1826_p2 <= std_logic_vector(unsigned(tmp45_fu_1820_p2) + unsigned(tmp42_fu_1802_p2));
    corHelperQNeg_V_15_5_fu_1530_p2 <= std_logic_vector(unsigned(tmp21_fu_1524_p2) + unsigned(tmp18_fu_1506_p2));
    corHelperQNeg_V_1_5_fu_5674_p2 <= std_logic_vector(unsigned(tmp357_fu_5668_p2) + unsigned(tmp354_fu_5650_p2));
    corHelperQNeg_V_2_5_fu_5378_p2 <= std_logic_vector(unsigned(tmp333_fu_5372_p2) + unsigned(tmp330_fu_5354_p2));
    corHelperQNeg_V_3_5_fu_5082_p2 <= std_logic_vector(unsigned(tmp309_fu_5076_p2) + unsigned(tmp306_fu_5058_p2));
    corHelperQNeg_V_4_5_fu_4786_p2 <= std_logic_vector(unsigned(tmp285_fu_4780_p2) + unsigned(tmp282_fu_4762_p2));
    corHelperQNeg_V_5_5_fu_4490_p2 <= std_logic_vector(unsigned(tmp261_fu_4484_p2) + unsigned(tmp258_fu_4466_p2));
    corHelperQNeg_V_6_5_fu_4194_p2 <= std_logic_vector(unsigned(tmp237_fu_4188_p2) + unsigned(tmp234_fu_4170_p2));
    corHelperQNeg_V_6_fu_5970_p2 <= std_logic_vector(unsigned(tmp381_fu_5964_p2) + unsigned(tmp378_fu_5946_p2));
    corHelperQNeg_V_7_5_fu_3898_p2 <= std_logic_vector(unsigned(tmp213_fu_3892_p2) + unsigned(tmp210_fu_3874_p2));
    corHelperQNeg_V_8_5_fu_3602_p2 <= std_logic_vector(unsigned(tmp189_fu_3596_p2) + unsigned(tmp186_fu_3578_p2));
    corHelperQNeg_V_9_5_fu_3306_p2 <= std_logic_vector(unsigned(tmp165_fu_3300_p2) + unsigned(tmp162_fu_3282_p2));
    corHelperQPos_V_10_2_fu_2918_p2 <= std_logic_vector(unsigned(tmp129_fu_2912_p2) + unsigned(tmp126_fu_2894_p2));
    corHelperQPos_V_11_2_fu_2622_p2 <= std_logic_vector(unsigned(tmp105_fu_2616_p2) + unsigned(tmp102_fu_2598_p2));
    corHelperQPos_V_12_2_fu_2326_p2 <= std_logic_vector(unsigned(tmp81_fu_2320_p2) + unsigned(tmp78_fu_2302_p2));
    corHelperQPos_V_13_2_fu_2030_p2 <= std_logic_vector(unsigned(tmp57_fu_2024_p2) + unsigned(tmp54_fu_2006_p2));
    corHelperQPos_V_14_2_fu_1734_p2 <= std_logic_vector(unsigned(tmp33_fu_1728_p2) + unsigned(tmp30_fu_1710_p2));
    corHelperQPos_V_15_2_fu_1438_p2 <= std_logic_vector(unsigned(tmp9_fu_1432_p2) + unsigned(tmp6_fu_1414_p2));
    corHelperQPos_V_1_2_fu_5582_p2 <= std_logic_vector(unsigned(tmp345_fu_5576_p2) + unsigned(tmp342_fu_5558_p2));
    corHelperQPos_V_2_2_fu_5286_p2 <= std_logic_vector(unsigned(tmp321_fu_5280_p2) + unsigned(tmp318_fu_5262_p2));
    corHelperQPos_V_3_2_fu_4990_p2 <= std_logic_vector(unsigned(tmp297_fu_4984_p2) + unsigned(tmp294_fu_4966_p2));
    corHelperQPos_V_4_2_fu_4694_p2 <= std_logic_vector(unsigned(tmp273_fu_4688_p2) + unsigned(tmp270_fu_4670_p2));
    corHelperQPos_V_5_2_fu_4398_p2 <= std_logic_vector(unsigned(tmp249_fu_4392_p2) + unsigned(tmp246_fu_4374_p2));
    corHelperQPos_V_6_2_fu_4102_p2 <= std_logic_vector(unsigned(tmp225_fu_4096_p2) + unsigned(tmp222_fu_4078_p2));
    corHelperQPos_V_6_fu_5878_p2 <= std_logic_vector(unsigned(tmp369_fu_5872_p2) + unsigned(tmp366_fu_5854_p2));
    corHelperQPos_V_7_2_fu_3806_p2 <= std_logic_vector(unsigned(tmp201_fu_3800_p2) + unsigned(tmp198_fu_3782_p2));
    corHelperQPos_V_8_2_fu_3510_p2 <= std_logic_vector(unsigned(tmp177_fu_3504_p2) + unsigned(tmp174_fu_3486_p2));
    corHelperQPos_V_9_2_fu_3214_p2 <= std_logic_vector(unsigned(tmp153_fu_3208_p2) + unsigned(tmp150_fu_3190_p2));
    p_Result_s_fu_6022_p3 <= (grp_fu_6033_p2 & grp_fu_6028_p2);
    phaseClass_V_read_read_fu_1070_p2 <= phaseClass_V;
    resi_V_1_fu_5988_p2 <= std_logic_vector(unsigned(p_01915_s_reg_1076) - unsigned(p_01909_s_reg_1117));
    resi_V_2_fu_5994_p3 <= 
        resi_V_fu_5982_p2 when (tmp_s_fu_5976_p2(0) = '1') else 
        resi_V_1_fu_5988_p2;
    resi_V_fu_5982_p2 <= std_logic_vector(unsigned(p_01909_s_reg_1117) - unsigned(p_01915_s_reg_1076));
    resq_V_1_fu_6008_p2 <= std_logic_vector(unsigned(p_01903_s_reg_1158) - unsigned(p_01925_s_reg_1199));
    resq_V_2_fu_6014_p3 <= 
        resq_V_fu_6002_p2 when (tmp_s_fu_5976_p2(0) = '1') else 
        resq_V_1_fu_6008_p2;
    resq_V_fu_6002_p2 <= std_logic_vector(unsigned(p_01925_s_reg_1199) - unsigned(p_01903_s_reg_1158));
    tmp100_fu_2558_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_6) + unsigned(cor_phaseClass11i_V_4));
    tmp101_fu_2564_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_3) + unsigned(cor_phaseClass11i_V_1));
    tmp102_fu_2598_p2 <= std_logic_vector(unsigned(tmp104_fu_2592_p2) + unsigned(tmp103_fu_2586_p2));
    tmp103_fu_2586_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_10) + unsigned(cor_phaseClass11q_V_11));
    tmp104_fu_2592_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_9) + unsigned(cor_phaseClass11q_V_8));
    tmp105_fu_2616_p2 <= std_logic_vector(unsigned(tmp107_fu_2610_p2) + unsigned(tmp106_fu_2604_p2));
    tmp106_fu_2604_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_6) + unsigned(cor_phaseClass11q_V_4));
    tmp107_fu_2610_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_3) + unsigned(cor_phaseClass11q_V_1));
    tmp108_fu_2644_p2 <= std_logic_vector(unsigned(tmp110_fu_2638_p2) + unsigned(tmp109_fu_2632_p2));
    tmp109_fu_2632_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_14) + unsigned(cor_phaseClass11i_V_15));
    tmp10_fu_1420_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_6) + unsigned(cor_phaseClass15q_V_4));
    tmp110_fu_2638_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_13) + unsigned(cor_phaseClass11i_V_12));
    tmp111_fu_2662_p2 <= std_logic_vector(unsigned(tmp113_fu_2656_p2) + unsigned(tmp112_fu_2650_p2));
    tmp112_fu_2650_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_7) + unsigned(cor_phaseClass11i_V_5));
    tmp113_fu_2656_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_2) + unsigned(cor_phaseClass11i_V_s));
    tmp114_fu_2690_p2 <= std_logic_vector(unsigned(tmp116_fu_2684_p2) + unsigned(tmp115_fu_2678_p2));
    tmp115_fu_2678_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_14) + unsigned(cor_phaseClass11q_V_15));
    tmp116_fu_2684_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_13) + unsigned(cor_phaseClass11q_V_12));
    tmp117_fu_2708_p2 <= std_logic_vector(unsigned(tmp119_fu_2702_p2) + unsigned(tmp118_fu_2696_p2));
    tmp118_fu_2696_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_7) + unsigned(cor_phaseClass11q_V_5));
    tmp119_fu_2702_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_2) + unsigned(cor_phaseClass11q_V_s));
    tmp11_fu_1426_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_3) + unsigned(cor_phaseClass15q_V_1));
    tmp120_fu_2848_p2 <= std_logic_vector(unsigned(tmp122_fu_2842_p2) + unsigned(tmp121_fu_2836_p2));
    tmp121_fu_2836_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_10) + unsigned(cor_phaseClass10i_V_11));
    tmp122_fu_2842_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_9) + unsigned(cor_phaseClass10i_V_8));
    tmp123_fu_2866_p2 <= std_logic_vector(unsigned(tmp125_fu_2860_p2) + unsigned(tmp124_fu_2854_p2));
    tmp124_fu_2854_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_6) + unsigned(cor_phaseClass10i_V_4));
    tmp125_fu_2860_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_3) + unsigned(cor_phaseClass10i_V_1));
    tmp126_fu_2894_p2 <= std_logic_vector(unsigned(tmp128_fu_2888_p2) + unsigned(tmp127_fu_2882_p2));
    tmp127_fu_2882_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_10) + unsigned(cor_phaseClass10q_V_11));
    tmp128_fu_2888_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_9) + unsigned(cor_phaseClass10q_V_8));
    tmp129_fu_2912_p2 <= std_logic_vector(unsigned(tmp131_fu_2906_p2) + unsigned(tmp130_fu_2900_p2));
    tmp12_fu_1460_p2 <= std_logic_vector(unsigned(tmp14_fu_1454_p2) + unsigned(tmp13_fu_1448_p2));
    tmp130_fu_2900_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_6) + unsigned(cor_phaseClass10q_V_4));
    tmp131_fu_2906_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_3) + unsigned(cor_phaseClass10q_V_1));
    tmp132_fu_2940_p2 <= std_logic_vector(unsigned(tmp134_fu_2934_p2) + unsigned(tmp133_fu_2928_p2));
    tmp133_fu_2928_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_14) + unsigned(cor_phaseClass10i_V_15));
    tmp134_fu_2934_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_13) + unsigned(cor_phaseClass10i_V_12));
    tmp135_fu_2958_p2 <= std_logic_vector(unsigned(tmp137_fu_2952_p2) + unsigned(tmp136_fu_2946_p2));
    tmp136_fu_2946_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_7) + unsigned(cor_phaseClass10i_V_5));
    tmp137_fu_2952_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_2) + unsigned(cor_phaseClass10i_V_s));
    tmp138_fu_2986_p2 <= std_logic_vector(unsigned(tmp140_fu_2980_p2) + unsigned(tmp139_fu_2974_p2));
    tmp139_fu_2974_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_14) + unsigned(cor_phaseClass10q_V_15));
    tmp13_fu_1448_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_14) + unsigned(cor_phaseClass15i_V_15));
    tmp140_fu_2980_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_13) + unsigned(cor_phaseClass10q_V_12));
    tmp141_fu_3004_p2 <= std_logic_vector(unsigned(tmp143_fu_2998_p2) + unsigned(tmp142_fu_2992_p2));
    tmp142_fu_2992_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_7) + unsigned(cor_phaseClass10q_V_5));
    tmp143_fu_2998_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_2) + unsigned(cor_phaseClass10q_V_s));
    tmp144_fu_3144_p2 <= std_logic_vector(unsigned(tmp146_fu_3138_p2) + unsigned(tmp145_fu_3132_p2));
    tmp145_fu_3132_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_10) + unsigned(cor_phaseClass9i_V_11));
    tmp146_fu_3138_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_9) + unsigned(cor_phaseClass9i_V_8));
    tmp147_fu_3162_p2 <= std_logic_vector(unsigned(tmp149_fu_3156_p2) + unsigned(tmp148_fu_3150_p2));
    tmp148_fu_3150_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_6) + unsigned(cor_phaseClass9i_V_4));
    tmp149_fu_3156_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_3) + unsigned(cor_phaseClass9i_V_1));
    tmp14_fu_1454_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_13) + unsigned(cor_phaseClass15i_V_12));
    tmp150_fu_3190_p2 <= std_logic_vector(unsigned(tmp152_fu_3184_p2) + unsigned(tmp151_fu_3178_p2));
    tmp151_fu_3178_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_10) + unsigned(cor_phaseClass9q_V_11));
    tmp152_fu_3184_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_9) + unsigned(cor_phaseClass9q_V_8));
    tmp153_fu_3208_p2 <= std_logic_vector(unsigned(tmp155_fu_3202_p2) + unsigned(tmp154_fu_3196_p2));
    tmp154_fu_3196_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_6) + unsigned(cor_phaseClass9q_V_4));
    tmp155_fu_3202_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_3) + unsigned(cor_phaseClass9q_V_1));
    tmp156_fu_3236_p2 <= std_logic_vector(unsigned(tmp158_fu_3230_p2) + unsigned(tmp157_fu_3224_p2));
    tmp157_fu_3224_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_14) + unsigned(cor_phaseClass9i_V_15));
    tmp158_fu_3230_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_13) + unsigned(cor_phaseClass9i_V_12));
    tmp159_fu_3254_p2 <= std_logic_vector(unsigned(tmp161_fu_3248_p2) + unsigned(tmp160_fu_3242_p2));
    tmp15_fu_1478_p2 <= std_logic_vector(unsigned(tmp17_fu_1472_p2) + unsigned(tmp16_fu_1466_p2));
    tmp160_fu_3242_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_7) + unsigned(cor_phaseClass9i_V_5));
    tmp161_fu_3248_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_2) + unsigned(cor_phaseClass9i_V_0));
    tmp162_fu_3282_p2 <= std_logic_vector(unsigned(tmp164_fu_3276_p2) + unsigned(tmp163_fu_3270_p2));
    tmp163_fu_3270_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_14) + unsigned(cor_phaseClass9q_V_15));
    tmp164_fu_3276_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_13) + unsigned(cor_phaseClass9q_V_12));
    tmp165_fu_3300_p2 <= std_logic_vector(unsigned(tmp167_fu_3294_p2) + unsigned(tmp166_fu_3288_p2));
    tmp166_fu_3288_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_7) + unsigned(cor_phaseClass9q_V_5));
    tmp167_fu_3294_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_2) + unsigned(cor_phaseClass9q_V_0));
    tmp168_fu_3440_p2 <= std_logic_vector(unsigned(tmp170_fu_3434_p2) + unsigned(tmp169_fu_3428_p2));
    tmp169_fu_3428_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_10) + unsigned(cor_phaseClass8i_V_11));
    tmp16_fu_1466_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_7) + unsigned(cor_phaseClass15i_V_5));
    tmp170_fu_3434_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_9) + unsigned(cor_phaseClass8i_V_8));
    tmp171_fu_3458_p2 <= std_logic_vector(unsigned(tmp173_fu_3452_p2) + unsigned(tmp172_fu_3446_p2));
    tmp172_fu_3446_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_6) + unsigned(cor_phaseClass8i_V_4));
    tmp173_fu_3452_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_3) + unsigned(cor_phaseClass8i_V_1));
    tmp174_fu_3486_p2 <= std_logic_vector(unsigned(tmp176_fu_3480_p2) + unsigned(tmp175_fu_3474_p2));
    tmp175_fu_3474_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_10) + unsigned(cor_phaseClass8q_V_11));
    tmp176_fu_3480_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_9) + unsigned(cor_phaseClass8q_V_8));
    tmp177_fu_3504_p2 <= std_logic_vector(unsigned(tmp179_fu_3498_p2) + unsigned(tmp178_fu_3492_p2));
    tmp178_fu_3492_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_6) + unsigned(cor_phaseClass8q_V_4));
    tmp179_fu_3498_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_3) + unsigned(cor_phaseClass8q_V_1));
    tmp17_fu_1472_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_2) + unsigned(cor_phaseClass15i_V_s));
    tmp180_fu_3532_p2 <= std_logic_vector(unsigned(tmp182_fu_3526_p2) + unsigned(tmp181_fu_3520_p2));
    tmp181_fu_3520_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_14) + unsigned(cor_phaseClass8i_V_15));
    tmp182_fu_3526_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_13) + unsigned(cor_phaseClass8i_V_12));
    tmp183_fu_3550_p2 <= std_logic_vector(unsigned(tmp185_fu_3544_p2) + unsigned(tmp184_fu_3538_p2));
    tmp184_fu_3538_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_7) + unsigned(cor_phaseClass8i_V_5));
    tmp185_fu_3544_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_2) + unsigned(cor_phaseClass8i_V_0));
    tmp186_fu_3578_p2 <= std_logic_vector(unsigned(tmp188_fu_3572_p2) + unsigned(tmp187_fu_3566_p2));
    tmp187_fu_3566_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_14) + unsigned(cor_phaseClass8q_V_15));
    tmp188_fu_3572_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_13) + unsigned(cor_phaseClass8q_V_12));
    tmp189_fu_3596_p2 <= std_logic_vector(unsigned(tmp191_fu_3590_p2) + unsigned(tmp190_fu_3584_p2));
    tmp18_fu_1506_p2 <= std_logic_vector(unsigned(tmp20_fu_1500_p2) + unsigned(tmp19_fu_1494_p2));
    tmp190_fu_3584_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_7) + unsigned(cor_phaseClass8q_V_5));
    tmp191_fu_3590_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_2) + unsigned(cor_phaseClass8q_V_0));
    tmp192_fu_3736_p2 <= std_logic_vector(unsigned(tmp194_fu_3730_p2) + unsigned(tmp193_fu_3724_p2));
    tmp193_fu_3724_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_10) + unsigned(cor_phaseClass7i_V_11));
    tmp194_fu_3730_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_9) + unsigned(cor_phaseClass7i_V_8));
    tmp195_fu_3754_p2 <= std_logic_vector(unsigned(tmp197_fu_3748_p2) + unsigned(tmp196_fu_3742_p2));
    tmp196_fu_3742_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_6) + unsigned(cor_phaseClass7i_V_4));
    tmp197_fu_3748_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_3) + unsigned(cor_phaseClass7i_V_1));
    tmp198_fu_3782_p2 <= std_logic_vector(unsigned(tmp200_fu_3776_p2) + unsigned(tmp199_fu_3770_p2));
    tmp199_fu_3770_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_10) + unsigned(cor_phaseClass7q_V_11));
    tmp19_fu_1494_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_14) + unsigned(cor_phaseClass15q_V_15));
    tmp1_fu_1356_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_10) + unsigned(cor_phaseClass15i_V_11));
    tmp200_fu_3776_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_9) + unsigned(cor_phaseClass7q_V_8));
    tmp201_fu_3800_p2 <= std_logic_vector(unsigned(tmp203_fu_3794_p2) + unsigned(tmp202_fu_3788_p2));
    tmp202_fu_3788_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_6) + unsigned(cor_phaseClass7q_V_4));
    tmp203_fu_3794_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_3) + unsigned(cor_phaseClass7q_V_1));
    tmp204_fu_3828_p2 <= std_logic_vector(unsigned(tmp206_fu_3822_p2) + unsigned(tmp205_fu_3816_p2));
    tmp205_fu_3816_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_14) + unsigned(cor_phaseClass7i_V_15));
    tmp206_fu_3822_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_13) + unsigned(cor_phaseClass7i_V_12));
    tmp207_fu_3846_p2 <= std_logic_vector(unsigned(tmp209_fu_3840_p2) + unsigned(tmp208_fu_3834_p2));
    tmp208_fu_3834_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_7) + unsigned(cor_phaseClass7i_V_5));
    tmp209_fu_3840_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_2) + unsigned(cor_phaseClass7i_V_0));
    tmp20_fu_1500_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_13) + unsigned(cor_phaseClass15q_V_12));
    tmp210_fu_3874_p2 <= std_logic_vector(unsigned(tmp212_fu_3868_p2) + unsigned(tmp211_fu_3862_p2));
    tmp211_fu_3862_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_14) + unsigned(cor_phaseClass7q_V_15));
    tmp212_fu_3868_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_13) + unsigned(cor_phaseClass7q_V_12));
    tmp213_fu_3892_p2 <= std_logic_vector(unsigned(tmp215_fu_3886_p2) + unsigned(tmp214_fu_3880_p2));
    tmp214_fu_3880_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_7) + unsigned(cor_phaseClass7q_V_5));
    tmp215_fu_3886_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_2) + unsigned(cor_phaseClass7q_V_0));
    tmp216_fu_4032_p2 <= std_logic_vector(unsigned(tmp218_fu_4026_p2) + unsigned(tmp217_fu_4020_p2));
    tmp217_fu_4020_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_10) + unsigned(cor_phaseClass6i_V_11));
    tmp218_fu_4026_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_9) + unsigned(cor_phaseClass6i_V_8));
    tmp219_fu_4050_p2 <= std_logic_vector(unsigned(tmp221_fu_4044_p2) + unsigned(tmp220_fu_4038_p2));
    tmp21_fu_1524_p2 <= std_logic_vector(unsigned(tmp23_fu_1518_p2) + unsigned(tmp22_fu_1512_p2));
    tmp220_fu_4038_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_6) + unsigned(cor_phaseClass6i_V_4));
    tmp221_fu_4044_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_3) + unsigned(cor_phaseClass6i_V_1));
    tmp222_fu_4078_p2 <= std_logic_vector(unsigned(tmp224_fu_4072_p2) + unsigned(tmp223_fu_4066_p2));
    tmp223_fu_4066_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_10) + unsigned(cor_phaseClass6q_V_11));
    tmp224_fu_4072_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_9) + unsigned(cor_phaseClass6q_V_8));
    tmp225_fu_4096_p2 <= std_logic_vector(unsigned(tmp227_fu_4090_p2) + unsigned(tmp226_fu_4084_p2));
    tmp226_fu_4084_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_6) + unsigned(cor_phaseClass6q_V_4));
    tmp227_fu_4090_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_3) + unsigned(cor_phaseClass6q_V_1));
    tmp228_fu_4124_p2 <= std_logic_vector(unsigned(tmp230_fu_4118_p2) + unsigned(tmp229_fu_4112_p2));
    tmp229_fu_4112_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_14) + unsigned(cor_phaseClass6i_V_15));
    tmp22_fu_1512_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_7) + unsigned(cor_phaseClass15q_V_5));
    tmp230_fu_4118_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_13) + unsigned(cor_phaseClass6i_V_12));
    tmp231_fu_4142_p2 <= std_logic_vector(unsigned(tmp233_fu_4136_p2) + unsigned(tmp232_fu_4130_p2));
    tmp232_fu_4130_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_7) + unsigned(cor_phaseClass6i_V_5));
    tmp233_fu_4136_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_2) + unsigned(cor_phaseClass6i_V_0));
    tmp234_fu_4170_p2 <= std_logic_vector(unsigned(tmp236_fu_4164_p2) + unsigned(tmp235_fu_4158_p2));
    tmp235_fu_4158_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_14) + unsigned(cor_phaseClass6q_V_15));
    tmp236_fu_4164_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_13) + unsigned(cor_phaseClass6q_V_12));
    tmp237_fu_4188_p2 <= std_logic_vector(unsigned(tmp239_fu_4182_p2) + unsigned(tmp238_fu_4176_p2));
    tmp238_fu_4176_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_7) + unsigned(cor_phaseClass6q_V_5));
    tmp239_fu_4182_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_2) + unsigned(cor_phaseClass6q_V_0));
    tmp23_fu_1518_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_2) + unsigned(cor_phaseClass15q_V_s));
    tmp240_fu_4328_p2 <= std_logic_vector(unsigned(tmp242_fu_4322_p2) + unsigned(tmp241_fu_4316_p2));
    tmp241_fu_4316_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_10) + unsigned(cor_phaseClass5i_V_11));
    tmp242_fu_4322_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_9) + unsigned(cor_phaseClass5i_V_8));
    tmp243_fu_4346_p2 <= std_logic_vector(unsigned(tmp245_fu_4340_p2) + unsigned(tmp244_fu_4334_p2));
    tmp244_fu_4334_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_6) + unsigned(cor_phaseClass5i_V_4));
    tmp245_fu_4340_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_3) + unsigned(cor_phaseClass5i_V_1));
    tmp246_fu_4374_p2 <= std_logic_vector(unsigned(tmp248_fu_4368_p2) + unsigned(tmp247_fu_4362_p2));
    tmp247_fu_4362_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_10) + unsigned(cor_phaseClass5q_V_11));
    tmp248_fu_4368_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_9) + unsigned(cor_phaseClass5q_V_8));
    tmp249_fu_4392_p2 <= std_logic_vector(unsigned(tmp251_fu_4386_p2) + unsigned(tmp250_fu_4380_p2));
    tmp24_fu_1664_p2 <= std_logic_vector(unsigned(tmp26_fu_1658_p2) + unsigned(tmp25_fu_1652_p2));
    tmp250_fu_4380_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_6) + unsigned(cor_phaseClass5q_V_4));
    tmp251_fu_4386_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_3) + unsigned(cor_phaseClass5q_V_1));
    tmp252_fu_4420_p2 <= std_logic_vector(unsigned(tmp254_fu_4414_p2) + unsigned(tmp253_fu_4408_p2));
    tmp253_fu_4408_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_14) + unsigned(cor_phaseClass5i_V_15));
    tmp254_fu_4414_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_13) + unsigned(cor_phaseClass5i_V_12));
    tmp255_fu_4438_p2 <= std_logic_vector(unsigned(tmp257_fu_4432_p2) + unsigned(tmp256_fu_4426_p2));
    tmp256_fu_4426_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_7) + unsigned(cor_phaseClass5i_V_5));
    tmp257_fu_4432_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_2) + unsigned(cor_phaseClass5i_V_0));
    tmp258_fu_4466_p2 <= std_logic_vector(unsigned(tmp260_fu_4460_p2) + unsigned(tmp259_fu_4454_p2));
    tmp259_fu_4454_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_14) + unsigned(cor_phaseClass5q_V_15));
    tmp25_fu_1652_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_10) + unsigned(cor_phaseClass14i_V_11));
    tmp260_fu_4460_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_13) + unsigned(cor_phaseClass5q_V_12));
    tmp261_fu_4484_p2 <= std_logic_vector(unsigned(tmp263_fu_4478_p2) + unsigned(tmp262_fu_4472_p2));
    tmp262_fu_4472_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_7) + unsigned(cor_phaseClass5q_V_5));
    tmp263_fu_4478_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_2) + unsigned(cor_phaseClass5q_V_0));
    tmp264_fu_4624_p2 <= std_logic_vector(unsigned(tmp266_fu_4618_p2) + unsigned(tmp265_fu_4612_p2));
    tmp265_fu_4612_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_10) + unsigned(cor_phaseClass4i_V_11));
    tmp266_fu_4618_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_9) + unsigned(cor_phaseClass4i_V_8));
    tmp267_fu_4642_p2 <= std_logic_vector(unsigned(tmp269_fu_4636_p2) + unsigned(tmp268_fu_4630_p2));
    tmp268_fu_4630_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_6) + unsigned(cor_phaseClass4i_V_4));
    tmp269_fu_4636_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_3) + unsigned(cor_phaseClass4i_V_1));
    tmp26_fu_1658_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_9) + unsigned(cor_phaseClass14i_V_8));
    tmp270_fu_4670_p2 <= std_logic_vector(unsigned(tmp272_fu_4664_p2) + unsigned(tmp271_fu_4658_p2));
    tmp271_fu_4658_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_10) + unsigned(cor_phaseClass4q_V_11));
    tmp272_fu_4664_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_9) + unsigned(cor_phaseClass4q_V_8));
    tmp273_fu_4688_p2 <= std_logic_vector(unsigned(tmp275_fu_4682_p2) + unsigned(tmp274_fu_4676_p2));
    tmp274_fu_4676_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_6) + unsigned(cor_phaseClass4q_V_4));
    tmp275_fu_4682_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_3) + unsigned(cor_phaseClass4q_V_1));
    tmp276_fu_4716_p2 <= std_logic_vector(unsigned(tmp278_fu_4710_p2) + unsigned(tmp277_fu_4704_p2));
    tmp277_fu_4704_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_14) + unsigned(cor_phaseClass4i_V_15));
    tmp278_fu_4710_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_13) + unsigned(cor_phaseClass4i_V_12));
    tmp279_fu_4734_p2 <= std_logic_vector(unsigned(tmp281_fu_4728_p2) + unsigned(tmp280_fu_4722_p2));
    tmp27_fu_1682_p2 <= std_logic_vector(unsigned(tmp29_fu_1676_p2) + unsigned(tmp28_fu_1670_p2));
    tmp280_fu_4722_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_7) + unsigned(cor_phaseClass4i_V_5));
    tmp281_fu_4728_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_2) + unsigned(cor_phaseClass4i_V_0));
    tmp282_fu_4762_p2 <= std_logic_vector(unsigned(tmp284_fu_4756_p2) + unsigned(tmp283_fu_4750_p2));
    tmp283_fu_4750_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_14) + unsigned(cor_phaseClass4q_V_15));
    tmp284_fu_4756_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_13) + unsigned(cor_phaseClass4q_V_12));
    tmp285_fu_4780_p2 <= std_logic_vector(unsigned(tmp287_fu_4774_p2) + unsigned(tmp286_fu_4768_p2));
    tmp286_fu_4768_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_7) + unsigned(cor_phaseClass4q_V_5));
    tmp287_fu_4774_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_2) + unsigned(cor_phaseClass4q_V_0));
    tmp288_fu_4920_p2 <= std_logic_vector(unsigned(tmp290_fu_4914_p2) + unsigned(tmp289_fu_4908_p2));
    tmp289_fu_4908_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_10) + unsigned(cor_phaseClass3i_V_11));
    tmp28_fu_1670_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_6) + unsigned(cor_phaseClass14i_V_4));
    tmp290_fu_4914_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_9) + unsigned(cor_phaseClass3i_V_8));
    tmp291_fu_4938_p2 <= std_logic_vector(unsigned(tmp293_fu_4932_p2) + unsigned(tmp292_fu_4926_p2));
    tmp292_fu_4926_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_6) + unsigned(cor_phaseClass3i_V_4));
    tmp293_fu_4932_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_3) + unsigned(cor_phaseClass3i_V_1));
    tmp294_fu_4966_p2 <= std_logic_vector(unsigned(tmp296_fu_4960_p2) + unsigned(tmp295_fu_4954_p2));
    tmp295_fu_4954_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_10) + unsigned(cor_phaseClass3q_V_11));
    tmp296_fu_4960_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_9) + unsigned(cor_phaseClass3q_V_8));
    tmp297_fu_4984_p2 <= std_logic_vector(unsigned(tmp299_fu_4978_p2) + unsigned(tmp298_fu_4972_p2));
    tmp298_fu_4972_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_6) + unsigned(cor_phaseClass3q_V_4));
    tmp299_fu_4978_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_3) + unsigned(cor_phaseClass3q_V_1));
    tmp29_fu_1676_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_3) + unsigned(cor_phaseClass14i_V_1));
    tmp2_fu_1362_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_9) + unsigned(cor_phaseClass15i_V_8));
    tmp300_fu_5012_p2 <= std_logic_vector(unsigned(tmp302_fu_5006_p2) + unsigned(tmp301_fu_5000_p2));
    tmp301_fu_5000_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_14) + unsigned(cor_phaseClass3i_V_15));
    tmp302_fu_5006_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_13) + unsigned(cor_phaseClass3i_V_12));
    tmp303_fu_5030_p2 <= std_logic_vector(unsigned(tmp305_fu_5024_p2) + unsigned(tmp304_fu_5018_p2));
    tmp304_fu_5018_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_7) + unsigned(cor_phaseClass3i_V_5));
    tmp305_fu_5024_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_2) + unsigned(cor_phaseClass3i_V_0));
    tmp306_fu_5058_p2 <= std_logic_vector(unsigned(tmp308_fu_5052_p2) + unsigned(tmp307_fu_5046_p2));
    tmp307_fu_5046_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_14) + unsigned(cor_phaseClass3q_V_15));
    tmp308_fu_5052_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_13) + unsigned(cor_phaseClass3q_V_12));
    tmp309_fu_5076_p2 <= std_logic_vector(unsigned(tmp311_fu_5070_p2) + unsigned(tmp310_fu_5064_p2));
    tmp30_fu_1710_p2 <= std_logic_vector(unsigned(tmp32_fu_1704_p2) + unsigned(tmp31_fu_1698_p2));
    tmp310_fu_5064_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_7) + unsigned(cor_phaseClass3q_V_5));
    tmp311_fu_5070_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_2) + unsigned(cor_phaseClass3q_V_0));
    tmp312_fu_5216_p2 <= std_logic_vector(unsigned(tmp314_fu_5210_p2) + unsigned(tmp313_fu_5204_p2));
    tmp313_fu_5204_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_10) + unsigned(cor_phaseClass2i_V_11));
    tmp314_fu_5210_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_9) + unsigned(cor_phaseClass2i_V_8));
    tmp315_fu_5234_p2 <= std_logic_vector(unsigned(tmp317_fu_5228_p2) + unsigned(tmp316_fu_5222_p2));
    tmp316_fu_5222_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_6) + unsigned(cor_phaseClass2i_V_4));
    tmp317_fu_5228_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_3) + unsigned(cor_phaseClass2i_V_1));
    tmp318_fu_5262_p2 <= std_logic_vector(unsigned(tmp320_fu_5256_p2) + unsigned(tmp319_fu_5250_p2));
    tmp319_fu_5250_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_10) + unsigned(cor_phaseClass2q_V_11));
    tmp31_fu_1698_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_10) + unsigned(cor_phaseClass14q_V_11));
    tmp320_fu_5256_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_9) + unsigned(cor_phaseClass2q_V_8));
    tmp321_fu_5280_p2 <= std_logic_vector(unsigned(tmp323_fu_5274_p2) + unsigned(tmp322_fu_5268_p2));
    tmp322_fu_5268_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_6) + unsigned(cor_phaseClass2q_V_4));
    tmp323_fu_5274_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_3) + unsigned(cor_phaseClass2q_V_1));
    tmp324_fu_5308_p2 <= std_logic_vector(unsigned(tmp326_fu_5302_p2) + unsigned(tmp325_fu_5296_p2));
    tmp325_fu_5296_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_14) + unsigned(cor_phaseClass2i_V_15));
    tmp326_fu_5302_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_13) + unsigned(cor_phaseClass2i_V_12));
    tmp327_fu_5326_p2 <= std_logic_vector(unsigned(tmp329_fu_5320_p2) + unsigned(tmp328_fu_5314_p2));
    tmp328_fu_5314_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_7) + unsigned(cor_phaseClass2i_V_5));
    tmp329_fu_5320_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_2) + unsigned(cor_phaseClass2i_V_0));
    tmp32_fu_1704_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_9) + unsigned(cor_phaseClass14q_V_8));
    tmp330_fu_5354_p2 <= std_logic_vector(unsigned(tmp332_fu_5348_p2) + unsigned(tmp331_fu_5342_p2));
    tmp331_fu_5342_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_14) + unsigned(cor_phaseClass2q_V_15));
    tmp332_fu_5348_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_13) + unsigned(cor_phaseClass2q_V_12));
    tmp333_fu_5372_p2 <= std_logic_vector(unsigned(tmp335_fu_5366_p2) + unsigned(tmp334_fu_5360_p2));
    tmp334_fu_5360_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_7) + unsigned(cor_phaseClass2q_V_5));
    tmp335_fu_5366_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_2) + unsigned(cor_phaseClass2q_V_0));
    tmp336_fu_5512_p2 <= std_logic_vector(unsigned(tmp338_fu_5506_p2) + unsigned(tmp337_fu_5500_p2));
    tmp337_fu_5500_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_10) + unsigned(cor_phaseClass1i_V_11));
    tmp338_fu_5506_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_9) + unsigned(cor_phaseClass1i_V_8));
    tmp339_fu_5530_p2 <= std_logic_vector(unsigned(tmp341_fu_5524_p2) + unsigned(tmp340_fu_5518_p2));
    tmp33_fu_1728_p2 <= std_logic_vector(unsigned(tmp35_fu_1722_p2) + unsigned(tmp34_fu_1716_p2));
    tmp340_fu_5518_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_6) + unsigned(cor_phaseClass1i_V_4));
    tmp341_fu_5524_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_3) + unsigned(cor_phaseClass1i_V_1));
    tmp342_fu_5558_p2 <= std_logic_vector(unsigned(tmp344_fu_5552_p2) + unsigned(tmp343_fu_5546_p2));
    tmp343_fu_5546_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_10) + unsigned(cor_phaseClass1q_V_11));
    tmp344_fu_5552_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_9) + unsigned(cor_phaseClass1q_V_8));
    tmp345_fu_5576_p2 <= std_logic_vector(unsigned(tmp347_fu_5570_p2) + unsigned(tmp346_fu_5564_p2));
    tmp346_fu_5564_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_6) + unsigned(cor_phaseClass1q_V_4));
    tmp347_fu_5570_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_3) + unsigned(cor_phaseClass1q_V_1));
    tmp348_fu_5604_p2 <= std_logic_vector(unsigned(tmp350_fu_5598_p2) + unsigned(tmp349_fu_5592_p2));
    tmp349_fu_5592_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_14) + unsigned(cor_phaseClass1i_V_15));
    tmp34_fu_1716_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_6) + unsigned(cor_phaseClass14q_V_4));
    tmp350_fu_5598_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_13) + unsigned(cor_phaseClass1i_V_12));
    tmp351_fu_5622_p2 <= std_logic_vector(unsigned(tmp353_fu_5616_p2) + unsigned(tmp352_fu_5610_p2));
    tmp352_fu_5610_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_7) + unsigned(cor_phaseClass1i_V_5));
    tmp353_fu_5616_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_2) + unsigned(cor_phaseClass1i_V_0));
    tmp354_fu_5650_p2 <= std_logic_vector(unsigned(tmp356_fu_5644_p2) + unsigned(tmp355_fu_5638_p2));
    tmp355_fu_5638_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_14) + unsigned(cor_phaseClass1q_V_15));
    tmp356_fu_5644_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_13) + unsigned(cor_phaseClass1q_V_12));
    tmp357_fu_5668_p2 <= std_logic_vector(unsigned(tmp359_fu_5662_p2) + unsigned(tmp358_fu_5656_p2));
    tmp358_fu_5656_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_7) + unsigned(cor_phaseClass1q_V_5));
    tmp359_fu_5662_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_2) + unsigned(cor_phaseClass1q_V_0));
    tmp35_fu_1722_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_3) + unsigned(cor_phaseClass14q_V_1));
    tmp360_fu_5808_p2 <= std_logic_vector(unsigned(tmp362_fu_5802_p2) + unsigned(tmp361_fu_5796_p2));
    tmp361_fu_5796_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_10) + unsigned(cor_phaseClass0i_V_11));
    tmp362_fu_5802_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_9) + unsigned(cor_phaseClass0i_V_8));
    tmp363_fu_5826_p2 <= std_logic_vector(unsigned(tmp365_fu_5820_p2) + unsigned(tmp364_fu_5814_p2));
    tmp364_fu_5814_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_6) + unsigned(cor_phaseClass0i_V_4));
    tmp365_fu_5820_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_3) + unsigned(cor_phaseClass0i_V_1));
    tmp366_fu_5854_p2 <= std_logic_vector(unsigned(tmp368_fu_5848_p2) + unsigned(tmp367_fu_5842_p2));
    tmp367_fu_5842_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_10) + unsigned(cor_phaseClass0q_V_11));
    tmp368_fu_5848_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_9) + unsigned(cor_phaseClass0q_V_8));
    tmp369_fu_5872_p2 <= std_logic_vector(unsigned(tmp371_fu_5866_p2) + unsigned(tmp370_fu_5860_p2));
    tmp36_fu_1756_p2 <= std_logic_vector(unsigned(tmp38_fu_1750_p2) + unsigned(tmp37_fu_1744_p2));
    tmp370_fu_5860_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_6) + unsigned(cor_phaseClass0q_V_4));
    tmp371_fu_5866_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_3) + unsigned(cor_phaseClass0q_V_1));
    tmp372_fu_5900_p2 <= std_logic_vector(unsigned(tmp374_fu_5894_p2) + unsigned(tmp373_fu_5888_p2));
    tmp373_fu_5888_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_14) + unsigned(cor_phaseClass0i_V_15));
    tmp374_fu_5894_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_13) + unsigned(cor_phaseClass0i_V_12));
    tmp375_fu_5918_p2 <= std_logic_vector(unsigned(tmp377_fu_5912_p2) + unsigned(tmp376_fu_5906_p2));
    tmp376_fu_5906_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_7) + unsigned(cor_phaseClass0i_V_5));
    tmp377_fu_5912_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_2) + unsigned(cor_phaseClass0i_V_0));
    tmp378_fu_5946_p2 <= std_logic_vector(unsigned(tmp380_fu_5940_p2) + unsigned(tmp379_fu_5934_p2));
    tmp379_fu_5934_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_14) + unsigned(cor_phaseClass0q_V_15));
    tmp37_fu_1744_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_14) + unsigned(cor_phaseClass14i_V_15));
    tmp380_fu_5940_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_13) + unsigned(cor_phaseClass0q_V_12));
    tmp381_fu_5964_p2 <= std_logic_vector(unsigned(tmp383_fu_5958_p2) + unsigned(tmp382_fu_5952_p2));
    tmp382_fu_5952_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_7) + unsigned(cor_phaseClass0q_V_5));
    tmp383_fu_5958_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_2) + unsigned(cor_phaseClass0q_V_0));
    tmp38_fu_1750_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_13) + unsigned(cor_phaseClass14i_V_12));
    tmp39_fu_1774_p2 <= std_logic_vector(unsigned(tmp41_fu_1768_p2) + unsigned(tmp40_fu_1762_p2));
    tmp3_fu_1386_p2 <= std_logic_vector(unsigned(tmp5_fu_1380_p2) + unsigned(tmp4_fu_1374_p2));
    tmp40_fu_1762_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_7) + unsigned(cor_phaseClass14i_V_5));
    tmp41_fu_1768_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_2) + unsigned(cor_phaseClass14i_V_s));
    tmp42_fu_1802_p2 <= std_logic_vector(unsigned(tmp44_fu_1796_p2) + unsigned(tmp43_fu_1790_p2));
    tmp43_fu_1790_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_14) + unsigned(cor_phaseClass14q_V_15));
    tmp44_fu_1796_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_13) + unsigned(cor_phaseClass14q_V_12));
    tmp45_fu_1820_p2 <= std_logic_vector(unsigned(tmp47_fu_1814_p2) + unsigned(tmp46_fu_1808_p2));
    tmp46_fu_1808_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_7) + unsigned(cor_phaseClass14q_V_5));
    tmp47_fu_1814_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_2) + unsigned(cor_phaseClass14q_V_s));
    tmp48_fu_1960_p2 <= std_logic_vector(unsigned(tmp50_fu_1954_p2) + unsigned(tmp49_fu_1948_p2));
    tmp49_fu_1948_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_10) + unsigned(cor_phaseClass13i_V_11));
    tmp4_fu_1374_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_6) + unsigned(cor_phaseClass15i_V_4));
    tmp50_fu_1954_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_9) + unsigned(cor_phaseClass13i_V_8));
    tmp51_fu_1978_p2 <= std_logic_vector(unsigned(tmp53_fu_1972_p2) + unsigned(tmp52_fu_1966_p2));
    tmp52_fu_1966_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_6) + unsigned(cor_phaseClass13i_V_4));
    tmp53_fu_1972_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_3) + unsigned(cor_phaseClass13i_V_1));
    tmp54_fu_2006_p2 <= std_logic_vector(unsigned(tmp56_fu_2000_p2) + unsigned(tmp55_fu_1994_p2));
    tmp55_fu_1994_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_10) + unsigned(cor_phaseClass13q_V_11));
    tmp56_fu_2000_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_9) + unsigned(cor_phaseClass13q_V_8));
    tmp57_fu_2024_p2 <= std_logic_vector(unsigned(tmp59_fu_2018_p2) + unsigned(tmp58_fu_2012_p2));
    tmp58_fu_2012_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_6) + unsigned(cor_phaseClass13q_V_4));
    tmp59_fu_2018_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_3) + unsigned(cor_phaseClass13q_V_1));
    tmp5_fu_1380_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_3) + unsigned(cor_phaseClass15i_V_1));
    tmp60_fu_2052_p2 <= std_logic_vector(unsigned(tmp62_fu_2046_p2) + unsigned(tmp61_fu_2040_p2));
    tmp61_fu_2040_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_14) + unsigned(cor_phaseClass13i_V_15));
    tmp62_fu_2046_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_13) + unsigned(cor_phaseClass13i_V_12));
    tmp63_fu_2070_p2 <= std_logic_vector(unsigned(tmp65_fu_2064_p2) + unsigned(tmp64_fu_2058_p2));
    tmp64_fu_2058_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_7) + unsigned(cor_phaseClass13i_V_5));
    tmp65_fu_2064_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_2) + unsigned(cor_phaseClass13i_V_s));
    tmp66_fu_2098_p2 <= std_logic_vector(unsigned(tmp68_fu_2092_p2) + unsigned(tmp67_fu_2086_p2));
    tmp67_fu_2086_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_14) + unsigned(cor_phaseClass13q_V_15));
    tmp68_fu_2092_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_13) + unsigned(cor_phaseClass13q_V_12));
    tmp69_fu_2116_p2 <= std_logic_vector(unsigned(tmp71_fu_2110_p2) + unsigned(tmp70_fu_2104_p2));
    tmp6_fu_1414_p2 <= std_logic_vector(unsigned(tmp8_fu_1408_p2) + unsigned(tmp7_fu_1402_p2));
    tmp70_fu_2104_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_7) + unsigned(cor_phaseClass13q_V_5));
    tmp71_fu_2110_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_2) + unsigned(cor_phaseClass13q_V_s));
    tmp72_fu_2256_p2 <= std_logic_vector(unsigned(tmp74_fu_2250_p2) + unsigned(tmp73_fu_2244_p2));
    tmp73_fu_2244_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_10) + unsigned(cor_phaseClass12i_V_11));
    tmp74_fu_2250_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_9) + unsigned(cor_phaseClass12i_V_8));
    tmp75_fu_2274_p2 <= std_logic_vector(unsigned(tmp77_fu_2268_p2) + unsigned(tmp76_fu_2262_p2));
    tmp76_fu_2262_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_6) + unsigned(cor_phaseClass12i_V_4));
    tmp77_fu_2268_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_3) + unsigned(cor_phaseClass12i_V_1));
    tmp78_fu_2302_p2 <= std_logic_vector(unsigned(tmp80_fu_2296_p2) + unsigned(tmp79_fu_2290_p2));
    tmp79_fu_2290_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_10) + unsigned(cor_phaseClass12q_V_11));
    tmp7_fu_1402_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_10) + unsigned(cor_phaseClass15q_V_11));
    tmp80_fu_2296_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_9) + unsigned(cor_phaseClass12q_V_8));
    tmp81_fu_2320_p2 <= std_logic_vector(unsigned(tmp83_fu_2314_p2) + unsigned(tmp82_fu_2308_p2));
    tmp82_fu_2308_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_6) + unsigned(cor_phaseClass12q_V_4));
    tmp83_fu_2314_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_3) + unsigned(cor_phaseClass12q_V_1));
    tmp84_fu_2348_p2 <= std_logic_vector(unsigned(tmp86_fu_2342_p2) + unsigned(tmp85_fu_2336_p2));
    tmp85_fu_2336_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_14) + unsigned(cor_phaseClass12i_V_15));
    tmp86_fu_2342_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_13) + unsigned(cor_phaseClass12i_V_12));
    tmp87_fu_2366_p2 <= std_logic_vector(unsigned(tmp89_fu_2360_p2) + unsigned(tmp88_fu_2354_p2));
    tmp88_fu_2354_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_7) + unsigned(cor_phaseClass12i_V_5));
    tmp89_fu_2360_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_2) + unsigned(cor_phaseClass12i_V_s));
    tmp8_fu_1408_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_9) + unsigned(cor_phaseClass15q_V_8));
    tmp90_fu_2394_p2 <= std_logic_vector(unsigned(tmp92_fu_2388_p2) + unsigned(tmp91_fu_2382_p2));
    tmp91_fu_2382_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_14) + unsigned(cor_phaseClass12q_V_15));
    tmp92_fu_2388_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_13) + unsigned(cor_phaseClass12q_V_12));
    tmp93_fu_2412_p2 <= std_logic_vector(unsigned(tmp95_fu_2406_p2) + unsigned(tmp94_fu_2400_p2));
    tmp94_fu_2400_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_7) + unsigned(cor_phaseClass12q_V_5));
    tmp95_fu_2406_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_2) + unsigned(cor_phaseClass12q_V_s));
    tmp96_fu_2552_p2 <= std_logic_vector(unsigned(tmp98_fu_2546_p2) + unsigned(tmp97_fu_2540_p2));
    tmp97_fu_2540_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_10) + unsigned(cor_phaseClass11i_V_11));
    tmp98_fu_2546_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_9) + unsigned(cor_phaseClass11i_V_8));
    tmp99_fu_2570_p2 <= std_logic_vector(unsigned(tmp101_fu_2564_p2) + unsigned(tmp100_fu_2558_p2));
    tmp9_fu_1432_p2 <= std_logic_vector(unsigned(tmp11_fu_1426_p2) + unsigned(tmp10_fu_1420_p2));
    tmp_fu_1368_p2 <= std_logic_vector(unsigned(tmp2_fu_1362_p2) + unsigned(tmp1_fu_1356_p2));
    tmp_s_fu_5976_p2 <= "1" when (signed(p_01909_s_reg_1117) > signed(p_01915_s_reg_1076)) else "0";
end behav;
