
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 3642289 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284431 heartbeat IPC: 2.74564 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 17361393 heartbeat IPC: 0.992363 cumulative IPC: 0.605627 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 33877837 heartbeat IPC: 0.605457 cumulative IPC: 0.605514 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 50400416 heartbeat IPC: 0.605232 cumulative IPC: 0.605401 (Simulation time: 0 hr 2 min 47 sec) 
Finished CPU 0 instructions: 25000001 cycles: 41294928 cumulative IPC: 0.605401 (Simulation time: 0 hr 2 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.605401 instructions: 25000001 cycles: 41294928
cpu0_DTLB TOTAL     ACCESS:    7900113  HIT:    7870982  MISS:      29131
cpu0_DTLB LOAD      ACCESS:    7332137  HIT:    7307882  MISS:      24255
cpu0_DTLB RFO       ACCESS:     567976  HIT:     563100  MISS:       4876
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.5122 cycles
cpu0_ITLB TOTAL     ACCESS:    2214676  HIT:    2214676  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2214676  HIT:    2214676  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29131  HIT:      21707  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24255  HIT:      17021  MISS:       7234
cpu0_STLB RFO       ACCESS:       4876  HIT:       4686  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 252.373 cycles
cpu0_L1D TOTAL     ACCESS:    8079487  HIT:    7579234  MISS:     500253
cpu0_L1D LOAD      ACCESS:    6702444  HIT:    6214813  MISS:     487631
cpu0_L1D RFO       ACCESS:    1369619  HIT:    1357438  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6983  MISS:        441
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 393.254 cycles
cpu0_L2C TOTAL     ACCESS:     812829  HIT:     337643  MISS:     475186
cpu0_L2C LOAD      ACCESS:     487631  HIT:     180309  MISS:     307322
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     300208  HIT:     144542  MISS:     155666
cpu0_L2C WRITEBACK ACCESS:      12368  HIT:      12368  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        441  HIT:        424  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:     810136  ISSUED:     780354  USEFUL:     377000  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 453.124 cycles
LLC TOTAL     ACCESS:     546210  HIT:      71125  MISS:     475085
LLC LOAD      ACCESS:      85999  HIT:      31003  MISS:      54996
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     435800  HIT:      27910  MISS:     407890
LLC WRITEBACK ACCESS:      12213  HIT:      12211  MISS:          2
LLC TRANSLATION ACCESS:         17  HIT:          1  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1137.88 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3309  ROW_BUFFER_MISS:     471774
 DBUS AVG_CONGESTED_CYCLE:    3.99784
 WQ ROW_BUFFER_HIT:       4017  ROW_BUFFER_MISS:       8404  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 292.367
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

