// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue2_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [31:0] io_enq_bits_instructions_0_instruction,
  input  [3:0]  io_enq_bits_instructions_0_packet_index,
  input  [5:0]  io_enq_bits_instructions_0_ROB_index,
  input  [31:0] io_enq_bits_instructions_1_instruction,
  input  [3:0]  io_enq_bits_instructions_1_packet_index,
  input  [5:0]  io_enq_bits_instructions_1_ROB_index,
  input  [31:0] io_enq_bits_instructions_2_instruction,
  input  [3:0]  io_enq_bits_instructions_2_packet_index,
  input  [5:0]  io_enq_bits_instructions_2_ROB_index,
  input  [31:0] io_enq_bits_instructions_3_instruction,
  input  [3:0]  io_enq_bits_instructions_3_packet_index,
  input  [5:0]  io_enq_bits_instructions_3_ROB_index,
  input  [31:0] io_enq_bits_prediction_target,
  input  [2:0]  io_enq_bits_prediction_br_type,
  input  [15:0] io_enq_bits_prediction_GHR,
  input         io_enq_bits_prediction_T_NT,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_NEXT,
                io_enq_bits_TOS,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [31:0] io_deq_bits_instructions_0_instruction,
  output [3:0]  io_deq_bits_instructions_0_packet_index,
  output [5:0]  io_deq_bits_instructions_0_ROB_index,
  output [31:0] io_deq_bits_instructions_1_instruction,
  output [3:0]  io_deq_bits_instructions_1_packet_index,
  output [5:0]  io_deq_bits_instructions_1_ROB_index,
  output [31:0] io_deq_bits_instructions_2_instruction,
  output [3:0]  io_deq_bits_instructions_2_packet_index,
  output [5:0]  io_deq_bits_instructions_2_ROB_index,
  output [31:0] io_deq_bits_instructions_3_instruction,
  output [3:0]  io_deq_bits_instructions_3_packet_index,
  output [5:0]  io_deq_bits_instructions_3_ROB_index,
  output        io_deq_bits_prediction_hit,
  output [31:0] io_deq_bits_prediction_target,
  output [2:0]  io_deq_bits_prediction_br_type,
  output [15:0] io_deq_bits_prediction_GHR,
  output        io_deq_bits_prediction_T_NT,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_NEXT,
                io_deq_bits_TOS,
  input         io_flush
);

  wire [286:0] _ram_ext_R0_data;
  reg          wrap;
  reg          wrap_1;
  reg          maybe_full;
  wire         ptr_match = wrap == wrap_1;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;
      wrap_1 <= 1'h0;
      maybe_full <= 1'h0;
    end
    else begin
      automatic logic do_deq = io_deq_ready & ~empty;
      wrap <= ~io_flush & (do_enq ? wrap - 1'h1 : wrap);
      wrap_1 <= ~io_flush & (do_deq ? wrap_1 - 1'h1 : wrap_1);
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_2x287 ram_ext (
    .R0_addr (wrap_1),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_TOS,
        io_enq_bits_NEXT,
        io_enq_bits_GHR,
        io_enq_bits_prediction_T_NT,
        io_enq_bits_prediction_GHR,
        io_enq_bits_prediction_br_type,
        io_enq_bits_prediction_target,
        1'h0,
        io_enq_bits_instructions_3_ROB_index,
        io_enq_bits_instructions_3_packet_index,
        io_enq_bits_instructions_3_instruction,
        io_enq_bits_instructions_2_ROB_index,
        io_enq_bits_instructions_2_packet_index,
        io_enq_bits_instructions_2_instruction,
        io_enq_bits_instructions_1_ROB_index,
        io_enq_bits_instructions_1_packet_index,
        io_enq_bits_instructions_1_instruction,
        io_enq_bits_instructions_0_ROB_index,
        io_enq_bits_instructions_0_packet_index,
        io_enq_bits_instructions_0_instruction,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[31:0];
  assign io_deq_bits_valid_bits_0 = _ram_ext_R0_data[32];
  assign io_deq_bits_valid_bits_1 = _ram_ext_R0_data[33];
  assign io_deq_bits_valid_bits_2 = _ram_ext_R0_data[34];
  assign io_deq_bits_valid_bits_3 = _ram_ext_R0_data[35];
  assign io_deq_bits_instructions_0_instruction = _ram_ext_R0_data[67:36];
  assign io_deq_bits_instructions_0_packet_index = _ram_ext_R0_data[71:68];
  assign io_deq_bits_instructions_0_ROB_index = _ram_ext_R0_data[77:72];
  assign io_deq_bits_instructions_1_instruction = _ram_ext_R0_data[109:78];
  assign io_deq_bits_instructions_1_packet_index = _ram_ext_R0_data[113:110];
  assign io_deq_bits_instructions_1_ROB_index = _ram_ext_R0_data[119:114];
  assign io_deq_bits_instructions_2_instruction = _ram_ext_R0_data[151:120];
  assign io_deq_bits_instructions_2_packet_index = _ram_ext_R0_data[155:152];
  assign io_deq_bits_instructions_2_ROB_index = _ram_ext_R0_data[161:156];
  assign io_deq_bits_instructions_3_instruction = _ram_ext_R0_data[193:162];
  assign io_deq_bits_instructions_3_packet_index = _ram_ext_R0_data[197:194];
  assign io_deq_bits_instructions_3_ROB_index = _ram_ext_R0_data[203:198];
  assign io_deq_bits_prediction_hit = _ram_ext_R0_data[204];
  assign io_deq_bits_prediction_target = _ram_ext_R0_data[236:205];
  assign io_deq_bits_prediction_br_type = _ram_ext_R0_data[239:237];
  assign io_deq_bits_prediction_GHR = _ram_ext_R0_data[255:240];
  assign io_deq_bits_prediction_T_NT = _ram_ext_R0_data[256];
  assign io_deq_bits_GHR = _ram_ext_R0_data[272:257];
  assign io_deq_bits_NEXT = _ram_ext_R0_data[279:273];
  assign io_deq_bits_TOS = _ram_ext_R0_data[286:280];
endmodule

