
Aquarium_V1_0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005984  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08005b54  08005b54  00015b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005bd0  08005bd0  00015bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005bd8  08005bd8  00015bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005bdc  08005bdc  00015bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  20000000  08005be0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000025c  20000078  08005c58  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200002d4  08005c58  000202d4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   000177d0  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002765  00000000  00000000  00037878  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000010a8  00000000  00000000  00039fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000fa0  00000000  00000000  0003b088  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007b3e  00000000  00000000  0003c028  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005134  00000000  00000000  00043b66  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00048c9a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004a14  00000000  00000000  00048d18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005b3c 	.word	0x08005b3c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08005b3c 	.word	0x08005b3c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b97a 	b.w	80005bc <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	468c      	mov	ip, r1
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	9e08      	ldr	r6, [sp, #32]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d151      	bne.n	8000394 <__udivmoddi4+0xb4>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d96d      	bls.n	80003d2 <__udivmoddi4+0xf2>
 80002f6:	fab2 fe82 	clz	lr, r2
 80002fa:	f1be 0f00 	cmp.w	lr, #0
 80002fe:	d00b      	beq.n	8000318 <__udivmoddi4+0x38>
 8000300:	f1ce 0c20 	rsb	ip, lr, #32
 8000304:	fa01 f50e 	lsl.w	r5, r1, lr
 8000308:	fa20 fc0c 	lsr.w	ip, r0, ip
 800030c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000310:	ea4c 0c05 	orr.w	ip, ip, r5
 8000314:	fa00 f40e 	lsl.w	r4, r0, lr
 8000318:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800031c:	0c25      	lsrs	r5, r4, #16
 800031e:	fbbc f8fa 	udiv	r8, ip, sl
 8000322:	fa1f f987 	uxth.w	r9, r7
 8000326:	fb0a cc18 	mls	ip, sl, r8, ip
 800032a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800032e:	fb08 f309 	mul.w	r3, r8, r9
 8000332:	42ab      	cmp	r3, r5
 8000334:	d90a      	bls.n	800034c <__udivmoddi4+0x6c>
 8000336:	19ed      	adds	r5, r5, r7
 8000338:	f108 32ff 	add.w	r2, r8, #4294967295
 800033c:	f080 8123 	bcs.w	8000586 <__udivmoddi4+0x2a6>
 8000340:	42ab      	cmp	r3, r5
 8000342:	f240 8120 	bls.w	8000586 <__udivmoddi4+0x2a6>
 8000346:	f1a8 0802 	sub.w	r8, r8, #2
 800034a:	443d      	add	r5, r7
 800034c:	1aed      	subs	r5, r5, r3
 800034e:	b2a4      	uxth	r4, r4
 8000350:	fbb5 f0fa 	udiv	r0, r5, sl
 8000354:	fb0a 5510 	mls	r5, sl, r0, r5
 8000358:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800035c:	fb00 f909 	mul.w	r9, r0, r9
 8000360:	45a1      	cmp	r9, r4
 8000362:	d909      	bls.n	8000378 <__udivmoddi4+0x98>
 8000364:	19e4      	adds	r4, r4, r7
 8000366:	f100 33ff 	add.w	r3, r0, #4294967295
 800036a:	f080 810a 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800036e:	45a1      	cmp	r9, r4
 8000370:	f240 8107 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000374:	3802      	subs	r0, #2
 8000376:	443c      	add	r4, r7
 8000378:	eba4 0409 	sub.w	r4, r4, r9
 800037c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000380:	2100      	movs	r1, #0
 8000382:	2e00      	cmp	r6, #0
 8000384:	d061      	beq.n	800044a <__udivmoddi4+0x16a>
 8000386:	fa24 f40e 	lsr.w	r4, r4, lr
 800038a:	2300      	movs	r3, #0
 800038c:	6034      	str	r4, [r6, #0]
 800038e:	6073      	str	r3, [r6, #4]
 8000390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000394:	428b      	cmp	r3, r1
 8000396:	d907      	bls.n	80003a8 <__udivmoddi4+0xc8>
 8000398:	2e00      	cmp	r6, #0
 800039a:	d054      	beq.n	8000446 <__udivmoddi4+0x166>
 800039c:	2100      	movs	r1, #0
 800039e:	e886 0021 	stmia.w	r6, {r0, r5}
 80003a2:	4608      	mov	r0, r1
 80003a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a8:	fab3 f183 	clz	r1, r3
 80003ac:	2900      	cmp	r1, #0
 80003ae:	f040 808e 	bne.w	80004ce <__udivmoddi4+0x1ee>
 80003b2:	42ab      	cmp	r3, r5
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xdc>
 80003b6:	4282      	cmp	r2, r0
 80003b8:	f200 80fa 	bhi.w	80005b0 <__udivmoddi4+0x2d0>
 80003bc:	1a84      	subs	r4, r0, r2
 80003be:	eb65 0503 	sbc.w	r5, r5, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	46ac      	mov	ip, r5
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d03f      	beq.n	800044a <__udivmoddi4+0x16a>
 80003ca:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	b912      	cbnz	r2, 80003da <__udivmoddi4+0xfa>
 80003d4:	2701      	movs	r7, #1
 80003d6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003da:	fab7 fe87 	clz	lr, r7
 80003de:	f1be 0f00 	cmp.w	lr, #0
 80003e2:	d134      	bne.n	800044e <__udivmoddi4+0x16e>
 80003e4:	1beb      	subs	r3, r5, r7
 80003e6:	0c3a      	lsrs	r2, r7, #16
 80003e8:	fa1f fc87 	uxth.w	ip, r7
 80003ec:	2101      	movs	r1, #1
 80003ee:	fbb3 f8f2 	udiv	r8, r3, r2
 80003f2:	0c25      	lsrs	r5, r4, #16
 80003f4:	fb02 3318 	mls	r3, r2, r8, r3
 80003f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003fc:	fb0c f308 	mul.w	r3, ip, r8
 8000400:	42ab      	cmp	r3, r5
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x134>
 8000404:	19ed      	adds	r5, r5, r7
 8000406:	f108 30ff 	add.w	r0, r8, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x132>
 800040c:	42ab      	cmp	r3, r5
 800040e:	f200 80d1 	bhi.w	80005b4 <__udivmoddi4+0x2d4>
 8000412:	4680      	mov	r8, r0
 8000414:	1aed      	subs	r5, r5, r3
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb5 f0f2 	udiv	r0, r5, r2
 800041c:	fb02 5510 	mls	r5, r2, r0, r5
 8000420:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000424:	fb0c fc00 	mul.w	ip, ip, r0
 8000428:	45a4      	cmp	ip, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x15c>
 800042c:	19e4      	adds	r4, r4, r7
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x15a>
 8000434:	45a4      	cmp	ip, r4
 8000436:	f200 80b8 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 040c 	sub.w	r4, r4, ip
 8000440:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000444:	e79d      	b.n	8000382 <__udivmoddi4+0xa2>
 8000446:	4631      	mov	r1, r6
 8000448:	4630      	mov	r0, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1ce 0420 	rsb	r4, lr, #32
 8000452:	fa05 f30e 	lsl.w	r3, r5, lr
 8000456:	fa07 f70e 	lsl.w	r7, r7, lr
 800045a:	fa20 f804 	lsr.w	r8, r0, r4
 800045e:	0c3a      	lsrs	r2, r7, #16
 8000460:	fa25 f404 	lsr.w	r4, r5, r4
 8000464:	ea48 0803 	orr.w	r8, r8, r3
 8000468:	fbb4 f1f2 	udiv	r1, r4, r2
 800046c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000470:	fb02 4411 	mls	r4, r2, r1, r4
 8000474:	fa1f fc87 	uxth.w	ip, r7
 8000478:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800047c:	fb01 f30c 	mul.w	r3, r1, ip
 8000480:	42ab      	cmp	r3, r5
 8000482:	fa00 f40e 	lsl.w	r4, r0, lr
 8000486:	d909      	bls.n	800049c <__udivmoddi4+0x1bc>
 8000488:	19ed      	adds	r5, r5, r7
 800048a:	f101 30ff 	add.w	r0, r1, #4294967295
 800048e:	f080 808a 	bcs.w	80005a6 <__udivmoddi4+0x2c6>
 8000492:	42ab      	cmp	r3, r5
 8000494:	f240 8087 	bls.w	80005a6 <__udivmoddi4+0x2c6>
 8000498:	3902      	subs	r1, #2
 800049a:	443d      	add	r5, r7
 800049c:	1aeb      	subs	r3, r5, r3
 800049e:	fa1f f588 	uxth.w	r5, r8
 80004a2:	fbb3 f0f2 	udiv	r0, r3, r2
 80004a6:	fb02 3310 	mls	r3, r2, r0, r3
 80004aa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004ae:	fb00 f30c 	mul.w	r3, r0, ip
 80004b2:	42ab      	cmp	r3, r5
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x1e6>
 80004b6:	19ed      	adds	r5, r5, r7
 80004b8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004bc:	d26f      	bcs.n	800059e <__udivmoddi4+0x2be>
 80004be:	42ab      	cmp	r3, r5
 80004c0:	d96d      	bls.n	800059e <__udivmoddi4+0x2be>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443d      	add	r5, r7
 80004c6:	1aeb      	subs	r3, r5, r3
 80004c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004cc:	e78f      	b.n	80003ee <__udivmoddi4+0x10e>
 80004ce:	f1c1 0720 	rsb	r7, r1, #32
 80004d2:	fa22 f807 	lsr.w	r8, r2, r7
 80004d6:	408b      	lsls	r3, r1
 80004d8:	fa05 f401 	lsl.w	r4, r5, r1
 80004dc:	ea48 0303 	orr.w	r3, r8, r3
 80004e0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004e4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004e8:	40fd      	lsrs	r5, r7
 80004ea:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ee:	fbb5 f9fc 	udiv	r9, r5, ip
 80004f2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004f6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004fa:	fa1f f883 	uxth.w	r8, r3
 80004fe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000502:	fb09 f408 	mul.w	r4, r9, r8
 8000506:	42ac      	cmp	r4, r5
 8000508:	fa02 f201 	lsl.w	r2, r2, r1
 800050c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000510:	d908      	bls.n	8000524 <__udivmoddi4+0x244>
 8000512:	18ed      	adds	r5, r5, r3
 8000514:	f109 30ff 	add.w	r0, r9, #4294967295
 8000518:	d243      	bcs.n	80005a2 <__udivmoddi4+0x2c2>
 800051a:	42ac      	cmp	r4, r5
 800051c:	d941      	bls.n	80005a2 <__udivmoddi4+0x2c2>
 800051e:	f1a9 0902 	sub.w	r9, r9, #2
 8000522:	441d      	add	r5, r3
 8000524:	1b2d      	subs	r5, r5, r4
 8000526:	fa1f fe8e 	uxth.w	lr, lr
 800052a:	fbb5 f0fc 	udiv	r0, r5, ip
 800052e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000532:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000536:	fb00 f808 	mul.w	r8, r0, r8
 800053a:	45a0      	cmp	r8, r4
 800053c:	d907      	bls.n	800054e <__udivmoddi4+0x26e>
 800053e:	18e4      	adds	r4, r4, r3
 8000540:	f100 35ff 	add.w	r5, r0, #4294967295
 8000544:	d229      	bcs.n	800059a <__udivmoddi4+0x2ba>
 8000546:	45a0      	cmp	r8, r4
 8000548:	d927      	bls.n	800059a <__udivmoddi4+0x2ba>
 800054a:	3802      	subs	r0, #2
 800054c:	441c      	add	r4, r3
 800054e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000552:	eba4 0408 	sub.w	r4, r4, r8
 8000556:	fba0 8902 	umull	r8, r9, r0, r2
 800055a:	454c      	cmp	r4, r9
 800055c:	46c6      	mov	lr, r8
 800055e:	464d      	mov	r5, r9
 8000560:	d315      	bcc.n	800058e <__udivmoddi4+0x2ae>
 8000562:	d012      	beq.n	800058a <__udivmoddi4+0x2aa>
 8000564:	b156      	cbz	r6, 800057c <__udivmoddi4+0x29c>
 8000566:	ebba 030e 	subs.w	r3, sl, lr
 800056a:	eb64 0405 	sbc.w	r4, r4, r5
 800056e:	fa04 f707 	lsl.w	r7, r4, r7
 8000572:	40cb      	lsrs	r3, r1
 8000574:	431f      	orrs	r7, r3
 8000576:	40cc      	lsrs	r4, r1
 8000578:	6037      	str	r7, [r6, #0]
 800057a:	6074      	str	r4, [r6, #4]
 800057c:	2100      	movs	r1, #0
 800057e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000582:	4618      	mov	r0, r3
 8000584:	e6f8      	b.n	8000378 <__udivmoddi4+0x98>
 8000586:	4690      	mov	r8, r2
 8000588:	e6e0      	b.n	800034c <__udivmoddi4+0x6c>
 800058a:	45c2      	cmp	sl, r8
 800058c:	d2ea      	bcs.n	8000564 <__udivmoddi4+0x284>
 800058e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000592:	eb69 0503 	sbc.w	r5, r9, r3
 8000596:	3801      	subs	r0, #1
 8000598:	e7e4      	b.n	8000564 <__udivmoddi4+0x284>
 800059a:	4628      	mov	r0, r5
 800059c:	e7d7      	b.n	800054e <__udivmoddi4+0x26e>
 800059e:	4640      	mov	r0, r8
 80005a0:	e791      	b.n	80004c6 <__udivmoddi4+0x1e6>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e7be      	b.n	8000524 <__udivmoddi4+0x244>
 80005a6:	4601      	mov	r1, r0
 80005a8:	e778      	b.n	800049c <__udivmoddi4+0x1bc>
 80005aa:	3802      	subs	r0, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	e745      	b.n	800043c <__udivmoddi4+0x15c>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e708      	b.n	80003c6 <__udivmoddi4+0xe6>
 80005b4:	f1a8 0802 	sub.w	r8, r8, #2
 80005b8:	443d      	add	r5, r7
 80005ba:	e72b      	b.n	8000414 <__udivmoddi4+0x134>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005c4:	4a0e      	ldr	r2, [pc, #56]	; (8000600 <HAL_Init+0x40>)
 80005c6:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <HAL_Init+0x40>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005d0:	4a0b      	ldr	r2, [pc, #44]	; (8000600 <HAL_Init+0x40>)
 80005d2:	4b0b      	ldr	r3, [pc, #44]	; (8000600 <HAL_Init+0x40>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005dc:	4a08      	ldr	r2, [pc, #32]	; (8000600 <HAL_Init+0x40>)
 80005de:	4b08      	ldr	r3, [pc, #32]	; (8000600 <HAL_Init+0x40>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e8:	2003      	movs	r0, #3
 80005ea:	f000 f947 	bl	800087c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ee:	2000      	movs	r0, #0
 80005f0:	f000 f808 	bl	8000604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005f4:	f004 fb94 	bl	8004d20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40023c00 	.word	0x40023c00

08000604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800060c:	4b12      	ldr	r3, [pc, #72]	; (8000658 <HAL_InitTick+0x54>)
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4b12      	ldr	r3, [pc, #72]	; (800065c <HAL_InitTick+0x58>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800061a:	fbb3 f3f1 	udiv	r3, r3, r1
 800061e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000622:	4618      	mov	r0, r3
 8000624:	f000 f95f 	bl	80008e6 <HAL_SYSTICK_Config>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800062e:	2301      	movs	r3, #1
 8000630:	e00e      	b.n	8000650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2b0f      	cmp	r3, #15
 8000636:	d80a      	bhi.n	800064e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000638:	2200      	movs	r2, #0
 800063a:	6879      	ldr	r1, [r7, #4]
 800063c:	f04f 30ff 	mov.w	r0, #4294967295
 8000640:	f000 f927 	bl	8000892 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000644:	4a06      	ldr	r2, [pc, #24]	; (8000660 <HAL_InitTick+0x5c>)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800064a:	2300      	movs	r3, #0
 800064c:	e000      	b.n	8000650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800064e:	2301      	movs	r3, #1
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000010 	.word	0x20000010
 800065c:	20000004 	.word	0x20000004
 8000660:	20000000 	.word	0x20000000

08000664 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <HAL_IncTick+0x20>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	461a      	mov	r2, r3
 800066e:	4b06      	ldr	r3, [pc, #24]	; (8000688 <HAL_IncTick+0x24>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4413      	add	r3, r2
 8000674:	4a04      	ldr	r2, [pc, #16]	; (8000688 <HAL_IncTick+0x24>)
 8000676:	6013      	str	r3, [r2, #0]
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	20000004 	.word	0x20000004
 8000688:	200000c0 	.word	0x200000c0

0800068c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  return uwTick;
 8000690:	4b03      	ldr	r3, [pc, #12]	; (80006a0 <HAL_GetTick+0x14>)
 8000692:	681b      	ldr	r3, [r3, #0]
}
 8000694:	4618      	mov	r0, r3
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	200000c0 	.word	0x200000c0

080006a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006ac:	f7ff ffee 	bl	800068c <HAL_GetTick>
 80006b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006bc:	d005      	beq.n	80006ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006be:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <HAL_Delay+0x40>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	4413      	add	r3, r2
 80006c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006ca:	bf00      	nop
 80006cc:	f7ff ffde 	bl	800068c <HAL_GetTick>
 80006d0:	4602      	mov	r2, r0
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	1ad2      	subs	r2, r2, r3
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	429a      	cmp	r2, r3
 80006da:	d3f7      	bcc.n	80006cc <HAL_Delay+0x28>
  {
  }
}
 80006dc:	bf00      	nop
 80006de:	3710      	adds	r7, #16
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20000004 	.word	0x20000004

080006e8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f8:	4b0c      	ldr	r3, [pc, #48]	; (800072c <NVIC_SetPriorityGrouping+0x44>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fe:	68ba      	ldr	r2, [r7, #8]
 8000700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000704:	4013      	ands	r3, r2
 8000706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800071a:	4a04      	ldr	r2, [pc, #16]	; (800072c <NVIC_SetPriorityGrouping+0x44>)
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	60d3      	str	r3, [r2, #12]
}
 8000720:	bf00      	nop
 8000722:	3714      	adds	r7, #20
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000734:	4b04      	ldr	r3, [pc, #16]	; (8000748 <NVIC_GetPriorityGrouping+0x18>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	f003 0307 	and.w	r3, r3, #7
}
 800073e:	4618      	mov	r0, r3
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000756:	4909      	ldr	r1, [pc, #36]	; (800077c <NVIC_EnableIRQ+0x30>)
 8000758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075c:	095b      	lsrs	r3, r3, #5
 800075e:	79fa      	ldrb	r2, [r7, #7]
 8000760:	f002 021f 	and.w	r2, r2, #31
 8000764:	2001      	movs	r0, #1
 8000766:	fa00 f202 	lsl.w	r2, r0, r2
 800076a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800076e:	bf00      	nop
 8000770:	370c      	adds	r7, #12
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	e000e100 	.word	0xe000e100

08000780 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	6039      	str	r1, [r7, #0]
 800078a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800078c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000790:	2b00      	cmp	r3, #0
 8000792:	da0b      	bge.n	80007ac <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000794:	490d      	ldr	r1, [pc, #52]	; (80007cc <NVIC_SetPriority+0x4c>)
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	f003 030f 	and.w	r3, r3, #15
 800079c:	3b04      	subs	r3, #4
 800079e:	683a      	ldr	r2, [r7, #0]
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	0112      	lsls	r2, r2, #4
 80007a4:	b2d2      	uxtb	r2, r2
 80007a6:	440b      	add	r3, r1
 80007a8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007aa:	e009      	b.n	80007c0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ac:	4908      	ldr	r1, [pc, #32]	; (80007d0 <NVIC_SetPriority+0x50>)
 80007ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b2:	683a      	ldr	r2, [r7, #0]
 80007b4:	b2d2      	uxtb	r2, r2
 80007b6:	0112      	lsls	r2, r2, #4
 80007b8:	b2d2      	uxtb	r2, r2
 80007ba:	440b      	add	r3, r1
 80007bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	e000ed00 	.word	0xe000ed00
 80007d0:	e000e100 	.word	0xe000e100

080007d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b089      	sub	sp, #36	; 0x24
 80007d8:	af00      	add	r7, sp, #0
 80007da:	60f8      	str	r0, [r7, #12]
 80007dc:	60b9      	str	r1, [r7, #8]
 80007de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	f003 0307 	and.w	r3, r3, #7
 80007e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	f1c3 0307 	rsb	r3, r3, #7
 80007ee:	2b04      	cmp	r3, #4
 80007f0:	bf28      	it	cs
 80007f2:	2304      	movcs	r3, #4
 80007f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007f6:	69fb      	ldr	r3, [r7, #28]
 80007f8:	3304      	adds	r3, #4
 80007fa:	2b06      	cmp	r3, #6
 80007fc:	d902      	bls.n	8000804 <NVIC_EncodePriority+0x30>
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	3b03      	subs	r3, #3
 8000802:	e000      	b.n	8000806 <NVIC_EncodePriority+0x32>
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000808:	2201      	movs	r2, #1
 800080a:	69bb      	ldr	r3, [r7, #24]
 800080c:	fa02 f303 	lsl.w	r3, r2, r3
 8000810:	1e5a      	subs	r2, r3, #1
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	401a      	ands	r2, r3
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800081a:	2101      	movs	r1, #1
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	fa01 f303 	lsl.w	r3, r1, r3
 8000822:	1e59      	subs	r1, r3, #1
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000828:	4313      	orrs	r3, r2
         );
}
 800082a:	4618      	mov	r0, r3
 800082c:	3724      	adds	r7, #36	; 0x24
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
	...

08000838 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	3b01      	subs	r3, #1
 8000844:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000848:	d301      	bcc.n	800084e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800084a:	2301      	movs	r3, #1
 800084c:	e00f      	b.n	800086e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800084e:	4a0a      	ldr	r2, [pc, #40]	; (8000878 <SysTick_Config+0x40>)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	3b01      	subs	r3, #1
 8000854:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000856:	210f      	movs	r1, #15
 8000858:	f04f 30ff 	mov.w	r0, #4294967295
 800085c:	f7ff ff90 	bl	8000780 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000860:	4b05      	ldr	r3, [pc, #20]	; (8000878 <SysTick_Config+0x40>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000866:	4b04      	ldr	r3, [pc, #16]	; (8000878 <SysTick_Config+0x40>)
 8000868:	2207      	movs	r2, #7
 800086a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800086c:	2300      	movs	r3, #0
}
 800086e:	4618      	mov	r0, r3
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	e000e010 	.word	0xe000e010

0800087c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000884:	6878      	ldr	r0, [r7, #4]
 8000886:	f7ff ff2f 	bl	80006e8 <NVIC_SetPriorityGrouping>
}
 800088a:	bf00      	nop
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000892:	b580      	push	{r7, lr}
 8000894:	b086      	sub	sp, #24
 8000896:	af00      	add	r7, sp, #0
 8000898:	4603      	mov	r3, r0
 800089a:	60b9      	str	r1, [r7, #8]
 800089c:	607a      	str	r2, [r7, #4]
 800089e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008a4:	f7ff ff44 	bl	8000730 <NVIC_GetPriorityGrouping>
 80008a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	68b9      	ldr	r1, [r7, #8]
 80008ae:	6978      	ldr	r0, [r7, #20]
 80008b0:	f7ff ff90 	bl	80007d4 <NVIC_EncodePriority>
 80008b4:	4602      	mov	r2, r0
 80008b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ba:	4611      	mov	r1, r2
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff ff5f 	bl	8000780 <NVIC_SetPriority>
}
 80008c2:	bf00      	nop
 80008c4:	3718      	adds	r7, #24
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	b082      	sub	sp, #8
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	4603      	mov	r3, r0
 80008d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff ff37 	bl	800074c <NVIC_EnableIRQ>
}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b082      	sub	sp, #8
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f7ff ffa2 	bl	8000838 <SysTick_Config>
 80008f4:	4603      	mov	r3, r0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
	...

08000900 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000900:	b480      	push	{r7}
 8000902:	b089      	sub	sp, #36	; 0x24
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800090a:	2300      	movs	r3, #0
 800090c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000912:	2300      	movs	r3, #0
 8000914:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000916:	2300      	movs	r3, #0
 8000918:	61fb      	str	r3, [r7, #28]
 800091a:	e165      	b.n	8000be8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800091c:	2201      	movs	r2, #1
 800091e:	69fb      	ldr	r3, [r7, #28]
 8000920:	fa02 f303 	lsl.w	r3, r2, r3
 8000924:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	681a      	ldr	r2, [r3, #0]
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	4013      	ands	r3, r2
 800092e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000930:	693a      	ldr	r2, [r7, #16]
 8000932:	697b      	ldr	r3, [r7, #20]
 8000934:	429a      	cmp	r2, r3
 8000936:	f040 8154 	bne.w	8000be2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	2b02      	cmp	r3, #2
 8000940:	d003      	beq.n	800094a <HAL_GPIO_Init+0x4a>
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	2b12      	cmp	r3, #18
 8000948:	d123      	bne.n	8000992 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800094a:	69fb      	ldr	r3, [r7, #28]
 800094c:	08da      	lsrs	r2, r3, #3
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	3208      	adds	r2, #8
 8000952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000956:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000958:	69fb      	ldr	r3, [r7, #28]
 800095a:	f003 0307 	and.w	r3, r3, #7
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	220f      	movs	r2, #15
 8000962:	fa02 f303 	lsl.w	r3, r2, r3
 8000966:	43db      	mvns	r3, r3
 8000968:	69ba      	ldr	r2, [r7, #24]
 800096a:	4013      	ands	r3, r2
 800096c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	691a      	ldr	r2, [r3, #16]
 8000972:	69fb      	ldr	r3, [r7, #28]
 8000974:	f003 0307 	and.w	r3, r3, #7
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	fa02 f303 	lsl.w	r3, r2, r3
 800097e:	69ba      	ldr	r2, [r7, #24]
 8000980:	4313      	orrs	r3, r2
 8000982:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000984:	69fb      	ldr	r3, [r7, #28]
 8000986:	08da      	lsrs	r2, r3, #3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	3208      	adds	r2, #8
 800098c:	69b9      	ldr	r1, [r7, #24]
 800098e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000998:	69fb      	ldr	r3, [r7, #28]
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	2203      	movs	r2, #3
 800099e:	fa02 f303 	lsl.w	r3, r2, r3
 80009a2:	43db      	mvns	r3, r3
 80009a4:	69ba      	ldr	r2, [r7, #24]
 80009a6:	4013      	ands	r3, r2
 80009a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	f003 0203 	and.w	r2, r3, #3
 80009b2:	69fb      	ldr	r3, [r7, #28]
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ba:	69ba      	ldr	r2, [r7, #24]
 80009bc:	4313      	orrs	r3, r2
 80009be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	69ba      	ldr	r2, [r7, #24]
 80009c4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d00b      	beq.n	80009e6 <HAL_GPIO_Init+0xe6>
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	2b02      	cmp	r3, #2
 80009d4:	d007      	beq.n	80009e6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009da:	2b11      	cmp	r3, #17
 80009dc:	d003      	beq.n	80009e6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	2b12      	cmp	r3, #18
 80009e4:	d130      	bne.n	8000a48 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80009ec:	69fb      	ldr	r3, [r7, #28]
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	2203      	movs	r2, #3
 80009f2:	fa02 f303 	lsl.w	r3, r2, r3
 80009f6:	43db      	mvns	r3, r3
 80009f8:	69ba      	ldr	r2, [r7, #24]
 80009fa:	4013      	ands	r3, r2
 80009fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	68da      	ldr	r2, [r3, #12]
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	69ba      	ldr	r2, [r7, #24]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	69ba      	ldr	r2, [r7, #24]
 8000a14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	fa02 f303 	lsl.w	r3, r2, r3
 8000a24:	43db      	mvns	r3, r3
 8000a26:	69ba      	ldr	r2, [r7, #24]
 8000a28:	4013      	ands	r3, r2
 8000a2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	091b      	lsrs	r3, r3, #4
 8000a32:	f003 0201 	and.w	r2, r3, #1
 8000a36:	69fb      	ldr	r3, [r7, #28]
 8000a38:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3c:	69ba      	ldr	r2, [r7, #24]
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	69ba      	ldr	r2, [r7, #24]
 8000a46:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	005b      	lsls	r3, r3, #1
 8000a52:	2203      	movs	r2, #3
 8000a54:	fa02 f303 	lsl.w	r3, r2, r3
 8000a58:	43db      	mvns	r3, r3
 8000a5a:	69ba      	ldr	r2, [r7, #24]
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	689a      	ldr	r2, [r3, #8]
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6c:	69ba      	ldr	r2, [r7, #24]
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	69ba      	ldr	r2, [r7, #24]
 8000a76:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	f000 80ae 	beq.w	8000be2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	4a5c      	ldr	r2, [pc, #368]	; (8000bfc <HAL_GPIO_Init+0x2fc>)
 8000a8c:	4b5b      	ldr	r3, [pc, #364]	; (8000bfc <HAL_GPIO_Init+0x2fc>)
 8000a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a94:	6453      	str	r3, [r2, #68]	; 0x44
 8000a96:	4b59      	ldr	r3, [pc, #356]	; (8000bfc <HAL_GPIO_Init+0x2fc>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000aa2:	4a57      	ldr	r2, [pc, #348]	; (8000c00 <HAL_GPIO_Init+0x300>)
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	089b      	lsrs	r3, r3, #2
 8000aa8:	3302      	adds	r3, #2
 8000aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ab0:	69fb      	ldr	r3, [r7, #28]
 8000ab2:	f003 0303 	and.w	r3, r3, #3
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	220f      	movs	r2, #15
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4a4e      	ldr	r2, [pc, #312]	; (8000c04 <HAL_GPIO_Init+0x304>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d025      	beq.n	8000b1a <HAL_GPIO_Init+0x21a>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4a4d      	ldr	r2, [pc, #308]	; (8000c08 <HAL_GPIO_Init+0x308>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d01f      	beq.n	8000b16 <HAL_GPIO_Init+0x216>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4a4c      	ldr	r2, [pc, #304]	; (8000c0c <HAL_GPIO_Init+0x30c>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d019      	beq.n	8000b12 <HAL_GPIO_Init+0x212>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4a4b      	ldr	r2, [pc, #300]	; (8000c10 <HAL_GPIO_Init+0x310>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d013      	beq.n	8000b0e <HAL_GPIO_Init+0x20e>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4a4a      	ldr	r2, [pc, #296]	; (8000c14 <HAL_GPIO_Init+0x314>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d00d      	beq.n	8000b0a <HAL_GPIO_Init+0x20a>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4a49      	ldr	r2, [pc, #292]	; (8000c18 <HAL_GPIO_Init+0x318>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d007      	beq.n	8000b06 <HAL_GPIO_Init+0x206>
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4a48      	ldr	r2, [pc, #288]	; (8000c1c <HAL_GPIO_Init+0x31c>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d101      	bne.n	8000b02 <HAL_GPIO_Init+0x202>
 8000afe:	2306      	movs	r3, #6
 8000b00:	e00c      	b.n	8000b1c <HAL_GPIO_Init+0x21c>
 8000b02:	2307      	movs	r3, #7
 8000b04:	e00a      	b.n	8000b1c <HAL_GPIO_Init+0x21c>
 8000b06:	2305      	movs	r3, #5
 8000b08:	e008      	b.n	8000b1c <HAL_GPIO_Init+0x21c>
 8000b0a:	2304      	movs	r3, #4
 8000b0c:	e006      	b.n	8000b1c <HAL_GPIO_Init+0x21c>
 8000b0e:	2303      	movs	r3, #3
 8000b10:	e004      	b.n	8000b1c <HAL_GPIO_Init+0x21c>
 8000b12:	2302      	movs	r3, #2
 8000b14:	e002      	b.n	8000b1c <HAL_GPIO_Init+0x21c>
 8000b16:	2301      	movs	r3, #1
 8000b18:	e000      	b.n	8000b1c <HAL_GPIO_Init+0x21c>
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	69fa      	ldr	r2, [r7, #28]
 8000b1e:	f002 0203 	and.w	r2, r2, #3
 8000b22:	0092      	lsls	r2, r2, #2
 8000b24:	4093      	lsls	r3, r2
 8000b26:	69ba      	ldr	r2, [r7, #24]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b2c:	4934      	ldr	r1, [pc, #208]	; (8000c00 <HAL_GPIO_Init+0x300>)
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	089b      	lsrs	r3, r3, #2
 8000b32:	3302      	adds	r3, #2
 8000b34:	69ba      	ldr	r2, [r7, #24]
 8000b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b3a:	4b39      	ldr	r3, [pc, #228]	; (8000c20 <HAL_GPIO_Init+0x320>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	43db      	mvns	r3, r3
 8000b44:	69ba      	ldr	r2, [r7, #24]
 8000b46:	4013      	ands	r3, r2
 8000b48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d003      	beq.n	8000b5e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000b56:	69ba      	ldr	r2, [r7, #24]
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000b5e:	4a30      	ldr	r2, [pc, #192]	; (8000c20 <HAL_GPIO_Init+0x320>)
 8000b60:	69bb      	ldr	r3, [r7, #24]
 8000b62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b64:	4b2e      	ldr	r3, [pc, #184]	; (8000c20 <HAL_GPIO_Init+0x320>)
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b6a:	693b      	ldr	r3, [r7, #16]
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	69ba      	ldr	r2, [r7, #24]
 8000b70:	4013      	ands	r3, r2
 8000b72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d003      	beq.n	8000b88 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000b80:	69ba      	ldr	r2, [r7, #24]
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000b88:	4a25      	ldr	r2, [pc, #148]	; (8000c20 <HAL_GPIO_Init+0x320>)
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b8e:	4b24      	ldr	r3, [pc, #144]	; (8000c20 <HAL_GPIO_Init+0x320>)
 8000b90:	689b      	ldr	r3, [r3, #8]
 8000b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	43db      	mvns	r3, r3
 8000b98:	69ba      	ldr	r2, [r7, #24]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d003      	beq.n	8000bb2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000baa:	69ba      	ldr	r2, [r7, #24]
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000bb2:	4a1b      	ldr	r2, [pc, #108]	; (8000c20 <HAL_GPIO_Init+0x320>)
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000bb8:	4b19      	ldr	r3, [pc, #100]	; (8000c20 <HAL_GPIO_Init+0x320>)
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000bbe:	693b      	ldr	r3, [r7, #16]
 8000bc0:	43db      	mvns	r3, r3
 8000bc2:	69ba      	ldr	r2, [r7, #24]
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d003      	beq.n	8000bdc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000bd4:	69ba      	ldr	r2, [r7, #24]
 8000bd6:	693b      	ldr	r3, [r7, #16]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000bdc:	4a10      	ldr	r2, [pc, #64]	; (8000c20 <HAL_GPIO_Init+0x320>)
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	3301      	adds	r3, #1
 8000be6:	61fb      	str	r3, [r7, #28]
 8000be8:	69fb      	ldr	r3, [r7, #28]
 8000bea:	2b0f      	cmp	r3, #15
 8000bec:	f67f ae96 	bls.w	800091c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000bf0:	bf00      	nop
 8000bf2:	3724      	adds	r7, #36	; 0x24
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40013800 	.word	0x40013800
 8000c04:	40020000 	.word	0x40020000
 8000c08:	40020400 	.word	0x40020400
 8000c0c:	40020800 	.word	0x40020800
 8000c10:	40020c00 	.word	0x40020c00
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40021400 	.word	0x40021400
 8000c1c:	40021800 	.word	0x40021800
 8000c20:	40013c00 	.word	0x40013c00

08000c24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	807b      	strh	r3, [r7, #2]
 8000c30:	4613      	mov	r3, r2
 8000c32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c34:	787b      	ldrb	r3, [r7, #1]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d003      	beq.n	8000c42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c3a:	887a      	ldrh	r2, [r7, #2]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000c40:	e003      	b.n	8000c4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c42:	887b      	ldrh	r3, [r7, #2]
 8000c44:	041a      	lsls	r2, r3, #16
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	619a      	str	r2, [r3, #24]
}
 8000c4a:	bf00      	nop
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000c62:	4b08      	ldr	r3, [pc, #32]	; (8000c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c64:	695a      	ldr	r2, [r3, #20]
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d006      	beq.n	8000c7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c6e:	4a05      	ldr	r2, [pc, #20]	; (8000c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000c74:	88fb      	ldrh	r3, [r7, #6]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 f806 	bl	8000c88 <HAL_GPIO_EXTI_Callback>
  }
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40013c00 	.word	0x40013c00

08000c88 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
	...

08000ca0 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8000cac:	2300      	movs	r3, #0
 8000cae:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d101      	bne.n	8000cba <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e0c8      	b.n	8000e4c <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d106      	bne.n	8000cd4 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f004 f84e 	bl	8004d70 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2224      	movs	r2, #36	; 0x24
 8000cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	6812      	ldr	r2, [r2, #0]
 8000ce4:	6812      	ldr	r2, [r2, #0]
 8000ce6:	f022 0201 	bic.w	r2, r2, #1
 8000cea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000cec:	f000 fc98 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 8000cf0:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	4a57      	ldr	r2, [pc, #348]	; (8000e54 <HAL_I2C_Init+0x1b4>)
 8000cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8000cfa:	0c9b      	lsrs	r3, r3, #18
 8000cfc:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	4952      	ldr	r1, [pc, #328]	; (8000e58 <HAL_I2C_Init+0x1b8>)
 8000d10:	428b      	cmp	r3, r1
 8000d12:	d802      	bhi.n	8000d1a <HAL_I2C_Init+0x7a>
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	3301      	adds	r3, #1
 8000d18:	e009      	b.n	8000d2e <HAL_I2C_Init+0x8e>
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000d20:	fb01 f303 	mul.w	r3, r1, r3
 8000d24:	494d      	ldr	r1, [pc, #308]	; (8000e5c <HAL_I2C_Init+0x1bc>)
 8000d26:	fba1 1303 	umull	r1, r3, r1, r3
 8000d2a:	099b      	lsrs	r3, r3, #6
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6819      	ldr	r1, [r3, #0]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	4a47      	ldr	r2, [pc, #284]	; (8000e58 <HAL_I2C_Init+0x1b8>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d812      	bhi.n	8000d64 <HAL_I2C_Init+0xc4>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	005b      	lsls	r3, r3, #1
 8000d44:	68ba      	ldr	r2, [r7, #8]
 8000d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d4e:	2b03      	cmp	r3, #3
 8000d50:	d906      	bls.n	8000d60 <HAL_I2C_Init+0xc0>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	68ba      	ldr	r2, [r7, #8]
 8000d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d5e:	e045      	b.n	8000dec <HAL_I2C_Init+0x14c>
 8000d60:	2304      	movs	r3, #4
 8000d62:	e043      	b.n	8000dec <HAL_I2C_Init+0x14c>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	689b      	ldr	r3, [r3, #8]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d10f      	bne.n	8000d8c <HAL_I2C_Init+0xec>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	685a      	ldr	r2, [r3, #4]
 8000d70:	4613      	mov	r3, r2
 8000d72:	005b      	lsls	r3, r3, #1
 8000d74:	4413      	add	r3, r2
 8000d76:	68ba      	ldr	r2, [r7, #8]
 8000d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	bf0c      	ite	eq
 8000d84:	2301      	moveq	r3, #1
 8000d86:	2300      	movne	r3, #0
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	e010      	b.n	8000dae <HAL_I2C_Init+0x10e>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	685a      	ldr	r2, [r3, #4]
 8000d90:	4613      	mov	r3, r2
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	4413      	add	r3, r2
 8000d96:	009a      	lsls	r2, r3, #2
 8000d98:	4413      	add	r3, r2
 8000d9a:	68ba      	ldr	r2, [r7, #8]
 8000d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000da0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	bf0c      	ite	eq
 8000da8:	2301      	moveq	r3, #1
 8000daa:	2300      	movne	r3, #0
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <HAL_I2C_Init+0x116>
 8000db2:	2301      	movs	r3, #1
 8000db4:	e01a      	b.n	8000dec <HAL_I2C_Init+0x14c>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d10a      	bne.n	8000dd4 <HAL_I2C_Init+0x134>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	685a      	ldr	r2, [r3, #4]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	4413      	add	r3, r2
 8000dc8:	68ba      	ldr	r2, [r7, #8]
 8000dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000dd2:	e00b      	b.n	8000dec <HAL_I2C_Init+0x14c>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685a      	ldr	r2, [r3, #4]
 8000dd8:	4613      	mov	r3, r2
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	4413      	add	r3, r2
 8000dde:	009a      	lsls	r2, r3, #2
 8000de0:	4413      	add	r3, r2
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000dec:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	69d1      	ldr	r1, [r2, #28]
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	6a12      	ldr	r2, [r2, #32]
 8000dfa:	430a      	orrs	r2, r1
 8000dfc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	687a      	ldr	r2, [r7, #4]
 8000e04:	6911      	ldr	r1, [r2, #16]
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	68d2      	ldr	r2, [r2, #12]
 8000e0a:	430a      	orrs	r2, r1
 8000e0c:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	6951      	ldr	r1, [r2, #20]
 8000e16:	687a      	ldr	r2, [r7, #4]
 8000e18:	6992      	ldr	r2, [r2, #24]
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	6812      	ldr	r2, [r2, #0]
 8000e26:	6812      	ldr	r2, [r2, #0]
 8000e28:	f042 0201 	orr.w	r2, r2, #1
 8000e2c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2200      	movs	r2, #0
 8000e32:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2220      	movs	r2, #32
 8000e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2200      	movs	r2, #0
 8000e40:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2200      	movs	r2, #0
 8000e46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3710      	adds	r7, #16
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	431bde83 	.word	0x431bde83
 8000e58:	000186a0 	.word	0x000186a0
 8000e5c:	10624dd3 	.word	0x10624dd3

08000e60 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b088      	sub	sp, #32
 8000e64:	af02      	add	r7, sp, #8
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	607a      	str	r2, [r7, #4]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	817b      	strh	r3, [r7, #10]
 8000e70:	4613      	mov	r3, r2
 8000e72:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8000e78:	f7ff fc08 	bl	800068c <HAL_GetTick>
 8000e7c:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b20      	cmp	r3, #32
 8000e88:	f040 80ee 	bne.w	8001068 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	2319      	movs	r3, #25
 8000e92:	2201      	movs	r2, #1
 8000e94:	4977      	ldr	r1, [pc, #476]	; (8001074 <HAL_I2C_Master_Transmit+0x214>)
 8000e96:	68f8      	ldr	r0, [r7, #12]
 8000e98:	f000 f972 	bl	8001180 <I2C_WaitOnFlagUntilTimeout>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	e0e1      	b.n	800106a <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d101      	bne.n	8000eb4 <HAL_I2C_Master_Transmit+0x54>
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	e0da      	b.n	800106a <HAL_I2C_Master_Transmit+0x20a>
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d007      	beq.n	8000eda <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	68fa      	ldr	r2, [r7, #12]
 8000ed0:	6812      	ldr	r2, [r2, #0]
 8000ed2:	6812      	ldr	r2, [r2, #0]
 8000ed4:	f042 0201 	orr.w	r2, r2, #1
 8000ed8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	6812      	ldr	r2, [r2, #0]
 8000ee2:	6812      	ldr	r2, [r2, #0]
 8000ee4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000ee8:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	2221      	movs	r2, #33	; 0x21
 8000eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2210      	movs	r2, #16
 8000ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2200      	movs	r2, #0
 8000efe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	893a      	ldrh	r2, [r7, #8]
 8000f0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	4a5a      	ldr	r2, [pc, #360]	; (8001078 <HAL_I2C_Master_Transmit+0x218>)
 8000f10:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f16:	b29a      	uxth	r2, r3
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000f1c:	8979      	ldrh	r1, [r7, #10]
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	6a3a      	ldr	r2, [r7, #32]
 8000f22:	68f8      	ldr	r0, [r7, #12]
 8000f24:	f000 f8aa 	bl	800107c <I2C_MasterRequestWrite>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d00f      	beq.n	8000f4e <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	2b04      	cmp	r3, #4
 8000f34:	d105      	bne.n	8000f42 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e093      	b.n	800106a <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	2200      	movs	r2, #0
 8000f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e08d      	b.n	800106a <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	695b      	ldr	r3, [r3, #20]
 8000f58:	613b      	str	r3, [r7, #16]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	613b      	str	r3, [r7, #16]
 8000f62:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8000f64:	e066      	b.n	8001034 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	6a39      	ldr	r1, [r7, #32]
 8000f6a:	68f8      	ldr	r0, [r7, #12]
 8000f6c:	f000 f9c7 	bl	80012fe <I2C_WaitOnTXEFlagUntilTimeout>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d00f      	beq.n	8000f96 <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7a:	2b04      	cmp	r3, #4
 8000f7c:	d109      	bne.n	8000f92 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	68fa      	ldr	r2, [r7, #12]
 8000f84:	6812      	ldr	r2, [r2, #0]
 8000f86:	6812      	ldr	r2, [r2, #0]
 8000f88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f8c:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e06b      	b.n	800106a <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8000f92:	2303      	movs	r3, #3
 8000f94:	e069      	b.n	800106a <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f9e:	1c58      	adds	r0, r3, #1
 8000fa0:	68f9      	ldr	r1, [r7, #12]
 8000fa2:	6248      	str	r0, [r1, #36]	; 0x24
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	695b      	ldr	r3, [r3, #20]
 8000fc8:	f003 0304 	and.w	r3, r3, #4
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	d119      	bne.n	8001004 <HAL_I2C_Master_Transmit+0x1a4>
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d015      	beq.n	8001004 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe0:	1c58      	adds	r0, r3, #1
 8000fe2:	68f9      	ldr	r1, [r7, #12]
 8000fe4:	6248      	str	r0, [r1, #36]	; 0x24
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	3b01      	subs	r3, #1
 8000ff2:	b29a      	uxth	r2, r3
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ffc:	3b01      	subs	r3, #1
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	6a39      	ldr	r1, [r7, #32]
 8001008:	68f8      	ldr	r0, [r7, #12]
 800100a:	f000 f9b5 	bl	8001378 <I2C_WaitOnBTFFlagUntilTimeout>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00f      	beq.n	8001034 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001018:	2b04      	cmp	r3, #4
 800101a:	d109      	bne.n	8001030 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	6812      	ldr	r2, [r2, #0]
 8001024:	6812      	ldr	r2, [r2, #0]
 8001026:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800102a:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e01c      	b.n	800106a <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e01a      	b.n	800106a <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001038:	2b00      	cmp	r3, #0
 800103a:	d194      	bne.n	8000f66 <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	6812      	ldr	r2, [r2, #0]
 8001044:	6812      	ldr	r2, [r2, #0]
 8001046:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800104a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2220      	movs	r2, #32
 8001050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	2200      	movs	r2, #0
 8001058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	2200      	movs	r2, #0
 8001060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001064:	2300      	movs	r3, #0
 8001066:	e000      	b.n	800106a <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8001068:	2302      	movs	r3, #2
  }
}
 800106a:	4618      	mov	r0, r3
 800106c:	3718      	adds	r7, #24
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	00100002 	.word	0x00100002
 8001078:	ffff0000 	.word	0xffff0000

0800107c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af02      	add	r7, sp, #8
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	607a      	str	r2, [r7, #4]
 8001086:	603b      	str	r3, [r7, #0]
 8001088:	460b      	mov	r3, r1
 800108a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001090:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	2b04      	cmp	r3, #4
 8001096:	d006      	beq.n	80010a6 <I2C_MasterRequestWrite+0x2a>
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d003      	beq.n	80010a6 <I2C_MasterRequestWrite+0x2a>
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80010a4:	d108      	bne.n	80010b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	6812      	ldr	r2, [r2, #0]
 80010ae:	6812      	ldr	r2, [r2, #0]
 80010b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	e00b      	b.n	80010d0 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010bc:	2b12      	cmp	r3, #18
 80010be:	d107      	bne.n	80010d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	6812      	ldr	r2, [r2, #0]
 80010c8:	6812      	ldr	r2, [r2, #0]
 80010ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010ce:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80010dc:	68f8      	ldr	r0, [r7, #12]
 80010de:	f000 f84f 	bl	8001180 <I2C_WaitOnFlagUntilTimeout>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e040      	b.n	800116e <I2C_MasterRequestWrite+0xf2>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80010f4:	d107      	bne.n	8001106 <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	897a      	ldrh	r2, [r7, #10]
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001102:	611a      	str	r2, [r3, #16]
 8001104:	e021      	b.n	800114a <I2C_MasterRequestWrite+0xce>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	897a      	ldrh	r2, [r7, #10]
 800110c:	11d2      	asrs	r2, r2, #7
 800110e:	b2d2      	uxtb	r2, r2
 8001110:	f002 0206 	and.w	r2, r2, #6
 8001114:	b2d2      	uxtb	r2, r2
 8001116:	f062 020f 	orn	r2, r2, #15
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	4915      	ldr	r1, [pc, #84]	; (8001178 <I2C_MasterRequestWrite+0xfc>)
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f000 f87c 	bl	8001222 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d007      	beq.n	8001140 <I2C_MasterRequestWrite+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001134:	2b04      	cmp	r3, #4
 8001136:	d101      	bne.n	800113c <I2C_MasterRequestWrite+0xc0>
      {
        return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e018      	b.n	800116e <I2C_MasterRequestWrite+0xf2>
      }
      else
      {
        return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e016      	b.n	800116e <I2C_MasterRequestWrite+0xf2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	897a      	ldrh	r2, [r7, #10]
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	490b      	ldr	r1, [pc, #44]	; (800117c <I2C_MasterRequestWrite+0x100>)
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f000 f866 	bl	8001222 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d007      	beq.n	800116c <I2C_MasterRequestWrite+0xf0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001160:	2b04      	cmp	r3, #4
 8001162:	d101      	bne.n	8001168 <I2C_MasterRequestWrite+0xec>
    {
      return HAL_ERROR;
 8001164:	2301      	movs	r3, #1
 8001166:	e002      	b.n	800116e <I2C_MasterRequestWrite+0xf2>
    }
    else
    {
      return HAL_TIMEOUT;
 8001168:	2303      	movs	r3, #3
 800116a:	e000      	b.n	800116e <I2C_MasterRequestWrite+0xf2>
    }
  }

  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3718      	adds	r7, #24
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	00010008 	.word	0x00010008
 800117c:	00010002 	.word	0x00010002

08001180 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	603b      	str	r3, [r7, #0]
 800118c:	4613      	mov	r3, r2
 800118e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001190:	e01f      	b.n	80011d2 <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001198:	d01b      	beq.n	80011d2 <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d007      	beq.n	80011b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80011a0:	f7ff fa74 	bl	800068c <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	69bb      	ldr	r3, [r7, #24]
 80011a8:	1ad2      	subs	r2, r2, r3
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d910      	bls.n	80011d2 <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2200      	movs	r2, #0
 80011b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2220      	movs	r2, #32
 80011ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2200      	movs	r2, #0
 80011ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e023      	b.n	800121a <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	0c1b      	lsrs	r3, r3, #16
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d10d      	bne.n	80011f8 <I2C_WaitOnFlagUntilTimeout+0x78>
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	695b      	ldr	r3, [r3, #20]
 80011e2:	43da      	mvns	r2, r3
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	4013      	ands	r3, r2
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	bf0c      	ite	eq
 80011ee:	2301      	moveq	r3, #1
 80011f0:	2300      	movne	r3, #0
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	461a      	mov	r2, r3
 80011f6:	e00c      	b.n	8001212 <I2C_WaitOnFlagUntilTimeout+0x92>
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	43da      	mvns	r2, r3
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	4013      	ands	r3, r2
 8001204:	b29b      	uxth	r3, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	bf0c      	ite	eq
 800120a:	2301      	moveq	r3, #1
 800120c:	2300      	movne	r3, #0
 800120e:	b2db      	uxtb	r3, r3
 8001210:	461a      	mov	r2, r3
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	429a      	cmp	r2, r3
 8001216:	d0bc      	beq.n	8001192 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b084      	sub	sp, #16
 8001226:	af00      	add	r7, sp, #0
 8001228:	60f8      	str	r0, [r7, #12]
 800122a:	60b9      	str	r1, [r7, #8]
 800122c:	607a      	str	r2, [r7, #4]
 800122e:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001230:	e040      	b.n	80012b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800123c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001240:	d11c      	bne.n	800127c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	6812      	ldr	r2, [r2, #0]
 800124a:	6812      	ldr	r2, [r2, #0]
 800124c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001250:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800125a:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2204      	movs	r2, #4
 8001260:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2200      	movs	r2, #0
 8001266:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2220      	movs	r2, #32
 800126c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2200      	movs	r2, #0
 8001274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e03c      	b.n	80012f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001282:	d017      	beq.n	80012b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d007      	beq.n	800129a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 800128a:	f7ff f9ff 	bl	800068c <HAL_GetTick>
 800128e:	4602      	mov	r2, r0
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	1ad2      	subs	r2, r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	429a      	cmp	r2, r3
 8001298:	d90c      	bls.n	80012b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	2200      	movs	r2, #0
 800129e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2220      	movs	r2, #32
 80012a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e020      	b.n	80012f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	0c1b      	lsrs	r3, r3, #16
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d10c      	bne.n	80012d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	695b      	ldr	r3, [r3, #20]
 80012c4:	43da      	mvns	r2, r3
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	4013      	ands	r3, r2
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	bf14      	ite	ne
 80012d0:	2301      	movne	r3, #1
 80012d2:	2300      	moveq	r3, #0
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	e00b      	b.n	80012f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	43da      	mvns	r2, r3
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	4013      	ands	r3, r2
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	bf14      	ite	ne
 80012ea:	2301      	movne	r3, #1
 80012ec:	2300      	moveq	r3, #0
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d19e      	bne.n	8001232 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 80012fe:	b580      	push	{r7, lr}
 8001300:	b084      	sub	sp, #16
 8001302:	af00      	add	r7, sp, #0
 8001304:	60f8      	str	r0, [r7, #12]
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800130a:	e029      	b.n	8001360 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800130c:	68f8      	ldr	r0, [r7, #12]
 800130e:	f000 f870 	bl	80013f2 <I2C_IsAcknowledgeFailed>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e029      	b.n	8001370 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001322:	d01d      	beq.n	8001360 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d007      	beq.n	800133a <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800132a:	f7ff f9af 	bl	800068c <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	1ad2      	subs	r2, r2, r3
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	429a      	cmp	r2, r3
 8001338:	d912      	bls.n	8001360 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	f043 0220 	orr.w	r2, r3, #32
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	2200      	movs	r2, #0
 800134a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	2220      	movs	r2, #32
 8001350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2200      	movs	r2, #0
 8001358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e007      	b.n	8001370 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	695b      	ldr	r3, [r3, #20]
 8001366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800136a:	2b80      	cmp	r3, #128	; 0x80
 800136c:	d1ce      	bne.n	800130c <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 800136e:	2300      	movs	r3, #0
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001384:	e029      	b.n	80013da <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001386:	68f8      	ldr	r0, [r7, #12]
 8001388:	f000 f833 	bl	80013f2 <I2C_IsAcknowledgeFailed>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e029      	b.n	80013ea <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800139c:	d01d      	beq.n	80013da <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d007      	beq.n	80013b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80013a4:	f7ff f972 	bl	800068c <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	1ad2      	subs	r2, r2, r3
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d912      	bls.n	80013da <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b8:	f043 0220 	orr.w	r2, r3, #32
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2200      	movs	r2, #0
 80013c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	2220      	movs	r2, #32
 80013ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e007      	b.n	80013ea <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	695b      	ldr	r3, [r3, #20]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	d1ce      	bne.n	8001386 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80013f2:	b480      	push	{r7}
 80013f4:	b083      	sub	sp, #12
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	695b      	ldr	r3, [r3, #20]
 8001400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001404:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001408:	d114      	bne.n	8001434 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001412:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2204      	movs	r2, #4
 8001418:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2220      	movs	r2, #32
 8001424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e000      	b.n	8001436 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
	...

08001444 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d101      	bne.n	8001458 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e0ca      	b.n	80015ee <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001458:	4b67      	ldr	r3, [pc, #412]	; (80015f8 <HAL_RCC_ClockConfig+0x1b4>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 020f 	and.w	r2, r3, #15
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	429a      	cmp	r2, r3
 8001464:	d20c      	bcs.n	8001480 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001466:	4b64      	ldr	r3, [pc, #400]	; (80015f8 <HAL_RCC_ClockConfig+0x1b4>)
 8001468:	683a      	ldr	r2, [r7, #0]
 800146a:	b2d2      	uxtb	r2, r2
 800146c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800146e:	4b62      	ldr	r3, [pc, #392]	; (80015f8 <HAL_RCC_ClockConfig+0x1b4>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 020f 	and.w	r2, r3, #15
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d001      	beq.n	8001480 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e0b6      	b.n	80015ee <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0302 	and.w	r3, r3, #2
 8001488:	2b00      	cmp	r3, #0
 800148a:	d020      	beq.n	80014ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	2b00      	cmp	r3, #0
 8001496:	d005      	beq.n	80014a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001498:	4a58      	ldr	r2, [pc, #352]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 800149a:	4b58      	ldr	r3, [pc, #352]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80014a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0308 	and.w	r3, r3, #8
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014b0:	4a52      	ldr	r2, [pc, #328]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 80014b2:	4b52      	ldr	r3, [pc, #328]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014bc:	494f      	ldr	r1, [pc, #316]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 80014be:	4b4f      	ldr	r3, [pc, #316]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d044      	beq.n	8001564 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d107      	bne.n	80014f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014e2:	4b46      	ldr	r3, [pc, #280]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d119      	bne.n	8001522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e07d      	b.n	80015ee <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	2b02      	cmp	r3, #2
 80014f8:	d003      	beq.n	8001502 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014fe:	2b03      	cmp	r3, #3
 8001500:	d107      	bne.n	8001512 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001502:	4b3e      	ldr	r3, [pc, #248]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d109      	bne.n	8001522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e06d      	b.n	80015ee <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001512:	4b3a      	ldr	r3, [pc, #232]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d101      	bne.n	8001522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e065      	b.n	80015ee <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001522:	4936      	ldr	r1, [pc, #216]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 8001524:	4b35      	ldr	r3, [pc, #212]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f023 0203 	bic.w	r2, r3, #3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	4313      	orrs	r3, r2
 8001532:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001534:	f7ff f8aa 	bl	800068c <HAL_GetTick>
 8001538:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800153a:	e00a      	b.n	8001552 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800153c:	f7ff f8a6 	bl	800068c <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	f241 3288 	movw	r2, #5000	; 0x1388
 800154a:	4293      	cmp	r3, r2
 800154c:	d901      	bls.n	8001552 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e04d      	b.n	80015ee <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001552:	4b2a      	ldr	r3, [pc, #168]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	f003 020c 	and.w	r2, r3, #12
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	429a      	cmp	r2, r3
 8001562:	d1eb      	bne.n	800153c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001564:	4b24      	ldr	r3, [pc, #144]	; (80015f8 <HAL_RCC_ClockConfig+0x1b4>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 020f 	and.w	r2, r3, #15
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	429a      	cmp	r2, r3
 8001570:	d90c      	bls.n	800158c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001572:	4b21      	ldr	r3, [pc, #132]	; (80015f8 <HAL_RCC_ClockConfig+0x1b4>)
 8001574:	683a      	ldr	r2, [r7, #0]
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800157a:	4b1f      	ldr	r3, [pc, #124]	; (80015f8 <HAL_RCC_ClockConfig+0x1b4>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 020f 	and.w	r2, r3, #15
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d001      	beq.n	800158c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e030      	b.n	80015ee <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0304 	and.w	r3, r3, #4
 8001594:	2b00      	cmp	r3, #0
 8001596:	d008      	beq.n	80015aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001598:	4918      	ldr	r1, [pc, #96]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 800159a:	4b18      	ldr	r3, [pc, #96]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0308 	and.w	r3, r3, #8
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d009      	beq.n	80015ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015b6:	4911      	ldr	r1, [pc, #68]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 80015b8:	4b10      	ldr	r3, [pc, #64]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691b      	ldr	r3, [r3, #16]
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	4313      	orrs	r3, r2
 80015c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015ca:	f000 fb7b 	bl	8001cc4 <HAL_RCC_GetSysClockFreq>
 80015ce:	4601      	mov	r1, r0
 80015d0:	4b0a      	ldr	r3, [pc, #40]	; (80015fc <HAL_RCC_ClockConfig+0x1b8>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	091b      	lsrs	r3, r3, #4
 80015d6:	f003 030f 	and.w	r3, r3, #15
 80015da:	4a09      	ldr	r2, [pc, #36]	; (8001600 <HAL_RCC_ClockConfig+0x1bc>)
 80015dc:	5cd3      	ldrb	r3, [r2, r3]
 80015de:	fa21 f303 	lsr.w	r3, r1, r3
 80015e2:	4a08      	ldr	r2, [pc, #32]	; (8001604 <HAL_RCC_ClockConfig+0x1c0>)
 80015e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80015e6:	2000      	movs	r0, #0
 80015e8:	f7ff f80c 	bl	8000604 <HAL_InitTick>

  return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40023c00 	.word	0x40023c00
 80015fc:	40023800 	.word	0x40023800
 8001600:	08005b84 	.word	0x08005b84
 8001604:	20000010 	.word	0x20000010

08001608 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800160c:	4b03      	ldr	r3, [pc, #12]	; (800161c <HAL_RCC_GetHCLKFreq+0x14>)
 800160e:	681b      	ldr	r3, [r3, #0]
}
 8001610:	4618      	mov	r0, r3
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	20000010 	.word	0x20000010

08001620 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001624:	f7ff fff0 	bl	8001608 <HAL_RCC_GetHCLKFreq>
 8001628:	4601      	mov	r1, r0
 800162a:	4b05      	ldr	r3, [pc, #20]	; (8001640 <HAL_RCC_GetPCLK1Freq+0x20>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	0a9b      	lsrs	r3, r3, #10
 8001630:	f003 0307 	and.w	r3, r3, #7
 8001634:	4a03      	ldr	r2, [pc, #12]	; (8001644 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001636:	5cd3      	ldrb	r3, [r2, r3]
 8001638:	fa21 f303 	lsr.w	r3, r1, r3
}
 800163c:	4618      	mov	r0, r3
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40023800 	.word	0x40023800
 8001644:	08005b94 	.word	0x08005b94

08001648 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800164c:	f7ff ffdc 	bl	8001608 <HAL_RCC_GetHCLKFreq>
 8001650:	4601      	mov	r1, r0
 8001652:	4b05      	ldr	r3, [pc, #20]	; (8001668 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	0b5b      	lsrs	r3, r3, #13
 8001658:	f003 0307 	and.w	r3, r3, #7
 800165c:	4a03      	ldr	r2, [pc, #12]	; (800166c <HAL_RCC_GetPCLK2Freq+0x24>)
 800165e:	5cd3      	ldrb	r3, [r2, r3]
 8001660:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001664:	4618      	mov	r0, r3
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40023800 	.word	0x40023800
 800166c:	08005b94 	.word	0x08005b94

08001670 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08c      	sub	sp, #48	; 0x30
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001678:	2300      	movs	r3, #0
 800167a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 800167c:	2300      	movs	r3, #0
 800167e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001680:	2300      	movs	r3, #0
 8001682:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001684:	2300      	movs	r3, #0
 8001686:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001688:	2300      	movs	r3, #0
 800168a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800168c:	2300      	movs	r3, #0
 800168e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001694:	2300      	movs	r3, #0
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001698:	2300      	movs	r3, #0
 800169a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d010      	beq.n	80016ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80016a8:	496f      	ldr	r1, [pc, #444]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016aa:	4b6f      	ldr	r3, [pc, #444]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016b0:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016b8:	4313      	orrs	r3, r2
 80016ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d101      	bne.n	80016ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80016c6:	2301      	movs	r3, #1
 80016c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d010      	beq.n	80016f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80016d6:	4964      	ldr	r1, [pc, #400]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016d8:	4b63      	ldr	r3, [pc, #396]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016de:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016e6:	4313      	orrs	r3, r2
 80016e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d101      	bne.n	80016f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80016f4:	2301      	movs	r3, #1
 80016f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0304 	and.w	r3, r3, #4
 8001700:	2b00      	cmp	r3, #0
 8001702:	d017      	beq.n	8001734 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001704:	4958      	ldr	r1, [pc, #352]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001706:	4b58      	ldr	r3, [pc, #352]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001708:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800170c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001714:	4313      	orrs	r3, r2
 8001716:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001722:	d101      	bne.n	8001728 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001724:	2301      	movs	r3, #1
 8001726:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001730:	2301      	movs	r3, #1
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	2b00      	cmp	r3, #0
 800173e:	d017      	beq.n	8001770 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001740:	4949      	ldr	r1, [pc, #292]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001742:	4b49      	ldr	r3, [pc, #292]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001744:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001748:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001750:	4313      	orrs	r3, r2
 8001752:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800175a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800175e:	d101      	bne.n	8001764 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001760:	2301      	movs	r3, #1
 8001762:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001768:	2b00      	cmp	r3, #0
 800176a:	d101      	bne.n	8001770 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800176c:	2301      	movs	r3, #1
 800176e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0320 	and.w	r3, r3, #32
 8001778:	2b00      	cmp	r3, #0
 800177a:	f000 808a 	beq.w	8001892 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	4a39      	ldr	r2, [pc, #228]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001784:	4b38      	ldr	r3, [pc, #224]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800178c:	6413      	str	r3, [r2, #64]	; 0x40
 800178e:	4b36      	ldr	r3, [pc, #216]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800179a:	4a34      	ldr	r2, [pc, #208]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800179c:	4b33      	ldr	r3, [pc, #204]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80017a6:	f7fe ff71 	bl	800068c <HAL_GetTick>
 80017aa:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80017ac:	e008      	b.n	80017c0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80017ae:	f7fe ff6d 	bl	800068c <HAL_GetTick>
 80017b2:	4602      	mov	r2, r0
 80017b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d901      	bls.n	80017c0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e278      	b.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80017c0:	4b2a      	ldr	r3, [pc, #168]	; (800186c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0f0      	beq.n	80017ae <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80017cc:	4b26      	ldr	r3, [pc, #152]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017d4:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80017d6:	6a3b      	ldr	r3, [r7, #32]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d02f      	beq.n	800183c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80017e4:	6a3b      	ldr	r3, [r7, #32]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d028      	beq.n	800183c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80017ea:	4b1f      	ldr	r3, [pc, #124]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017f2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80017f4:	4b1e      	ldr	r3, [pc, #120]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80017fa:	4b1d      	ldr	r3, [pc, #116]	; (8001870 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001800:	4a19      	ldr	r2, [pc, #100]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001802:	6a3b      	ldr	r3, [r7, #32]
 8001804:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001806:	4b18      	ldr	r3, [pc, #96]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	2b00      	cmp	r3, #0
 8001810:	d014      	beq.n	800183c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001812:	f7fe ff3b 	bl	800068c <HAL_GetTick>
 8001816:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001818:	e00a      	b.n	8001830 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800181a:	f7fe ff37 	bl	800068c <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	f241 3288 	movw	r2, #5000	; 0x1388
 8001828:	4293      	cmp	r3, r2
 800182a:	d901      	bls.n	8001830 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e240      	b.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001830:	4b0d      	ldr	r3, [pc, #52]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0ee      	beq.n	800181a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001840:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001844:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001848:	d114      	bne.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800184a:	4907      	ldr	r1, [pc, #28]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001858:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800185c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001860:	4313      	orrs	r3, r2
 8001862:	608b      	str	r3, [r1, #8]
 8001864:	e00c      	b.n	8001880 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8001866:	bf00      	nop
 8001868:	40023800 	.word	0x40023800
 800186c:	40007000 	.word	0x40007000
 8001870:	42470e40 	.word	0x42470e40
 8001874:	4a4a      	ldr	r2, [pc, #296]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001876:	4b4a      	ldr	r3, [pc, #296]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800187e:	6093      	str	r3, [r2, #8]
 8001880:	4947      	ldr	r1, [pc, #284]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001882:	4b47      	ldr	r3, [pc, #284]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001884:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800188e:	4313      	orrs	r3, r2
 8001890:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0310 	and.w	r3, r3, #16
 800189a:	2b00      	cmp	r3, #0
 800189c:	d004      	beq.n	80018a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800189e:	4a41      	ldr	r2, [pc, #260]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80018a6:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d00a      	beq.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80018b4:	493a      	ldr	r1, [pc, #232]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80018b6:	4b3a      	ldr	r3, [pc, #232]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80018b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c4:	4313      	orrs	r3, r2
 80018c6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d00a      	beq.n	80018ec <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80018d6:	4932      	ldr	r1, [pc, #200]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80018d8:	4b31      	ldr	r3, [pc, #196]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80018da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018de:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018e6:	4313      	orrs	r3, r2
 80018e8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d011      	beq.n	800191c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80018f8:	4929      	ldr	r1, [pc, #164]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80018fa:	4b29      	ldr	r3, [pc, #164]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80018fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001900:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001908:	4313      	orrs	r3, r2
 800190a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001912:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001916:	d101      	bne.n	800191c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8001918:	2301      	movs	r3, #1
 800191a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001924:	2b00      	cmp	r3, #0
 8001926:	d00a      	beq.n	800193e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001928:	491d      	ldr	r1, [pc, #116]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800192a:	4b1d      	ldr	r3, [pc, #116]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800192c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001930:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001938:	4313      	orrs	r3, r2
 800193a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001946:	2b00      	cmp	r3, #0
 8001948:	d011      	beq.n	800196e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800194a:	4915      	ldr	r1, [pc, #84]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800194c:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800194e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001952:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800195a:	4313      	orrs	r3, r2
 800195c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001964:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001968:	d101      	bne.n	800196e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800196a:	2301      	movs	r3, #1
 800196c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800196e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001970:	2b01      	cmp	r3, #1
 8001972:	d005      	beq.n	8001980 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800197c:	f040 80ff 	bne.w	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001986:	f7fe fe81 	bl	800068c <HAL_GetTick>
 800198a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800198c:	e00e      	b.n	80019ac <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800198e:	f7fe fe7d 	bl	800068c <HAL_GetTick>
 8001992:	4602      	mov	r2, r0
 8001994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d907      	bls.n	80019ac <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e188      	b.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80019a0:	40023800 	.word	0x40023800
 80019a4:	424711e0 	.word	0x424711e0
 80019a8:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80019ac:	4b7e      	ldr	r3, [pc, #504]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1ea      	bne.n	800198e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d009      	beq.n	80019e0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d028      	beq.n	8001a2a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d124      	bne.n	8001a2a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80019e0:	4b71      	ldr	r3, [pc, #452]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80019e6:	0c1b      	lsrs	r3, r3, #16
 80019e8:	f003 0303 	and.w	r3, r3, #3
 80019ec:	3301      	adds	r3, #1
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80019f2:	4b6d      	ldr	r3, [pc, #436]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80019f8:	0e1b      	lsrs	r3, r3, #24
 80019fa:	f003 030f 	and.w	r3, r3, #15
 80019fe:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001a00:	4969      	ldr	r1, [pc, #420]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685a      	ldr	r2, [r3, #4]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	019b      	lsls	r3, r3, #6
 8001a0c:	431a      	orrs	r2, r3
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	085b      	lsrs	r3, r3, #1
 8001a12:	3b01      	subs	r3, #1
 8001a14:	041b      	lsls	r3, r3, #16
 8001a16:	431a      	orrs	r2, r3
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	061b      	lsls	r3, r3, #24
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	695b      	ldr	r3, [r3, #20]
 8001a22:	071b      	lsls	r3, r3, #28
 8001a24:	4313      	orrs	r3, r2
 8001a26:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0304 	and.w	r3, r3, #4
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d004      	beq.n	8001a40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001a3e:	d00a      	beq.n	8001a56 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d035      	beq.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a54:	d130      	bne.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001a56:	4b54      	ldr	r3, [pc, #336]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a5c:	0c1b      	lsrs	r3, r3, #16
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	3301      	adds	r3, #1
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001a68:	4b4f      	ldr	r3, [pc, #316]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a6e:	0f1b      	lsrs	r3, r3, #28
 8001a70:	f003 0307 	and.w	r3, r3, #7
 8001a74:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8001a76:	494c      	ldr	r1, [pc, #304]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685a      	ldr	r2, [r3, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	019b      	lsls	r3, r3, #6
 8001a82:	431a      	orrs	r2, r3
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	085b      	lsrs	r3, r3, #1
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	041b      	lsls	r3, r3, #16
 8001a8c:	431a      	orrs	r2, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	061b      	lsls	r3, r3, #24
 8001a94:	431a      	orrs	r2, r3
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	071b      	lsls	r3, r3, #28
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001aa0:	4941      	ldr	r1, [pc, #260]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001aa2:	4b41      	ldr	r3, [pc, #260]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001aa8:	f023 021f 	bic.w	r2, r3, #31
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d029      	beq.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ac8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001acc:	d124      	bne.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001ace:	4b36      	ldr	r3, [pc, #216]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ad0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ad4:	0c1b      	lsrs	r3, r3, #16
 8001ad6:	f003 0303 	and.w	r3, r3, #3
 8001ada:	3301      	adds	r3, #1
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001ae0:	4b31      	ldr	r3, [pc, #196]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ae2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ae6:	0f1b      	lsrs	r3, r3, #28
 8001ae8:	f003 0307 	and.w	r3, r3, #7
 8001aec:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001aee:	492e      	ldr	r1, [pc, #184]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	019b      	lsls	r3, r3, #6
 8001afa:	431a      	orrs	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	085b      	lsrs	r3, r3, #1
 8001b02:	3b01      	subs	r3, #1
 8001b04:	041b      	lsls	r3, r3, #16
 8001b06:	431a      	orrs	r2, r3
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	061b      	lsls	r3, r3, #24
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	071b      	lsls	r3, r3, #28
 8001b12:	4313      	orrs	r3, r2
 8001b14:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d016      	beq.n	8001b52 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001b24:	4920      	ldr	r1, [pc, #128]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	019b      	lsls	r3, r3, #6
 8001b30:	431a      	orrs	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	085b      	lsrs	r3, r3, #1
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	041b      	lsls	r3, r3, #16
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	691b      	ldr	r3, [r3, #16]
 8001b42:	061b      	lsls	r3, r3, #24
 8001b44:	431a      	orrs	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	071b      	lsls	r3, r3, #28
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001b52:	4b16      	ldr	r3, [pc, #88]	; (8001bac <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b58:	f7fe fd98 	bl	800068c <HAL_GetTick>
 8001b5c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001b60:	f7fe fd94 	bl	800068c <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e09f      	b.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b72:	4b0d      	ldr	r3, [pc, #52]	; (8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0f0      	beq.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8001b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	f040 8095 	bne.w	8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001b86:	4b0a      	ldr	r3, [pc, #40]	; (8001bb0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b8c:	f7fe fd7e 	bl	800068c <HAL_GetTick>
 8001b90:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001b92:	e00f      	b.n	8001bb4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001b94:	f7fe fd7a 	bl	800068c <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d908      	bls.n	8001bb4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e085      	b.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001ba6:	bf00      	nop
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	42470068 	.word	0x42470068
 8001bb0:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001bb4:	4b41      	ldr	r3, [pc, #260]	; (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001bbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001bc0:	d0e8      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d009      	beq.n	8001bea <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d02b      	beq.n	8001c3a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d127      	bne.n	8001c3a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001bea:	4b34      	ldr	r3, [pc, #208]	; (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bf0:	0c1b      	lsrs	r3, r3, #16
 8001bf2:	f003 0303 	and.w	r3, r3, #3
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001bfc:	492f      	ldr	r1, [pc, #188]	; (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	699a      	ldr	r2, [r3, #24]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	019b      	lsls	r3, r3, #6
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	085b      	lsrs	r3, r3, #1
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	041b      	lsls	r3, r3, #16
 8001c12:	431a      	orrs	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c18:	061b      	lsls	r3, r3, #24
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001c20:	4926      	ldr	r1, [pc, #152]	; (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001c22:	4b26      	ldr	r3, [pc, #152]	; (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c28:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c30:	3b01      	subs	r3, #1
 8001c32:	021b      	lsls	r3, r3, #8
 8001c34:	4313      	orrs	r3, r2
 8001c36:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d01d      	beq.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001c4e:	d118      	bne.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001c50:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c56:	0e1b      	lsrs	r3, r3, #24
 8001c58:	f003 030f 	and.w	r3, r3, #15
 8001c5c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001c5e:	4917      	ldr	r1, [pc, #92]	; (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	699a      	ldr	r2, [r3, #24]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	69db      	ldr	r3, [r3, #28]
 8001c68:	019b      	lsls	r3, r3, #6
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	085b      	lsrs	r3, r3, #1
 8001c72:	3b01      	subs	r3, #1
 8001c74:	041b      	lsls	r3, r3, #16
 8001c76:	431a      	orrs	r2, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	061b      	lsls	r3, r3, #24
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001c82:	4b0f      	ldr	r3, [pc, #60]	; (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8001c84:	2201      	movs	r2, #1
 8001c86:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001c88:	f7fe fd00 	bl	800068c <HAL_GetTick>
 8001c8c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001c90:	f7fe fcfc 	bl	800068c <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e007      	b.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001caa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001cae:	d1ef      	bne.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3730      	adds	r7, #48	; 0x30
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	42470070 	.word	0x42470070

08001cc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cc8:	b0a1      	sub	sp, #132	; 0x84
 8001cca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t pllvco = 0U;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t pllp = 0U;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t pllr = 0U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t sysclockfreq = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ce0:	4ba0      	ldr	r3, [pc, #640]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f003 030c 	and.w	r3, r3, #12
 8001ce8:	2b0c      	cmp	r3, #12
 8001cea:	f200 8193 	bhi.w	8002014 <HAL_RCC_GetSysClockFreq+0x350>
 8001cee:	a201      	add	r2, pc, #4	; (adr r2, 8001cf4 <HAL_RCC_GetSysClockFreq+0x30>)
 8001cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cf4:	08001d29 	.word	0x08001d29
 8001cf8:	08002015 	.word	0x08002015
 8001cfc:	08002015 	.word	0x08002015
 8001d00:	08002015 	.word	0x08002015
 8001d04:	08001d2f 	.word	0x08001d2f
 8001d08:	08002015 	.word	0x08002015
 8001d0c:	08002015 	.word	0x08002015
 8001d10:	08002015 	.word	0x08002015
 8001d14:	08001d35 	.word	0x08001d35
 8001d18:	08002015 	.word	0x08002015
 8001d1c:	08002015 	.word	0x08002015
 8001d20:	08002015 	.word	0x08002015
 8001d24:	08001eb1 	.word	0x08001eb1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d28:	4b8f      	ldr	r3, [pc, #572]	; (8001f68 <HAL_RCC_GetSysClockFreq+0x2a4>)
 8001d2a:	67bb      	str	r3, [r7, #120]	; 0x78
       break;
 8001d2c:	e175      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d2e:	4b8f      	ldr	r3, [pc, #572]	; (8001f6c <HAL_RCC_GetSysClockFreq+0x2a8>)
 8001d30:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8001d32:	e172      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d34:	4b8b      	ldr	r3, [pc, #556]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d3c:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d3e:	4b89      	ldr	r3, [pc, #548]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d056      	beq.n	8001df8 <HAL_RCC_GetSysClockFreq+0x134>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d4a:	4b86      	ldr	r3, [pc, #536]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	099b      	lsrs	r3, r3, #6
 8001d50:	f04f 0400 	mov.w	r4, #0
 8001d54:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001d58:	f04f 0200 	mov.w	r2, #0
 8001d5c:	ea01 0103 	and.w	r1, r1, r3
 8001d60:	ea02 0204 	and.w	r2, r2, r4
 8001d64:	460b      	mov	r3, r1
 8001d66:	4614      	mov	r4, r2
 8001d68:	0160      	lsls	r0, r4, #5
 8001d6a:	6678      	str	r0, [r7, #100]	; 0x64
 8001d6c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001d6e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001d72:	6678      	str	r0, [r7, #100]	; 0x64
 8001d74:	015b      	lsls	r3, r3, #5
 8001d76:	663b      	str	r3, [r7, #96]	; 0x60
 8001d78:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8001d7c:	1a5b      	subs	r3, r3, r1
 8001d7e:	eb64 0402 	sbc.w	r4, r4, r2
 8001d82:	01a0      	lsls	r0, r4, #6
 8001d84:	65f8      	str	r0, [r7, #92]	; 0x5c
 8001d86:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001d88:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8001d8c:	65f8      	str	r0, [r7, #92]	; 0x5c
 8001d8e:	0198      	lsls	r0, r3, #6
 8001d90:	65b8      	str	r0, [r7, #88]	; 0x58
 8001d92:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 8001d96:	1aed      	subs	r5, r5, r3
 8001d98:	eb66 0604 	sbc.w	r6, r6, r4
 8001d9c:	4633      	mov	r3, r6
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	657b      	str	r3, [r7, #84]	; 0x54
 8001da2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001da4:	4628      	mov	r0, r5
 8001da6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001daa:	657b      	str	r3, [r7, #84]	; 0x54
 8001dac:	462b      	mov	r3, r5
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	653b      	str	r3, [r7, #80]	; 0x50
 8001db2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8001db6:	461d      	mov	r5, r3
 8001db8:	4626      	mov	r6, r4
 8001dba:	186b      	adds	r3, r5, r1
 8001dbc:	eb46 0402 	adc.w	r4, r6, r2
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	4621      	mov	r1, r4
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	025b      	lsls	r3, r3, #9
 8001dc8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dcc:	4602      	mov	r2, r0
 8001dce:	ea43 53d2 	orr.w	r3, r3, r2, lsr #23
 8001dd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	025b      	lsls	r3, r3, #9
 8001dd8:	64bb      	str	r3, [r7, #72]	; 0x48
 8001dda:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8001dde:	4618      	mov	r0, r3
 8001de0:	4621      	mov	r1, r4
 8001de2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001de4:	f04f 0400 	mov.w	r4, #0
 8001de8:	461a      	mov	r2, r3
 8001dea:	4623      	mov	r3, r4
 8001dec:	f7fe fa60 	bl	80002b0 <__aeabi_uldivmod>
 8001df0:	4603      	mov	r3, r0
 8001df2:	460c      	mov	r4, r1
 8001df4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001df6:	e04d      	b.n	8001e94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001df8:	4b5a      	ldr	r3, [pc, #360]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	099b      	lsrs	r3, r3, #6
 8001dfe:	f04f 0400 	mov.w	r4, #0
 8001e02:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	ea01 0103 	and.w	r1, r1, r3
 8001e0e:	ea02 0204 	and.w	r2, r2, r4
 8001e12:	460b      	mov	r3, r1
 8001e14:	4614      	mov	r4, r2
 8001e16:	0160      	lsls	r0, r4, #5
 8001e18:	6478      	str	r0, [r7, #68]	; 0x44
 8001e1a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001e1c:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001e20:	6478      	str	r0, [r7, #68]	; 0x44
 8001e22:	015b      	lsls	r3, r3, #5
 8001e24:	643b      	str	r3, [r7, #64]	; 0x40
 8001e26:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001e2a:	1a5b      	subs	r3, r3, r1
 8001e2c:	eb64 0402 	sbc.w	r4, r4, r2
 8001e30:	ea4f 1b84 	mov.w	fp, r4, lsl #6
 8001e34:	ea4b 6b93 	orr.w	fp, fp, r3, lsr #26
 8001e38:	ea4f 1a83 	mov.w	sl, r3, lsl #6
 8001e3c:	ebba 0a03 	subs.w	sl, sl, r3
 8001e40:	eb6b 0b04 	sbc.w	fp, fp, r4
 8001e44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e52:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8001e56:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e58:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8001e5c:	eb1a 0a01 	adds.w	sl, sl, r1
 8001e60:	eb4b 0b02 	adc.w	fp, fp, r2
 8001e64:	ea4f 238b 	mov.w	r3, fp, lsl #10
 8001e68:	637b      	str	r3, [r7, #52]	; 0x34
 8001e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e6c:	ea43 539a 	orr.w	r3, r3, sl, lsr #22
 8001e70:	637b      	str	r3, [r7, #52]	; 0x34
 8001e72:	ea4f 238a 	mov.w	r3, sl, lsl #10
 8001e76:	633b      	str	r3, [r7, #48]	; 0x30
 8001e78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001e7c:	4650      	mov	r0, sl
 8001e7e:	4659      	mov	r1, fp
 8001e80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e82:	f04f 0400 	mov.w	r4, #0
 8001e86:	461a      	mov	r2, r3
 8001e88:	4623      	mov	r3, r4
 8001e8a:	f7fe fa11 	bl	80002b0 <__aeabi_uldivmod>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	460c      	mov	r4, r1
 8001e92:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e94:	4b33      	ldr	r3, [pc, #204]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	0c1b      	lsrs	r3, r3, #16
 8001e9a:	f003 0303 	and.w	r3, r3, #3
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	673b      	str	r3, [r7, #112]	; 0x70

      sysclockfreq = pllvco/pllp;
 8001ea4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ea6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eac:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8001eae:	e0b4      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001eb0:	4b2c      	ldr	r3, [pc, #176]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001eb8:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001eba:	4b2a      	ldr	r3, [pc, #168]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d054      	beq.n	8001f70 <HAL_RCC_GetSysClockFreq+0x2ac>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ec6:	4b27      	ldr	r3, [pc, #156]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	099b      	lsrs	r3, r3, #6
 8001ecc:	f04f 0400 	mov.w	r4, #0
 8001ed0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	ea01 0103 	and.w	r1, r1, r3
 8001edc:	ea02 0204 	and.w	r2, r2, r4
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4614      	mov	r4, r2
 8001ee4:	0160      	lsls	r0, r4, #5
 8001ee6:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001ee8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001eea:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001eee:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001ef0:	015b      	lsls	r3, r3, #5
 8001ef2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ef4:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001ef8:	1a5b      	subs	r3, r3, r1
 8001efa:	eb64 0402 	sbc.w	r4, r4, r2
 8001efe:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8001f02:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8001f06:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8001f0a:	ebb8 0803 	subs.w	r8, r8, r3
 8001f0e:	eb69 0904 	sbc.w	r9, r9, r4
 8001f12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f20:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8001f24:	623b      	str	r3, [r7, #32]
 8001f26:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f2a:	eb18 0801 	adds.w	r8, r8, r1
 8001f2e:	eb49 0902 	adc.w	r9, r9, r2
 8001f32:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8001f36:	61fb      	str	r3, [r7, #28]
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8001f3e:	61fb      	str	r3, [r7, #28]
 8001f40:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8001f44:	61bb      	str	r3, [r7, #24]
 8001f46:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001f4a:	4640      	mov	r0, r8
 8001f4c:	4649      	mov	r1, r9
 8001f4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f50:	f04f 0400 	mov.w	r4, #0
 8001f54:	461a      	mov	r2, r3
 8001f56:	4623      	mov	r3, r4
 8001f58:	f7fe f9aa 	bl	80002b0 <__aeabi_uldivmod>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	460c      	mov	r4, r1
 8001f60:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001f62:	e04b      	b.n	8001ffc <HAL_RCC_GetSysClockFreq+0x338>
 8001f64:	40023800 	.word	0x40023800
 8001f68:	00f42400 	.word	0x00f42400
 8001f6c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f70:	4b2d      	ldr	r3, [pc, #180]	; (8002028 <HAL_RCC_GetSysClockFreq+0x364>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	099b      	lsrs	r3, r3, #6
 8001f76:	f04f 0400 	mov.w	r4, #0
 8001f7a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	ea01 0103 	and.w	r1, r1, r3
 8001f86:	ea02 0204 	and.w	r2, r2, r4
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	4614      	mov	r4, r2
 8001f8e:	0160      	lsls	r0, r4, #5
 8001f90:	6178      	str	r0, [r7, #20]
 8001f92:	6978      	ldr	r0, [r7, #20]
 8001f94:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001f98:	6178      	str	r0, [r7, #20]
 8001f9a:	015b      	lsls	r3, r3, #5
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001fa2:	1a5b      	subs	r3, r3, r1
 8001fa4:	eb64 0402 	sbc.w	r4, r4, r2
 8001fa8:	01a6      	lsls	r6, r4, #6
 8001faa:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8001fae:	019d      	lsls	r5, r3, #6
 8001fb0:	1aed      	subs	r5, r5, r3
 8001fb2:	eb66 0604 	sbc.w	r6, r6, r4
 8001fb6:	00f3      	lsls	r3, r6, #3
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8001fc0:	60fb      	str	r3, [r7, #12]
 8001fc2:	00eb      	lsls	r3, r5, #3
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8001fca:	186d      	adds	r5, r5, r1
 8001fcc:	eb46 0602 	adc.w	r6, r6, r2
 8001fd0:	02b3      	lsls	r3, r6, #10
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	ea43 5395 	orr.w	r3, r3, r5, lsr #22
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	02ab      	lsls	r3, r5, #10
 8001fde:	603b      	str	r3, [r7, #0]
 8001fe0:	e897 0060 	ldmia.w	r7, {r5, r6}
 8001fe4:	4628      	mov	r0, r5
 8001fe6:	4631      	mov	r1, r6
 8001fe8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fea:	f04f 0400 	mov.w	r4, #0
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4623      	mov	r3, r4
 8001ff2:	f7fe f95d 	bl	80002b0 <__aeabi_uldivmod>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	460c      	mov	r4, r1
 8001ffa:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ffc:	4b0a      	ldr	r3, [pc, #40]	; (8002028 <HAL_RCC_GetSysClockFreq+0x364>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	0f1b      	lsrs	r3, r3, #28
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	66fb      	str	r3, [r7, #108]	; 0x6c

      sysclockfreq = pllvco/pllr;
 8002008:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800200a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800200c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002010:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8002012:	e002      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x356>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002014:	4b05      	ldr	r3, [pc, #20]	; (800202c <HAL_RCC_GetSysClockFreq+0x368>)
 8002016:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8002018:	bf00      	nop
    }
  }
  return sysclockfreq;
 800201a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
}
 800201c:	4618      	mov	r0, r3
 800201e:	3784      	adds	r7, #132	; 0x84
 8002020:	46bd      	mov	sp, r7
 8002022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002026:	bf00      	nop
 8002028:	40023800 	.word	0x40023800
 800202c:	00f42400 	.word	0x00f42400

08002030 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002038:	2300      	movs	r3, #0
 800203a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b00      	cmp	r3, #0
 8002046:	f000 8083 	beq.w	8002150 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800204a:	4b95      	ldr	r3, [pc, #596]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f003 030c 	and.w	r3, r3, #12
 8002052:	2b04      	cmp	r3, #4
 8002054:	d019      	beq.n	800208a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002056:	4b92      	ldr	r3, [pc, #584]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800205e:	2b08      	cmp	r3, #8
 8002060:	d106      	bne.n	8002070 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002062:	4b8f      	ldr	r3, [pc, #572]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800206a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800206e:	d00c      	beq.n	800208a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002070:	4b8b      	ldr	r3, [pc, #556]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002078:	2b0c      	cmp	r3, #12
 800207a:	d112      	bne.n	80020a2 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800207c:	4b88      	ldr	r3, [pc, #544]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002084:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002088:	d10b      	bne.n	80020a2 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800208a:	4b85      	ldr	r3, [pc, #532]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d05b      	beq.n	800214e <HAL_RCC_OscConfig+0x11e>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d157      	bne.n	800214e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e216      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020aa:	d106      	bne.n	80020ba <HAL_RCC_OscConfig+0x8a>
 80020ac:	4a7c      	ldr	r2, [pc, #496]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020ae:	4b7c      	ldr	r3, [pc, #496]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	e01d      	b.n	80020f6 <HAL_RCC_OscConfig+0xc6>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020c2:	d10c      	bne.n	80020de <HAL_RCC_OscConfig+0xae>
 80020c4:	4a76      	ldr	r2, [pc, #472]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020c6:	4b76      	ldr	r3, [pc, #472]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020ce:	6013      	str	r3, [r2, #0]
 80020d0:	4a73      	ldr	r2, [pc, #460]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020d2:	4b73      	ldr	r3, [pc, #460]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020da:	6013      	str	r3, [r2, #0]
 80020dc:	e00b      	b.n	80020f6 <HAL_RCC_OscConfig+0xc6>
 80020de:	4a70      	ldr	r2, [pc, #448]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020e0:	4b6f      	ldr	r3, [pc, #444]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020e8:	6013      	str	r3, [r2, #0]
 80020ea:	4a6d      	ldr	r2, [pc, #436]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020ec:	4b6c      	ldr	r3, [pc, #432]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020f4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d013      	beq.n	8002126 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020fe:	f7fe fac5 	bl	800068c <HAL_GetTick>
 8002102:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002104:	e008      	b.n	8002118 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002106:	f7fe fac1 	bl	800068c <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	2b64      	cmp	r3, #100	; 0x64
 8002112:	d901      	bls.n	8002118 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e1db      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002118:	4b61      	ldr	r3, [pc, #388]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d0f0      	beq.n	8002106 <HAL_RCC_OscConfig+0xd6>
 8002124:	e014      	b.n	8002150 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002126:	f7fe fab1 	bl	800068c <HAL_GetTick>
 800212a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800212c:	e008      	b.n	8002140 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800212e:	f7fe faad 	bl	800068c <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	2b64      	cmp	r3, #100	; 0x64
 800213a:	d901      	bls.n	8002140 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800213c:	2303      	movs	r3, #3
 800213e:	e1c7      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002140:	4b57      	ldr	r3, [pc, #348]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1f0      	bne.n	800212e <HAL_RCC_OscConfig+0xfe>
 800214c:	e000      	b.n	8002150 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800214e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d06f      	beq.n	800223c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800215c:	4b50      	ldr	r3, [pc, #320]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f003 030c 	and.w	r3, r3, #12
 8002164:	2b00      	cmp	r3, #0
 8002166:	d017      	beq.n	8002198 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002168:	4b4d      	ldr	r3, [pc, #308]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002170:	2b08      	cmp	r3, #8
 8002172:	d105      	bne.n	8002180 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002174:	4b4a      	ldr	r3, [pc, #296]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d00b      	beq.n	8002198 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002180:	4b47      	ldr	r3, [pc, #284]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002188:	2b0c      	cmp	r3, #12
 800218a:	d11c      	bne.n	80021c6 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800218c:	4b44      	ldr	r3, [pc, #272]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d116      	bne.n	80021c6 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002198:	4b41      	ldr	r3, [pc, #260]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d005      	beq.n	80021b0 <HAL_RCC_OscConfig+0x180>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d001      	beq.n	80021b0 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e18f      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b0:	493b      	ldr	r1, [pc, #236]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80021b2:	4b3b      	ldr	r3, [pc, #236]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	4313      	orrs	r3, r2
 80021c2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021c4:	e03a      	b.n	800223c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d020      	beq.n	8002210 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021ce:	4b35      	ldr	r3, [pc, #212]	; (80022a4 <HAL_RCC_OscConfig+0x274>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d4:	f7fe fa5a 	bl	800068c <HAL_GetTick>
 80021d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021dc:	f7fe fa56 	bl	800068c <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e170      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ee:	4b2c      	ldr	r3, [pc, #176]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d0f0      	beq.n	80021dc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021fa:	4929      	ldr	r1, [pc, #164]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80021fc:	4b28      	ldr	r3, [pc, #160]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	691b      	ldr	r3, [r3, #16]
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	4313      	orrs	r3, r2
 800220c:	600b      	str	r3, [r1, #0]
 800220e:	e015      	b.n	800223c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002210:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <HAL_RCC_OscConfig+0x274>)
 8002212:	2200      	movs	r2, #0
 8002214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002216:	f7fe fa39 	bl	800068c <HAL_GetTick>
 800221a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800221e:	f7fe fa35 	bl	800068c <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e14f      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002230:	4b1b      	ldr	r3, [pc, #108]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1f0      	bne.n	800221e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0308 	and.w	r3, r3, #8
 8002244:	2b00      	cmp	r3, #0
 8002246:	d037      	beq.n	80022b8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	695b      	ldr	r3, [r3, #20]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d016      	beq.n	800227e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002250:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <HAL_RCC_OscConfig+0x278>)
 8002252:	2201      	movs	r2, #1
 8002254:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002256:	f7fe fa19 	bl	800068c <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800225c:	e008      	b.n	8002270 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800225e:	f7fe fa15 	bl	800068c <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e12f      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002270:	4b0b      	ldr	r3, [pc, #44]	; (80022a0 <HAL_RCC_OscConfig+0x270>)
 8002272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0f0      	beq.n	800225e <HAL_RCC_OscConfig+0x22e>
 800227c:	e01c      	b.n	80022b8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800227e:	4b0a      	ldr	r3, [pc, #40]	; (80022a8 <HAL_RCC_OscConfig+0x278>)
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002284:	f7fe fa02 	bl	800068c <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800228a:	e00f      	b.n	80022ac <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800228c:	f7fe f9fe 	bl	800068c <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d908      	bls.n	80022ac <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e118      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
 800229e:	bf00      	nop
 80022a0:	40023800 	.word	0x40023800
 80022a4:	42470000 	.word	0x42470000
 80022a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022ac:	4b8a      	ldr	r3, [pc, #552]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80022ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022b0:	f003 0302 	and.w	r3, r3, #2
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d1e9      	bne.n	800228c <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0304 	and.w	r3, r3, #4
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 8097 	beq.w	80023f4 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022c6:	2300      	movs	r3, #0
 80022c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ca:	4b83      	ldr	r3, [pc, #524]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d10f      	bne.n	80022f6 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	4a7f      	ldr	r2, [pc, #508]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80022dc:	4b7e      	ldr	r3, [pc, #504]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80022de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022e4:	6413      	str	r3, [r2, #64]	; 0x40
 80022e6:	4b7c      	ldr	r3, [pc, #496]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80022f2:	2301      	movs	r3, #1
 80022f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022f6:	4b79      	ldr	r3, [pc, #484]	; (80024dc <HAL_RCC_OscConfig+0x4ac>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d118      	bne.n	8002334 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002302:	4a76      	ldr	r2, [pc, #472]	; (80024dc <HAL_RCC_OscConfig+0x4ac>)
 8002304:	4b75      	ldr	r3, [pc, #468]	; (80024dc <HAL_RCC_OscConfig+0x4ac>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800230c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800230e:	f7fe f9bd 	bl	800068c <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002316:	f7fe f9b9 	bl	800068c <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e0d3      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002328:	4b6c      	ldr	r3, [pc, #432]	; (80024dc <HAL_RCC_OscConfig+0x4ac>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0f0      	beq.n	8002316 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d106      	bne.n	800234a <HAL_RCC_OscConfig+0x31a>
 800233c:	4a66      	ldr	r2, [pc, #408]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 800233e:	4b66      	ldr	r3, [pc, #408]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 8002340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002342:	f043 0301 	orr.w	r3, r3, #1
 8002346:	6713      	str	r3, [r2, #112]	; 0x70
 8002348:	e01c      	b.n	8002384 <HAL_RCC_OscConfig+0x354>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	2b05      	cmp	r3, #5
 8002350:	d10c      	bne.n	800236c <HAL_RCC_OscConfig+0x33c>
 8002352:	4a61      	ldr	r2, [pc, #388]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 8002354:	4b60      	ldr	r3, [pc, #384]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 8002356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002358:	f043 0304 	orr.w	r3, r3, #4
 800235c:	6713      	str	r3, [r2, #112]	; 0x70
 800235e:	4a5e      	ldr	r2, [pc, #376]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 8002360:	4b5d      	ldr	r3, [pc, #372]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 8002362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	6713      	str	r3, [r2, #112]	; 0x70
 800236a:	e00b      	b.n	8002384 <HAL_RCC_OscConfig+0x354>
 800236c:	4a5a      	ldr	r2, [pc, #360]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 800236e:	4b5a      	ldr	r3, [pc, #360]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 8002370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002372:	f023 0301 	bic.w	r3, r3, #1
 8002376:	6713      	str	r3, [r2, #112]	; 0x70
 8002378:	4a57      	ldr	r2, [pc, #348]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 800237a:	4b57      	ldr	r3, [pc, #348]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 800237c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800237e:	f023 0304 	bic.w	r3, r3, #4
 8002382:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d015      	beq.n	80023b8 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800238c:	f7fe f97e 	bl	800068c <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002392:	e00a      	b.n	80023aa <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002394:	f7fe f97a 	bl	800068c <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e092      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023aa:	4b4b      	ldr	r3, [pc, #300]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80023ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d0ee      	beq.n	8002394 <HAL_RCC_OscConfig+0x364>
 80023b6:	e014      	b.n	80023e2 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023b8:	f7fe f968 	bl	800068c <HAL_GetTick>
 80023bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023be:	e00a      	b.n	80023d6 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023c0:	f7fe f964 	bl	800068c <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e07c      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023d6:	4b40      	ldr	r3, [pc, #256]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80023d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1ee      	bne.n	80023c0 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023e2:	7dfb      	ldrb	r3, [r7, #23]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d105      	bne.n	80023f4 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023e8:	4a3b      	ldr	r2, [pc, #236]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80023ea:	4b3b      	ldr	r3, [pc, #236]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d068      	beq.n	80024ce <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023fc:	4b36      	ldr	r3, [pc, #216]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 030c 	and.w	r3, r3, #12
 8002404:	2b08      	cmp	r3, #8
 8002406:	d060      	beq.n	80024ca <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d145      	bne.n	800249c <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002410:	4b33      	ldr	r3, [pc, #204]	; (80024e0 <HAL_RCC_OscConfig+0x4b0>)
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002416:	f7fe f939 	bl	800068c <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800241c:	e008      	b.n	8002430 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800241e:	f7fe f935 	bl	800068c <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d901      	bls.n	8002430 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e04f      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002430:	4b29      	ldr	r3, [pc, #164]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d1f0      	bne.n	800241e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800243c:	4926      	ldr	r1, [pc, #152]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69da      	ldr	r2, [r3, #28]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244c:	019b      	lsls	r3, r3, #6
 800244e:	431a      	orrs	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002454:	085b      	lsrs	r3, r3, #1
 8002456:	3b01      	subs	r3, #1
 8002458:	041b      	lsls	r3, r3, #16
 800245a:	431a      	orrs	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002460:	061b      	lsls	r3, r3, #24
 8002462:	431a      	orrs	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002468:	071b      	lsls	r3, r3, #28
 800246a:	4313      	orrs	r3, r2
 800246c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800246e:	4b1c      	ldr	r3, [pc, #112]	; (80024e0 <HAL_RCC_OscConfig+0x4b0>)
 8002470:	2201      	movs	r2, #1
 8002472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002474:	f7fe f90a 	bl	800068c <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800247c:	f7fe f906 	bl	800068c <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e020      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800248e:	4b12      	ldr	r3, [pc, #72]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d0f0      	beq.n	800247c <HAL_RCC_OscConfig+0x44c>
 800249a:	e018      	b.n	80024ce <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800249c:	4b10      	ldr	r3, [pc, #64]	; (80024e0 <HAL_RCC_OscConfig+0x4b0>)
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a2:	f7fe f8f3 	bl	800068c <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024aa:	f7fe f8ef 	bl	800068c <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e009      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024bc:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <HAL_RCC_OscConfig+0x4a8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1f0      	bne.n	80024aa <HAL_RCC_OscConfig+0x47a>
 80024c8:	e001      	b.n	80024ce <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e000      	b.n	80024d0 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3718      	adds	r7, #24
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40007000 	.word	0x40007000
 80024e0:	42470060 	.word	0x42470060

080024e4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e083      	b.n	80025fe <HAL_RTC_Init+0x11a>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	7f5b      	ldrb	r3, [r3, #29]
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d105      	bne.n	800250c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	771a      	strb	r2, [r3, #28]
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f002 fc7a 	bl	8004e00 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2202      	movs	r2, #2
 8002510:	775a      	strb	r2, [r3, #29]
       
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	22ca      	movs	r2, #202	; 0xca
 8002518:	625a      	str	r2, [r3, #36]	; 0x24
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2253      	movs	r2, #83	; 0x53
 8002520:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 fc54 	bl	8002dd0 <RTC_EnterInitMode>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d008      	beq.n	8002540 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	22ff      	movs	r2, #255	; 0xff
 8002534:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2204      	movs	r2, #4
 800253a:	775a      	strb	r2, [r3, #29]
    
    return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e05e      	b.n	80025fe <HAL_RTC_Init+0x11a>
  } 
  else
  { 
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800254e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002552:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	6891      	ldr	r1, [r2, #8]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	6850      	ldr	r0, [r2, #4]
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	6912      	ldr	r2, [r2, #16]
 8002566:	4310      	orrs	r0, r2
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6952      	ldr	r2, [r2, #20]
 800256c:	4302      	orrs	r2, r0
 800256e:	430a      	orrs	r2, r1
 8002570:	609a      	str	r2, [r3, #8]
    
    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	68d2      	ldr	r2, [r2, #12]
 800257a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	6812      	ldr	r2, [r2, #0]
 8002584:	6911      	ldr	r1, [r2, #16]
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	6892      	ldr	r2, [r2, #8]
 800258a:	0412      	lsls	r2, r2, #16
 800258c:	430a      	orrs	r2, r1
 800258e:	611a      	str	r2, [r3, #16]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6812      	ldr	r2, [r2, #0]
 8002598:	68d2      	ldr	r2, [r2, #12]
 800259a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800259e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 0320 	and.w	r3, r3, #32
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10e      	bne.n	80025cc <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f000 fbe6 	bl	8002d80 <HAL_RTC_WaitForSynchro>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d008      	beq.n	80025cc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	22ff      	movs	r2, #255	; 0xff
 80025c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2204      	movs	r2, #4
 80025c6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e018      	b.n	80025fe <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	6812      	ldr	r2, [r2, #0]
 80025d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025da:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	6812      	ldr	r2, [r2, #0]
 80025e4:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	6992      	ldr	r2, [r2, #24]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	22ff      	movs	r2, #255	; 0xff
 80025f4:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2201      	movs	r2, #1
 80025fa:	775a      	strb	r2, [r3, #29]
    
    return HAL_OK;
 80025fc:	2300      	movs	r3, #0
  }
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002606:	b590      	push	{r4, r7, lr}
 8002608:	b087      	sub	sp, #28
 800260a:	af00      	add	r7, sp, #0
 800260c:	60f8      	str	r0, [r7, #12]
 800260e:	60b9      	str	r1, [r7, #8]
 8002610:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	7f1b      	ldrb	r3, [r3, #28]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d101      	bne.n	8002622 <HAL_RTC_SetTime+0x1c>
 800261e:	2302      	movs	r3, #2
 8002620:	e0b2      	b.n	8002788 <HAL_RTC_SetTime+0x182>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2201      	movs	r2, #1
 8002626:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2202      	movs	r2, #2
 800262c:	775a      	strb	r2, [r3, #29]
  
  if(Format == RTC_FORMAT_BIN)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d126      	bne.n	8002682 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263e:	2b00      	cmp	r3, #0
 8002640:	d102      	bne.n	8002648 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    } 
    else
    {
      sTime->TimeFormat = 0x00U;
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2200      	movs	r2, #0
 8002646:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
    
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	4618      	mov	r0, r3
 800264e:	f000 fbeb 	bl	8002e28 <RTC_ByteToBcd2>
 8002652:	4603      	mov	r3, r0
 8002654:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	785b      	ldrb	r3, [r3, #1]
 800265a:	4618      	mov	r0, r3
 800265c:	f000 fbe4 	bl	8002e28 <RTC_ByteToBcd2>
 8002660:	4603      	mov	r3, r0
 8002662:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002664:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	789b      	ldrb	r3, [r3, #2]
 800266a:	4618      	mov	r0, r3
 800266c:	f000 fbdc 	bl	8002e28 <RTC_ByteToBcd2>
 8002670:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002672:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	78db      	ldrb	r3, [r3, #3]
 800267a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800267c:	4313      	orrs	r3, r2
 800267e:	617b      	str	r3, [r7, #20]
 8002680:	e020      	b.n	80026c4 <HAL_RTC_SetTime+0xbe>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800268c:	2b00      	cmp	r3, #0
 800268e:	d007      	beq.n	80026a0 <HAL_RTC_SetTime+0x9a>
    {
      tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	4618      	mov	r0, r3
 8002696:	f000 fbe5 	bl	8002e64 <RTC_Bcd2ToByte>
 800269a:	4603      	mov	r3, r0
 800269c:	617b      	str	r3, [r7, #20]
 800269e:	e002      	b.n	80026a6 <HAL_RTC_SetTime+0xa0>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat)); 
    } 
    else
    {
      sTime->TimeFormat = 0x00U;
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	2200      	movs	r2, #0
 80026a4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	785b      	ldrb	r3, [r3, #1]
 80026b0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80026b2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80026b4:	68ba      	ldr	r2, [r7, #8]
 80026b6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80026b8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	78db      	ldrb	r3, [r3, #3]
 80026be:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80026c0:	4313      	orrs	r3, r2
 80026c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	22ca      	movs	r2, #202	; 0xca
 80026ca:	625a      	str	r2, [r3, #36]	; 0x24
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2253      	movs	r2, #83	; 0x53
 80026d2:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 fb7b 	bl	8002dd0 <RTC_EnterInitMode>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d00b      	beq.n	80026f8 <HAL_RTC_SetTime+0xf2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	22ff      	movs	r2, #255	; 0xff
 80026e6:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2204      	movs	r2, #4
 80026ec:	775a      	strb	r2, [r3, #29]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	771a      	strb	r2, [r3, #28]
    
    return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e047      	b.n	8002788 <HAL_RTC_SetTime+0x182>
  } 
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002702:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002706:	6013      	str	r3, [r2, #0]
     
    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	6812      	ldr	r2, [r2, #0]
 8002710:	6892      	ldr	r2, [r2, #8]
 8002712:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002716:	609a      	str	r2, [r3, #8]
    
    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68fa      	ldr	r2, [r7, #12]
 800271e:	6812      	ldr	r2, [r2, #0]
 8002720:	6891      	ldr	r1, [r2, #8]
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	68d0      	ldr	r0, [r2, #12]
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	6912      	ldr	r2, [r2, #16]
 800272a:	4302      	orrs	r2, r0
 800272c:	430a      	orrs	r2, r1
 800272e:	609a      	str	r2, [r3, #8]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	6812      	ldr	r2, [r2, #0]
 8002738:	68d2      	ldr	r2, [r2, #12]
 800273a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800273e:	60da      	str	r2, [r3, #12]
    
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f003 0320 	and.w	r3, r3, #32
 800274a:	2b00      	cmp	r3, #0
 800274c:	d111      	bne.n	8002772 <HAL_RTC_SetTime+0x16c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f000 fb16 	bl	8002d80 <HAL_RTC_WaitForSynchro>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00b      	beq.n	8002772 <HAL_RTC_SetTime+0x16c>
      {        
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	22ff      	movs	r2, #255	; 0xff
 8002760:	625a      	str	r2, [r3, #36]	; 0x24
        
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2204      	movs	r2, #4
 8002766:	775a      	strb	r2, [r3, #29]
        
        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2200      	movs	r2, #0
 800276c:	771a      	strb	r2, [r3, #28]
        
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e00a      	b.n	8002788 <HAL_RTC_SetTime+0x182>
      }
    }
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	22ff      	movs	r2, #255	; 0xff
 8002778:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2201      	movs	r2, #1
 800277e:	775a      	strb	r2, [r3, #29]
  
   __HAL_UNLOCK(hrtc); 
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	771a      	strb	r2, [r3, #28]
     
   return HAL_OK;
 8002786:	2300      	movs	r3, #0
  }
}
 8002788:	4618      	mov	r0, r3
 800278a:	371c      	adds	r7, #28
 800278c:	46bd      	mov	sp, r7
 800278e:	bd90      	pop	{r4, r7, pc}

08002790 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	605a      	str	r2, [r3, #4]
  
  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80027c2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80027c6:	617b      	str	r3, [r7, #20]
  
  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	0c1b      	lsrs	r3, r3, #16
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	0a1b      	lsrs	r3, r3, #8
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027e2:	b2da      	uxtb	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	0c1b      	lsrs	r3, r3, #16
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002800:	b2da      	uxtb	r2, r3
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	70da      	strb	r2, [r3, #3]
  
  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d11a      	bne.n	8002842 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	4618      	mov	r0, r3
 8002812:	f000 fb27 	bl	8002e64 <RTC_Bcd2ToByte>
 8002816:	4603      	mov	r3, r0
 8002818:	461a      	mov	r2, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	785b      	ldrb	r3, [r3, #1]
 8002822:	4618      	mov	r0, r3
 8002824:	f000 fb1e 	bl	8002e64 <RTC_Bcd2ToByte>
 8002828:	4603      	mov	r3, r0
 800282a:	461a      	mov	r2, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);  
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	789b      	ldrb	r3, [r3, #2]
 8002834:	4618      	mov	r0, r3
 8002836:	f000 fb15 	bl	8002e64 <RTC_Bcd2ToByte>
 800283a:	4603      	mov	r3, r0
 800283c:	461a      	mov	r2, r3
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	709a      	strb	r2, [r3, #2]
  }
  
  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800284c:	b590      	push	{r4, r7, lr}
 800284e:	b087      	sub	sp, #28
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	7f1b      	ldrb	r3, [r3, #28]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d101      	bne.n	8002868 <HAL_RTC_SetDate+0x1c>
 8002864:	2302      	movs	r3, #2
 8002866:	e094      	b.n	8002992 <HAL_RTC_SetDate+0x146>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2201      	movs	r2, #1
 800286c:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2202      	movs	r2, #2
 8002872:	775a      	strb	r2, [r3, #29]
  
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10e      	bne.n	8002898 <HAL_RTC_SetDate+0x4c>
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	785b      	ldrb	r3, [r3, #1]
 800287e:	f003 0310 	and.w	r3, r3, #16
 8002882:	2b00      	cmp	r3, #0
 8002884:	d008      	beq.n	8002898 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	785b      	ldrb	r3, [r3, #1]
 800288a:	f023 0310 	bic.w	r3, r3, #16
 800288e:	b2db      	uxtb	r3, r3
 8002890:	330a      	adds	r3, #10
 8002892:	b2da      	uxtb	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	705a      	strb	r2, [r3, #1]
  }
  
  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
  
  if(Format == RTC_FORMAT_BIN)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d11c      	bne.n	80028d8 <HAL_RTC_SetDate+0x8c>
  {   
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 
    
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	78db      	ldrb	r3, [r3, #3]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 fac0 	bl	8002e28 <RTC_ByteToBcd2>
 80028a8:	4603      	mov	r3, r0
 80028aa:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	785b      	ldrb	r3, [r3, #1]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f000 fab9 	bl	8002e28 <RTC_ByteToBcd2>
 80028b6:	4603      	mov	r3, r0
 80028b8:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80028ba:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	789b      	ldrb	r3, [r3, #2]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f000 fab1 	bl	8002e28 <RTC_ByteToBcd2>
 80028c6:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80028c8:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));   
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80028d2:	4313      	orrs	r3, r2
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	e00e      	b.n	80028f6 <HAL_RTC_SetDate+0xaa>
  {   
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(datetmpreg));
    assert_param(IS_RTC_DATE(datetmpreg));
    
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	78db      	ldrb	r3, [r3, #3]
 80028dc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	785b      	ldrb	r3, [r3, #1]
 80028e2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80028e4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80028ea:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));  
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80028f2:	4313      	orrs	r3, r2
 80028f4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	22ca      	movs	r2, #202	; 0xca
 80028fc:	625a      	str	r2, [r3, #36]	; 0x24
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2253      	movs	r2, #83	; 0x53
 8002904:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f000 fa62 	bl	8002dd0 <RTC_EnterInitMode>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d00b      	beq.n	800292a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	22ff      	movs	r2, #255	; 0xff
 8002918:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2204      	movs	r2, #4
 800291e:	775a      	strb	r2, [r3, #29]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	771a      	strb	r2, [r3, #28]
    
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e033      	b.n	8002992 <HAL_RTC_SetDate+0x146>
  } 
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002934:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002938:	6053      	str	r3, [r2, #4]
    
    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	6812      	ldr	r2, [r2, #0]
 8002942:	68d2      	ldr	r2, [r2, #12]
 8002944:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002948:	60da      	str	r2, [r3, #12]
    
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 0320 	and.w	r3, r3, #32
 8002954:	2b00      	cmp	r3, #0
 8002956:	d111      	bne.n	800297c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f000 fa11 	bl	8002d80 <HAL_RTC_WaitForSynchro>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00b      	beq.n	800297c <HAL_RTC_SetDate+0x130>
      { 
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	22ff      	movs	r2, #255	; 0xff
 800296a:	625a      	str	r2, [r3, #36]	; 0x24
        
        hrtc->State = HAL_RTC_STATE_ERROR;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2204      	movs	r2, #4
 8002970:	775a      	strb	r2, [r3, #29]
        
        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	771a      	strb	r2, [r3, #28]
        
        return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e00a      	b.n	8002992 <HAL_RTC_SetDate+0x146>
      }
    }
    
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	22ff      	movs	r2, #255	; 0xff
 8002982:	625a      	str	r2, [r3, #36]	; 0x24
    
    hrtc->State = HAL_RTC_STATE_READY ;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2201      	movs	r2, #1
 8002988:	775a      	strb	r2, [r3, #29]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2200      	movs	r2, #0
 800298e:	771a      	strb	r2, [r3, #28]
    
    return HAL_OK;    
 8002990:	2300      	movs	r3, #0
  }
}
 8002992:	4618      	mov	r0, r3
 8002994:	371c      	adds	r7, #28
 8002996:	46bd      	mov	sp, r7
 8002998:	bd90      	pop	{r4, r7, pc}

0800299a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b086      	sub	sp, #24
 800299e:	af00      	add	r7, sp, #0
 80029a0:	60f8      	str	r0, [r7, #12]
 80029a2:	60b9      	str	r1, [r7, #8]
 80029a4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
          
  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); 
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80029b4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80029b8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	0c1b      	lsrs	r3, r3, #16
 80029be:	b2da      	uxtb	r2, r3
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	0a1b      	lsrs	r3, r3, #8
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	f003 031f 	and.w	r3, r3, #31
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	0b5b      	lsrs	r3, r3, #13
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d11a      	bne.n	8002a2e <HAL_RTC_GetDate+0x94>
  {    
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	78db      	ldrb	r3, [r3, #3]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f000 fa31 	bl	8002e64 <RTC_Bcd2ToByte>
 8002a02:	4603      	mov	r3, r0
 8002a04:	461a      	mov	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	785b      	ldrb	r3, [r3, #1]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 fa28 	bl	8002e64 <RTC_Bcd2ToByte>
 8002a14:	4603      	mov	r3, r0
 8002a16:	461a      	mov	r2, r3
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);  
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	789b      	ldrb	r3, [r3, #2]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f000 fa1f 	bl	8002e64 <RTC_Bcd2ToByte>
 8002a26:	4603      	mov	r3, r0
 8002a28:	461a      	mov	r2, r3
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3718      	adds	r7, #24
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format 
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002a38:	b590      	push	{r4, r7, lr}
 8002a3a:	b089      	sub	sp, #36	; 0x24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8002a44:	2300      	movs	r3, #0
 8002a46:	61fb      	str	r3, [r7, #28]
 8002a48:	2300      	movs	r3, #0
 8002a4a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8002a4c:	4ba1      	ldr	r3, [pc, #644]	; (8002cd4 <HAL_RTC_SetAlarm_IT+0x29c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4aa1      	ldr	r2, [pc, #644]	; (8002cd8 <HAL_RTC_SetAlarm_IT+0x2a0>)
 8002a52:	fba2 2303 	umull	r2, r3, r2, r3
 8002a56:	0adb      	lsrs	r3, r3, #11
 8002a58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a5c:	fb02 f303 	mul.w	r3, r2, r3
 8002a60:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
      
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	7f1b      	ldrb	r3, [r3, #28]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d101      	bne.n	8002a6e <HAL_RTC_SetAlarm_IT+0x36>
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	e12e      	b.n	8002ccc <HAL_RTC_SetAlarm_IT+0x294>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2201      	movs	r2, #1
 8002a72:	771a      	strb	r2, [r3, #28]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2202      	movs	r2, #2
 8002a78:	775a      	strb	r2, [r3, #29]
  
  if(Format == RTC_FORMAT_BIN)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d137      	bne.n	8002af0 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d102      	bne.n	8002a94 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	2200      	movs	r2, #0
 8002a92:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f000 f9c5 	bl	8002e28 <RTC_ByteToBcd2>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	785b      	ldrb	r3, [r3, #1]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 f9be 	bl	8002e28 <RTC_ByteToBcd2>
 8002aac:	4603      	mov	r3, r0
 8002aae:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002ab0:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	789b      	ldrb	r3, [r3, #2]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f000 f9b6 	bl	8002e28 <RTC_ByteToBcd2>
 8002abc:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002abe:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	78db      	ldrb	r3, [r3, #3]
 8002ac6:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002ac8:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 f9a8 	bl	8002e28 <RTC_ByteToBcd2>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002adc:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002ae4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask)); 
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002aea:	4313      	orrs	r3, r2
 8002aec:	61fb      	str	r3, [r7, #28]
 8002aee:	e040      	b.n	8002b72 <HAL_RTC_SetAlarm_IT+0x13a>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d007      	beq.n	8002b0e <HAL_RTC_SetAlarm_IT+0xd6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f000 f9ae 	bl	8002e64 <RTC_Bcd2ToByte>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	61fb      	str	r3, [r7, #28]
 8002b0c:	e002      	b.n	8002b14 <HAL_RTC_SetAlarm_IT+0xdc>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	2200      	movs	r2, #0
 8002b12:	70da      	strb	r2, [r3, #3]
    }
    
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
    
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	69db      	ldr	r3, [r3, #28]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d108      	bne.n	8002b2e <HAL_RTC_SetAlarm_IT+0xf6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 f99e 	bl	8002e64 <RTC_Bcd2ToByte>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	61fb      	str	r3, [r7, #28]
 8002b2c:	e007      	b.n	8002b3e <HAL_RTC_SetAlarm_IT+0x106>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));    
    }
    else
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 f995 	bl	8002e64 <RTC_Bcd2ToByte>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	61fb      	str	r3, [r7, #28]
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));      
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	785b      	ldrb	r3, [r3, #1]
 8002b48:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002b4a:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002b50:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	78db      	ldrb	r3, [r3, #3]
 8002b56:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002b58:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b60:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002b62:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002b68:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));     
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	699b      	ldr	r3, [r3, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	22ca      	movs	r2, #202	; 0xca
 8002b84:	625a      	str	r2, [r3, #36]	; 0x24
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2253      	movs	r2, #83	; 0x53
 8002b8c:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b96:	d141      	bne.n	8002c1c <HAL_RTC_SetAlarm_IT+0x1e4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	6812      	ldr	r2, [r2, #0]
 8002ba0:	6892      	ldr	r2, [r2, #8]
 8002ba2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ba6:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68fa      	ldr	r2, [r7, #12]
 8002bae:	6812      	ldr	r2, [r2, #0]
 8002bb0:	68d2      	ldr	r2, [r2, #12]
 8002bb2:	b2d2      	uxtb	r2, r2
 8002bb4:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002bb8:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	1e5a      	subs	r2, r3, #1
 8002bbe:	617a      	str	r2, [r7, #20]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d10b      	bne.n	8002bdc <HAL_RTC_SetAlarm_IT+0x1a4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	22ff      	movs	r2, #255	; 0xff
 8002bca:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2203      	movs	r2, #3
 8002bd0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e077      	b.n	8002ccc <HAL_RTC_SetAlarm_IT+0x294>
      }
    } 
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0e7      	beq.n	8002bba <HAL_RTC_SetAlarm_IT+0x182>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	69fa      	ldr	r2, [r7, #28]
 8002bf0:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	69ba      	ldr	r2, [r7, #24]
 8002bf8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	6812      	ldr	r2, [r2, #0]
 8002c02:	6892      	ldr	r2, [r2, #8]
 8002c04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c08:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	6892      	ldr	r2, [r2, #8]
 8002c14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002c18:	609a      	str	r2, [r3, #8]
 8002c1a:	e040      	b.n	8002c9e <HAL_RTC_SetAlarm_IT+0x266>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	6812      	ldr	r2, [r2, #0]
 8002c24:	6892      	ldr	r2, [r2, #8]
 8002c26:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c2a:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	6812      	ldr	r2, [r2, #0]
 8002c34:	68d2      	ldr	r2, [r2, #12]
 8002c36:	b2d2      	uxtb	r2, r2
 8002c38:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002c3c:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	1e5a      	subs	r2, r3, #1
 8002c42:	617a      	str	r2, [r7, #20]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10b      	bne.n	8002c60 <HAL_RTC_SetAlarm_IT+0x228>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	22ff      	movs	r2, #255	; 0xff
 8002c4e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2203      	movs	r2, #3
 8002c54:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e035      	b.n	8002ccc <HAL_RTC_SetAlarm_IT+0x294>
      }
    } 
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0e7      	beq.n	8002c3e <HAL_RTC_SetAlarm_IT+0x206>
    
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	69fa      	ldr	r2, [r7, #28]
 8002c74:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	6892      	ldr	r2, [r2, #8]
 8002c88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c8c:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	6812      	ldr	r2, [r2, #0]
 8002c96:	6892      	ldr	r2, [r2, #8]
 8002c98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c9c:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002c9e:	4a0f      	ldr	r2, [pc, #60]	; (8002cdc <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002ca0:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ca8:	6013      	str	r3, [r2, #0]
  
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8002caa:	4a0c      	ldr	r2, [pc, #48]	; (8002cdc <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002cac:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <HAL_RTC_SetAlarm_IT+0x2a4>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cb4:	6093      	str	r3, [r2, #8]
  
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	22ff      	movs	r2, #255	; 0xff
 8002cbc:	625a      	str	r2, [r3, #36]	; 0x24
  
  hrtc->State = HAL_RTC_STATE_READY; 
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	775a      	strb	r2, [r3, #29]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);  
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	771a      	strb	r2, [r3, #28]
  
  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3724      	adds	r7, #36	; 0x24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd90      	pop	{r4, r7, pc}
 8002cd4:	20000010 	.word	0x20000010
 8002cd8:	10624dd3 	.word	0x10624dd3
 8002cdc:	40013c00 	.word	0x40013c00

08002ce0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  if(__HAL_RTC_ALARM_GET_IT(hrtc, RTC_IT_ALRA))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d012      	beq.n	8002d1c <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_ALRA) != (uint32_t)RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00b      	beq.n	8002d1c <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */ 
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 f831 	bl	8002d6c <HAL_RTC_AlarmAEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	6812      	ldr	r2, [r2, #0]
 8002d12:	68d2      	ldr	r2, [r2, #12]
 8002d14:	b2d2      	uxtb	r2, r2
 8002d16:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002d1a:	60da      	str	r2, [r3, #12]
    }
  }
  
  if(__HAL_RTC_ALARM_GET_IT(hrtc, RTC_IT_ALRB))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d012      	beq.n	8002d50 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_ALRB) != (uint32_t)RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00b      	beq.n	8002d50 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */ 
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 f8b1 	bl	8002ea0 <HAL_RTCEx_AlarmBEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	6812      	ldr	r2, [r2, #0]
 8002d46:	68d2      	ldr	r2, [r2, #12]
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002d4e:	60da      	str	r2, [r3, #12]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002d50:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <HAL_RTC_AlarmIRQHandler+0x88>)
 8002d52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d56:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	775a      	strb	r2, [r3, #29]
}
 8002d5e:	bf00      	nop
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40013c00 	.word	0x40013c00

08002d6c <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	68d2      	ldr	r2, [r2, #12]
 8002d96:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d9a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d9c:	f7fd fc76 	bl	800068c <HAL_GetTick>
 8002da0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002da2:	e009      	b.n	8002db8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002da4:	f7fd fc72 	bl	800068c <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002db2:	d901      	bls.n	8002db8 <HAL_RTC_WaitForSynchro+0x38>
    {       
      return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e007      	b.n	8002dc8 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	f003 0320 	and.w	r3, r3, #32
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0ee      	beq.n	8002da4 <HAL_RTC_WaitForSynchro+0x24>
    } 
  }

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3710      	adds	r7, #16
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U; 
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60fb      	str	r3, [r7, #12]
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d119      	bne.n	8002e1e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f04f 32ff 	mov.w	r2, #4294967295
 8002df2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002df4:	f7fd fc4a 	bl	800068c <HAL_GetTick>
 8002df8:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002dfa:	e009      	b.n	8002e10 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002dfc:	f7fd fc46 	bl	800068c <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e0a:	d901      	bls.n	8002e10 <RTC_EnterInitMode+0x40>
      {       
        return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e007      	b.n	8002e20 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0ee      	beq.n	8002dfc <RTC_EnterInitMode+0x2c>
      } 
    }
  }
  
  return HAL_OK;  
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	60fb      	str	r3, [r7, #12]
  
  while(Value >= 10U)
 8002e36:	e005      	b.n	8002e44 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	3b0a      	subs	r3, #10
 8002e42:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	2b09      	cmp	r3, #9
 8002e48:	d8f6      	bhi.n	8002e38 <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	011b      	lsls	r3, r3, #4
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	b2db      	uxtb	r3, r3
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8002e72:	79fb      	ldrb	r3, [r7, #7]
 8002e74:	091b      	lsrs	r3, r3, #4
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	4413      	add	r3, r2
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002e84:	79fb      	ldrb	r3, [r7, #7]
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	b2da      	uxtb	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	4413      	add	r3, r2
 8002e92:	b2db      	uxtb	r3, r3
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3714      	adds	r7, #20
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e01d      	b.n	8002f02 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d106      	bne.n	8002ee0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f001 ffac 	bl	8004e38 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	3304      	adds	r3, #4
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4610      	mov	r0, r2
 8002ef4:	f000 f904 	bl	8003100 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}  
 8002f02:	4618      	mov	r0, r3
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	6839      	ldr	r1, [r7, #0]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f000 fa10 	bl	8003344 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a10      	ldr	r2, [pc, #64]	; (8002f6c <HAL_TIM_PWM_Start+0x60>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d004      	beq.n	8002f38 <HAL_TIM_PWM_Start+0x2c>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a0f      	ldr	r2, [pc, #60]	; (8002f70 <HAL_TIM_PWM_Start+0x64>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d101      	bne.n	8002f3c <HAL_TIM_PWM_Start+0x30>
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e000      	b.n	8002f3e <HAL_TIM_PWM_Start+0x32>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d007      	beq.n	8002f52 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6812      	ldr	r2, [r2, #0]
 8002f4a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002f4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f50:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	6812      	ldr	r2, [r2, #0]
 8002f5c:	f042 0201 	orr.w	r2, r2, #1
 8002f60:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
} 
 8002f64:	4618      	mov	r0, r3
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40010000 	.word	0x40010000
 8002f70:	40010400 	.word	0x40010400

08002f74 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d101      	bne.n	8002f8e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	e0b4      	b.n	80030f8 <HAL_TIM_PWM_ConfigChannel+0x184>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2202      	movs	r2, #2
 8002f9a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2b0c      	cmp	r3, #12
 8002fa2:	f200 809f 	bhi.w	80030e4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002fa6:	a201      	add	r2, pc, #4	; (adr r2, 8002fac <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fac:	08002fe1 	.word	0x08002fe1
 8002fb0:	080030e5 	.word	0x080030e5
 8002fb4:	080030e5 	.word	0x080030e5
 8002fb8:	080030e5 	.word	0x080030e5
 8002fbc:	08003021 	.word	0x08003021
 8002fc0:	080030e5 	.word	0x080030e5
 8002fc4:	080030e5 	.word	0x080030e5
 8002fc8:	080030e5 	.word	0x080030e5
 8002fcc:	08003063 	.word	0x08003063
 8002fd0:	080030e5 	.word	0x080030e5
 8002fd4:	080030e5 	.word	0x080030e5
 8002fd8:	080030e5 	.word	0x080030e5
 8002fdc:	080030a3 	.word	0x080030a3
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68b9      	ldr	r1, [r7, #8]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f000 f9d0 	bl	800338c <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68fa      	ldr	r2, [r7, #12]
 8002ff2:	6812      	ldr	r2, [r2, #0]
 8002ff4:	6992      	ldr	r2, [r2, #24]
 8002ff6:	f042 0208 	orr.w	r2, r2, #8
 8002ffa:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	68fa      	ldr	r2, [r7, #12]
 8003002:	6812      	ldr	r2, [r2, #0]
 8003004:	6992      	ldr	r2, [r2, #24]
 8003006:	f022 0204 	bic.w	r2, r2, #4
 800300a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	6991      	ldr	r1, [r2, #24]
 8003016:	68ba      	ldr	r2, [r7, #8]
 8003018:	6912      	ldr	r2, [r2, #16]
 800301a:	430a      	orrs	r2, r1
 800301c:	619a      	str	r2, [r3, #24]
    }
    break;
 800301e:	e062      	b.n	80030e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	68b9      	ldr	r1, [r7, #8]
 8003026:	4618      	mov	r0, r3
 8003028:	f000 f914 	bl	8003254 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	6992      	ldr	r2, [r2, #24]
 8003036:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800303a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	6812      	ldr	r2, [r2, #0]
 8003044:	6992      	ldr	r2, [r2, #24]
 8003046:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800304a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	6812      	ldr	r2, [r2, #0]
 8003054:	6991      	ldr	r1, [r2, #24]
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	6912      	ldr	r2, [r2, #16]
 800305a:	0212      	lsls	r2, r2, #8
 800305c:	430a      	orrs	r2, r1
 800305e:	619a      	str	r2, [r3, #24]
    }
    break;
 8003060:	e041      	b.n	80030e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68b9      	ldr	r1, [r7, #8]
 8003068:	4618      	mov	r0, r3
 800306a:	f000 fa03 	bl	8003474 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	6812      	ldr	r2, [r2, #0]
 8003076:	69d2      	ldr	r2, [r2, #28]
 8003078:	f042 0208 	orr.w	r2, r2, #8
 800307c:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	6812      	ldr	r2, [r2, #0]
 8003086:	69d2      	ldr	r2, [r2, #28]
 8003088:	f022 0204 	bic.w	r2, r2, #4
 800308c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	69d1      	ldr	r1, [r2, #28]
 8003098:	68ba      	ldr	r2, [r7, #8]
 800309a:	6912      	ldr	r2, [r2, #16]
 800309c:	430a      	orrs	r2, r1
 800309e:	61da      	str	r2, [r3, #28]
    }
    break;
 80030a0:	e021      	b.n	80030e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68b9      	ldr	r1, [r7, #8]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f000 fa5b 	bl	8003564 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	6812      	ldr	r2, [r2, #0]
 80030b6:	69d2      	ldr	r2, [r2, #28]
 80030b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030bc:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	6812      	ldr	r2, [r2, #0]
 80030c6:	69d2      	ldr	r2, [r2, #28]
 80030c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	6812      	ldr	r2, [r2, #0]
 80030d6:	69d1      	ldr	r1, [r2, #28]
 80030d8:	68ba      	ldr	r2, [r7, #8]
 80030da:	6912      	ldr	r2, [r2, #16]
 80030dc:	0212      	lsls	r2, r2, #8
 80030de:	430a      	orrs	r2, r1
 80030e0:	61da      	str	r2, [r3, #28]
    }
    break;
 80030e2:	e000      	b.n	80030e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 80030e4:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800310a:	2300      	movs	r3, #0
 800310c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a44      	ldr	r2, [pc, #272]	; (8003228 <TIM_Base_SetConfig+0x128>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d013      	beq.n	8003144 <TIM_Base_SetConfig+0x44>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003122:	d00f      	beq.n	8003144 <TIM_Base_SetConfig+0x44>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a41      	ldr	r2, [pc, #260]	; (800322c <TIM_Base_SetConfig+0x12c>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d00b      	beq.n	8003144 <TIM_Base_SetConfig+0x44>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a40      	ldr	r2, [pc, #256]	; (8003230 <TIM_Base_SetConfig+0x130>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d007      	beq.n	8003144 <TIM_Base_SetConfig+0x44>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a3f      	ldr	r2, [pc, #252]	; (8003234 <TIM_Base_SetConfig+0x134>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d003      	beq.n	8003144 <TIM_Base_SetConfig+0x44>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a3e      	ldr	r2, [pc, #248]	; (8003238 <TIM_Base_SetConfig+0x138>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d101      	bne.n	8003148 <TIM_Base_SetConfig+0x48>
 8003144:	2301      	movs	r3, #1
 8003146:	e000      	b.n	800314a <TIM_Base_SetConfig+0x4a>
 8003148:	2300      	movs	r3, #0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d008      	beq.n	8003160 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003154:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	4313      	orrs	r3, r2
 800315e:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a31      	ldr	r2, [pc, #196]	; (8003228 <TIM_Base_SetConfig+0x128>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d02b      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800316e:	d027      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a2e      	ldr	r2, [pc, #184]	; (800322c <TIM_Base_SetConfig+0x12c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d023      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a2d      	ldr	r2, [pc, #180]	; (8003230 <TIM_Base_SetConfig+0x130>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d01f      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a2c      	ldr	r2, [pc, #176]	; (8003234 <TIM_Base_SetConfig+0x134>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d01b      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a2b      	ldr	r2, [pc, #172]	; (8003238 <TIM_Base_SetConfig+0x138>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d017      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a2a      	ldr	r2, [pc, #168]	; (800323c <TIM_Base_SetConfig+0x13c>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d013      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a29      	ldr	r2, [pc, #164]	; (8003240 <TIM_Base_SetConfig+0x140>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d00f      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a28      	ldr	r2, [pc, #160]	; (8003244 <TIM_Base_SetConfig+0x144>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d00b      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a27      	ldr	r2, [pc, #156]	; (8003248 <TIM_Base_SetConfig+0x148>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d007      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4a26      	ldr	r2, [pc, #152]	; (800324c <TIM_Base_SetConfig+0x14c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d003      	beq.n	80031c0 <TIM_Base_SetConfig+0xc0>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a25      	ldr	r2, [pc, #148]	; (8003250 <TIM_Base_SetConfig+0x150>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d101      	bne.n	80031c4 <TIM_Base_SetConfig+0xc4>
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <TIM_Base_SetConfig+0xc6>
 80031c4:	2300      	movs	r3, #0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d008      	beq.n	80031dc <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	4313      	orrs	r3, r2
 80031da:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a0c      	ldr	r2, [pc, #48]	; (8003228 <TIM_Base_SetConfig+0x128>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d003      	beq.n	8003202 <TIM_Base_SetConfig+0x102>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a0e      	ldr	r2, [pc, #56]	; (8003238 <TIM_Base_SetConfig+0x138>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d101      	bne.n	8003206 <TIM_Base_SetConfig+0x106>
 8003202:	2301      	movs	r3, #1
 8003204:	e000      	b.n	8003208 <TIM_Base_SetConfig+0x108>
 8003206:	2300      	movs	r3, #0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d003      	beq.n	8003214 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	691a      	ldr	r2, [r3, #16]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	615a      	str	r2, [r3, #20]
}
 800321a:	bf00      	nop
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40010000 	.word	0x40010000
 800322c:	40000400 	.word	0x40000400
 8003230:	40000800 	.word	0x40000800
 8003234:	40000c00 	.word	0x40000c00
 8003238:	40010400 	.word	0x40010400
 800323c:	40014000 	.word	0x40014000
 8003240:	40014400 	.word	0x40014400
 8003244:	40014800 	.word	0x40014800
 8003248:	40001800 	.word	0x40001800
 800324c:	40001c00 	.word	0x40001c00
 8003250:	40002000 	.word	0x40002000

08003254 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003254:	b480      	push	{r7}
 8003256:	b087      	sub	sp, #28
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8003266:	2300      	movs	r3, #0
 8003268:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	f023 0210 	bic.w	r2, r3, #16
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800328e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003296:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	021b      	lsls	r3, r3, #8
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f023 0320 	bic.w	r3, r3, #32
 80032aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	011b      	lsls	r3, r3, #4
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a20      	ldr	r2, [pc, #128]	; (800333c <TIM_OC2_SetConfig+0xe8>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d003      	beq.n	80032c8 <TIM_OC2_SetConfig+0x74>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a1f      	ldr	r2, [pc, #124]	; (8003340 <TIM_OC2_SetConfig+0xec>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d101      	bne.n	80032cc <TIM_OC2_SetConfig+0x78>
 80032c8:	2301      	movs	r3, #1
 80032ca:	e000      	b.n	80032ce <TIM_OC2_SetConfig+0x7a>
 80032cc:	2300      	movs	r3, #0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d021      	beq.n	8003316 <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032ec:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	4313      	orrs	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	4313      	orrs	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	621a      	str	r2, [r3, #32]
}
 8003330:	bf00      	nop
 8003332:	371c      	adds	r7, #28
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	40010000 	.word	0x40010000
 8003340:	40010400 	.word	0x40010400

08003344 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8003354:	2201      	movs	r2, #1
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6a1a      	ldr	r2, [r3, #32]
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	43db      	mvns	r3, r3
 8003366:	401a      	ands	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6a1a      	ldr	r2, [r3, #32]
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	fa01 f303 	lsl.w	r3, r1, r3
 8003378:	431a      	orrs	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	621a      	str	r2, [r3, #32]
}
 800337e:	bf00      	nop
 8003380:	371c      	adds	r7, #28
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
	...

0800338c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800338c:	b480      	push	{r7}
 800338e:	b087      	sub	sp, #28
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003396:	2300      	movs	r3, #0
 8003398:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800339a:	2300      	movs	r3, #0
 800339c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 800339e:	2300      	movs	r3, #0
 80033a0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a1b      	ldr	r3, [r3, #32]
 80033a6:	f023 0201 	bic.w	r2, r3, #1
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a1b      	ldr	r3, [r3, #32]
 80033b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f023 0303 	bic.w	r3, r3, #3
 80033ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68fa      	ldr	r2, [r7, #12]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f023 0302 	bic.w	r3, r3, #2
 80033e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a1f      	ldr	r2, [pc, #124]	; (800346c <TIM_OC1_SetConfig+0xe0>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d003      	beq.n	80033fc <TIM_OC1_SetConfig+0x70>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a1e      	ldr	r2, [pc, #120]	; (8003470 <TIM_OC1_SetConfig+0xe4>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d101      	bne.n	8003400 <TIM_OC1_SetConfig+0x74>
 80033fc:	2301      	movs	r3, #1
 80033fe:	e000      	b.n	8003402 <TIM_OC1_SetConfig+0x76>
 8003400:	2300      	movs	r3, #0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d01e      	beq.n	8003444 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f023 0308 	bic.w	r3, r3, #8
 800340c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	697a      	ldr	r2, [r7, #20]
 8003414:	4313      	orrs	r3, r2
 8003416:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f023 0304 	bic.w	r3, r3, #4
 800341e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003426:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800342e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	4313      	orrs	r3, r2
 8003438:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	4313      	orrs	r3, r2
 8003442:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	621a      	str	r2, [r3, #32]
} 
 800345e:	bf00      	nop
 8003460:	371c      	adds	r7, #28
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	40010000 	.word	0x40010000
 8003470:	40010400 	.word	0x40010400

08003474 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800347e:	2300      	movs	r3, #0
 8003480:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 8003486:	2300      	movs	r3, #0
 8003488:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f023 0303 	bic.w	r3, r3, #3
 80034b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	4313      	orrs	r3, r2
 80034c0:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	021b      	lsls	r3, r3, #8
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a20      	ldr	r2, [pc, #128]	; (800355c <TIM_OC3_SetConfig+0xe8>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d003      	beq.n	80034e6 <TIM_OC3_SetConfig+0x72>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a1f      	ldr	r2, [pc, #124]	; (8003560 <TIM_OC3_SetConfig+0xec>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d101      	bne.n	80034ea <TIM_OC3_SetConfig+0x76>
 80034e6:	2301      	movs	r3, #1
 80034e8:	e000      	b.n	80034ec <TIM_OC3_SetConfig+0x78>
 80034ea:	2300      	movs	r3, #0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d021      	beq.n	8003534 <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80034f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	021b      	lsls	r3, r3, #8
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4313      	orrs	r3, r2
 8003502:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800350a:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003512:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800351a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	011b      	lsls	r3, r3, #4
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	4313      	orrs	r3, r2
 8003526:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	011b      	lsls	r3, r3, #4
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	621a      	str	r2, [r3, #32]
}
 800354e:	bf00      	nop
 8003550:	371c      	adds	r7, #28
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	40010000 	.word	0x40010000
 8003560:	40010400 	.word	0x40010400

08003564 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003564:	b480      	push	{r7}
 8003566:	b087      	sub	sp, #28
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800356e:	2300      	movs	r3, #0
 8003570:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8003576:	2300      	movs	r3, #0
 8003578:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800359e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035a6:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035ba:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	031b      	lsls	r3, r3, #12
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a14      	ldr	r2, [pc, #80]	; (800361c <TIM_OC4_SetConfig+0xb8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d003      	beq.n	80035d8 <TIM_OC4_SetConfig+0x74>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a13      	ldr	r2, [pc, #76]	; (8003620 <TIM_OC4_SetConfig+0xbc>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d101      	bne.n	80035dc <TIM_OC4_SetConfig+0x78>
 80035d8:	2301      	movs	r3, #1
 80035da:	e000      	b.n	80035de <TIM_OC4_SetConfig+0x7a>
 80035dc:	2300      	movs	r3, #0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d009      	beq.n	80035f6 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	019b      	lsls	r3, r3, #6
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	621a      	str	r2, [r3, #32]
}
 8003610:	bf00      	nop
 8003612:	371c      	adds	r7, #28
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	40010000 	.word	0x40010000
 8003620:	40010400 	.word	0x40010400

08003624 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003634:	2b01      	cmp	r3, #1
 8003636:	d101      	bne.n	800363c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003638:	2302      	movs	r3, #2
 800363a:	e032      	b.n	80036a2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2202      	movs	r2, #2
 8003648:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	6812      	ldr	r2, [r2, #0]
 8003654:	6852      	ldr	r2, [r2, #4]
 8003656:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800365a:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6812      	ldr	r2, [r2, #0]
 8003664:	6851      	ldr	r1, [r2, #4]
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	6812      	ldr	r2, [r2, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	6812      	ldr	r2, [r2, #0]
 8003676:	6892      	ldr	r2, [r2, #8]
 8003678:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800367c:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	6812      	ldr	r2, [r2, #0]
 8003686:	6891      	ldr	r1, [r2, #8]
 8003688:	683a      	ldr	r2, [r7, #0]
 800368a:	6852      	ldr	r2, [r2, #4]
 800368c:	430a      	orrs	r2, r1
 800368e:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
} 
 80036a2:	4618      	mov	r0, r3
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral. 
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b085      	sub	sp, #20
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
 80036b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 80036b8:	2300      	movs	r3, #0
 80036ba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d101      	bne.n	80036ca <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80036c6:	2302      	movs	r3, #2
 80036c8:	e044      	b.n	8003754 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	4313      	orrs	r3, r2
 80036de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4313      	orrs	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	4313      	orrs	r3, r2
 8003716:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	4313      	orrs	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	4313      	orrs	r3, r2
 8003732:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	4313      	orrs	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3714      	adds	r7, #20
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e03f      	b.n	80037f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d106      	bne.n	800378c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f001 fc66 	bl	8005058 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2224      	movs	r2, #36	; 0x24
 8003790:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	68d2      	ldr	r2, [r2, #12]
 800379e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037a2:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 f829 	bl	80037fc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6812      	ldr	r2, [r2, #0]
 80037b2:	6912      	ldr	r2, [r2, #16]
 80037b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6812      	ldr	r2, [r2, #0]
 80037c2:	6952      	ldr	r2, [r2, #20]
 80037c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037c8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6812      	ldr	r2, [r2, #0]
 80037d2:	68d2      	ldr	r2, [r2, #12]
 80037d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037d8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2220      	movs	r2, #32
 80037e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2220      	movs	r2, #32
 80037ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
	...

080037fc <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003804:	2300      	movs	r3, #0
 8003806:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003816:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	4313      	orrs	r3, r2
 8003820:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003838:	f023 030c 	bic.w	r3, r3, #12
 800383c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689a      	ldr	r2, [r3, #8]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	431a      	orrs	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	431a      	orrs	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	4313      	orrs	r3, r2
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	4313      	orrs	r3, r2
 8003858:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68fa      	ldr	r2, [r7, #12]
 8003860:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	695b      	ldr	r3, [r3, #20]
 8003868:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003870:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	4313      	orrs	r3, r2
 800387a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800388c:	f040 80e4 	bne.w	8003a58 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4aab      	ldr	r2, [pc, #684]	; (8003b44 <UART_SetConfig+0x348>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d004      	beq.n	80038a4 <UART_SetConfig+0xa8>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4aaa      	ldr	r2, [pc, #680]	; (8003b48 <UART_SetConfig+0x34c>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d16c      	bne.n	800397e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681c      	ldr	r4, [r3, #0]
 80038a8:	f7fd fece 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 80038ac:	4602      	mov	r2, r0
 80038ae:	4613      	mov	r3, r2
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	4413      	add	r3, r2
 80038b4:	009a      	lsls	r2, r3, #2
 80038b6:	441a      	add	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c2:	4aa2      	ldr	r2, [pc, #648]	; (8003b4c <UART_SetConfig+0x350>)
 80038c4:	fba2 2303 	umull	r2, r3, r2, r3
 80038c8:	095b      	lsrs	r3, r3, #5
 80038ca:	011d      	lsls	r5, r3, #4
 80038cc:	f7fd febc 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 80038d0:	4602      	mov	r2, r0
 80038d2:	4613      	mov	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4413      	add	r3, r2
 80038d8:	009a      	lsls	r2, r3, #2
 80038da:	441a      	add	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	fbb2 f6f3 	udiv	r6, r2, r3
 80038e6:	f7fd feaf 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 80038ea:	4602      	mov	r2, r0
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	009a      	lsls	r2, r3, #2
 80038f4:	441a      	add	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	005b      	lsls	r3, r3, #1
 80038fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003900:	4a92      	ldr	r2, [pc, #584]	; (8003b4c <UART_SetConfig+0x350>)
 8003902:	fba2 2303 	umull	r2, r3, r2, r3
 8003906:	095b      	lsrs	r3, r3, #5
 8003908:	2264      	movs	r2, #100	; 0x64
 800390a:	fb02 f303 	mul.w	r3, r2, r3
 800390e:	1af3      	subs	r3, r6, r3
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	3332      	adds	r3, #50	; 0x32
 8003914:	4a8d      	ldr	r2, [pc, #564]	; (8003b4c <UART_SetConfig+0x350>)
 8003916:	fba2 2303 	umull	r2, r3, r2, r3
 800391a:	095b      	lsrs	r3, r3, #5
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003922:	441d      	add	r5, r3
 8003924:	f7fd fe90 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 8003928:	4602      	mov	r2, r0
 800392a:	4613      	mov	r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	4413      	add	r3, r2
 8003930:	009a      	lsls	r2, r3, #2
 8003932:	441a      	add	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	fbb2 f6f3 	udiv	r6, r2, r3
 800393e:	f7fd fe83 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 8003942:	4602      	mov	r2, r0
 8003944:	4613      	mov	r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	4413      	add	r3, r2
 800394a:	009a      	lsls	r2, r3, #2
 800394c:	441a      	add	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	fbb2 f3f3 	udiv	r3, r2, r3
 8003958:	4a7c      	ldr	r2, [pc, #496]	; (8003b4c <UART_SetConfig+0x350>)
 800395a:	fba2 2303 	umull	r2, r3, r2, r3
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	2264      	movs	r2, #100	; 0x64
 8003962:	fb02 f303 	mul.w	r3, r2, r3
 8003966:	1af3      	subs	r3, r6, r3
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	3332      	adds	r3, #50	; 0x32
 800396c:	4a77      	ldr	r2, [pc, #476]	; (8003b4c <UART_SetConfig+0x350>)
 800396e:	fba2 2303 	umull	r2, r3, r2, r3
 8003972:	095b      	lsrs	r3, r3, #5
 8003974:	f003 0307 	and.w	r3, r3, #7
 8003978:	442b      	add	r3, r5
 800397a:	60a3      	str	r3, [r4, #8]
 800397c:	e154      	b.n	8003c28 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681c      	ldr	r4, [r3, #0]
 8003982:	f7fd fe4d 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 8003986:	4602      	mov	r2, r0
 8003988:	4613      	mov	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	4413      	add	r3, r2
 800398e:	009a      	lsls	r2, r3, #2
 8003990:	441a      	add	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	fbb2 f3f3 	udiv	r3, r2, r3
 800399c:	4a6b      	ldr	r2, [pc, #428]	; (8003b4c <UART_SetConfig+0x350>)
 800399e:	fba2 2303 	umull	r2, r3, r2, r3
 80039a2:	095b      	lsrs	r3, r3, #5
 80039a4:	011d      	lsls	r5, r3, #4
 80039a6:	f7fd fe3b 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 80039aa:	4602      	mov	r2, r0
 80039ac:	4613      	mov	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	009a      	lsls	r2, r3, #2
 80039b4:	441a      	add	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	005b      	lsls	r3, r3, #1
 80039bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80039c0:	f7fd fe2e 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 80039c4:	4602      	mov	r2, r0
 80039c6:	4613      	mov	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	4413      	add	r3, r2
 80039cc:	009a      	lsls	r2, r3, #2
 80039ce:	441a      	add	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039da:	4a5c      	ldr	r2, [pc, #368]	; (8003b4c <UART_SetConfig+0x350>)
 80039dc:	fba2 2303 	umull	r2, r3, r2, r3
 80039e0:	095b      	lsrs	r3, r3, #5
 80039e2:	2264      	movs	r2, #100	; 0x64
 80039e4:	fb02 f303 	mul.w	r3, r2, r3
 80039e8:	1af3      	subs	r3, r6, r3
 80039ea:	00db      	lsls	r3, r3, #3
 80039ec:	3332      	adds	r3, #50	; 0x32
 80039ee:	4a57      	ldr	r2, [pc, #348]	; (8003b4c <UART_SetConfig+0x350>)
 80039f0:	fba2 2303 	umull	r2, r3, r2, r3
 80039f4:	095b      	lsrs	r3, r3, #5
 80039f6:	005b      	lsls	r3, r3, #1
 80039f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80039fc:	441d      	add	r5, r3
 80039fe:	f7fd fe0f 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 8003a02:	4602      	mov	r2, r0
 8003a04:	4613      	mov	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	4413      	add	r3, r2
 8003a0a:	009a      	lsls	r2, r3, #2
 8003a0c:	441a      	add	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	fbb2 f6f3 	udiv	r6, r2, r3
 8003a18:	f7fd fe02 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	009a      	lsls	r2, r3, #2
 8003a26:	441a      	add	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a32:	4a46      	ldr	r2, [pc, #280]	; (8003b4c <UART_SetConfig+0x350>)
 8003a34:	fba2 2303 	umull	r2, r3, r2, r3
 8003a38:	095b      	lsrs	r3, r3, #5
 8003a3a:	2264      	movs	r2, #100	; 0x64
 8003a3c:	fb02 f303 	mul.w	r3, r2, r3
 8003a40:	1af3      	subs	r3, r6, r3
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	3332      	adds	r3, #50	; 0x32
 8003a46:	4a41      	ldr	r2, [pc, #260]	; (8003b4c <UART_SetConfig+0x350>)
 8003a48:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4c:	095b      	lsrs	r3, r3, #5
 8003a4e:	f003 0307 	and.w	r3, r3, #7
 8003a52:	442b      	add	r3, r5
 8003a54:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003a56:	e0e7      	b.n	8003c28 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a39      	ldr	r2, [pc, #228]	; (8003b44 <UART_SetConfig+0x348>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d004      	beq.n	8003a6c <UART_SetConfig+0x270>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a38      	ldr	r2, [pc, #224]	; (8003b48 <UART_SetConfig+0x34c>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d171      	bne.n	8003b50 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681c      	ldr	r4, [r3, #0]
 8003a70:	f7fd fdea 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 8003a74:	4602      	mov	r2, r0
 8003a76:	4613      	mov	r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	4413      	add	r3, r2
 8003a7c:	009a      	lsls	r2, r3, #2
 8003a7e:	441a      	add	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a8a:	4a30      	ldr	r2, [pc, #192]	; (8003b4c <UART_SetConfig+0x350>)
 8003a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a90:	095b      	lsrs	r3, r3, #5
 8003a92:	011d      	lsls	r5, r3, #4
 8003a94:	f7fd fdd8 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	4413      	add	r3, r2
 8003aa0:	009a      	lsls	r2, r3, #2
 8003aa2:	441a      	add	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	fbb2 f6f3 	udiv	r6, r2, r3
 8003aae:	f7fd fdcb 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	009a      	lsls	r2, r3, #2
 8003abc:	441a      	add	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac8:	4a20      	ldr	r2, [pc, #128]	; (8003b4c <UART_SetConfig+0x350>)
 8003aca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ace:	095b      	lsrs	r3, r3, #5
 8003ad0:	2264      	movs	r2, #100	; 0x64
 8003ad2:	fb02 f303 	mul.w	r3, r2, r3
 8003ad6:	1af3      	subs	r3, r6, r3
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	3332      	adds	r3, #50	; 0x32
 8003adc:	4a1b      	ldr	r2, [pc, #108]	; (8003b4c <UART_SetConfig+0x350>)
 8003ade:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae2:	095b      	lsrs	r3, r3, #5
 8003ae4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ae8:	441d      	add	r5, r3
 8003aea:	f7fd fdad 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 8003aee:	4602      	mov	r2, r0
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	009a      	lsls	r2, r3, #2
 8003af8:	441a      	add	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	fbb2 f6f3 	udiv	r6, r2, r3
 8003b04:	f7fd fda0 	bl	8001648 <HAL_RCC_GetPCLK2Freq>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	009a      	lsls	r2, r3, #2
 8003b12:	441a      	add	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1e:	4a0b      	ldr	r2, [pc, #44]	; (8003b4c <UART_SetConfig+0x350>)
 8003b20:	fba2 2303 	umull	r2, r3, r2, r3
 8003b24:	095b      	lsrs	r3, r3, #5
 8003b26:	2264      	movs	r2, #100	; 0x64
 8003b28:	fb02 f303 	mul.w	r3, r2, r3
 8003b2c:	1af3      	subs	r3, r6, r3
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	3332      	adds	r3, #50	; 0x32
 8003b32:	4a06      	ldr	r2, [pc, #24]	; (8003b4c <UART_SetConfig+0x350>)
 8003b34:	fba2 2303 	umull	r2, r3, r2, r3
 8003b38:	095b      	lsrs	r3, r3, #5
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	442b      	add	r3, r5
 8003b40:	60a3      	str	r3, [r4, #8]
 8003b42:	e071      	b.n	8003c28 <UART_SetConfig+0x42c>
 8003b44:	40011000 	.word	0x40011000
 8003b48:	40011400 	.word	0x40011400
 8003b4c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681c      	ldr	r4, [r3, #0]
 8003b54:	f7fd fd64 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	4413      	add	r3, r2
 8003b60:	009a      	lsls	r2, r3, #2
 8003b62:	441a      	add	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6e:	4a30      	ldr	r2, [pc, #192]	; (8003c30 <UART_SetConfig+0x434>)
 8003b70:	fba2 2303 	umull	r2, r3, r2, r3
 8003b74:	095b      	lsrs	r3, r3, #5
 8003b76:	011d      	lsls	r5, r3, #4
 8003b78:	f7fd fd52 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	4613      	mov	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	4413      	add	r3, r2
 8003b84:	009a      	lsls	r2, r3, #2
 8003b86:	441a      	add	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003b92:	f7fd fd45 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 8003b96:	4602      	mov	r2, r0
 8003b98:	4613      	mov	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	4413      	add	r3, r2
 8003b9e:	009a      	lsls	r2, r3, #2
 8003ba0:	441a      	add	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bac:	4a20      	ldr	r2, [pc, #128]	; (8003c30 <UART_SetConfig+0x434>)
 8003bae:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb2:	095b      	lsrs	r3, r3, #5
 8003bb4:	2264      	movs	r2, #100	; 0x64
 8003bb6:	fb02 f303 	mul.w	r3, r2, r3
 8003bba:	1af3      	subs	r3, r6, r3
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	3332      	adds	r3, #50	; 0x32
 8003bc0:	4a1b      	ldr	r2, [pc, #108]	; (8003c30 <UART_SetConfig+0x434>)
 8003bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc6:	095b      	lsrs	r3, r3, #5
 8003bc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bcc:	441d      	add	r5, r3
 8003bce:	f7fd fd27 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	4413      	add	r3, r2
 8003bda:	009a      	lsls	r2, r3, #2
 8003bdc:	441a      	add	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	fbb2 f6f3 	udiv	r6, r2, r3
 8003be8:	f7fd fd1a 	bl	8001620 <HAL_RCC_GetPCLK1Freq>
 8003bec:	4602      	mov	r2, r0
 8003bee:	4613      	mov	r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	4413      	add	r3, r2
 8003bf4:	009a      	lsls	r2, r3, #2
 8003bf6:	441a      	add	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c02:	4a0b      	ldr	r2, [pc, #44]	; (8003c30 <UART_SetConfig+0x434>)
 8003c04:	fba2 2303 	umull	r2, r3, r2, r3
 8003c08:	095b      	lsrs	r3, r3, #5
 8003c0a:	2264      	movs	r2, #100	; 0x64
 8003c0c:	fb02 f303 	mul.w	r3, r2, r3
 8003c10:	1af3      	subs	r3, r6, r3
 8003c12:	011b      	lsls	r3, r3, #4
 8003c14:	3332      	adds	r3, #50	; 0x32
 8003c16:	4a06      	ldr	r2, [pc, #24]	; (8003c30 <UART_SetConfig+0x434>)
 8003c18:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1c:	095b      	lsrs	r3, r3, #5
 8003c1e:	f003 030f 	and.w	r3, r3, #15
 8003c22:	442b      	add	r3, r5
 8003c24:	60a3      	str	r3, [r4, #8]
}
 8003c26:	e7ff      	b.n	8003c28 <UART_SetConfig+0x42c>
 8003c28:	bf00      	nop
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c30:	51eb851f 	.word	0x51eb851f

08003c34 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // I2C Module adress

void lcd_send_cmd (char cmd)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af02      	add	r7, sp, #8
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8003c3e:	79fb      	ldrb	r3, [r7, #7]
 8003c40:	f023 030f 	bic.w	r3, r3, #15
 8003c44:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8003c46:	79fb      	ldrb	r3, [r7, #7]
 8003c48:	011b      	lsls	r3, r3, #4
 8003c4a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
 8003c4e:	f043 030c 	orr.w	r3, r3, #12
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
 8003c58:	f043 0308 	orr.w	r3, r3, #8
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8003c60:	7bbb      	ldrb	r3, [r7, #14]
 8003c62:	f043 030c 	orr.w	r3, r3, #12
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8003c6a:	7bbb      	ldrb	r3, [r7, #14]
 8003c6c:	f043 0308 	orr.w	r3, r3, #8
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8003c74:	f107 0208 	add.w	r2, r7, #8
 8003c78:	2364      	movs	r3, #100	; 0x64
 8003c7a:	9300      	str	r3, [sp, #0]
 8003c7c:	2304      	movs	r3, #4
 8003c7e:	214e      	movs	r1, #78	; 0x4e
 8003c80:	4803      	ldr	r0, [pc, #12]	; (8003c90 <lcd_send_cmd+0x5c>)
 8003c82:	f7fd f8ed 	bl	8000e60 <HAL_I2C_Master_Transmit>
}
 8003c86:	bf00      	nop
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000150 	.word	0x20000150

08003c94 <lcd_send_data>:

void lcd_send_data (char data)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af02      	add	r7, sp, #8
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8003c9e:	79fb      	ldrb	r3, [r7, #7]
 8003ca0:	f023 030f 	bic.w	r3, r3, #15
 8003ca4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8003ca6:	79fb      	ldrb	r3, [r7, #7]
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	f043 030d 	orr.w	r3, r3, #13
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8003cb6:	7bfb      	ldrb	r3, [r7, #15]
 8003cb8:	f043 0309 	orr.w	r3, r3, #9
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8003cc0:	7bbb      	ldrb	r3, [r7, #14]
 8003cc2:	f043 030d 	orr.w	r3, r3, #13
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8003cca:	7bbb      	ldrb	r3, [r7, #14]
 8003ccc:	f043 0309 	orr.w	r3, r3, #9
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8003cd4:	f107 0208 	add.w	r2, r7, #8
 8003cd8:	2364      	movs	r3, #100	; 0x64
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	2304      	movs	r3, #4
 8003cde:	214e      	movs	r1, #78	; 0x4e
 8003ce0:	4803      	ldr	r0, [pc, #12]	; (8003cf0 <lcd_send_data+0x5c>)
 8003ce2:	f7fd f8bd 	bl	8000e60 <HAL_I2C_Master_Transmit>
}
 8003ce6:	bf00      	nop
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000150 	.word	0x20000150

08003cf4 <lcd_init>:


void lcd_init (void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(100);
 8003cfe:	2064      	movs	r0, #100	; 0x64
 8003d00:	f7fc fcd0 	bl	80006a4 <HAL_Delay>
	for(i=0;i<3;i++)  //sending 3 times: select 4-bit mode
 8003d04:	2300      	movs	r3, #0
 8003d06:	71fb      	strb	r3, [r7, #7]
 8003d08:	e008      	b.n	8003d1c <lcd_init+0x28>
	{
		lcd_send_cmd(0x03);
 8003d0a:	2003      	movs	r0, #3
 8003d0c:	f7ff ff92 	bl	8003c34 <lcd_send_cmd>
		HAL_Delay(45);
 8003d10:	202d      	movs	r0, #45	; 0x2d
 8003d12:	f7fc fcc7 	bl	80006a4 <HAL_Delay>
	for(i=0;i<3;i++)  //sending 3 times: select 4-bit mode
 8003d16:	79fb      	ldrb	r3, [r7, #7]
 8003d18:	3301      	adds	r3, #1
 8003d1a:	71fb      	strb	r3, [r7, #7]
 8003d1c:	79fb      	ldrb	r3, [r7, #7]
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d9f3      	bls.n	8003d0a <lcd_init+0x16>
	}
	lcd_send_cmd (0x02);
 8003d22:	2002      	movs	r0, #2
 8003d24:	f7ff ff86 	bl	8003c34 <lcd_send_cmd>
	HAL_Delay(100);
 8003d28:	2064      	movs	r0, #100	; 0x64
 8003d2a:	f7fc fcbb 	bl	80006a4 <HAL_Delay>
	lcd_send_cmd (0x28);
 8003d2e:	2028      	movs	r0, #40	; 0x28
 8003d30:	f7ff ff80 	bl	8003c34 <lcd_send_cmd>
	HAL_Delay(1);
 8003d34:	2001      	movs	r0, #1
 8003d36:	f7fc fcb5 	bl	80006a4 <HAL_Delay>
	lcd_send_cmd (0x0c);
 8003d3a:	200c      	movs	r0, #12
 8003d3c:	f7ff ff7a 	bl	8003c34 <lcd_send_cmd>
	HAL_Delay(1);
 8003d40:	2001      	movs	r0, #1
 8003d42:	f7fc fcaf 	bl	80006a4 <HAL_Delay>
	lcd_send_cmd (0x80);
 8003d46:	2080      	movs	r0, #128	; 0x80
 8003d48:	f7ff ff74 	bl	8003c34 <lcd_send_cmd>
	HAL_Delay(1);
 8003d4c:	2001      	movs	r0, #1
 8003d4e:	f7fc fca9 	bl	80006a4 <HAL_Delay>
	lcd_send_cmd (0x01);
 8003d52:	2001      	movs	r0, #1
 8003d54:	f7ff ff6e 	bl	8003c34 <lcd_send_cmd>
}
 8003d58:	bf00      	nop
 8003d5a:	3708      	adds	r7, #8
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8003d68:	e006      	b.n	8003d78 <lcd_send_string+0x18>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	1c5a      	adds	r2, r3, #1
 8003d6e:	607a      	str	r2, [r7, #4]
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7ff ff8e 	bl	8003c94 <lcd_send_data>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1f4      	bne.n	8003d6a <lcd_send_string+0xa>
}
 8003d80:	bf00      	nop
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <cursor_jumpto_r_c>:

// Spring mit Cursor zur Reihe und Spalte
void cursor_jumpto_r_c (uint8_t row, uint8_t column)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	460a      	mov	r2, r1
 8003d92:	71fb      	strb	r3, [r7, #7]
 8003d94:	4613      	mov	r3, r2
 8003d96:	71bb      	strb	r3, [r7, #6]
	uint8_t mycmd = 0;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	73fb      	strb	r3, [r7, #15]
	switch(row){
 8003d9c:	79fb      	ldrb	r3, [r7, #7]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	2b03      	cmp	r3, #3
 8003da2:	d817      	bhi.n	8003dd4 <cursor_jumpto_r_c+0x4c>
 8003da4:	a201      	add	r2, pc, #4	; (adr r2, 8003dac <cursor_jumpto_r_c+0x24>)
 8003da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003daa:	bf00      	nop
 8003dac:	08003dbd 	.word	0x08003dbd
 8003db0:	08003dc3 	.word	0x08003dc3
 8003db4:	08003dc9 	.word	0x08003dc9
 8003db8:	08003dcf 	.word	0x08003dcf
		case 1: mycmd = 0x80;break;		// MSB=1, Bits 6-0 = AC: 1-000 0000
 8003dbc:	2380      	movs	r3, #128	; 0x80
 8003dbe:	73fb      	strb	r3, [r7, #15]
 8003dc0:	e008      	b.n	8003dd4 <cursor_jumpto_r_c+0x4c>

		case 2: mycmd = 0xC0;break;		// 1-001 0100
 8003dc2:	23c0      	movs	r3, #192	; 0xc0
 8003dc4:	73fb      	strb	r3, [r7, #15]
 8003dc6:	e005      	b.n	8003dd4 <cursor_jumpto_r_c+0x4c>

		case 3: mycmd = 0x94;break;		// 1-010 1000
 8003dc8:	2394      	movs	r3, #148	; 0x94
 8003dca:	73fb      	strb	r3, [r7, #15]
 8003dcc:	e002      	b.n	8003dd4 <cursor_jumpto_r_c+0x4c>

		case 4: mycmd = 0xD4;break;		// 1-011 1100
 8003dce:	23d4      	movs	r3, #212	; 0xd4
 8003dd0:	73fb      	strb	r3, [r7, #15]
 8003dd2:	bf00      	nop
	}
	mycmd += (column-1);
 8003dd4:	79ba      	ldrb	r2, [r7, #6]
 8003dd6:	7bfb      	ldrb	r3, [r7, #15]
 8003dd8:	4413      	add	r3, r2
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	73fb      	strb	r3, [r7, #15]
	lcd_send_cmd (mycmd);
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7ff ff26 	bl	8003c34 <lcd_send_cmd>
}
 8003de8:	bf00      	nop
 8003dea:	3710      	adds	r7, #16
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <cursor_shift_left>:

// Shift cursor einmal nach links
void cursor_shift_left(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x10);
 8003df4:	2010      	movs	r0, #16
 8003df6:	f7ff ff1d 	bl	8003c34 <lcd_send_cmd>
}
 8003dfa:	bf00      	nop
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <cursor_shift_left_ntime>:
	lcd_send_cmd (0x14);
}

//Shift cursor n-mal nach links
void cursor_shift_left_ntime(uint8_t number)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b084      	sub	sp, #16
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	4603      	mov	r3, r0
 8003e06:	71fb      	strb	r3, [r7, #7]
	for(int i = 0 ; i < number ; i++)
 8003e08:	2300      	movs	r3, #0
 8003e0a:	60fb      	str	r3, [r7, #12]
 8003e0c:	e004      	b.n	8003e18 <cursor_shift_left_ntime+0x1a>
		{
			cursor_shift_left();
 8003e0e:	f7ff ffef 	bl	8003df0 <cursor_shift_left>
	for(int i = 0 ; i < number ; i++)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	3301      	adds	r3, #1
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	79fa      	ldrb	r2, [r7, #7]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	dcf6      	bgt.n	8003e0e <cursor_shift_left_ntime+0x10>
		}
}
 8003e20:	bf00      	nop
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <delete_some_chars>:
	lcd_send_data (delete_me);			// Ueberschreibe mit leerem Char
	cursor_shift_left();
}

void delete_some_chars (uint8_t number)
{
 8003e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e2c:	b086      	sub	sp, #24
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	71f8      	strb	r0, [r7, #7]
 8003e32:	4668      	mov	r0, sp
 8003e34:	4680      	mov	r8, r0
	char delete_me[number];
 8003e36:	79f8      	ldrb	r0, [r7, #7]
 8003e38:	4605      	mov	r5, r0
 8003e3a:	3d01      	subs	r5, #1
 8003e3c:	613d      	str	r5, [r7, #16]
 8003e3e:	b2c5      	uxtb	r5, r0
 8003e40:	f04f 0600 	mov.w	r6, #0
 8003e44:	00f2      	lsls	r2, r6, #3
 8003e46:	ea42 7255 	orr.w	r2, r2, r5, lsr #29
 8003e4a:	00e9      	lsls	r1, r5, #3
 8003e4c:	b2c1      	uxtb	r1, r0
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	00d4      	lsls	r4, r2, #3
 8003e54:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003e58:	00cb      	lsls	r3, r1, #3
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	3307      	adds	r3, #7
 8003e5e:	08db      	lsrs	r3, r3, #3
 8003e60:	00db      	lsls	r3, r3, #3
 8003e62:	ebad 0d03 	sub.w	sp, sp, r3
 8003e66:	466b      	mov	r3, sp
 8003e68:	3300      	adds	r3, #0
 8003e6a:	60fb      	str	r3, [r7, #12]

	for (int i=0; i<number; i++){
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	617b      	str	r3, [r7, #20]
 8003e70:	e007      	b.n	8003e82 <delete_some_chars+0x5a>
		delete_me[i]=' ';
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	4413      	add	r3, r2
 8003e78:	2220      	movs	r2, #32
 8003e7a:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<number; i++){
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	3301      	adds	r3, #1
 8003e80:	617b      	str	r3, [r7, #20]
 8003e82:	79fa      	ldrb	r2, [r7, #7]
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	dcf3      	bgt.n	8003e72 <delete_some_chars+0x4a>
	}
	lcd_send_string (&delete_me);		// Ueberschreibe mit leerem String
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff ff67 	bl	8003d60 <lcd_send_string>
	cursor_shift_left_ntime(number);	// laufe mit dem Cursor zurueck
 8003e92:	79fb      	ldrb	r3, [r7, #7]
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff ffb2 	bl	8003dfe <cursor_shift_left_ntime>
 8003e9a:	46c5      	mov	sp, r8
}
 8003e9c:	bf00      	nop
 8003e9e:	3718      	adds	r7, #24
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003ea8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003eac:	f7fc fb88 	bl	80005c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003eb0:	f000 fa54 	bl	800435c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003eb4:	f000 fe6a 	bl	8004b8c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003eb8:	f000 fe3e 	bl	8004b38 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8003ebc:	f000 fade 	bl	800447c <MX_I2C1_Init>
  MX_TIM4_Init(0);//all PWM (for LED and FL) initialized with 0 (all lights off)
 8003ec0:	2000      	movs	r0, #0
 8003ec2:	f000 fd51 	bl	8004968 <MX_TIM4_Init>
  MX_TIM3_Init(0);
 8003ec6:	2000      	movs	r0, #0
 8003ec8:	f000 fcf0 	bl	80048ac <MX_TIM3_Init>
  MX_TIM8_Init(0);
 8003ecc:	2000      	movs	r0, #0
 8003ece:	f000 fda9 	bl	8004a24 <MX_TIM8_Init>
  MX_TIM2_Init(0);
 8003ed2:	2000      	movs	r0, #0
 8003ed4:	f000 fc8e 	bl	80047f4 <MX_TIM2_Init>
  MX_RTC_Init();
 8003ed8:	f000 fc00 	bl	80046dc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8003edc:	2201      	movs	r2, #1
 8003ede:	2120      	movs	r1, #32
 8003ee0:	4865      	ldr	r0, [pc, #404]	; (8004078 <main+0x1d0>)
 8003ee2:	f7fc fe9f 	bl	8000c24 <HAL_GPIO_WritePin>

   lcd_init();
 8003ee6:	f7ff ff05 	bl	8003cf4 <lcd_init>

   menu_print_cursor(1);
 8003eea:	2001      	movs	r0, #1
 8003eec:	f000 faf4 	bl	80044d8 <menu_print_cursor>

   menu_print_text();
 8003ef0:	f000 fb80 	bl	80045f4 <menu_print_text>
   //HAL_I2C_Master_Transmit(&hi2c1, 0x4F, 0x01, 1, 10);

  /* USER CODE END 2 */
  //Set time, data and alarm
  	//1) Set time
  	myTime.Hours = 6;
 8003ef4:	4b61      	ldr	r3, [pc, #388]	; (800407c <main+0x1d4>)
 8003ef6:	2206      	movs	r2, #6
 8003ef8:	701a      	strb	r2, [r3, #0]
  	myTime.Minutes = 20;
 8003efa:	4b60      	ldr	r3, [pc, #384]	; (800407c <main+0x1d4>)
 8003efc:	2214      	movs	r2, #20
 8003efe:	705a      	strb	r2, [r3, #1]
  	myTime.Seconds = 45;
 8003f00:	4b5e      	ldr	r3, [pc, #376]	; (800407c <main+0x1d4>)
 8003f02:	222d      	movs	r2, #45	; 0x2d
 8003f04:	709a      	strb	r2, [r3, #2]
  	HAL_RTC_SetTime(&hrtc, &myTime, RTC_FORMAT_BIN);
 8003f06:	2200      	movs	r2, #0
 8003f08:	495c      	ldr	r1, [pc, #368]	; (800407c <main+0x1d4>)
 8003f0a:	485d      	ldr	r0, [pc, #372]	; (8004080 <main+0x1d8>)
 8003f0c:	f7fe fb7b 	bl	8002606 <HAL_RTC_SetTime>
  	//2) Set date
  	myDate.Date = 6;
 8003f10:	4b5c      	ldr	r3, [pc, #368]	; (8004084 <main+0x1dc>)
 8003f12:	2206      	movs	r2, #6
 8003f14:	709a      	strb	r2, [r3, #2]
  	myDate.Month = RTC_MONTH_DECEMBER;
 8003f16:	4b5b      	ldr	r3, [pc, #364]	; (8004084 <main+0x1dc>)
 8003f18:	2212      	movs	r2, #18
 8003f1a:	705a      	strb	r2, [r3, #1]
  	myDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8003f1c:	4b59      	ldr	r3, [pc, #356]	; (8004084 <main+0x1dc>)
 8003f1e:	2204      	movs	r2, #4
 8003f20:	701a      	strb	r2, [r3, #0]
  	myDate.Year = 18;
 8003f22:	4b58      	ldr	r3, [pc, #352]	; (8004084 <main+0x1dc>)
 8003f24:	2212      	movs	r2, #18
 8003f26:	70da      	strb	r2, [r3, #3]
  	HAL_RTC_SetDate(&hrtc, &myDate, RTC_FORMAT_BIN);
 8003f28:	2200      	movs	r2, #0
 8003f2a:	4956      	ldr	r1, [pc, #344]	; (8004084 <main+0x1dc>)
 8003f2c:	4854      	ldr	r0, [pc, #336]	; (8004080 <main+0x1d8>)
 8003f2e:	f7fe fc8d 	bl	800284c <HAL_RTC_SetDate>
  //To get time, data, use this
  	//RTC_get_Time_and_Date();
  /* Infinite loop */


  	sunriseTime.Hours = 6;
 8003f32:	4b55      	ldr	r3, [pc, #340]	; (8004088 <main+0x1e0>)
 8003f34:	2206      	movs	r2, #6
 8003f36:	701a      	strb	r2, [r3, #0]
  sunriseTime.Minutes = 21;
 8003f38:	4b53      	ldr	r3, [pc, #332]	; (8004088 <main+0x1e0>)
 8003f3a:	2215      	movs	r2, #21
 8003f3c:	705a      	strb	r2, [r3, #1]

  	sunsetTime.Hours = 18;
 8003f3e:	4b53      	ldr	r3, [pc, #332]	; (800408c <main+0x1e4>)
 8003f40:	2212      	movs	r2, #18
 8003f42:	701a      	strb	r2, [r3, #0]
  	sunsetTime.Minutes = 21;
 8003f44:	4b51      	ldr	r3, [pc, #324]	; (800408c <main+0x1e4>)
 8003f46:	2215      	movs	r2, #21
 8003f48:	705a      	strb	r2, [r3, #1]
    /* USER CODE BEGIN 3 */




	  RTC_get_Time_and_Date();
 8003f4a:	f000 f9f3 	bl	8004334 <RTC_get_Time_and_Date>




	  if(display_timer!=myTime.Minutes){
 8003f4e:	4b4b      	ldr	r3, [pc, #300]	; (800407c <main+0x1d4>)
 8003f50:	785b      	ldrb	r3, [r3, #1]
 8003f52:	461a      	mov	r2, r3
 8003f54:	4b4e      	ldr	r3, [pc, #312]	; (8004090 <main+0x1e8>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d00e      	beq.n	8003f7a <main+0xd2>
		  menu_print_time(sunriseTime.Hours,sunriseTime.Minutes,sunsetTime.Hours,sunsetTime.Minutes);
 8003f5c:	4b4a      	ldr	r3, [pc, #296]	; (8004088 <main+0x1e0>)
 8003f5e:	7818      	ldrb	r0, [r3, #0]
 8003f60:	4b49      	ldr	r3, [pc, #292]	; (8004088 <main+0x1e0>)
 8003f62:	7859      	ldrb	r1, [r3, #1]
 8003f64:	4b49      	ldr	r3, [pc, #292]	; (800408c <main+0x1e4>)
 8003f66:	781a      	ldrb	r2, [r3, #0]
 8003f68:	4b48      	ldr	r3, [pc, #288]	; (800408c <main+0x1e4>)
 8003f6a:	785b      	ldrb	r3, [r3, #1]
 8003f6c:	f000 fb6a 	bl	8004644 <menu_print_time>
		  display_timer=myTime.Minutes;
 8003f70:	4b42      	ldr	r3, [pc, #264]	; (800407c <main+0x1d4>)
 8003f72:	785b      	ldrb	r3, [r3, #1]
 8003f74:	461a      	mov	r2, r3
 8003f76:	4b46      	ldr	r3, [pc, #280]	; (8004090 <main+0x1e8>)
 8003f78:	601a      	str	r2, [r3, #0]
	  }



	  if(sunriseTime.Hours == myTime.Hours){
 8003f7a:	4b43      	ldr	r3, [pc, #268]	; (8004088 <main+0x1e0>)
 8003f7c:	781a      	ldrb	r2, [r3, #0]
 8003f7e:	4b3f      	ldr	r3, [pc, #252]	; (800407c <main+0x1d4>)
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d108      	bne.n	8003f98 <main+0xf0>
		  if(sunriseTime.Minutes == myTime.Minutes){
 8003f86:	4b40      	ldr	r3, [pc, #256]	; (8004088 <main+0x1e0>)
 8003f88:	785a      	ldrb	r2, [r3, #1]
 8003f8a:	4b3c      	ldr	r3, [pc, #240]	; (800407c <main+0x1d4>)
 8003f8c:	785b      	ldrb	r3, [r3, #1]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d102      	bne.n	8003f98 <main+0xf0>
			  state=1;
 8003f92:	4b40      	ldr	r3, [pc, #256]	; (8004094 <main+0x1ec>)
 8003f94:	2201      	movs	r2, #1
 8003f96:	601a      	str	r2, [r3, #0]
		  }
	  }
	  if(sunriseTime.Hours+1 == myTime.Hours){
 8003f98:	4b3b      	ldr	r3, [pc, #236]	; (8004088 <main+0x1e0>)
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	4a37      	ldr	r2, [pc, #220]	; (800407c <main+0x1d4>)
 8003fa0:	7812      	ldrb	r2, [r2, #0]
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d108      	bne.n	8003fb8 <main+0x110>
		  if(sunriseTime.Minutes == myTime.Minutes){
 8003fa6:	4b38      	ldr	r3, [pc, #224]	; (8004088 <main+0x1e0>)
 8003fa8:	785a      	ldrb	r2, [r3, #1]
 8003faa:	4b34      	ldr	r3, [pc, #208]	; (800407c <main+0x1d4>)
 8003fac:	785b      	ldrb	r3, [r3, #1]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d102      	bne.n	8003fb8 <main+0x110>
			  state=3;
 8003fb2:	4b38      	ldr	r3, [pc, #224]	; (8004094 <main+0x1ec>)
 8003fb4:	2203      	movs	r2, #3
 8003fb6:	601a      	str	r2, [r3, #0]
		  }
	  }



	  if(sunsetTime.Hours == myTime.Hours){
 8003fb8:	4b34      	ldr	r3, [pc, #208]	; (800408c <main+0x1e4>)
 8003fba:	781a      	ldrb	r2, [r3, #0]
 8003fbc:	4b2f      	ldr	r3, [pc, #188]	; (800407c <main+0x1d4>)
 8003fbe:	781b      	ldrb	r3, [r3, #0]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d108      	bne.n	8003fd6 <main+0x12e>
	  	  if(sunsetTime.Minutes == myTime.Minutes){
 8003fc4:	4b31      	ldr	r3, [pc, #196]	; (800408c <main+0x1e4>)
 8003fc6:	785a      	ldrb	r2, [r3, #1]
 8003fc8:	4b2c      	ldr	r3, [pc, #176]	; (800407c <main+0x1d4>)
 8003fca:	785b      	ldrb	r3, [r3, #1]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d102      	bne.n	8003fd6 <main+0x12e>
	  		  state=2;
 8003fd0:	4b30      	ldr	r3, [pc, #192]	; (8004094 <main+0x1ec>)
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	601a      	str	r2, [r3, #0]
	      }
	  }
	  if(sunsetTime.Hours-1 == myTime.Hours){
 8003fd6:	4b2d      	ldr	r3, [pc, #180]	; (800408c <main+0x1e4>)
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	4a27      	ldr	r2, [pc, #156]	; (800407c <main+0x1d4>)
 8003fde:	7812      	ldrb	r2, [r2, #0]
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d108      	bne.n	8003ff6 <main+0x14e>
	  	  if(sunsetTime.Minutes == myTime.Minutes){
 8003fe4:	4b29      	ldr	r3, [pc, #164]	; (800408c <main+0x1e4>)
 8003fe6:	785a      	ldrb	r2, [r3, #1]
 8003fe8:	4b24      	ldr	r3, [pc, #144]	; (800407c <main+0x1d4>)
 8003fea:	785b      	ldrb	r3, [r3, #1]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d102      	bne.n	8003ff6 <main+0x14e>
	  		  state=4;
 8003ff0:	4b28      	ldr	r3, [pc, #160]	; (8004094 <main+0x1ec>)
 8003ff2:	2204      	movs	r2, #4
 8003ff4:	601a      	str	r2, [r3, #0]
	      }
	  }

	switch (state) {	 		// Interrupt triggers menu display and enables navigation
 8003ff6:	4b27      	ldr	r3, [pc, #156]	; (8004094 <main+0x1ec>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	2b03      	cmp	r3, #3
 8003ffe:	d817      	bhi.n	8004030 <main+0x188>
 8004000:	a201      	add	r2, pc, #4	; (adr r2, 8004008 <main+0x160>)
 8004002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004006:	bf00      	nop
 8004008:	08004019 	.word	0x08004019
 800400c:	0800401f 	.word	0x0800401f
 8004010:	08004025 	.word	0x08004025
 8004014:	0800402b 	.word	0x0800402b
		case 1:
			sunrise();
 8004018:	f000 f854 	bl	80040c4 <sunrise>
			break;
 800401c:	e009      	b.n	8004032 <main+0x18a>
		case 2:
			sunset();
 800401e:	f000 f8a1 	bl	8004164 <sunset>
			break;
 8004022:	e006      	b.n	8004032 <main+0x18a>
		case 3:
			LED_Dimm_Down();
 8004024:	f000 f93a 	bl	800429c <LED_Dimm_Down>
			break;
 8004028:	e003      	b.n	8004032 <main+0x18a>
		case 4:
			LED_Dimm_Up();
 800402a:	f000 f8e7 	bl	80041fc <LED_Dimm_Up>
			break;
 800402e:	e000      	b.n	8004032 <main+0x18a>
		default:

			break;
 8004030:	bf00      	nop
		}

	switch (menue_state) {	 		// Interrupt triggers menu display and enables navigation
 8004032:	4b19      	ldr	r3, [pc, #100]	; (8004098 <main+0x1f0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	3b01      	subs	r3, #1
 8004038:	2b03      	cmp	r3, #3
 800403a:	d81b      	bhi.n	8004074 <main+0x1cc>
 800403c:	a201      	add	r2, pc, #4	; (adr r2, 8004044 <main+0x19c>)
 800403e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004042:	bf00      	nop
 8004044:	08004055 	.word	0x08004055
 8004048:	0800405d 	.word	0x0800405d
 800404c:	08004065 	.word	0x08004065
 8004050:	0800406d 	.word	0x0800406d
		case 1:
			menu_print_cursor(1);
 8004054:	2001      	movs	r0, #1
 8004056:	f000 fa3f 	bl	80044d8 <menu_print_cursor>
			break;
 800405a:	e00c      	b.n	8004076 <main+0x1ce>
		case 2:
			menu_print_cursor(2);
 800405c:	2002      	movs	r0, #2
 800405e:	f000 fa3b 	bl	80044d8 <menu_print_cursor>
			break;
 8004062:	e008      	b.n	8004076 <main+0x1ce>
		case 3:
			menu_print_cursor(3);
 8004064:	2003      	movs	r0, #3
 8004066:	f000 fa37 	bl	80044d8 <menu_print_cursor>
			break;
 800406a:	e004      	b.n	8004076 <main+0x1ce>
		case 4:
			menu_print_cursor(4);
 800406c:	2004      	movs	r0, #4
 800406e:	f000 fa33 	bl	80044d8 <menu_print_cursor>
			break;
 8004072:	e000      	b.n	8004076 <main+0x1ce>
		default:
			break;
 8004074:	bf00      	nop
	  RTC_get_Time_and_Date();
 8004076:	e768      	b.n	8003f4a <main+0xa2>
 8004078:	40020000 	.word	0x40020000
 800407c:	200000c4 	.word	0x200000c4
 8004080:	2000020c 	.word	0x2000020c
 8004084:	20000208 	.word	0x20000208
 8004088:	200001e0 	.word	0x200001e0
 800408c:	200001f4 	.word	0x200001f4
 8004090:	200000a0 	.word	0x200000a0
 8004094:	20000098 	.word	0x20000098
 8004098:	2000000c 	.word	0x2000000c

0800409c <set_RGB>:

  }
  /* USER CODE END 3 */
}
void set_RGB(int red, int green, int blue)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
	MX_TIM4_Init(red);
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 fc5d 	bl	8004968 <MX_TIM4_Init>
	MX_TIM3_Init(green);
 80040ae:	68b8      	ldr	r0, [r7, #8]
 80040b0:	f000 fbfc 	bl	80048ac <MX_TIM3_Init>
	MX_TIM8_Init(blue);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f000 fcb5 	bl	8004a24 <MX_TIM8_Init>
}
 80040ba:	bf00      	nop
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <sunrise>:

void sunrise(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
	RTC_get_Time_and_Date();
 80040c8:	f000 f934 	bl	8004334 <RTC_get_Time_and_Date>
	if((red<=1000) && (green<=1000) && (blue<=1000))
 80040cc:	4b1f      	ldr	r3, [pc, #124]	; (800414c <sunrise+0x88>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040d4:	dc37      	bgt.n	8004146 <sunrise+0x82>
 80040d6:	4b1e      	ldr	r3, [pc, #120]	; (8004150 <sunrise+0x8c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040de:	dc32      	bgt.n	8004146 <sunrise+0x82>
 80040e0:	4b1c      	ldr	r3, [pc, #112]	; (8004154 <sunrise+0x90>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040e8:	dc2d      	bgt.n	8004146 <sunrise+0x82>
	{
		if(sunrise_timer!=myTime.Seconds)
 80040ea:	4b1b      	ldr	r3, [pc, #108]	; (8004158 <sunrise+0x94>)
 80040ec:	789b      	ldrb	r3, [r3, #2]
 80040ee:	461a      	mov	r2, r3
 80040f0:	4b1a      	ldr	r3, [pc, #104]	; (800415c <sunrise+0x98>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d026      	beq.n	8004146 <sunrise+0x82>
		{
			red=red+25;
 80040f8:	4b14      	ldr	r3, [pc, #80]	; (800414c <sunrise+0x88>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	3319      	adds	r3, #25
 80040fe:	4a13      	ldr	r2, [pc, #76]	; (800414c <sunrise+0x88>)
 8004100:	6013      	str	r3, [r2, #0]
			green=green+8;
 8004102:	4b13      	ldr	r3, [pc, #76]	; (8004150 <sunrise+0x8c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	3308      	adds	r3, #8
 8004108:	4a11      	ldr	r2, [pc, #68]	; (8004150 <sunrise+0x8c>)
 800410a:	6013      	str	r3, [r2, #0]
			blue=blue+1;
 800410c:	4b11      	ldr	r3, [pc, #68]	; (8004154 <sunrise+0x90>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	3301      	adds	r3, #1
 8004112:	4a10      	ldr	r2, [pc, #64]	; (8004154 <sunrise+0x90>)
 8004114:	6013      	str	r3, [r2, #0]
			FLbrightness=FLbrightness+25;
 8004116:	4b12      	ldr	r3, [pc, #72]	; (8004160 <sunrise+0x9c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	3319      	adds	r3, #25
 800411c:	4a10      	ldr	r2, [pc, #64]	; (8004160 <sunrise+0x9c>)
 800411e:	6013      	str	r3, [r2, #0]
			set_FL(FLbrightness);
 8004120:	4b0f      	ldr	r3, [pc, #60]	; (8004160 <sunrise+0x9c>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4618      	mov	r0, r3
 8004126:	f000 fde9 	bl	8004cfc <set_FL>
			set_RGB(red,green,blue);
 800412a:	4b08      	ldr	r3, [pc, #32]	; (800414c <sunrise+0x88>)
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	4b08      	ldr	r3, [pc, #32]	; (8004150 <sunrise+0x8c>)
 8004130:	6819      	ldr	r1, [r3, #0]
 8004132:	4b08      	ldr	r3, [pc, #32]	; (8004154 <sunrise+0x90>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	f7ff ffb0 	bl	800409c <set_RGB>
			sunrise_timer=myTime.Seconds;
 800413c:	4b06      	ldr	r3, [pc, #24]	; (8004158 <sunrise+0x94>)
 800413e:	789b      	ldrb	r3, [r3, #2]
 8004140:	461a      	mov	r2, r3
 8004142:	4b06      	ldr	r3, [pc, #24]	; (800415c <sunrise+0x98>)
 8004144:	601a      	str	r2, [r3, #0]
		}

	}
}
 8004146:	bf00      	nop
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	200000a4 	.word	0x200000a4
 8004150:	200000a8 	.word	0x200000a8
 8004154:	200000ac 	.word	0x200000ac
 8004158:	200000c4 	.word	0x200000c4
 800415c:	2000009c 	.word	0x2000009c
 8004160:	200000b0 	.word	0x200000b0

08004164 <sunset>:

void sunset(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
	RTC_get_Time_and_Date();
 8004168:	f000 f8e4 	bl	8004334 <RTC_get_Time_and_Date>
	if((red>=1) && (green>=1) && (blue>=1))
 800416c:	4b1d      	ldr	r3, [pc, #116]	; (80041e4 <sunset+0x80>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	dd35      	ble.n	80041e0 <sunset+0x7c>
 8004174:	4b1c      	ldr	r3, [pc, #112]	; (80041e8 <sunset+0x84>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2b00      	cmp	r3, #0
 800417a:	dd31      	ble.n	80041e0 <sunset+0x7c>
 800417c:	4b1b      	ldr	r3, [pc, #108]	; (80041ec <sunset+0x88>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2b00      	cmp	r3, #0
 8004182:	dd2d      	ble.n	80041e0 <sunset+0x7c>
	{
		if(sunrise_timer!=myTime.Seconds)
 8004184:	4b1a      	ldr	r3, [pc, #104]	; (80041f0 <sunset+0x8c>)
 8004186:	789b      	ldrb	r3, [r3, #2]
 8004188:	461a      	mov	r2, r3
 800418a:	4b1a      	ldr	r3, [pc, #104]	; (80041f4 <sunset+0x90>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	429a      	cmp	r2, r3
 8004190:	d026      	beq.n	80041e0 <sunset+0x7c>
		{
			red=red-25;
 8004192:	4b14      	ldr	r3, [pc, #80]	; (80041e4 <sunset+0x80>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	3b19      	subs	r3, #25
 8004198:	4a12      	ldr	r2, [pc, #72]	; (80041e4 <sunset+0x80>)
 800419a:	6013      	str	r3, [r2, #0]
			green=green-8;
 800419c:	4b12      	ldr	r3, [pc, #72]	; (80041e8 <sunset+0x84>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	3b08      	subs	r3, #8
 80041a2:	4a11      	ldr	r2, [pc, #68]	; (80041e8 <sunset+0x84>)
 80041a4:	6013      	str	r3, [r2, #0]
			blue=blue-1;
 80041a6:	4b11      	ldr	r3, [pc, #68]	; (80041ec <sunset+0x88>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	3b01      	subs	r3, #1
 80041ac:	4a0f      	ldr	r2, [pc, #60]	; (80041ec <sunset+0x88>)
 80041ae:	6013      	str	r3, [r2, #0]
			FLbrightness=FLbrightness-25;
 80041b0:	4b11      	ldr	r3, [pc, #68]	; (80041f8 <sunset+0x94>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3b19      	subs	r3, #25
 80041b6:	4a10      	ldr	r2, [pc, #64]	; (80041f8 <sunset+0x94>)
 80041b8:	6013      	str	r3, [r2, #0]
			set_FL(FLbrightness);
 80041ba:	4b0f      	ldr	r3, [pc, #60]	; (80041f8 <sunset+0x94>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4618      	mov	r0, r3
 80041c0:	f000 fd9c 	bl	8004cfc <set_FL>
			set_RGB(red,green,blue);
 80041c4:	4b07      	ldr	r3, [pc, #28]	; (80041e4 <sunset+0x80>)
 80041c6:	6818      	ldr	r0, [r3, #0]
 80041c8:	4b07      	ldr	r3, [pc, #28]	; (80041e8 <sunset+0x84>)
 80041ca:	6819      	ldr	r1, [r3, #0]
 80041cc:	4b07      	ldr	r3, [pc, #28]	; (80041ec <sunset+0x88>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	461a      	mov	r2, r3
 80041d2:	f7ff ff63 	bl	800409c <set_RGB>
			sunrise_timer=myTime.Seconds;
 80041d6:	4b06      	ldr	r3, [pc, #24]	; (80041f0 <sunset+0x8c>)
 80041d8:	789b      	ldrb	r3, [r3, #2]
 80041da:	461a      	mov	r2, r3
 80041dc:	4b05      	ldr	r3, [pc, #20]	; (80041f4 <sunset+0x90>)
 80041de:	601a      	str	r2, [r3, #0]
		}

	}
}
 80041e0:	bf00      	nop
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	200000a4 	.word	0x200000a4
 80041e8:	200000a8 	.word	0x200000a8
 80041ec:	200000ac 	.word	0x200000ac
 80041f0:	200000c4 	.word	0x200000c4
 80041f4:	2000009c 	.word	0x2000009c
 80041f8:	200000b0 	.word	0x200000b0

080041fc <LED_Dimm_Up>:
void LED_Dimm_Up(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
	RTC_get_Time_and_Date();
 8004200:	f000 f898 	bl	8004334 <RTC_get_Time_and_Date>
	if((red<=1000) && (green<=1000) && (blue<=1000))
 8004204:	4b1f      	ldr	r3, [pc, #124]	; (8004284 <LED_Dimm_Up+0x88>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800420c:	dc37      	bgt.n	800427e <LED_Dimm_Up+0x82>
 800420e:	4b1e      	ldr	r3, [pc, #120]	; (8004288 <LED_Dimm_Up+0x8c>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004216:	dc32      	bgt.n	800427e <LED_Dimm_Up+0x82>
 8004218:	4b1c      	ldr	r3, [pc, #112]	; (800428c <LED_Dimm_Up+0x90>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004220:	dc2d      	bgt.n	800427e <LED_Dimm_Up+0x82>
	{
		if(sunrise_timer!=myTime.Seconds)
 8004222:	4b1b      	ldr	r3, [pc, #108]	; (8004290 <LED_Dimm_Up+0x94>)
 8004224:	789b      	ldrb	r3, [r3, #2]
 8004226:	461a      	mov	r2, r3
 8004228:	4b1a      	ldr	r3, [pc, #104]	; (8004294 <LED_Dimm_Up+0x98>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	429a      	cmp	r2, r3
 800422e:	d026      	beq.n	800427e <LED_Dimm_Up+0x82>
		{
			red=red+50;
 8004230:	4b14      	ldr	r3, [pc, #80]	; (8004284 <LED_Dimm_Up+0x88>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	3332      	adds	r3, #50	; 0x32
 8004236:	4a13      	ldr	r2, [pc, #76]	; (8004284 <LED_Dimm_Up+0x88>)
 8004238:	6013      	str	r3, [r2, #0]
			green=green+16;
 800423a:	4b13      	ldr	r3, [pc, #76]	; (8004288 <LED_Dimm_Up+0x8c>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3310      	adds	r3, #16
 8004240:	4a11      	ldr	r2, [pc, #68]	; (8004288 <LED_Dimm_Up+0x8c>)
 8004242:	6013      	str	r3, [r2, #0]
			blue=blue+2;
 8004244:	4b11      	ldr	r3, [pc, #68]	; (800428c <LED_Dimm_Up+0x90>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	3302      	adds	r3, #2
 800424a:	4a10      	ldr	r2, [pc, #64]	; (800428c <LED_Dimm_Up+0x90>)
 800424c:	6013      	str	r3, [r2, #0]
			FLbrightness=FLbrightness+25;
 800424e:	4b12      	ldr	r3, [pc, #72]	; (8004298 <LED_Dimm_Up+0x9c>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	3319      	adds	r3, #25
 8004254:	4a10      	ldr	r2, [pc, #64]	; (8004298 <LED_Dimm_Up+0x9c>)
 8004256:	6013      	str	r3, [r2, #0]
			set_FL(FLbrightness);
 8004258:	4b0f      	ldr	r3, [pc, #60]	; (8004298 <LED_Dimm_Up+0x9c>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fd4d 	bl	8004cfc <set_FL>
			set_RGB(red,green,blue);
 8004262:	4b08      	ldr	r3, [pc, #32]	; (8004284 <LED_Dimm_Up+0x88>)
 8004264:	6818      	ldr	r0, [r3, #0]
 8004266:	4b08      	ldr	r3, [pc, #32]	; (8004288 <LED_Dimm_Up+0x8c>)
 8004268:	6819      	ldr	r1, [r3, #0]
 800426a:	4b08      	ldr	r3, [pc, #32]	; (800428c <LED_Dimm_Up+0x90>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	461a      	mov	r2, r3
 8004270:	f7ff ff14 	bl	800409c <set_RGB>
			sunrise_timer=myTime.Seconds;
 8004274:	4b06      	ldr	r3, [pc, #24]	; (8004290 <LED_Dimm_Up+0x94>)
 8004276:	789b      	ldrb	r3, [r3, #2]
 8004278:	461a      	mov	r2, r3
 800427a:	4b06      	ldr	r3, [pc, #24]	; (8004294 <LED_Dimm_Up+0x98>)
 800427c:	601a      	str	r2, [r3, #0]
		}

	}
}
 800427e:	bf00      	nop
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	200000a4 	.word	0x200000a4
 8004288:	200000a8 	.word	0x200000a8
 800428c:	200000ac 	.word	0x200000ac
 8004290:	200000c4 	.word	0x200000c4
 8004294:	2000009c 	.word	0x2000009c
 8004298:	200000b0 	.word	0x200000b0

0800429c <LED_Dimm_Down>:
void LED_Dimm_Down(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
	RTC_get_Time_and_Date();
 80042a0:	f000 f848 	bl	8004334 <RTC_get_Time_and_Date>
	if((red>=1) && (green>=1) && (blue>=1))
 80042a4:	4b1d      	ldr	r3, [pc, #116]	; (800431c <LED_Dimm_Down+0x80>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	dd35      	ble.n	8004318 <LED_Dimm_Down+0x7c>
 80042ac:	4b1c      	ldr	r3, [pc, #112]	; (8004320 <LED_Dimm_Down+0x84>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	dd31      	ble.n	8004318 <LED_Dimm_Down+0x7c>
 80042b4:	4b1b      	ldr	r3, [pc, #108]	; (8004324 <LED_Dimm_Down+0x88>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	dd2d      	ble.n	8004318 <LED_Dimm_Down+0x7c>
	{
		if(sunrise_timer!=myTime.Seconds)
 80042bc:	4b1a      	ldr	r3, [pc, #104]	; (8004328 <LED_Dimm_Down+0x8c>)
 80042be:	789b      	ldrb	r3, [r3, #2]
 80042c0:	461a      	mov	r2, r3
 80042c2:	4b1a      	ldr	r3, [pc, #104]	; (800432c <LED_Dimm_Down+0x90>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d026      	beq.n	8004318 <LED_Dimm_Down+0x7c>
		{
			red=red-200;
 80042ca:	4b14      	ldr	r3, [pc, #80]	; (800431c <LED_Dimm_Down+0x80>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	3bc8      	subs	r3, #200	; 0xc8
 80042d0:	4a12      	ldr	r2, [pc, #72]	; (800431c <LED_Dimm_Down+0x80>)
 80042d2:	6013      	str	r3, [r2, #0]
			green=green-16;
 80042d4:	4b12      	ldr	r3, [pc, #72]	; (8004320 <LED_Dimm_Down+0x84>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	3b10      	subs	r3, #16
 80042da:	4a11      	ldr	r2, [pc, #68]	; (8004320 <LED_Dimm_Down+0x84>)
 80042dc:	6013      	str	r3, [r2, #0]
			blue=blue-2;
 80042de:	4b11      	ldr	r3, [pc, #68]	; (8004324 <LED_Dimm_Down+0x88>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	3b02      	subs	r3, #2
 80042e4:	4a0f      	ldr	r2, [pc, #60]	; (8004324 <LED_Dimm_Down+0x88>)
 80042e6:	6013      	str	r3, [r2, #0]
			FLbrightness=FLbrightness-25;
 80042e8:	4b11      	ldr	r3, [pc, #68]	; (8004330 <LED_Dimm_Down+0x94>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	3b19      	subs	r3, #25
 80042ee:	4a10      	ldr	r2, [pc, #64]	; (8004330 <LED_Dimm_Down+0x94>)
 80042f0:	6013      	str	r3, [r2, #0]
			set_FL(FLbrightness);
 80042f2:	4b0f      	ldr	r3, [pc, #60]	; (8004330 <LED_Dimm_Down+0x94>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 fd00 	bl	8004cfc <set_FL>
			set_RGB(red,green,blue);
 80042fc:	4b07      	ldr	r3, [pc, #28]	; (800431c <LED_Dimm_Down+0x80>)
 80042fe:	6818      	ldr	r0, [r3, #0]
 8004300:	4b07      	ldr	r3, [pc, #28]	; (8004320 <LED_Dimm_Down+0x84>)
 8004302:	6819      	ldr	r1, [r3, #0]
 8004304:	4b07      	ldr	r3, [pc, #28]	; (8004324 <LED_Dimm_Down+0x88>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	461a      	mov	r2, r3
 800430a:	f7ff fec7 	bl	800409c <set_RGB>
			sunrise_timer=myTime.Seconds;
 800430e:	4b06      	ldr	r3, [pc, #24]	; (8004328 <LED_Dimm_Down+0x8c>)
 8004310:	789b      	ldrb	r3, [r3, #2]
 8004312:	461a      	mov	r2, r3
 8004314:	4b05      	ldr	r3, [pc, #20]	; (800432c <LED_Dimm_Down+0x90>)
 8004316:	601a      	str	r2, [r3, #0]
		}

	}
}
 8004318:	bf00      	nop
 800431a:	bd80      	pop	{r7, pc}
 800431c:	200000a4 	.word	0x200000a4
 8004320:	200000a8 	.word	0x200000a8
 8004324:	200000ac 	.word	0x200000ac
 8004328:	200000c4 	.word	0x200000c4
 800432c:	2000009c 	.word	0x2000009c
 8004330:	200000b0 	.word	0x200000b0

08004334 <RTC_get_Time_and_Date>:



/* USER CODE BEGIN RTC_ShowTime */
void RTC_get_Time_and_Date(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	af00      	add	r7, sp, #0
	  //1)Get time
	  HAL_RTC_GetTime(&hrtc, &myTime, RTC_FORMAT_BIN);
 8004338:	2200      	movs	r2, #0
 800433a:	4905      	ldr	r1, [pc, #20]	; (8004350 <RTC_get_Time_and_Date+0x1c>)
 800433c:	4805      	ldr	r0, [pc, #20]	; (8004354 <RTC_get_Time_and_Date+0x20>)
 800433e:	f7fe fa27 	bl	8002790 <HAL_RTC_GetTime>
	  //2)Get data
	  HAL_RTC_GetDate(&hrtc, &myDate, RTC_FORMAT_BIN);
 8004342:	2200      	movs	r2, #0
 8004344:	4904      	ldr	r1, [pc, #16]	; (8004358 <RTC_get_Time_and_Date+0x24>)
 8004346:	4803      	ldr	r0, [pc, #12]	; (8004354 <RTC_get_Time_and_Date+0x20>)
 8004348:	f7fe fb27 	bl	800299a <HAL_RTC_GetDate>

}
 800434c:	bf00      	nop
 800434e:	bd80      	pop	{r7, pc}
 8004350:	200000c4 	.word	0x200000c4
 8004354:	2000020c 	.word	0x2000020c
 8004358:	20000208 	.word	0x20000208

0800435c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b0ac      	sub	sp, #176	; 0xb0
 8004360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004362:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004366:	2234      	movs	r2, #52	; 0x34
 8004368:	2100      	movs	r1, #0
 800436a:	4618      	mov	r0, r3
 800436c:	f000 ffb2 	bl	80052d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004370:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004374:	2200      	movs	r2, #0
 8004376:	601a      	str	r2, [r3, #0]
 8004378:	605a      	str	r2, [r3, #4]
 800437a:	609a      	str	r2, [r3, #8]
 800437c:	60da      	str	r2, [r3, #12]
 800437e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004380:	f107 030c 	add.w	r3, r7, #12
 8004384:	225c      	movs	r2, #92	; 0x5c
 8004386:	2100      	movs	r1, #0
 8004388:	4618      	mov	r0, r3
 800438a:	f000 ffa3 	bl	80052d4 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800438e:	2300      	movs	r3, #0
 8004390:	60bb      	str	r3, [r7, #8]
 8004392:	4a38      	ldr	r2, [pc, #224]	; (8004474 <SystemClock_Config+0x118>)
 8004394:	4b37      	ldr	r3, [pc, #220]	; (8004474 <SystemClock_Config+0x118>)
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800439c:	6413      	str	r3, [r2, #64]	; 0x40
 800439e:	4b35      	ldr	r3, [pc, #212]	; (8004474 <SystemClock_Config+0x118>)
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043a6:	60bb      	str	r3, [r7, #8]
 80043a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80043aa:	2300      	movs	r3, #0
 80043ac:	607b      	str	r3, [r7, #4]
 80043ae:	4a32      	ldr	r2, [pc, #200]	; (8004478 <SystemClock_Config+0x11c>)
 80043b0:	4b31      	ldr	r3, [pc, #196]	; (8004478 <SystemClock_Config+0x11c>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80043b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043bc:	6013      	str	r3, [r2, #0]
 80043be:	4b2e      	ldr	r3, [pc, #184]	; (8004478 <SystemClock_Config+0x11c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80043c6:	607b      	str	r3, [r7, #4]
 80043c8:	687b      	ldr	r3, [r7, #4]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80043ca:	2306      	movs	r3, #6
 80043cc:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80043ce:	2301      	movs	r3, #1
 80043d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80043d4:	2301      	movs	r3, #1
 80043d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80043da:	2310      	movs	r3, #16
 80043dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043e0:	2302      	movs	r3, #2
 80043e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80043e6:	2300      	movs	r3, #0
 80043e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 16;
 80043ec:	2310      	movs	r3, #16
 80043ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80043f2:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80043f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80043fa:	2304      	movs	r3, #4
 80043fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004400:	2302      	movs	r3, #2
 8004402:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004406:	2302      	movs	r3, #2
 8004408:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800440c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004410:	4618      	mov	r0, r3
 8004412:	f7fd fe0d 	bl	8002030 <HAL_RCC_OscConfig>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d001      	beq.n	8004420 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800441c:	f000 fc79 	bl	8004d12 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004420:	230f      	movs	r3, #15
 8004422:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004424:	2302      	movs	r3, #2
 8004426:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004428:	2300      	movs	r3, #0
 800442a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800442c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004430:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004432:	2300      	movs	r3, #0
 8004434:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004436:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800443a:	2102      	movs	r1, #2
 800443c:	4618      	mov	r0, r3
 800443e:	f7fd f801 	bl	8001444 <HAL_RCC_ClockConfig>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8004448:	f000 fc63 	bl	8004d12 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800444c:	2320      	movs	r3, #32
 800444e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004450:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004454:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004456:	f107 030c 	add.w	r3, r7, #12
 800445a:	4618      	mov	r0, r3
 800445c:	f7fd f908 	bl	8001670 <HAL_RCCEx_PeriphCLKConfig>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d001      	beq.n	800446a <SystemClock_Config+0x10e>
  {
    Error_Handler();
 8004466:	f000 fc54 	bl	8004d12 <Error_Handler>
  }
}
 800446a:	bf00      	nop
 800446c:	37b0      	adds	r7, #176	; 0xb0
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	40023800 	.word	0x40023800
 8004478:	40007000 	.word	0x40007000

0800447c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004480:	4b12      	ldr	r3, [pc, #72]	; (80044cc <MX_I2C1_Init+0x50>)
 8004482:	4a13      	ldr	r2, [pc, #76]	; (80044d0 <MX_I2C1_Init+0x54>)
 8004484:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004486:	4b11      	ldr	r3, [pc, #68]	; (80044cc <MX_I2C1_Init+0x50>)
 8004488:	4a12      	ldr	r2, [pc, #72]	; (80044d4 <MX_I2C1_Init+0x58>)
 800448a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800448c:	4b0f      	ldr	r3, [pc, #60]	; (80044cc <MX_I2C1_Init+0x50>)
 800448e:	2200      	movs	r2, #0
 8004490:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004492:	4b0e      	ldr	r3, [pc, #56]	; (80044cc <MX_I2C1_Init+0x50>)
 8004494:	2200      	movs	r2, #0
 8004496:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004498:	4b0c      	ldr	r3, [pc, #48]	; (80044cc <MX_I2C1_Init+0x50>)
 800449a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800449e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80044a0:	4b0a      	ldr	r3, [pc, #40]	; (80044cc <MX_I2C1_Init+0x50>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80044a6:	4b09      	ldr	r3, [pc, #36]	; (80044cc <MX_I2C1_Init+0x50>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80044ac:	4b07      	ldr	r3, [pc, #28]	; (80044cc <MX_I2C1_Init+0x50>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80044b2:	4b06      	ldr	r3, [pc, #24]	; (80044cc <MX_I2C1_Init+0x50>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80044b8:	4804      	ldr	r0, [pc, #16]	; (80044cc <MX_I2C1_Init+0x50>)
 80044ba:	f7fc fbf1 	bl	8000ca0 <HAL_I2C_Init>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80044c4:	f000 fc25 	bl	8004d12 <Error_Handler>
  }

}
 80044c8:	bf00      	nop
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	20000150 	.word	0x20000150
 80044d0:	40005400 	.word	0x40005400
 80044d4:	000186a0 	.word	0x000186a0

080044d8 <menu_print_cursor>:
	/* Funktion soll den Pfeil auf dem display ausgeben an der Position di vom Rotary
	 * gewnscht wird. Dazu braucht sie die Postion (linenumber). Sie giebt je nach
	 * zeilenumer 1, 2 oder  3 den Pfeil im 2 und 3 Feld  auf der 1. 3. oder 4. Zeile aus.*/

  void menu_print_cursor (int linenumber)
  {
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  	switch(linenumber){
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	3b01      	subs	r3, #1
 80044e4:	2b03      	cmp	r3, #3
 80044e6:	d87f      	bhi.n	80045e8 <menu_print_cursor+0x110>
 80044e8:	a201      	add	r2, pc, #4	; (adr r2, 80044f0 <menu_print_cursor+0x18>)
 80044ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ee:	bf00      	nop
 80044f0:	08004501 	.word	0x08004501
 80044f4:	0800453b 	.word	0x0800453b
 80044f8:	08004575 	.word	0x08004575
 80044fc:	080045af 	.word	0x080045af
  		case 1:
  				cursor_jumpto_r_c (2, 2);
 8004500:	2102      	movs	r1, #2
 8004502:	2002      	movs	r0, #2
 8004504:	f7ff fc40 	bl	8003d88 <cursor_jumpto_r_c>
  				delete_some_chars(2);
 8004508:	2002      	movs	r0, #2
 800450a:	f7ff fc8d 	bl	8003e28 <delete_some_chars>
  				cursor_jumpto_r_c (3, 2);
 800450e:	2102      	movs	r1, #2
 8004510:	2003      	movs	r0, #3
 8004512:	f7ff fc39 	bl	8003d88 <cursor_jumpto_r_c>
  				delete_some_chars(2);
 8004516:	2002      	movs	r0, #2
 8004518:	f7ff fc86 	bl	8003e28 <delete_some_chars>
  				cursor_jumpto_r_c (4, 2);
 800451c:	2102      	movs	r1, #2
 800451e:	2004      	movs	r0, #4
 8004520:	f7ff fc32 	bl	8003d88 <cursor_jumpto_r_c>
   				delete_some_chars(2);
 8004524:	2002      	movs	r0, #2
 8004526:	f7ff fc7f 	bl	8003e28 <delete_some_chars>
  				cursor_jumpto_r_c (1, 2);
 800452a:	2102      	movs	r1, #2
 800452c:	2001      	movs	r0, #1
 800452e:	f7ff fc2b 	bl	8003d88 <cursor_jumpto_r_c>
  				lcd_send_string("->");
 8004532:	482f      	ldr	r0, [pc, #188]	; (80045f0 <menu_print_cursor+0x118>)
 8004534:	f7ff fc14 	bl	8003d60 <lcd_send_string>
  		break;
 8004538:	e056      	b.n	80045e8 <menu_print_cursor+0x110>
  		case 2: cursor_jumpto_r_c (1, 2);
 800453a:	2102      	movs	r1, #2
 800453c:	2001      	movs	r0, #1
 800453e:	f7ff fc23 	bl	8003d88 <cursor_jumpto_r_c>
				delete_some_chars(2);
 8004542:	2002      	movs	r0, #2
 8004544:	f7ff fc70 	bl	8003e28 <delete_some_chars>
				cursor_jumpto_r_c (3, 2);
 8004548:	2102      	movs	r1, #2
 800454a:	2003      	movs	r0, #3
 800454c:	f7ff fc1c 	bl	8003d88 <cursor_jumpto_r_c>
				delete_some_chars(2);
 8004550:	2002      	movs	r0, #2
 8004552:	f7ff fc69 	bl	8003e28 <delete_some_chars>
				cursor_jumpto_r_c (4, 2);
 8004556:	2102      	movs	r1, #2
 8004558:	2004      	movs	r0, #4
 800455a:	f7ff fc15 	bl	8003d88 <cursor_jumpto_r_c>
				delete_some_chars(2);
 800455e:	2002      	movs	r0, #2
 8004560:	f7ff fc62 	bl	8003e28 <delete_some_chars>
  				cursor_jumpto_r_c (2, 2);
 8004564:	2102      	movs	r1, #2
 8004566:	2002      	movs	r0, #2
 8004568:	f7ff fc0e 	bl	8003d88 <cursor_jumpto_r_c>
  				lcd_send_string("->");
 800456c:	4820      	ldr	r0, [pc, #128]	; (80045f0 <menu_print_cursor+0x118>)
 800456e:	f7ff fbf7 	bl	8003d60 <lcd_send_string>
  		break;
 8004572:	e039      	b.n	80045e8 <menu_print_cursor+0x110>
  		case 3: cursor_jumpto_r_c (1, 2);
 8004574:	2102      	movs	r1, #2
 8004576:	2001      	movs	r0, #1
 8004578:	f7ff fc06 	bl	8003d88 <cursor_jumpto_r_c>
				delete_some_chars(2);
 800457c:	2002      	movs	r0, #2
 800457e:	f7ff fc53 	bl	8003e28 <delete_some_chars>
				cursor_jumpto_r_c (2, 2);
 8004582:	2102      	movs	r1, #2
 8004584:	2002      	movs	r0, #2
 8004586:	f7ff fbff 	bl	8003d88 <cursor_jumpto_r_c>
				delete_some_chars(2);
 800458a:	2002      	movs	r0, #2
 800458c:	f7ff fc4c 	bl	8003e28 <delete_some_chars>
				cursor_jumpto_r_c (4, 2);
 8004590:	2102      	movs	r1, #2
 8004592:	2004      	movs	r0, #4
 8004594:	f7ff fbf8 	bl	8003d88 <cursor_jumpto_r_c>
				delete_some_chars(2);
 8004598:	2002      	movs	r0, #2
 800459a:	f7ff fc45 	bl	8003e28 <delete_some_chars>
				cursor_jumpto_r_c (3, 2);
 800459e:	2102      	movs	r1, #2
 80045a0:	2003      	movs	r0, #3
 80045a2:	f7ff fbf1 	bl	8003d88 <cursor_jumpto_r_c>
  				lcd_send_string("->");
 80045a6:	4812      	ldr	r0, [pc, #72]	; (80045f0 <menu_print_cursor+0x118>)
 80045a8:	f7ff fbda 	bl	8003d60 <lcd_send_string>
  		break;
 80045ac:	e01c      	b.n	80045e8 <menu_print_cursor+0x110>
  		case 4: cursor_jumpto_r_c (1, 2);
 80045ae:	2102      	movs	r1, #2
 80045b0:	2001      	movs	r0, #1
 80045b2:	f7ff fbe9 	bl	8003d88 <cursor_jumpto_r_c>
  				delete_some_chars(2);
 80045b6:	2002      	movs	r0, #2
 80045b8:	f7ff fc36 	bl	8003e28 <delete_some_chars>
  				cursor_jumpto_r_c (2, 2);
 80045bc:	2102      	movs	r1, #2
 80045be:	2002      	movs	r0, #2
 80045c0:	f7ff fbe2 	bl	8003d88 <cursor_jumpto_r_c>
  				delete_some_chars(2);
 80045c4:	2002      	movs	r0, #2
 80045c6:	f7ff fc2f 	bl	8003e28 <delete_some_chars>
  				cursor_jumpto_r_c (3, 2);
 80045ca:	2102      	movs	r1, #2
 80045cc:	2003      	movs	r0, #3
 80045ce:	f7ff fbdb 	bl	8003d88 <cursor_jumpto_r_c>
  				delete_some_chars(2);
 80045d2:	2002      	movs	r0, #2
 80045d4:	f7ff fc28 	bl	8003e28 <delete_some_chars>
  				cursor_jumpto_r_c (4, 2);
 80045d8:	2102      	movs	r1, #2
 80045da:	2004      	movs	r0, #4
 80045dc:	f7ff fbd4 	bl	8003d88 <cursor_jumpto_r_c>
  		  		lcd_send_string("->");
 80045e0:	4803      	ldr	r0, [pc, #12]	; (80045f0 <menu_print_cursor+0x118>)
 80045e2:	f7ff fbbd 	bl	8003d60 <lcd_send_string>
  		break;
 80045e6:	bf00      	nop
  		}

  }
 80045e8:	bf00      	nop
 80045ea:	3708      	adds	r7, #8
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	08005b54 	.word	0x08005b54

080045f4 <menu_print_text>:
   * Time ist die Aktuelle Uhrzeit
   * Start_AM soll der Text sein fuer den Start des Sonnenaufgang
   * Start_PM soll der Text sein fuer den Start des Sonnenuntergang */

  void menu_print_text (void)
  {
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
	cursor_jumpto_r_c(1, 5);
 80045f8:	2105      	movs	r1, #5
 80045fa:	2001      	movs	r0, #1
 80045fc:	f7ff fbc4 	bl	8003d88 <cursor_jumpto_r_c>
	lcd_send_string("running...");
 8004600:	480c      	ldr	r0, [pc, #48]	; (8004634 <menu_print_text+0x40>)
 8004602:	f7ff fbad 	bl	8003d60 <lcd_send_string>

	cursor_jumpto_r_c(2, 5);
 8004606:	2105      	movs	r1, #5
 8004608:	2002      	movs	r0, #2
 800460a:	f7ff fbbd 	bl	8003d88 <cursor_jumpto_r_c>
  	lcd_send_string("TIME");
 800460e:	480a      	ldr	r0, [pc, #40]	; (8004638 <menu_print_text+0x44>)
 8004610:	f7ff fba6 	bl	8003d60 <lcd_send_string>

  	cursor_jumpto_r_c(3, 5);
 8004614:	2105      	movs	r1, #5
 8004616:	2003      	movs	r0, #3
 8004618:	f7ff fbb6 	bl	8003d88 <cursor_jumpto_r_c>
  	lcd_send_string("SUNRISE");
 800461c:	4807      	ldr	r0, [pc, #28]	; (800463c <menu_print_text+0x48>)
 800461e:	f7ff fb9f 	bl	8003d60 <lcd_send_string>

  	cursor_jumpto_r_c(4, 5);
 8004622:	2105      	movs	r1, #5
 8004624:	2004      	movs	r0, #4
 8004626:	f7ff fbaf 	bl	8003d88 <cursor_jumpto_r_c>
  	lcd_send_string("SUNSET");
 800462a:	4805      	ldr	r0, [pc, #20]	; (8004640 <menu_print_text+0x4c>)
 800462c:	f7ff fb98 	bl	8003d60 <lcd_send_string>
  }
 8004630:	bf00      	nop
 8004632:	bd80      	pop	{r7, pc}
 8004634:	08005b58 	.word	0x08005b58
 8004638:	08005b64 	.word	0x08005b64
 800463c:	08005b6c 	.word	0x08005b6c
 8004640:	08005b74 	.word	0x08005b74

08004644 <menu_print_time>:
   *  -Aktuelle Minute
   *  -Eingestellte Startzeit Morgen (time_am)
   *  -Eingestellte Startzeit Abend (time_pm)*/

  void menu_print_time (uint8_t HoursSunrise, uint8_t MinutesSunrise,uint8_t HoursSunset, uint8_t MinutesSunset)
  {
 8004644:	b590      	push	{r4, r7, lr}
 8004646:	b089      	sub	sp, #36	; 0x24
 8004648:	af00      	add	r7, sp, #0
 800464a:	4604      	mov	r4, r0
 800464c:	4608      	mov	r0, r1
 800464e:	4611      	mov	r1, r2
 8004650:	461a      	mov	r2, r3
 8004652:	4623      	mov	r3, r4
 8004654:	71fb      	strb	r3, [r7, #7]
 8004656:	4603      	mov	r3, r0
 8004658:	71bb      	strb	r3, [r7, #6]
 800465a:	460b      	mov	r3, r1
 800465c:	717b      	strb	r3, [r7, #5]
 800465e:	4613      	mov	r3, r2
 8004660:	713b      	strb	r3, [r7, #4]
	  char sunrise[5];
	  sprintf(sunrise, "%2d:%2d",HoursSunrise,MinutesSunrise);
 8004662:	79fa      	ldrb	r2, [r7, #7]
 8004664:	79bb      	ldrb	r3, [r7, #6]
 8004666:	f107 0018 	add.w	r0, r7, #24
 800466a:	491a      	ldr	r1, [pc, #104]	; (80046d4 <menu_print_time+0x90>)
 800466c:	f000 fe3a 	bl	80052e4 <siprintf>
	  cursor_jumpto_r_c(3, 15);
 8004670:	210f      	movs	r1, #15
 8004672:	2003      	movs	r0, #3
 8004674:	f7ff fb88 	bl	8003d88 <cursor_jumpto_r_c>
	  //delete_some_chars(5);
	  lcd_send_string(&sunrise);
 8004678:	f107 0318 	add.w	r3, r7, #24
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff fb6f 	bl	8003d60 <lcd_send_string>

	  char sunset[5];
	  sprintf(sunset, "%2d:%2d",HoursSunset,MinutesSunset);
 8004682:	797a      	ldrb	r2, [r7, #5]
 8004684:	793b      	ldrb	r3, [r7, #4]
 8004686:	f107 0010 	add.w	r0, r7, #16
 800468a:	4912      	ldr	r1, [pc, #72]	; (80046d4 <menu_print_time+0x90>)
 800468c:	f000 fe2a 	bl	80052e4 <siprintf>
	  cursor_jumpto_r_c(4, 15);
 8004690:	210f      	movs	r1, #15
 8004692:	2004      	movs	r0, #4
 8004694:	f7ff fb78 	bl	8003d88 <cursor_jumpto_r_c>
	  //delete_some_chars(5);
	  lcd_send_string(&sunset);
 8004698:	f107 0310 	add.w	r3, r7, #16
 800469c:	4618      	mov	r0, r3
 800469e:	f7ff fb5f 	bl	8003d60 <lcd_send_string>


	  RTC_get_Time_and_Date();
 80046a2:	f7ff fe47 	bl	8004334 <RTC_get_Time_and_Date>

	 char realtime[5];
	 sprintf(realtime, "%2d:%2d",myTime.Hours,myTime.Minutes);
 80046a6:	4b0c      	ldr	r3, [pc, #48]	; (80046d8 <menu_print_time+0x94>)
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	461a      	mov	r2, r3
 80046ac:	4b0a      	ldr	r3, [pc, #40]	; (80046d8 <menu_print_time+0x94>)
 80046ae:	785b      	ldrb	r3, [r3, #1]
 80046b0:	f107 0008 	add.w	r0, r7, #8
 80046b4:	4907      	ldr	r1, [pc, #28]	; (80046d4 <menu_print_time+0x90>)
 80046b6:	f000 fe15 	bl	80052e4 <siprintf>
	 cursor_jumpto_r_c(2, 15);
 80046ba:	210f      	movs	r1, #15
 80046bc:	2002      	movs	r0, #2
 80046be:	f7ff fb63 	bl	8003d88 <cursor_jumpto_r_c>
	 //delete_some_chars(5);
	 lcd_send_string(&realtime);
 80046c2:	f107 0308 	add.w	r3, r7, #8
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff fb4a 	bl	8003d60 <lcd_send_string>



  }
 80046cc:	bf00      	nop
 80046ce:	3724      	adds	r7, #36	; 0x24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd90      	pop	{r4, r7, pc}
 80046d4:	08005b7c 	.word	0x08005b7c
 80046d8:	200000c4 	.word	0x200000c4

080046dc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b090      	sub	sp, #64	; 0x40
 80046e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80046e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80046e6:	2200      	movs	r2, #0
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	605a      	str	r2, [r3, #4]
 80046ec:	609a      	str	r2, [r3, #8]
 80046ee:	60da      	str	r2, [r3, #12]
 80046f0:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80046f2:	2300      	movs	r3, #0
 80046f4:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80046f6:	463b      	mov	r3, r7
 80046f8:	2228      	movs	r2, #40	; 0x28
 80046fa:	2100      	movs	r1, #0
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 fde9 	bl	80052d4 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /**Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8004702:	4b3a      	ldr	r3, [pc, #232]	; (80047ec <MX_RTC_Init+0x110>)
 8004704:	4a3a      	ldr	r2, [pc, #232]	; (80047f0 <MX_RTC_Init+0x114>)
 8004706:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004708:	4b38      	ldr	r3, [pc, #224]	; (80047ec <MX_RTC_Init+0x110>)
 800470a:	2200      	movs	r2, #0
 800470c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800470e:	4b37      	ldr	r3, [pc, #220]	; (80047ec <MX_RTC_Init+0x110>)
 8004710:	227f      	movs	r2, #127	; 0x7f
 8004712:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004714:	4b35      	ldr	r3, [pc, #212]	; (80047ec <MX_RTC_Init+0x110>)
 8004716:	22ff      	movs	r2, #255	; 0xff
 8004718:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800471a:	4b34      	ldr	r3, [pc, #208]	; (80047ec <MX_RTC_Init+0x110>)
 800471c:	2200      	movs	r2, #0
 800471e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004720:	4b32      	ldr	r3, [pc, #200]	; (80047ec <MX_RTC_Init+0x110>)
 8004722:	2200      	movs	r2, #0
 8004724:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004726:	4b31      	ldr	r3, [pc, #196]	; (80047ec <MX_RTC_Init+0x110>)
 8004728:	2200      	movs	r2, #0
 800472a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800472c:	482f      	ldr	r0, [pc, #188]	; (80047ec <MX_RTC_Init+0x110>)
 800472e:	f7fd fed9 	bl	80024e4 <HAL_RTC_Init>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d001      	beq.n	800473c <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8004738:	f000 faeb 	bl	8004d12 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /**Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 800473c:	2300      	movs	r3, #0
 800473e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8004742:	2300      	movs	r3, #0
 8004744:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8004748:	2300      	movs	r3, #0
 800474a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800474e:	2300      	movs	r3, #0
 8004750:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004752:	2300      	movs	r3, #0
 8004754:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004756:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800475a:	2201      	movs	r2, #1
 800475c:	4619      	mov	r1, r3
 800475e:	4823      	ldr	r0, [pc, #140]	; (80047ec <MX_RTC_Init+0x110>)
 8004760:	f7fd ff51 	bl	8002606 <HAL_RTC_SetTime>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d001      	beq.n	800476e <MX_RTC_Init+0x92>
  {
    Error_Handler();
 800476a:	f000 fad2 	bl	8004d12 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800476e:	2301      	movs	r3, #1
 8004770:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8004774:	2301      	movs	r3, #1
 8004776:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 800477a:	2301      	movs	r3, #1
 800477c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x18;
 8004780:	2318      	movs	r3, #24
 8004782:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004786:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800478a:	2201      	movs	r2, #1
 800478c:	4619      	mov	r1, r3
 800478e:	4817      	ldr	r0, [pc, #92]	; (80047ec <MX_RTC_Init+0x110>)
 8004790:	f7fe f85c 	bl	800284c <HAL_RTC_SetDate>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800479a:	f000 faba 	bl	8004d12 <Error_Handler>
  }
  /**Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800479e:	2300      	movs	r3, #0
 80047a0:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80047a2:	2300      	movs	r3, #0
 80047a4:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80047a6:	2300      	movs	r3, #0
 80047a8:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80047aa:	2300      	movs	r3, #0
 80047ac:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80047ae:	2300      	movs	r3, #0
 80047b0:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80047b2:	2300      	movs	r3, #0
 80047b4:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80047b6:	2300      	movs	r3, #0
 80047b8:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80047ba:	2300      	movs	r3, #0
 80047bc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80047be:	2300      	movs	r3, #0
 80047c0:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80047c2:	2301      	movs	r3, #1
 80047c4:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80047c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047cc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80047ce:	463b      	mov	r3, r7
 80047d0:	2201      	movs	r2, #1
 80047d2:	4619      	mov	r1, r3
 80047d4:	4805      	ldr	r0, [pc, #20]	; (80047ec <MX_RTC_Init+0x110>)
 80047d6:	f7fe f92f 	bl	8002a38 <HAL_RTC_SetAlarm_IT>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80047e0:	f000 fa97 	bl	8004d12 <Error_Handler>
  }


}
 80047e4:	bf00      	nop
 80047e6:	3740      	adds	r7, #64	; 0x40
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	2000020c 	.word	0x2000020c
 80047f0:	40002800 	.word	0x40002800

080047f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(int brightness)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b08c      	sub	sp, #48	; 0x30
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004806:	f107 030c 	add.w	r3, r7, #12
 800480a:	2200      	movs	r2, #0
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	605a      	str	r2, [r3, #4]
 8004810:	609a      	str	r2, [r3, #8]
 8004812:	60da      	str	r2, [r3, #12]
 8004814:	611a      	str	r2, [r3, #16]
 8004816:	615a      	str	r2, [r3, #20]
 8004818:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800481a:	4b23      	ldr	r3, [pc, #140]	; (80048a8 <MX_TIM2_Init+0xb4>)
 800481c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004820:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84;
 8004822:	4b21      	ldr	r3, [pc, #132]	; (80048a8 <MX_TIM2_Init+0xb4>)
 8004824:	2254      	movs	r2, #84	; 0x54
 8004826:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004828:	4b1f      	ldr	r3, [pc, #124]	; (80048a8 <MX_TIM2_Init+0xb4>)
 800482a:	2200      	movs	r2, #0
 800482c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 800482e:	4b1e      	ldr	r3, [pc, #120]	; (80048a8 <MX_TIM2_Init+0xb4>)
 8004830:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004834:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004836:	4b1c      	ldr	r3, [pc, #112]	; (80048a8 <MX_TIM2_Init+0xb4>)
 8004838:	2200      	movs	r2, #0
 800483a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800483c:	481a      	ldr	r0, [pc, #104]	; (80048a8 <MX_TIM2_Init+0xb4>)
 800483e:	f7fe fb39 	bl	8002eb4 <HAL_TIM_PWM_Init>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8004848:	f000 fa63 	bl	8004d12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800484c:	2300      	movs	r3, #0
 800484e:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004850:	2300      	movs	r3, #0
 8004852:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004854:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004858:	4619      	mov	r1, r3
 800485a:	4813      	ldr	r0, [pc, #76]	; (80048a8 <MX_TIM2_Init+0xb4>)
 800485c:	f7fe fee2 	bl	8003624 <HAL_TIMEx_MasterConfigSynchronization>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8004866:	f000 fa54 	bl	8004d12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800486a:	2360      	movs	r3, #96	; 0x60
 800486c:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = brightness;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004872:	2300      	movs	r3, #0
 8004874:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004876:	2300      	movs	r3, #0
 8004878:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800487a:	f107 030c 	add.w	r3, r7, #12
 800487e:	2208      	movs	r2, #8
 8004880:	4619      	mov	r1, r3
 8004882:	4809      	ldr	r0, [pc, #36]	; (80048a8 <MX_TIM2_Init+0xb4>)
 8004884:	f7fe fb76 	bl	8002f74 <HAL_TIM_PWM_ConfigChannel>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d001      	beq.n	8004892 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800488e:	f000 fa40 	bl	8004d12 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 8004892:	2108      	movs	r1, #8
 8004894:	4804      	ldr	r0, [pc, #16]	; (80048a8 <MX_TIM2_Init+0xb4>)
 8004896:	f7fe fb39 	bl	8002f0c <HAL_TIM_PWM_Start>
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800489a:	4803      	ldr	r0, [pc, #12]	; (80048a8 <MX_TIM2_Init+0xb4>)
 800489c:	f000 fb2e 	bl	8004efc <HAL_TIM_MspPostInit>

}
 80048a0:	bf00      	nop
 80048a2:	3730      	adds	r7, #48	; 0x30
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	2000022c 	.word	0x2000022c

080048ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(int duty)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08c      	sub	sp, #48	; 0x30
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80048b8:	2200      	movs	r2, #0
 80048ba:	601a      	str	r2, [r3, #0]
 80048bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80048be:	f107 030c 	add.w	r3, r7, #12
 80048c2:	2200      	movs	r2, #0
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	605a      	str	r2, [r3, #4]
 80048c8:	609a      	str	r2, [r3, #8]
 80048ca:	60da      	str	r2, [r3, #12]
 80048cc:	611a      	str	r2, [r3, #16]
 80048ce:	615a      	str	r2, [r3, #20]
 80048d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80048d2:	4b23      	ldr	r3, [pc, #140]	; (8004960 <MX_TIM3_Init+0xb4>)
 80048d4:	4a23      	ldr	r2, [pc, #140]	; (8004964 <MX_TIM3_Init+0xb8>)
 80048d6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 80048d8:	4b21      	ldr	r3, [pc, #132]	; (8004960 <MX_TIM3_Init+0xb4>)
 80048da:	2254      	movs	r2, #84	; 0x54
 80048dc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048de:	4b20      	ldr	r3, [pc, #128]	; (8004960 <MX_TIM3_Init+0xb4>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80048e4:	4b1e      	ldr	r3, [pc, #120]	; (8004960 <MX_TIM3_Init+0xb4>)
 80048e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80048ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048ec:	4b1c      	ldr	r3, [pc, #112]	; (8004960 <MX_TIM3_Init+0xb4>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80048f2:	481b      	ldr	r0, [pc, #108]	; (8004960 <MX_TIM3_Init+0xb4>)
 80048f4:	f7fe fade 	bl	8002eb4 <HAL_TIM_PWM_Init>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d001      	beq.n	8004902 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80048fe:	f000 fa08 	bl	8004d12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004902:	2300      	movs	r3, #0
 8004904:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004906:	2300      	movs	r3, #0
 8004908:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800490a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800490e:	4619      	mov	r1, r3
 8004910:	4813      	ldr	r0, [pc, #76]	; (8004960 <MX_TIM3_Init+0xb4>)
 8004912:	f7fe fe87 	bl	8003624 <HAL_TIMEx_MasterConfigSynchronization>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d001      	beq.n	8004920 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 800491c:	f000 f9f9 	bl	8004d12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004920:	2360      	movs	r3, #96	; 0x60
 8004922:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = duty;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004928:	2300      	movs	r3, #0
 800492a:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800492c:	2300      	movs	r3, #0
 800492e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004930:	f107 030c 	add.w	r3, r7, #12
 8004934:	2204      	movs	r2, #4
 8004936:	4619      	mov	r1, r3
 8004938:	4809      	ldr	r0, [pc, #36]	; (8004960 <MX_TIM3_Init+0xb4>)
 800493a:	f7fe fb1b 	bl	8002f74 <HAL_TIM_PWM_ConfigChannel>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d001      	beq.n	8004948 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004944:	f000 f9e5 	bl	8004d12 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8004948:	2104      	movs	r1, #4
 800494a:	4805      	ldr	r0, [pc, #20]	; (8004960 <MX_TIM3_Init+0xb4>)
 800494c:	f7fe fade 	bl	8002f0c <HAL_TIM_PWM_Start>
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004950:	4803      	ldr	r0, [pc, #12]	; (8004960 <MX_TIM3_Init+0xb4>)
 8004952:	f000 fad3 	bl	8004efc <HAL_TIM_MspPostInit>

}
 8004956:	bf00      	nop
 8004958:	3730      	adds	r7, #48	; 0x30
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	200001a4 	.word	0x200001a4
 8004964:	40000400 	.word	0x40000400

08004968 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(int duty)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b08c      	sub	sp, #48	; 0x30
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004970:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004974:	2200      	movs	r2, #0
 8004976:	601a      	str	r2, [r3, #0]
 8004978:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800497a:	f107 030c 	add.w	r3, r7, #12
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	605a      	str	r2, [r3, #4]
 8004984:	609a      	str	r2, [r3, #8]
 8004986:	60da      	str	r2, [r3, #12]
 8004988:	611a      	str	r2, [r3, #16]
 800498a:	615a      	str	r2, [r3, #20]
 800498c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800498e:	4b23      	ldr	r3, [pc, #140]	; (8004a1c <MX_TIM4_Init+0xb4>)
 8004990:	4a23      	ldr	r2, [pc, #140]	; (8004a20 <MX_TIM4_Init+0xb8>)
 8004992:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84;
 8004994:	4b21      	ldr	r3, [pc, #132]	; (8004a1c <MX_TIM4_Init+0xb4>)
 8004996:	2254      	movs	r2, #84	; 0x54
 8004998:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800499a:	4b20      	ldr	r3, [pc, #128]	; (8004a1c <MX_TIM4_Init+0xb4>)
 800499c:	2200      	movs	r2, #0
 800499e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 80049a0:	4b1e      	ldr	r3, [pc, #120]	; (8004a1c <MX_TIM4_Init+0xb4>)
 80049a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80049a6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049a8:	4b1c      	ldr	r3, [pc, #112]	; (8004a1c <MX_TIM4_Init+0xb4>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80049ae:	481b      	ldr	r0, [pc, #108]	; (8004a1c <MX_TIM4_Init+0xb4>)
 80049b0:	f7fe fa80 	bl	8002eb4 <HAL_TIM_PWM_Init>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 80049ba:	f000 f9aa 	bl	8004d12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049be:	2300      	movs	r3, #0
 80049c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049c2:	2300      	movs	r3, #0
 80049c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80049c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049ca:	4619      	mov	r1, r3
 80049cc:	4813      	ldr	r0, [pc, #76]	; (8004a1c <MX_TIM4_Init+0xb4>)
 80049ce:	f7fe fe29 	bl	8003624 <HAL_TIMEx_MasterConfigSynchronization>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 80049d8:	f000 f99b 	bl	8004d12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80049dc:	2360      	movs	r3, #96	; 0x60
 80049de:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = duty;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80049e4:	2300      	movs	r3, #0
 80049e6:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80049e8:	2300      	movs	r3, #0
 80049ea:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80049ec:	f107 030c 	add.w	r3, r7, #12
 80049f0:	2200      	movs	r2, #0
 80049f2:	4619      	mov	r1, r3
 80049f4:	4809      	ldr	r0, [pc, #36]	; (8004a1c <MX_TIM4_Init+0xb4>)
 80049f6:	f7fe fabd 	bl	8002f74 <HAL_TIM_PWM_ConfigChannel>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d001      	beq.n	8004a04 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004a00:	f000 f987 	bl	8004d12 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8004a04:	2100      	movs	r1, #0
 8004a06:	4805      	ldr	r0, [pc, #20]	; (8004a1c <MX_TIM4_Init+0xb4>)
 8004a08:	f7fe fa80 	bl	8002f0c <HAL_TIM_PWM_Start>
  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004a0c:	4803      	ldr	r0, [pc, #12]	; (8004a1c <MX_TIM4_Init+0xb4>)
 8004a0e:	f000 fa75 	bl	8004efc <HAL_TIM_MspPostInit>

}
 8004a12:	bf00      	nop
 8004a14:	3730      	adds	r7, #48	; 0x30
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	20000114 	.word	0x20000114
 8004a20:	40000800 	.word	0x40000800

08004a24 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(int duty)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b092      	sub	sp, #72	; 0x48
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a2c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004a30:	2200      	movs	r2, #0
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	605a      	str	r2, [r3, #4]
 8004a40:	609a      	str	r2, [r3, #8]
 8004a42:	60da      	str	r2, [r3, #12]
 8004a44:	611a      	str	r2, [r3, #16]
 8004a46:	615a      	str	r2, [r3, #20]
 8004a48:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004a4a:	f107 0308 	add.w	r3, r7, #8
 8004a4e:	2200      	movs	r2, #0
 8004a50:	601a      	str	r2, [r3, #0]
 8004a52:	605a      	str	r2, [r3, #4]
 8004a54:	609a      	str	r2, [r3, #8]
 8004a56:	60da      	str	r2, [r3, #12]
 8004a58:	611a      	str	r2, [r3, #16]
 8004a5a:	615a      	str	r2, [r3, #20]
 8004a5c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004a5e:	4b34      	ldr	r3, [pc, #208]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004a60:	4a34      	ldr	r2, [pc, #208]	; (8004b34 <MX_TIM8_Init+0x110>)
 8004a62:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84;
 8004a64:	4b32      	ldr	r3, [pc, #200]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004a66:	2254      	movs	r2, #84	; 0x54
 8004a68:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a6a:	4b31      	ldr	r3, [pc, #196]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 8004a70:	4b2f      	ldr	r3, [pc, #188]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004a72:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a76:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a78:	4b2d      	ldr	r3, [pc, #180]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004a7e:	4b2c      	ldr	r3, [pc, #176]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004a84:	482a      	ldr	r0, [pc, #168]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004a86:	f7fe fa15 	bl	8002eb4 <HAL_TIM_PWM_Init>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d001      	beq.n	8004a94 <MX_TIM8_Init+0x70>
  {
    Error_Handler();
 8004a90:	f000 f93f 	bl	8004d12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a94:	2300      	movs	r3, #0
 8004a96:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004a9c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4823      	ldr	r0, [pc, #140]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004aa4:	f7fe fdbe 	bl	8003624 <HAL_TIMEx_MasterConfigSynchronization>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d001      	beq.n	8004ab2 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8004aae:	f000 f930 	bl	8004d12 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004ab2:	2360      	movs	r3, #96	; 0x60
 8004ab4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = duty;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004aba:	2300      	movs	r3, #0
 8004abc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004aca:	2300      	movs	r3, #0
 8004acc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004ace:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ad2:	2204      	movs	r2, #4
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4816      	ldr	r0, [pc, #88]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004ad8:	f7fe fa4c 	bl	8002f74 <HAL_TIM_PWM_ConfigChannel>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d001      	beq.n	8004ae6 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8004ae2:	f000 f916 	bl	8004d12 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004aea:	2300      	movs	r3, #0
 8004aec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004aee:	2300      	movs	r3, #0
 8004af0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004af2:	2300      	movs	r3, #0
 8004af4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004af6:	2300      	movs	r3, #0
 8004af8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004afa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004afe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004b00:	2300      	movs	r3, #0
 8004b02:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8004b04:	f107 0308 	add.w	r3, r7, #8
 8004b08:	4619      	mov	r1, r3
 8004b0a:	4809      	ldr	r0, [pc, #36]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004b0c:	f7fe fdcf 	bl	80036ae <HAL_TIMEx_ConfigBreakDeadTime>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8004b16:	f000 f8fc 	bl	8004d12 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_2);
 8004b1a:	2104      	movs	r1, #4
 8004b1c:	4804      	ldr	r0, [pc, #16]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004b1e:	f7fe f9f5 	bl	8002f0c <HAL_TIM_PWM_Start>
  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8004b22:	4803      	ldr	r0, [pc, #12]	; (8004b30 <MX_TIM8_Init+0x10c>)
 8004b24:	f000 f9ea 	bl	8004efc <HAL_TIM_MspPostInit>

}
 8004b28:	bf00      	nop
 8004b2a:	3748      	adds	r7, #72	; 0x48
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	200000d8 	.word	0x200000d8
 8004b34:	40010400 	.word	0x40010400

08004b38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004b3c:	4b11      	ldr	r3, [pc, #68]	; (8004b84 <MX_USART2_UART_Init+0x4c>)
 8004b3e:	4a12      	ldr	r2, [pc, #72]	; (8004b88 <MX_USART2_UART_Init+0x50>)
 8004b40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004b42:	4b10      	ldr	r3, [pc, #64]	; (8004b84 <MX_USART2_UART_Init+0x4c>)
 8004b44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004b48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004b4a:	4b0e      	ldr	r3, [pc, #56]	; (8004b84 <MX_USART2_UART_Init+0x4c>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004b50:	4b0c      	ldr	r3, [pc, #48]	; (8004b84 <MX_USART2_UART_Init+0x4c>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <MX_USART2_UART_Init+0x4c>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004b5c:	4b09      	ldr	r3, [pc, #36]	; (8004b84 <MX_USART2_UART_Init+0x4c>)
 8004b5e:	220c      	movs	r2, #12
 8004b60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b62:	4b08      	ldr	r3, [pc, #32]	; (8004b84 <MX_USART2_UART_Init+0x4c>)
 8004b64:	2200      	movs	r2, #0
 8004b66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b68:	4b06      	ldr	r3, [pc, #24]	; (8004b84 <MX_USART2_UART_Init+0x4c>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004b6e:	4805      	ldr	r0, [pc, #20]	; (8004b84 <MX_USART2_UART_Init+0x4c>)
 8004b70:	f7fe fdf6 	bl	8003760 <HAL_UART_Init>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004b7a:	f000 f8ca 	bl	8004d12 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004b7e:	bf00      	nop
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	20000268 	.word	0x20000268
 8004b88:	40004400 	.word	0x40004400

08004b8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b08a      	sub	sp, #40	; 0x28
 8004b90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b92:	f107 0314 	add.w	r3, r7, #20
 8004b96:	2200      	movs	r2, #0
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	605a      	str	r2, [r3, #4]
 8004b9c:	609a      	str	r2, [r3, #8]
 8004b9e:	60da      	str	r2, [r3, #12]
 8004ba0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	613b      	str	r3, [r7, #16]
 8004ba6:	4a4f      	ldr	r2, [pc, #316]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004ba8:	4b4e      	ldr	r3, [pc, #312]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bac:	f043 0304 	orr.w	r3, r3, #4
 8004bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8004bb2:	4b4c      	ldr	r3, [pc, #304]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb6:	f003 0304 	and.w	r3, r3, #4
 8004bba:	613b      	str	r3, [r7, #16]
 8004bbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	60fb      	str	r3, [r7, #12]
 8004bc2:	4a48      	ldr	r2, [pc, #288]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004bc4:	4b47      	ldr	r3, [pc, #284]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8004bce:	4b45      	ldr	r3, [pc, #276]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bd6:	60fb      	str	r3, [r7, #12]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bda:	2300      	movs	r3, #0
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	4a41      	ldr	r2, [pc, #260]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004be0:	4b40      	ldr	r3, [pc, #256]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be4:	f043 0301 	orr.w	r3, r3, #1
 8004be8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bea:	4b3e      	ldr	r3, [pc, #248]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	607b      	str	r3, [r7, #4]
 8004bfa:	4a3a      	ldr	r2, [pc, #232]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004bfc:	4b39      	ldr	r3, [pc, #228]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c00:	f043 0302 	orr.w	r3, r3, #2
 8004c04:	6313      	str	r3, [r2, #48]	; 0x30
 8004c06:	4b37      	ldr	r3, [pc, #220]	; (8004ce4 <MX_GPIO_Init+0x158>)
 8004c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	607b      	str	r3, [r7, #4]
 8004c10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8004c12:	2200      	movs	r2, #0
 8004c14:	2160      	movs	r1, #96	; 0x60
 8004c16:	4834      	ldr	r0, [pc, #208]	; (8004ce8 <MX_GPIO_Init+0x15c>)
 8004c18:	f7fc f804 	bl	8000c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2120      	movs	r1, #32
 8004c20:	4832      	ldr	r0, [pc, #200]	; (8004cec <MX_GPIO_Init+0x160>)
 8004c22:	f7fb ffff 	bl	8000c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004c26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004c2c:	4b30      	ldr	r3, [pc, #192]	; (8004cf0 <MX_GPIO_Init+0x164>)
 8004c2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c30:	2300      	movs	r3, #0
 8004c32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004c34:	f107 0314 	add.w	r3, r7, #20
 8004c38:	4619      	mov	r1, r3
 8004c3a:	482e      	ldr	r0, [pc, #184]	; (8004cf4 <MX_GPIO_Init+0x168>)
 8004c3c:	f7fb fe60 	bl	8000900 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004c40:	2302      	movs	r3, #2
 8004c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c44:	4b2c      	ldr	r3, [pc, #176]	; (8004cf8 <MX_GPIO_Init+0x16c>)
 8004c46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c4c:	f107 0314 	add.w	r3, r7, #20
 8004c50:	4619      	mov	r1, r3
 8004c52:	4828      	ldr	r0, [pc, #160]	; (8004cf4 <MX_GPIO_Init+0x168>)
 8004c54:	f7fb fe54 	bl	8000900 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_10;
 8004c58:	f44f 638c 	mov.w	r3, #1120	; 0x460
 8004c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c62:	2301      	movs	r3, #1
 8004c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c66:	2300      	movs	r3, #0
 8004c68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c6a:	f107 0314 	add.w	r3, r7, #20
 8004c6e:	4619      	mov	r1, r3
 8004c70:	481d      	ldr	r0, [pc, #116]	; (8004ce8 <MX_GPIO_Init+0x15c>)
 8004c72:	f7fb fe45 	bl	8000900 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004c76:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c7c:	4b1e      	ldr	r3, [pc, #120]	; (8004cf8 <MX_GPIO_Init+0x16c>)
 8004c7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c80:	2301      	movs	r3, #1
 8004c82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c84:	f107 0314 	add.w	r3, r7, #20
 8004c88:	4619      	mov	r1, r3
 8004c8a:	4817      	ldr	r0, [pc, #92]	; (8004ce8 <MX_GPIO_Init+0x15c>)
 8004c8c:	f7fb fe38 	bl	8000900 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004c90:	2320      	movs	r3, #32
 8004c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c94:	2301      	movs	r3, #1
 8004c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ca0:	f107 0314 	add.w	r3, r7, #20
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4811      	ldr	r0, [pc, #68]	; (8004cec <MX_GPIO_Init+0x160>)
 8004ca8:	f7fb fe2a 	bl	8000900 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004cac:	2200      	movs	r2, #0
 8004cae:	2100      	movs	r1, #0
 8004cb0:	2007      	movs	r0, #7
 8004cb2:	f7fb fdee 	bl	8000892 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004cb6:	2007      	movs	r0, #7
 8004cb8:	f7fb fe07 	bl	80008ca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	2017      	movs	r0, #23
 8004cc2:	f7fb fde6 	bl	8000892 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004cc6:	2017      	movs	r0, #23
 8004cc8:	f7fb fdff 	bl	80008ca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004ccc:	2200      	movs	r2, #0
 8004cce:	2100      	movs	r1, #0
 8004cd0:	2028      	movs	r0, #40	; 0x28
 8004cd2:	f7fb fdde 	bl	8000892 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004cd6:	2028      	movs	r0, #40	; 0x28
 8004cd8:	f7fb fdf7 	bl	80008ca <HAL_NVIC_EnableIRQ>

}
 8004cdc:	bf00      	nop
 8004cde:	3728      	adds	r7, #40	; 0x28
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40023800 	.word	0x40023800
 8004ce8:	40020000 	.word	0x40020000
 8004cec:	40020400 	.word	0x40020400
 8004cf0:	10210000 	.word	0x10210000
 8004cf4:	40020800 	.word	0x40020800
 8004cf8:	10110000 	.word	0x10110000

08004cfc <set_FL>:

/* USER CODE BEGIN 4 */


void set_FL(int brightness)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
	MX_TIM2_Init(brightness);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f7ff fd75 	bl	80047f4 <MX_TIM2_Init>
}
 8004d0a:	bf00      	nop
 8004d0c:	3708      	adds	r7, #8
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d12:	b480      	push	{r7}
 8004d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004d16:	bf00      	nop
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d26:	2300      	movs	r3, #0
 8004d28:	607b      	str	r3, [r7, #4]
 8004d2a:	4a10      	ldr	r2, [pc, #64]	; (8004d6c <HAL_MspInit+0x4c>)
 8004d2c:	4b0f      	ldr	r3, [pc, #60]	; (8004d6c <HAL_MspInit+0x4c>)
 8004d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d34:	6453      	str	r3, [r2, #68]	; 0x44
 8004d36:	4b0d      	ldr	r3, [pc, #52]	; (8004d6c <HAL_MspInit+0x4c>)
 8004d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d3e:	607b      	str	r3, [r7, #4]
 8004d40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d42:	2300      	movs	r3, #0
 8004d44:	603b      	str	r3, [r7, #0]
 8004d46:	4a09      	ldr	r2, [pc, #36]	; (8004d6c <HAL_MspInit+0x4c>)
 8004d48:	4b08      	ldr	r3, [pc, #32]	; (8004d6c <HAL_MspInit+0x4c>)
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d50:	6413      	str	r3, [r2, #64]	; 0x40
 8004d52:	4b06      	ldr	r3, [pc, #24]	; (8004d6c <HAL_MspInit+0x4c>)
 8004d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d5a:	603b      	str	r3, [r7, #0]
 8004d5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004d5e:	2007      	movs	r0, #7
 8004d60:	f7fb fd8c 	bl	800087c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d64:	bf00      	nop
 8004d66:	3708      	adds	r7, #8
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	40023800 	.word	0x40023800

08004d70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b08a      	sub	sp, #40	; 0x28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d78:	f107 0314 	add.w	r3, r7, #20
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	601a      	str	r2, [r3, #0]
 8004d80:	605a      	str	r2, [r3, #4]
 8004d82:	609a      	str	r2, [r3, #8]
 8004d84:	60da      	str	r2, [r3, #12]
 8004d86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a19      	ldr	r2, [pc, #100]	; (8004df4 <HAL_I2C_MspInit+0x84>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d12c      	bne.n	8004dec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d92:	2300      	movs	r3, #0
 8004d94:	613b      	str	r3, [r7, #16]
 8004d96:	4a18      	ldr	r2, [pc, #96]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004d98:	4b17      	ldr	r3, [pc, #92]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d9c:	f043 0302 	orr.w	r3, r3, #2
 8004da0:	6313      	str	r3, [r2, #48]	; 0x30
 8004da2:	4b15      	ldr	r3, [pc, #84]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	613b      	str	r3, [r7, #16]
 8004dac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004dae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004db4:	2312      	movs	r3, #18
 8004db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004db8:	2301      	movs	r3, #1
 8004dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004dc0:	2304      	movs	r3, #4
 8004dc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dc4:	f107 0314 	add.w	r3, r7, #20
 8004dc8:	4619      	mov	r1, r3
 8004dca:	480c      	ldr	r0, [pc, #48]	; (8004dfc <HAL_I2C_MspInit+0x8c>)
 8004dcc:	f7fb fd98 	bl	8000900 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	60fb      	str	r3, [r7, #12]
 8004dd4:	4a08      	ldr	r2, [pc, #32]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004dd6:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004dde:	6413      	str	r3, [r2, #64]	; 0x40
 8004de0:	4b05      	ldr	r3, [pc, #20]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004de8:	60fb      	str	r3, [r7, #12]
 8004dea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004dec:	bf00      	nop
 8004dee:	3728      	adds	r7, #40	; 0x28
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	40005400 	.word	0x40005400
 8004df8:	40023800 	.word	0x40023800
 8004dfc:	40020400 	.word	0x40020400

08004e00 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]

  if(hrtc->Instance==RTC)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a08      	ldr	r2, [pc, #32]	; (8004e30 <HAL_RTC_MspInit+0x30>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d10a      	bne.n	8004e28 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004e12:	4b08      	ldr	r3, [pc, #32]	; (8004e34 <HAL_RTC_MspInit+0x34>)
 8004e14:	2201      	movs	r2, #1
 8004e16:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8004e18:	2200      	movs	r2, #0
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	2029      	movs	r0, #41	; 0x29
 8004e1e:	f7fb fd38 	bl	8000892 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004e22:	2029      	movs	r0, #41	; 0x29
 8004e24:	f7fb fd51 	bl	80008ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004e28:	bf00      	nop
 8004e2a:	3708      	adds	r7, #8
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	40002800 	.word	0x40002800
 8004e34:	42470e3c 	.word	0x42470e3c

08004e38 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b087      	sub	sp, #28
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]

  if(htim_pwm->Instance==TIM2)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e48:	d10e      	bne.n	8004e68 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	617b      	str	r3, [r7, #20]
 8004e4e:	4a27      	ldr	r2, [pc, #156]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004e50:	4b26      	ldr	r3, [pc, #152]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e54:	f043 0301 	orr.w	r3, r3, #1
 8004e58:	6413      	str	r3, [r2, #64]	; 0x40
 8004e5a:	4b24      	ldr	r3, [pc, #144]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004e66:	e03a      	b.n	8004ede <HAL_TIM_PWM_MspInit+0xa6>
  else if(htim_pwm->Instance==TIM3)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a20      	ldr	r2, [pc, #128]	; (8004ef0 <HAL_TIM_PWM_MspInit+0xb8>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d10e      	bne.n	8004e90 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004e72:	2300      	movs	r3, #0
 8004e74:	613b      	str	r3, [r7, #16]
 8004e76:	4a1d      	ldr	r2, [pc, #116]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004e78:	4b1c      	ldr	r3, [pc, #112]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7c:	f043 0302 	orr.w	r3, r3, #2
 8004e80:	6413      	str	r3, [r2, #64]	; 0x40
 8004e82:	4b1a      	ldr	r3, [pc, #104]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e86:	f003 0302 	and.w	r3, r3, #2
 8004e8a:	613b      	str	r3, [r7, #16]
 8004e8c:	693b      	ldr	r3, [r7, #16]
}
 8004e8e:	e026      	b.n	8004ede <HAL_TIM_PWM_MspInit+0xa6>
  else if(htim_pwm->Instance==TIM4)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a17      	ldr	r2, [pc, #92]	; (8004ef4 <HAL_TIM_PWM_MspInit+0xbc>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d10e      	bne.n	8004eb8 <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	60fb      	str	r3, [r7, #12]
 8004e9e:	4a13      	ldr	r2, [pc, #76]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004ea0:	4b12      	ldr	r3, [pc, #72]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	f043 0304 	orr.w	r3, r3, #4
 8004ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8004eaa:	4b10      	ldr	r3, [pc, #64]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	f003 0304 	and.w	r3, r3, #4
 8004eb2:	60fb      	str	r3, [r7, #12]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
}
 8004eb6:	e012      	b.n	8004ede <HAL_TIM_PWM_MspInit+0xa6>
  else if(htim_pwm->Instance==TIM8)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a0e      	ldr	r2, [pc, #56]	; (8004ef8 <HAL_TIM_PWM_MspInit+0xc0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d10d      	bne.n	8004ede <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	60bb      	str	r3, [r7, #8]
 8004ec6:	4a09      	ldr	r2, [pc, #36]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004ec8:	4b08      	ldr	r3, [pc, #32]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ecc:	f043 0302 	orr.w	r3, r3, #2
 8004ed0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ed2:	4b06      	ldr	r3, [pc, #24]	; (8004eec <HAL_TIM_PWM_MspInit+0xb4>)
 8004ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	60bb      	str	r3, [r7, #8]
 8004edc:	68bb      	ldr	r3, [r7, #8]
}
 8004ede:	bf00      	nop
 8004ee0:	371c      	adds	r7, #28
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	40023800 	.word	0x40023800
 8004ef0:	40000400 	.word	0x40000400
 8004ef4:	40000800 	.word	0x40000800
 8004ef8:	40010400 	.word	0x40010400

08004efc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08c      	sub	sp, #48	; 0x30
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f04:	f107 031c 	add.w	r3, r7, #28
 8004f08:	2200      	movs	r2, #0
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	605a      	str	r2, [r3, #4]
 8004f0e:	609a      	str	r2, [r3, #8]
 8004f10:	60da      	str	r2, [r3, #12]
 8004f12:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f1c:	d11f      	bne.n	8004f5e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f1e:	2300      	movs	r3, #0
 8004f20:	61bb      	str	r3, [r7, #24]
 8004f22:	4a46      	ldr	r2, [pc, #280]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004f24:	4b45      	ldr	r3, [pc, #276]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f28:	f043 0302 	orr.w	r3, r3, #2
 8004f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f2e:	4b43      	ldr	r3, [pc, #268]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	61bb      	str	r3, [r7, #24]
 8004f38:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f40:	2302      	movs	r3, #2
 8004f42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f44:	2300      	movs	r3, #0
 8004f46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f50:	f107 031c 	add.w	r3, r7, #28
 8004f54:	4619      	mov	r1, r3
 8004f56:	483a      	ldr	r0, [pc, #232]	; (8005040 <HAL_TIM_MspPostInit+0x144>)
 8004f58:	f7fb fcd2 	bl	8000900 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8004f5c:	e06a      	b.n	8005034 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM3)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a38      	ldr	r2, [pc, #224]	; (8005044 <HAL_TIM_MspPostInit+0x148>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d11e      	bne.n	8004fa6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f68:	2300      	movs	r3, #0
 8004f6a:	617b      	str	r3, [r7, #20]
 8004f6c:	4a33      	ldr	r2, [pc, #204]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004f6e:	4b33      	ldr	r3, [pc, #204]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f72:	f043 0301 	orr.w	r3, r3, #1
 8004f76:	6313      	str	r3, [r2, #48]	; 0x30
 8004f78:	4b30      	ldr	r3, [pc, #192]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	617b      	str	r3, [r7, #20]
 8004f82:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004f84:	2380      	movs	r3, #128	; 0x80
 8004f86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f88:	2302      	movs	r3, #2
 8004f8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f90:	2300      	movs	r3, #0
 8004f92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004f94:	2302      	movs	r3, #2
 8004f96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f98:	f107 031c 	add.w	r3, r7, #28
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	482a      	ldr	r0, [pc, #168]	; (8005048 <HAL_TIM_MspPostInit+0x14c>)
 8004fa0:	f7fb fcae 	bl	8000900 <HAL_GPIO_Init>
}
 8004fa4:	e046      	b.n	8005034 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM4)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a28      	ldr	r2, [pc, #160]	; (800504c <HAL_TIM_MspPostInit+0x150>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d11e      	bne.n	8004fee <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	613b      	str	r3, [r7, #16]
 8004fb4:	4a21      	ldr	r2, [pc, #132]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004fb6:	4b21      	ldr	r3, [pc, #132]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	f043 0302 	orr.w	r3, r3, #2
 8004fbe:	6313      	str	r3, [r2, #48]	; 0x30
 8004fc0:	4b1e      	ldr	r3, [pc, #120]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc4:	f003 0302 	and.w	r3, r3, #2
 8004fc8:	613b      	str	r3, [r7, #16]
 8004fca:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004fcc:	2340      	movs	r3, #64	; 0x40
 8004fce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004fdc:	2302      	movs	r3, #2
 8004fde:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fe0:	f107 031c 	add.w	r3, r7, #28
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	4816      	ldr	r0, [pc, #88]	; (8005040 <HAL_TIM_MspPostInit+0x144>)
 8004fe8:	f7fb fc8a 	bl	8000900 <HAL_GPIO_Init>
}
 8004fec:	e022      	b.n	8005034 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM8)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a17      	ldr	r2, [pc, #92]	; (8005050 <HAL_TIM_MspPostInit+0x154>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d11d      	bne.n	8005034 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	60fb      	str	r3, [r7, #12]
 8004ffc:	4a0f      	ldr	r2, [pc, #60]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8004ffe:	4b0f      	ldr	r3, [pc, #60]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 8005000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005002:	f043 0304 	orr.w	r3, r3, #4
 8005006:	6313      	str	r3, [r2, #48]	; 0x30
 8005008:	4b0c      	ldr	r3, [pc, #48]	; (800503c <HAL_TIM_MspPostInit+0x140>)
 800500a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500c:	f003 0304 	and.w	r3, r3, #4
 8005010:	60fb      	str	r3, [r7, #12]
 8005012:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005014:	2380      	movs	r3, #128	; 0x80
 8005016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005018:	2302      	movs	r3, #2
 800501a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800501c:	2300      	movs	r3, #0
 800501e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005020:	2300      	movs	r3, #0
 8005022:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005024:	2303      	movs	r3, #3
 8005026:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005028:	f107 031c 	add.w	r3, r7, #28
 800502c:	4619      	mov	r1, r3
 800502e:	4809      	ldr	r0, [pc, #36]	; (8005054 <HAL_TIM_MspPostInit+0x158>)
 8005030:	f7fb fc66 	bl	8000900 <HAL_GPIO_Init>
}
 8005034:	bf00      	nop
 8005036:	3730      	adds	r7, #48	; 0x30
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	40023800 	.word	0x40023800
 8005040:	40020400 	.word	0x40020400
 8005044:	40000400 	.word	0x40000400
 8005048:	40020000 	.word	0x40020000
 800504c:	40000800 	.word	0x40000800
 8005050:	40010400 	.word	0x40010400
 8005054:	40020800 	.word	0x40020800

08005058 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b08a      	sub	sp, #40	; 0x28
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005060:	f107 0314 	add.w	r3, r7, #20
 8005064:	2200      	movs	r2, #0
 8005066:	601a      	str	r2, [r3, #0]
 8005068:	605a      	str	r2, [r3, #4]
 800506a:	609a      	str	r2, [r3, #8]
 800506c:	60da      	str	r2, [r3, #12]
 800506e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a19      	ldr	r2, [pc, #100]	; (80050dc <HAL_UART_MspInit+0x84>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d12b      	bne.n	80050d2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800507a:	2300      	movs	r3, #0
 800507c:	613b      	str	r3, [r7, #16]
 800507e:	4a18      	ldr	r2, [pc, #96]	; (80050e0 <HAL_UART_MspInit+0x88>)
 8005080:	4b17      	ldr	r3, [pc, #92]	; (80050e0 <HAL_UART_MspInit+0x88>)
 8005082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005088:	6413      	str	r3, [r2, #64]	; 0x40
 800508a:	4b15      	ldr	r3, [pc, #84]	; (80050e0 <HAL_UART_MspInit+0x88>)
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005092:	613b      	str	r3, [r7, #16]
 8005094:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005096:	2300      	movs	r3, #0
 8005098:	60fb      	str	r3, [r7, #12]
 800509a:	4a11      	ldr	r2, [pc, #68]	; (80050e0 <HAL_UART_MspInit+0x88>)
 800509c:	4b10      	ldr	r3, [pc, #64]	; (80050e0 <HAL_UART_MspInit+0x88>)
 800509e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a0:	f043 0301 	orr.w	r3, r3, #1
 80050a4:	6313      	str	r3, [r2, #48]	; 0x30
 80050a6:	4b0e      	ldr	r3, [pc, #56]	; (80050e0 <HAL_UART_MspInit+0x88>)
 80050a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80050b2:	230c      	movs	r3, #12
 80050b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050b6:	2302      	movs	r3, #2
 80050b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80050ba:	2301      	movs	r3, #1
 80050bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050be:	2303      	movs	r3, #3
 80050c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80050c2:	2307      	movs	r3, #7
 80050c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050c6:	f107 0314 	add.w	r3, r7, #20
 80050ca:	4619      	mov	r1, r3
 80050cc:	4805      	ldr	r0, [pc, #20]	; (80050e4 <HAL_UART_MspInit+0x8c>)
 80050ce:	f7fb fc17 	bl	8000900 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80050d2:	bf00      	nop
 80050d4:	3728      	adds	r7, #40	; 0x28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	40004400 	.word	0x40004400
 80050e0:	40023800 	.word	0x40023800
 80050e4:	40020000 	.word	0x40020000

080050e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80050ec:	bf00      	nop
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050f6:	b480      	push	{r7}
 80050f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050fa:	e7fe      	b.n	80050fa <HardFault_Handler+0x4>

080050fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005100:	e7fe      	b.n	8005100 <MemManage_Handler+0x4>

08005102 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005102:	b480      	push	{r7}
 8005104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005106:	e7fe      	b.n	8005106 <BusFault_Handler+0x4>

08005108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005108:	b480      	push	{r7}
 800510a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800510c:	e7fe      	b.n	800510c <UsageFault_Handler+0x4>

0800510e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800510e:	b480      	push	{r7}
 8005110:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005112:	bf00      	nop
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005120:	bf00      	nop
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800512a:	b480      	push	{r7}
 800512c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800512e:	bf00      	nop
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800513c:	f7fb fa92 	bl	8000664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005140:	bf00      	nop
 8005142:	bd80      	pop	{r7, pc}

08005144 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
  // TODO what happens when button is pushed?
  *pflag = 1;
 8005148:	4b04      	ldr	r3, [pc, #16]	; (800515c <EXTI1_IRQHandler+0x18>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2201      	movs	r2, #1
 800514e:	601a      	str	r2, [r3, #0]


  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8005150:	2002      	movs	r0, #2
 8005152:	f7fb fd81 	bl	8000c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005156:	bf00      	nop
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000008 	.word	0x20000008

08005160 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_8)){
 8005164:	4b0e      	ldr	r3, [pc, #56]	; (80051a0 <EXTI9_5_IRQHandler+0x40>)
 8005166:	695b      	ldr	r3, [r3, #20]
 8005168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800516c:	2b00      	cmp	r3, #0
 800516e:	d003      	beq.n	8005178 <EXTI9_5_IRQHandler+0x18>
	  //TODO what happens when the rotary encoder is turned and pulls potential of this pin to ground?
	  //TODO check for set flag in main (polling) and call menu function if flag is set
	  *pflag = 2;
 8005170:	4b0c      	ldr	r3, [pc, #48]	; (80051a4 <EXTI9_5_IRQHandler+0x44>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2202      	movs	r2, #2
 8005176:	601a      	str	r2, [r3, #0]
  }

  if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_9)){
 8005178:	4b09      	ldr	r3, [pc, #36]	; (80051a0 <EXTI9_5_IRQHandler+0x40>)
 800517a:	695b      	ldr	r3, [r3, #20]
 800517c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005180:	2b00      	cmp	r3, #0
 8005182:	d003      	beq.n	800518c <EXTI9_5_IRQHandler+0x2c>
	  //TODO what happens when the rotary encoder is turned and pulls potential of this pin to ground?
	  //TODO check for set flag in main (polling) and call menu function if flag is set
	  *pflag = 3;
 8005184:	4b07      	ldr	r3, [pc, #28]	; (80051a4 <EXTI9_5_IRQHandler+0x44>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2203      	movs	r2, #3
 800518a:	601a      	str	r2, [r3, #0]
  }
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);		// Clear interrupt flag
 800518c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005190:	f7fb fd62 	bl	8000c58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);		// Clear interrupt flag
 8005194:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005198:	f7fb fd5e 	bl	8000c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800519c:	bf00      	nop
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40013c00 	.word	0x40013c00
 80051a4:	20000008 	.word	0x20000008

080051a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80051ac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80051b0:	f7fb fd52 	bl	8000c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80051b4:	bf00      	nop
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80051bc:	4802      	ldr	r0, [pc, #8]	; (80051c8 <RTC_Alarm_IRQHandler+0x10>)
 80051be:	f7fd fd8f 	bl	8002ce0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80051c2:	bf00      	nop
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	2000020c 	.word	0x2000020c

080051cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80051cc:	b480      	push	{r7}
 80051ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80051d0:	4a16      	ldr	r2, [pc, #88]	; (800522c <SystemInit+0x60>)
 80051d2:	4b16      	ldr	r3, [pc, #88]	; (800522c <SystemInit+0x60>)
 80051d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80051e0:	4a13      	ldr	r2, [pc, #76]	; (8005230 <SystemInit+0x64>)
 80051e2:	4b13      	ldr	r3, [pc, #76]	; (8005230 <SystemInit+0x64>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f043 0301 	orr.w	r3, r3, #1
 80051ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80051ec:	4b10      	ldr	r3, [pc, #64]	; (8005230 <SystemInit+0x64>)
 80051ee:	2200      	movs	r2, #0
 80051f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80051f2:	4a0f      	ldr	r2, [pc, #60]	; (8005230 <SystemInit+0x64>)
 80051f4:	4b0e      	ldr	r3, [pc, #56]	; (8005230 <SystemInit+0x64>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80051fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005200:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005202:	4b0b      	ldr	r3, [pc, #44]	; (8005230 <SystemInit+0x64>)
 8005204:	4a0b      	ldr	r2, [pc, #44]	; (8005234 <SystemInit+0x68>)
 8005206:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005208:	4a09      	ldr	r2, [pc, #36]	; (8005230 <SystemInit+0x64>)
 800520a:	4b09      	ldr	r3, [pc, #36]	; (8005230 <SystemInit+0x64>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005212:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005214:	4b06      	ldr	r3, [pc, #24]	; (8005230 <SystemInit+0x64>)
 8005216:	2200      	movs	r2, #0
 8005218:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800521a:	4b04      	ldr	r3, [pc, #16]	; (800522c <SystemInit+0x60>)
 800521c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005220:	609a      	str	r2, [r3, #8]
#endif
}
 8005222:	bf00      	nop
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	e000ed00 	.word	0xe000ed00
 8005230:	40023800 	.word	0x40023800
 8005234:	24003010 	.word	0x24003010

08005238 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005238:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005270 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800523c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800523e:	e003      	b.n	8005248 <LoopCopyDataInit>

08005240 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005240:	4b0c      	ldr	r3, [pc, #48]	; (8005274 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005242:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005244:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005246:	3104      	adds	r1, #4

08005248 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005248:	480b      	ldr	r0, [pc, #44]	; (8005278 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800524a:	4b0c      	ldr	r3, [pc, #48]	; (800527c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800524c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800524e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005250:	d3f6      	bcc.n	8005240 <CopyDataInit>
  ldr  r2, =_sbss
 8005252:	4a0b      	ldr	r2, [pc, #44]	; (8005280 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005254:	e002      	b.n	800525c <LoopFillZerobss>

08005256 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005256:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005258:	f842 3b04 	str.w	r3, [r2], #4

0800525c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800525c:	4b09      	ldr	r3, [pc, #36]	; (8005284 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800525e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005260:	d3f9      	bcc.n	8005256 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005262:	f7ff ffb3 	bl	80051cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005266:	f000 f811 	bl	800528c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800526a:	f7fe fe1d 	bl	8003ea8 <main>
  bx  lr    
 800526e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005270:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005274:	08005be0 	.word	0x08005be0
  ldr  r0, =_sdata
 8005278:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800527c:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8005280:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8005284:	200002d4 	.word	0x200002d4

08005288 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005288:	e7fe      	b.n	8005288 <ADC_IRQHandler>
	...

0800528c <__libc_init_array>:
 800528c:	b570      	push	{r4, r5, r6, lr}
 800528e:	4e0d      	ldr	r6, [pc, #52]	; (80052c4 <__libc_init_array+0x38>)
 8005290:	4c0d      	ldr	r4, [pc, #52]	; (80052c8 <__libc_init_array+0x3c>)
 8005292:	1ba4      	subs	r4, r4, r6
 8005294:	10a4      	asrs	r4, r4, #2
 8005296:	2500      	movs	r5, #0
 8005298:	42a5      	cmp	r5, r4
 800529a:	d109      	bne.n	80052b0 <__libc_init_array+0x24>
 800529c:	4e0b      	ldr	r6, [pc, #44]	; (80052cc <__libc_init_array+0x40>)
 800529e:	4c0c      	ldr	r4, [pc, #48]	; (80052d0 <__libc_init_array+0x44>)
 80052a0:	f000 fc4c 	bl	8005b3c <_init>
 80052a4:	1ba4      	subs	r4, r4, r6
 80052a6:	10a4      	asrs	r4, r4, #2
 80052a8:	2500      	movs	r5, #0
 80052aa:	42a5      	cmp	r5, r4
 80052ac:	d105      	bne.n	80052ba <__libc_init_array+0x2e>
 80052ae:	bd70      	pop	{r4, r5, r6, pc}
 80052b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052b4:	4798      	blx	r3
 80052b6:	3501      	adds	r5, #1
 80052b8:	e7ee      	b.n	8005298 <__libc_init_array+0xc>
 80052ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052be:	4798      	blx	r3
 80052c0:	3501      	adds	r5, #1
 80052c2:	e7f2      	b.n	80052aa <__libc_init_array+0x1e>
 80052c4:	08005bd8 	.word	0x08005bd8
 80052c8:	08005bd8 	.word	0x08005bd8
 80052cc:	08005bd8 	.word	0x08005bd8
 80052d0:	08005bdc 	.word	0x08005bdc

080052d4 <memset>:
 80052d4:	4402      	add	r2, r0
 80052d6:	4603      	mov	r3, r0
 80052d8:	4293      	cmp	r3, r2
 80052da:	d100      	bne.n	80052de <memset+0xa>
 80052dc:	4770      	bx	lr
 80052de:	f803 1b01 	strb.w	r1, [r3], #1
 80052e2:	e7f9      	b.n	80052d8 <memset+0x4>

080052e4 <siprintf>:
 80052e4:	b40e      	push	{r1, r2, r3}
 80052e6:	b500      	push	{lr}
 80052e8:	b09c      	sub	sp, #112	; 0x70
 80052ea:	f44f 7102 	mov.w	r1, #520	; 0x208
 80052ee:	ab1d      	add	r3, sp, #116	; 0x74
 80052f0:	f8ad 1014 	strh.w	r1, [sp, #20]
 80052f4:	9002      	str	r0, [sp, #8]
 80052f6:	9006      	str	r0, [sp, #24]
 80052f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80052fc:	480a      	ldr	r0, [pc, #40]	; (8005328 <siprintf+0x44>)
 80052fe:	9104      	str	r1, [sp, #16]
 8005300:	9107      	str	r1, [sp, #28]
 8005302:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005306:	f853 2b04 	ldr.w	r2, [r3], #4
 800530a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800530e:	6800      	ldr	r0, [r0, #0]
 8005310:	9301      	str	r3, [sp, #4]
 8005312:	a902      	add	r1, sp, #8
 8005314:	f000 f866 	bl	80053e4 <_svfiprintf_r>
 8005318:	9b02      	ldr	r3, [sp, #8]
 800531a:	2200      	movs	r2, #0
 800531c:	701a      	strb	r2, [r3, #0]
 800531e:	b01c      	add	sp, #112	; 0x70
 8005320:	f85d eb04 	ldr.w	lr, [sp], #4
 8005324:	b003      	add	sp, #12
 8005326:	4770      	bx	lr
 8005328:	20000014 	.word	0x20000014

0800532c <__ssputs_r>:
 800532c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005330:	688e      	ldr	r6, [r1, #8]
 8005332:	429e      	cmp	r6, r3
 8005334:	4682      	mov	sl, r0
 8005336:	460c      	mov	r4, r1
 8005338:	4691      	mov	r9, r2
 800533a:	4698      	mov	r8, r3
 800533c:	d835      	bhi.n	80053aa <__ssputs_r+0x7e>
 800533e:	898a      	ldrh	r2, [r1, #12]
 8005340:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005344:	d031      	beq.n	80053aa <__ssputs_r+0x7e>
 8005346:	6825      	ldr	r5, [r4, #0]
 8005348:	6909      	ldr	r1, [r1, #16]
 800534a:	1a6f      	subs	r7, r5, r1
 800534c:	6965      	ldr	r5, [r4, #20]
 800534e:	2302      	movs	r3, #2
 8005350:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005354:	fb95 f5f3 	sdiv	r5, r5, r3
 8005358:	f108 0301 	add.w	r3, r8, #1
 800535c:	443b      	add	r3, r7
 800535e:	429d      	cmp	r5, r3
 8005360:	bf38      	it	cc
 8005362:	461d      	movcc	r5, r3
 8005364:	0553      	lsls	r3, r2, #21
 8005366:	d531      	bpl.n	80053cc <__ssputs_r+0xa0>
 8005368:	4629      	mov	r1, r5
 800536a:	f000 fb39 	bl	80059e0 <_malloc_r>
 800536e:	4606      	mov	r6, r0
 8005370:	b950      	cbnz	r0, 8005388 <__ssputs_r+0x5c>
 8005372:	230c      	movs	r3, #12
 8005374:	f8ca 3000 	str.w	r3, [sl]
 8005378:	89a3      	ldrh	r3, [r4, #12]
 800537a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800537e:	81a3      	strh	r3, [r4, #12]
 8005380:	f04f 30ff 	mov.w	r0, #4294967295
 8005384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005388:	463a      	mov	r2, r7
 800538a:	6921      	ldr	r1, [r4, #16]
 800538c:	f000 fab4 	bl	80058f8 <memcpy>
 8005390:	89a3      	ldrh	r3, [r4, #12]
 8005392:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005396:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800539a:	81a3      	strh	r3, [r4, #12]
 800539c:	6126      	str	r6, [r4, #16]
 800539e:	6165      	str	r5, [r4, #20]
 80053a0:	443e      	add	r6, r7
 80053a2:	1bed      	subs	r5, r5, r7
 80053a4:	6026      	str	r6, [r4, #0]
 80053a6:	60a5      	str	r5, [r4, #8]
 80053a8:	4646      	mov	r6, r8
 80053aa:	4546      	cmp	r6, r8
 80053ac:	bf28      	it	cs
 80053ae:	4646      	movcs	r6, r8
 80053b0:	4632      	mov	r2, r6
 80053b2:	4649      	mov	r1, r9
 80053b4:	6820      	ldr	r0, [r4, #0]
 80053b6:	f000 faaa 	bl	800590e <memmove>
 80053ba:	68a3      	ldr	r3, [r4, #8]
 80053bc:	1b9b      	subs	r3, r3, r6
 80053be:	60a3      	str	r3, [r4, #8]
 80053c0:	6823      	ldr	r3, [r4, #0]
 80053c2:	441e      	add	r6, r3
 80053c4:	6026      	str	r6, [r4, #0]
 80053c6:	2000      	movs	r0, #0
 80053c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053cc:	462a      	mov	r2, r5
 80053ce:	f000 fb65 	bl	8005a9c <_realloc_r>
 80053d2:	4606      	mov	r6, r0
 80053d4:	2800      	cmp	r0, #0
 80053d6:	d1e1      	bne.n	800539c <__ssputs_r+0x70>
 80053d8:	6921      	ldr	r1, [r4, #16]
 80053da:	4650      	mov	r0, sl
 80053dc:	f000 fab2 	bl	8005944 <_free_r>
 80053e0:	e7c7      	b.n	8005372 <__ssputs_r+0x46>
	...

080053e4 <_svfiprintf_r>:
 80053e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053e8:	b09d      	sub	sp, #116	; 0x74
 80053ea:	4680      	mov	r8, r0
 80053ec:	9303      	str	r3, [sp, #12]
 80053ee:	898b      	ldrh	r3, [r1, #12]
 80053f0:	061c      	lsls	r4, r3, #24
 80053f2:	460d      	mov	r5, r1
 80053f4:	4616      	mov	r6, r2
 80053f6:	d50f      	bpl.n	8005418 <_svfiprintf_r+0x34>
 80053f8:	690b      	ldr	r3, [r1, #16]
 80053fa:	b96b      	cbnz	r3, 8005418 <_svfiprintf_r+0x34>
 80053fc:	2140      	movs	r1, #64	; 0x40
 80053fe:	f000 faef 	bl	80059e0 <_malloc_r>
 8005402:	6028      	str	r0, [r5, #0]
 8005404:	6128      	str	r0, [r5, #16]
 8005406:	b928      	cbnz	r0, 8005414 <_svfiprintf_r+0x30>
 8005408:	230c      	movs	r3, #12
 800540a:	f8c8 3000 	str.w	r3, [r8]
 800540e:	f04f 30ff 	mov.w	r0, #4294967295
 8005412:	e0c5      	b.n	80055a0 <_svfiprintf_r+0x1bc>
 8005414:	2340      	movs	r3, #64	; 0x40
 8005416:	616b      	str	r3, [r5, #20]
 8005418:	2300      	movs	r3, #0
 800541a:	9309      	str	r3, [sp, #36]	; 0x24
 800541c:	2320      	movs	r3, #32
 800541e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005422:	2330      	movs	r3, #48	; 0x30
 8005424:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005428:	f04f 0b01 	mov.w	fp, #1
 800542c:	4637      	mov	r7, r6
 800542e:	463c      	mov	r4, r7
 8005430:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005434:	2b00      	cmp	r3, #0
 8005436:	d13c      	bne.n	80054b2 <_svfiprintf_r+0xce>
 8005438:	ebb7 0a06 	subs.w	sl, r7, r6
 800543c:	d00b      	beq.n	8005456 <_svfiprintf_r+0x72>
 800543e:	4653      	mov	r3, sl
 8005440:	4632      	mov	r2, r6
 8005442:	4629      	mov	r1, r5
 8005444:	4640      	mov	r0, r8
 8005446:	f7ff ff71 	bl	800532c <__ssputs_r>
 800544a:	3001      	adds	r0, #1
 800544c:	f000 80a3 	beq.w	8005596 <_svfiprintf_r+0x1b2>
 8005450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005452:	4453      	add	r3, sl
 8005454:	9309      	str	r3, [sp, #36]	; 0x24
 8005456:	783b      	ldrb	r3, [r7, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 809c 	beq.w	8005596 <_svfiprintf_r+0x1b2>
 800545e:	2300      	movs	r3, #0
 8005460:	f04f 32ff 	mov.w	r2, #4294967295
 8005464:	9304      	str	r3, [sp, #16]
 8005466:	9307      	str	r3, [sp, #28]
 8005468:	9205      	str	r2, [sp, #20]
 800546a:	9306      	str	r3, [sp, #24]
 800546c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005470:	931a      	str	r3, [sp, #104]	; 0x68
 8005472:	2205      	movs	r2, #5
 8005474:	7821      	ldrb	r1, [r4, #0]
 8005476:	4850      	ldr	r0, [pc, #320]	; (80055b8 <_svfiprintf_r+0x1d4>)
 8005478:	f7fa feca 	bl	8000210 <memchr>
 800547c:	1c67      	adds	r7, r4, #1
 800547e:	9b04      	ldr	r3, [sp, #16]
 8005480:	b9d8      	cbnz	r0, 80054ba <_svfiprintf_r+0xd6>
 8005482:	06d9      	lsls	r1, r3, #27
 8005484:	bf44      	itt	mi
 8005486:	2220      	movmi	r2, #32
 8005488:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800548c:	071a      	lsls	r2, r3, #28
 800548e:	bf44      	itt	mi
 8005490:	222b      	movmi	r2, #43	; 0x2b
 8005492:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005496:	7822      	ldrb	r2, [r4, #0]
 8005498:	2a2a      	cmp	r2, #42	; 0x2a
 800549a:	d016      	beq.n	80054ca <_svfiprintf_r+0xe6>
 800549c:	9a07      	ldr	r2, [sp, #28]
 800549e:	2100      	movs	r1, #0
 80054a0:	200a      	movs	r0, #10
 80054a2:	4627      	mov	r7, r4
 80054a4:	3401      	adds	r4, #1
 80054a6:	783b      	ldrb	r3, [r7, #0]
 80054a8:	3b30      	subs	r3, #48	; 0x30
 80054aa:	2b09      	cmp	r3, #9
 80054ac:	d951      	bls.n	8005552 <_svfiprintf_r+0x16e>
 80054ae:	b1c9      	cbz	r1, 80054e4 <_svfiprintf_r+0x100>
 80054b0:	e011      	b.n	80054d6 <_svfiprintf_r+0xf2>
 80054b2:	2b25      	cmp	r3, #37	; 0x25
 80054b4:	d0c0      	beq.n	8005438 <_svfiprintf_r+0x54>
 80054b6:	4627      	mov	r7, r4
 80054b8:	e7b9      	b.n	800542e <_svfiprintf_r+0x4a>
 80054ba:	4a3f      	ldr	r2, [pc, #252]	; (80055b8 <_svfiprintf_r+0x1d4>)
 80054bc:	1a80      	subs	r0, r0, r2
 80054be:	fa0b f000 	lsl.w	r0, fp, r0
 80054c2:	4318      	orrs	r0, r3
 80054c4:	9004      	str	r0, [sp, #16]
 80054c6:	463c      	mov	r4, r7
 80054c8:	e7d3      	b.n	8005472 <_svfiprintf_r+0x8e>
 80054ca:	9a03      	ldr	r2, [sp, #12]
 80054cc:	1d11      	adds	r1, r2, #4
 80054ce:	6812      	ldr	r2, [r2, #0]
 80054d0:	9103      	str	r1, [sp, #12]
 80054d2:	2a00      	cmp	r2, #0
 80054d4:	db01      	blt.n	80054da <_svfiprintf_r+0xf6>
 80054d6:	9207      	str	r2, [sp, #28]
 80054d8:	e004      	b.n	80054e4 <_svfiprintf_r+0x100>
 80054da:	4252      	negs	r2, r2
 80054dc:	f043 0302 	orr.w	r3, r3, #2
 80054e0:	9207      	str	r2, [sp, #28]
 80054e2:	9304      	str	r3, [sp, #16]
 80054e4:	783b      	ldrb	r3, [r7, #0]
 80054e6:	2b2e      	cmp	r3, #46	; 0x2e
 80054e8:	d10e      	bne.n	8005508 <_svfiprintf_r+0x124>
 80054ea:	787b      	ldrb	r3, [r7, #1]
 80054ec:	2b2a      	cmp	r3, #42	; 0x2a
 80054ee:	f107 0101 	add.w	r1, r7, #1
 80054f2:	d132      	bne.n	800555a <_svfiprintf_r+0x176>
 80054f4:	9b03      	ldr	r3, [sp, #12]
 80054f6:	1d1a      	adds	r2, r3, #4
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	9203      	str	r2, [sp, #12]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	bfb8      	it	lt
 8005500:	f04f 33ff 	movlt.w	r3, #4294967295
 8005504:	3702      	adds	r7, #2
 8005506:	9305      	str	r3, [sp, #20]
 8005508:	4c2c      	ldr	r4, [pc, #176]	; (80055bc <_svfiprintf_r+0x1d8>)
 800550a:	7839      	ldrb	r1, [r7, #0]
 800550c:	2203      	movs	r2, #3
 800550e:	4620      	mov	r0, r4
 8005510:	f7fa fe7e 	bl	8000210 <memchr>
 8005514:	b138      	cbz	r0, 8005526 <_svfiprintf_r+0x142>
 8005516:	2340      	movs	r3, #64	; 0x40
 8005518:	1b00      	subs	r0, r0, r4
 800551a:	fa03 f000 	lsl.w	r0, r3, r0
 800551e:	9b04      	ldr	r3, [sp, #16]
 8005520:	4303      	orrs	r3, r0
 8005522:	9304      	str	r3, [sp, #16]
 8005524:	3701      	adds	r7, #1
 8005526:	7839      	ldrb	r1, [r7, #0]
 8005528:	4825      	ldr	r0, [pc, #148]	; (80055c0 <_svfiprintf_r+0x1dc>)
 800552a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800552e:	2206      	movs	r2, #6
 8005530:	1c7e      	adds	r6, r7, #1
 8005532:	f7fa fe6d 	bl	8000210 <memchr>
 8005536:	2800      	cmp	r0, #0
 8005538:	d035      	beq.n	80055a6 <_svfiprintf_r+0x1c2>
 800553a:	4b22      	ldr	r3, [pc, #136]	; (80055c4 <_svfiprintf_r+0x1e0>)
 800553c:	b9fb      	cbnz	r3, 800557e <_svfiprintf_r+0x19a>
 800553e:	9b03      	ldr	r3, [sp, #12]
 8005540:	3307      	adds	r3, #7
 8005542:	f023 0307 	bic.w	r3, r3, #7
 8005546:	3308      	adds	r3, #8
 8005548:	9303      	str	r3, [sp, #12]
 800554a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800554c:	444b      	add	r3, r9
 800554e:	9309      	str	r3, [sp, #36]	; 0x24
 8005550:	e76c      	b.n	800542c <_svfiprintf_r+0x48>
 8005552:	fb00 3202 	mla	r2, r0, r2, r3
 8005556:	2101      	movs	r1, #1
 8005558:	e7a3      	b.n	80054a2 <_svfiprintf_r+0xbe>
 800555a:	2300      	movs	r3, #0
 800555c:	9305      	str	r3, [sp, #20]
 800555e:	4618      	mov	r0, r3
 8005560:	240a      	movs	r4, #10
 8005562:	460f      	mov	r7, r1
 8005564:	3101      	adds	r1, #1
 8005566:	783a      	ldrb	r2, [r7, #0]
 8005568:	3a30      	subs	r2, #48	; 0x30
 800556a:	2a09      	cmp	r2, #9
 800556c:	d903      	bls.n	8005576 <_svfiprintf_r+0x192>
 800556e:	2b00      	cmp	r3, #0
 8005570:	d0ca      	beq.n	8005508 <_svfiprintf_r+0x124>
 8005572:	9005      	str	r0, [sp, #20]
 8005574:	e7c8      	b.n	8005508 <_svfiprintf_r+0x124>
 8005576:	fb04 2000 	mla	r0, r4, r0, r2
 800557a:	2301      	movs	r3, #1
 800557c:	e7f1      	b.n	8005562 <_svfiprintf_r+0x17e>
 800557e:	ab03      	add	r3, sp, #12
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	462a      	mov	r2, r5
 8005584:	4b10      	ldr	r3, [pc, #64]	; (80055c8 <_svfiprintf_r+0x1e4>)
 8005586:	a904      	add	r1, sp, #16
 8005588:	4640      	mov	r0, r8
 800558a:	f3af 8000 	nop.w
 800558e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005592:	4681      	mov	r9, r0
 8005594:	d1d9      	bne.n	800554a <_svfiprintf_r+0x166>
 8005596:	89ab      	ldrh	r3, [r5, #12]
 8005598:	065b      	lsls	r3, r3, #25
 800559a:	f53f af38 	bmi.w	800540e <_svfiprintf_r+0x2a>
 800559e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055a0:	b01d      	add	sp, #116	; 0x74
 80055a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055a6:	ab03      	add	r3, sp, #12
 80055a8:	9300      	str	r3, [sp, #0]
 80055aa:	462a      	mov	r2, r5
 80055ac:	4b06      	ldr	r3, [pc, #24]	; (80055c8 <_svfiprintf_r+0x1e4>)
 80055ae:	a904      	add	r1, sp, #16
 80055b0:	4640      	mov	r0, r8
 80055b2:	f000 f881 	bl	80056b8 <_printf_i>
 80055b6:	e7ea      	b.n	800558e <_svfiprintf_r+0x1aa>
 80055b8:	08005b9c 	.word	0x08005b9c
 80055bc:	08005ba2 	.word	0x08005ba2
 80055c0:	08005ba6 	.word	0x08005ba6
 80055c4:	00000000 	.word	0x00000000
 80055c8:	0800532d 	.word	0x0800532d

080055cc <_printf_common>:
 80055cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055d0:	4691      	mov	r9, r2
 80055d2:	461f      	mov	r7, r3
 80055d4:	688a      	ldr	r2, [r1, #8]
 80055d6:	690b      	ldr	r3, [r1, #16]
 80055d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80055dc:	4293      	cmp	r3, r2
 80055de:	bfb8      	it	lt
 80055e0:	4613      	movlt	r3, r2
 80055e2:	f8c9 3000 	str.w	r3, [r9]
 80055e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80055ea:	4606      	mov	r6, r0
 80055ec:	460c      	mov	r4, r1
 80055ee:	b112      	cbz	r2, 80055f6 <_printf_common+0x2a>
 80055f0:	3301      	adds	r3, #1
 80055f2:	f8c9 3000 	str.w	r3, [r9]
 80055f6:	6823      	ldr	r3, [r4, #0]
 80055f8:	0699      	lsls	r1, r3, #26
 80055fa:	bf42      	ittt	mi
 80055fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005600:	3302      	addmi	r3, #2
 8005602:	f8c9 3000 	strmi.w	r3, [r9]
 8005606:	6825      	ldr	r5, [r4, #0]
 8005608:	f015 0506 	ands.w	r5, r5, #6
 800560c:	d107      	bne.n	800561e <_printf_common+0x52>
 800560e:	f104 0a19 	add.w	sl, r4, #25
 8005612:	68e3      	ldr	r3, [r4, #12]
 8005614:	f8d9 2000 	ldr.w	r2, [r9]
 8005618:	1a9b      	subs	r3, r3, r2
 800561a:	429d      	cmp	r5, r3
 800561c:	db29      	blt.n	8005672 <_printf_common+0xa6>
 800561e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005622:	6822      	ldr	r2, [r4, #0]
 8005624:	3300      	adds	r3, #0
 8005626:	bf18      	it	ne
 8005628:	2301      	movne	r3, #1
 800562a:	0692      	lsls	r2, r2, #26
 800562c:	d42e      	bmi.n	800568c <_printf_common+0xc0>
 800562e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005632:	4639      	mov	r1, r7
 8005634:	4630      	mov	r0, r6
 8005636:	47c0      	blx	r8
 8005638:	3001      	adds	r0, #1
 800563a:	d021      	beq.n	8005680 <_printf_common+0xb4>
 800563c:	6823      	ldr	r3, [r4, #0]
 800563e:	68e5      	ldr	r5, [r4, #12]
 8005640:	f8d9 2000 	ldr.w	r2, [r9]
 8005644:	f003 0306 	and.w	r3, r3, #6
 8005648:	2b04      	cmp	r3, #4
 800564a:	bf08      	it	eq
 800564c:	1aad      	subeq	r5, r5, r2
 800564e:	68a3      	ldr	r3, [r4, #8]
 8005650:	6922      	ldr	r2, [r4, #16]
 8005652:	bf0c      	ite	eq
 8005654:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005658:	2500      	movne	r5, #0
 800565a:	4293      	cmp	r3, r2
 800565c:	bfc4      	itt	gt
 800565e:	1a9b      	subgt	r3, r3, r2
 8005660:	18ed      	addgt	r5, r5, r3
 8005662:	f04f 0900 	mov.w	r9, #0
 8005666:	341a      	adds	r4, #26
 8005668:	454d      	cmp	r5, r9
 800566a:	d11b      	bne.n	80056a4 <_printf_common+0xd8>
 800566c:	2000      	movs	r0, #0
 800566e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005672:	2301      	movs	r3, #1
 8005674:	4652      	mov	r2, sl
 8005676:	4639      	mov	r1, r7
 8005678:	4630      	mov	r0, r6
 800567a:	47c0      	blx	r8
 800567c:	3001      	adds	r0, #1
 800567e:	d103      	bne.n	8005688 <_printf_common+0xbc>
 8005680:	f04f 30ff 	mov.w	r0, #4294967295
 8005684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005688:	3501      	adds	r5, #1
 800568a:	e7c2      	b.n	8005612 <_printf_common+0x46>
 800568c:	18e1      	adds	r1, r4, r3
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	2030      	movs	r0, #48	; 0x30
 8005692:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005696:	4422      	add	r2, r4
 8005698:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800569c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80056a0:	3302      	adds	r3, #2
 80056a2:	e7c4      	b.n	800562e <_printf_common+0x62>
 80056a4:	2301      	movs	r3, #1
 80056a6:	4622      	mov	r2, r4
 80056a8:	4639      	mov	r1, r7
 80056aa:	4630      	mov	r0, r6
 80056ac:	47c0      	blx	r8
 80056ae:	3001      	adds	r0, #1
 80056b0:	d0e6      	beq.n	8005680 <_printf_common+0xb4>
 80056b2:	f109 0901 	add.w	r9, r9, #1
 80056b6:	e7d7      	b.n	8005668 <_printf_common+0x9c>

080056b8 <_printf_i>:
 80056b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80056bc:	4617      	mov	r7, r2
 80056be:	7e0a      	ldrb	r2, [r1, #24]
 80056c0:	b085      	sub	sp, #20
 80056c2:	2a6e      	cmp	r2, #110	; 0x6e
 80056c4:	4698      	mov	r8, r3
 80056c6:	4606      	mov	r6, r0
 80056c8:	460c      	mov	r4, r1
 80056ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80056cc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80056d0:	f000 80bc 	beq.w	800584c <_printf_i+0x194>
 80056d4:	d81a      	bhi.n	800570c <_printf_i+0x54>
 80056d6:	2a63      	cmp	r2, #99	; 0x63
 80056d8:	d02e      	beq.n	8005738 <_printf_i+0x80>
 80056da:	d80a      	bhi.n	80056f2 <_printf_i+0x3a>
 80056dc:	2a00      	cmp	r2, #0
 80056de:	f000 80c8 	beq.w	8005872 <_printf_i+0x1ba>
 80056e2:	2a58      	cmp	r2, #88	; 0x58
 80056e4:	f000 808a 	beq.w	80057fc <_printf_i+0x144>
 80056e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056ec:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80056f0:	e02a      	b.n	8005748 <_printf_i+0x90>
 80056f2:	2a64      	cmp	r2, #100	; 0x64
 80056f4:	d001      	beq.n	80056fa <_printf_i+0x42>
 80056f6:	2a69      	cmp	r2, #105	; 0x69
 80056f8:	d1f6      	bne.n	80056e8 <_printf_i+0x30>
 80056fa:	6821      	ldr	r1, [r4, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005702:	d023      	beq.n	800574c <_printf_i+0x94>
 8005704:	1d11      	adds	r1, r2, #4
 8005706:	6019      	str	r1, [r3, #0]
 8005708:	6813      	ldr	r3, [r2, #0]
 800570a:	e027      	b.n	800575c <_printf_i+0xa4>
 800570c:	2a73      	cmp	r2, #115	; 0x73
 800570e:	f000 80b4 	beq.w	800587a <_printf_i+0x1c2>
 8005712:	d808      	bhi.n	8005726 <_printf_i+0x6e>
 8005714:	2a6f      	cmp	r2, #111	; 0x6f
 8005716:	d02a      	beq.n	800576e <_printf_i+0xb6>
 8005718:	2a70      	cmp	r2, #112	; 0x70
 800571a:	d1e5      	bne.n	80056e8 <_printf_i+0x30>
 800571c:	680a      	ldr	r2, [r1, #0]
 800571e:	f042 0220 	orr.w	r2, r2, #32
 8005722:	600a      	str	r2, [r1, #0]
 8005724:	e003      	b.n	800572e <_printf_i+0x76>
 8005726:	2a75      	cmp	r2, #117	; 0x75
 8005728:	d021      	beq.n	800576e <_printf_i+0xb6>
 800572a:	2a78      	cmp	r2, #120	; 0x78
 800572c:	d1dc      	bne.n	80056e8 <_printf_i+0x30>
 800572e:	2278      	movs	r2, #120	; 0x78
 8005730:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005734:	496e      	ldr	r1, [pc, #440]	; (80058f0 <_printf_i+0x238>)
 8005736:	e064      	b.n	8005802 <_printf_i+0x14a>
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800573e:	1d11      	adds	r1, r2, #4
 8005740:	6019      	str	r1, [r3, #0]
 8005742:	6813      	ldr	r3, [r2, #0]
 8005744:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005748:	2301      	movs	r3, #1
 800574a:	e0a3      	b.n	8005894 <_printf_i+0x1dc>
 800574c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005750:	f102 0104 	add.w	r1, r2, #4
 8005754:	6019      	str	r1, [r3, #0]
 8005756:	d0d7      	beq.n	8005708 <_printf_i+0x50>
 8005758:	f9b2 3000 	ldrsh.w	r3, [r2]
 800575c:	2b00      	cmp	r3, #0
 800575e:	da03      	bge.n	8005768 <_printf_i+0xb0>
 8005760:	222d      	movs	r2, #45	; 0x2d
 8005762:	425b      	negs	r3, r3
 8005764:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005768:	4962      	ldr	r1, [pc, #392]	; (80058f4 <_printf_i+0x23c>)
 800576a:	220a      	movs	r2, #10
 800576c:	e017      	b.n	800579e <_printf_i+0xe6>
 800576e:	6820      	ldr	r0, [r4, #0]
 8005770:	6819      	ldr	r1, [r3, #0]
 8005772:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005776:	d003      	beq.n	8005780 <_printf_i+0xc8>
 8005778:	1d08      	adds	r0, r1, #4
 800577a:	6018      	str	r0, [r3, #0]
 800577c:	680b      	ldr	r3, [r1, #0]
 800577e:	e006      	b.n	800578e <_printf_i+0xd6>
 8005780:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005784:	f101 0004 	add.w	r0, r1, #4
 8005788:	6018      	str	r0, [r3, #0]
 800578a:	d0f7      	beq.n	800577c <_printf_i+0xc4>
 800578c:	880b      	ldrh	r3, [r1, #0]
 800578e:	4959      	ldr	r1, [pc, #356]	; (80058f4 <_printf_i+0x23c>)
 8005790:	2a6f      	cmp	r2, #111	; 0x6f
 8005792:	bf14      	ite	ne
 8005794:	220a      	movne	r2, #10
 8005796:	2208      	moveq	r2, #8
 8005798:	2000      	movs	r0, #0
 800579a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800579e:	6865      	ldr	r5, [r4, #4]
 80057a0:	60a5      	str	r5, [r4, #8]
 80057a2:	2d00      	cmp	r5, #0
 80057a4:	f2c0 809c 	blt.w	80058e0 <_printf_i+0x228>
 80057a8:	6820      	ldr	r0, [r4, #0]
 80057aa:	f020 0004 	bic.w	r0, r0, #4
 80057ae:	6020      	str	r0, [r4, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d13f      	bne.n	8005834 <_printf_i+0x17c>
 80057b4:	2d00      	cmp	r5, #0
 80057b6:	f040 8095 	bne.w	80058e4 <_printf_i+0x22c>
 80057ba:	4675      	mov	r5, lr
 80057bc:	2a08      	cmp	r2, #8
 80057be:	d10b      	bne.n	80057d8 <_printf_i+0x120>
 80057c0:	6823      	ldr	r3, [r4, #0]
 80057c2:	07da      	lsls	r2, r3, #31
 80057c4:	d508      	bpl.n	80057d8 <_printf_i+0x120>
 80057c6:	6923      	ldr	r3, [r4, #16]
 80057c8:	6862      	ldr	r2, [r4, #4]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	bfde      	ittt	le
 80057ce:	2330      	movle	r3, #48	; 0x30
 80057d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80057d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80057d8:	ebae 0305 	sub.w	r3, lr, r5
 80057dc:	6123      	str	r3, [r4, #16]
 80057de:	f8cd 8000 	str.w	r8, [sp]
 80057e2:	463b      	mov	r3, r7
 80057e4:	aa03      	add	r2, sp, #12
 80057e6:	4621      	mov	r1, r4
 80057e8:	4630      	mov	r0, r6
 80057ea:	f7ff feef 	bl	80055cc <_printf_common>
 80057ee:	3001      	adds	r0, #1
 80057f0:	d155      	bne.n	800589e <_printf_i+0x1e6>
 80057f2:	f04f 30ff 	mov.w	r0, #4294967295
 80057f6:	b005      	add	sp, #20
 80057f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80057fc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005800:	493c      	ldr	r1, [pc, #240]	; (80058f4 <_printf_i+0x23c>)
 8005802:	6822      	ldr	r2, [r4, #0]
 8005804:	6818      	ldr	r0, [r3, #0]
 8005806:	f012 0f80 	tst.w	r2, #128	; 0x80
 800580a:	f100 0504 	add.w	r5, r0, #4
 800580e:	601d      	str	r5, [r3, #0]
 8005810:	d001      	beq.n	8005816 <_printf_i+0x15e>
 8005812:	6803      	ldr	r3, [r0, #0]
 8005814:	e002      	b.n	800581c <_printf_i+0x164>
 8005816:	0655      	lsls	r5, r2, #25
 8005818:	d5fb      	bpl.n	8005812 <_printf_i+0x15a>
 800581a:	8803      	ldrh	r3, [r0, #0]
 800581c:	07d0      	lsls	r0, r2, #31
 800581e:	bf44      	itt	mi
 8005820:	f042 0220 	orrmi.w	r2, r2, #32
 8005824:	6022      	strmi	r2, [r4, #0]
 8005826:	b91b      	cbnz	r3, 8005830 <_printf_i+0x178>
 8005828:	6822      	ldr	r2, [r4, #0]
 800582a:	f022 0220 	bic.w	r2, r2, #32
 800582e:	6022      	str	r2, [r4, #0]
 8005830:	2210      	movs	r2, #16
 8005832:	e7b1      	b.n	8005798 <_printf_i+0xe0>
 8005834:	4675      	mov	r5, lr
 8005836:	fbb3 f0f2 	udiv	r0, r3, r2
 800583a:	fb02 3310 	mls	r3, r2, r0, r3
 800583e:	5ccb      	ldrb	r3, [r1, r3]
 8005840:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005844:	4603      	mov	r3, r0
 8005846:	2800      	cmp	r0, #0
 8005848:	d1f5      	bne.n	8005836 <_printf_i+0x17e>
 800584a:	e7b7      	b.n	80057bc <_printf_i+0x104>
 800584c:	6808      	ldr	r0, [r1, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	6949      	ldr	r1, [r1, #20]
 8005852:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005856:	d004      	beq.n	8005862 <_printf_i+0x1aa>
 8005858:	1d10      	adds	r0, r2, #4
 800585a:	6018      	str	r0, [r3, #0]
 800585c:	6813      	ldr	r3, [r2, #0]
 800585e:	6019      	str	r1, [r3, #0]
 8005860:	e007      	b.n	8005872 <_printf_i+0x1ba>
 8005862:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005866:	f102 0004 	add.w	r0, r2, #4
 800586a:	6018      	str	r0, [r3, #0]
 800586c:	6813      	ldr	r3, [r2, #0]
 800586e:	d0f6      	beq.n	800585e <_printf_i+0x1a6>
 8005870:	8019      	strh	r1, [r3, #0]
 8005872:	2300      	movs	r3, #0
 8005874:	6123      	str	r3, [r4, #16]
 8005876:	4675      	mov	r5, lr
 8005878:	e7b1      	b.n	80057de <_printf_i+0x126>
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	1d11      	adds	r1, r2, #4
 800587e:	6019      	str	r1, [r3, #0]
 8005880:	6815      	ldr	r5, [r2, #0]
 8005882:	6862      	ldr	r2, [r4, #4]
 8005884:	2100      	movs	r1, #0
 8005886:	4628      	mov	r0, r5
 8005888:	f7fa fcc2 	bl	8000210 <memchr>
 800588c:	b108      	cbz	r0, 8005892 <_printf_i+0x1da>
 800588e:	1b40      	subs	r0, r0, r5
 8005890:	6060      	str	r0, [r4, #4]
 8005892:	6863      	ldr	r3, [r4, #4]
 8005894:	6123      	str	r3, [r4, #16]
 8005896:	2300      	movs	r3, #0
 8005898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800589c:	e79f      	b.n	80057de <_printf_i+0x126>
 800589e:	6923      	ldr	r3, [r4, #16]
 80058a0:	462a      	mov	r2, r5
 80058a2:	4639      	mov	r1, r7
 80058a4:	4630      	mov	r0, r6
 80058a6:	47c0      	blx	r8
 80058a8:	3001      	adds	r0, #1
 80058aa:	d0a2      	beq.n	80057f2 <_printf_i+0x13a>
 80058ac:	6823      	ldr	r3, [r4, #0]
 80058ae:	079b      	lsls	r3, r3, #30
 80058b0:	d507      	bpl.n	80058c2 <_printf_i+0x20a>
 80058b2:	2500      	movs	r5, #0
 80058b4:	f104 0919 	add.w	r9, r4, #25
 80058b8:	68e3      	ldr	r3, [r4, #12]
 80058ba:	9a03      	ldr	r2, [sp, #12]
 80058bc:	1a9b      	subs	r3, r3, r2
 80058be:	429d      	cmp	r5, r3
 80058c0:	db05      	blt.n	80058ce <_printf_i+0x216>
 80058c2:	68e0      	ldr	r0, [r4, #12]
 80058c4:	9b03      	ldr	r3, [sp, #12]
 80058c6:	4298      	cmp	r0, r3
 80058c8:	bfb8      	it	lt
 80058ca:	4618      	movlt	r0, r3
 80058cc:	e793      	b.n	80057f6 <_printf_i+0x13e>
 80058ce:	2301      	movs	r3, #1
 80058d0:	464a      	mov	r2, r9
 80058d2:	4639      	mov	r1, r7
 80058d4:	4630      	mov	r0, r6
 80058d6:	47c0      	blx	r8
 80058d8:	3001      	adds	r0, #1
 80058da:	d08a      	beq.n	80057f2 <_printf_i+0x13a>
 80058dc:	3501      	adds	r5, #1
 80058de:	e7eb      	b.n	80058b8 <_printf_i+0x200>
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1a7      	bne.n	8005834 <_printf_i+0x17c>
 80058e4:	780b      	ldrb	r3, [r1, #0]
 80058e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058ee:	e765      	b.n	80057bc <_printf_i+0x104>
 80058f0:	08005bbe 	.word	0x08005bbe
 80058f4:	08005bad 	.word	0x08005bad

080058f8 <memcpy>:
 80058f8:	b510      	push	{r4, lr}
 80058fa:	1e43      	subs	r3, r0, #1
 80058fc:	440a      	add	r2, r1
 80058fe:	4291      	cmp	r1, r2
 8005900:	d100      	bne.n	8005904 <memcpy+0xc>
 8005902:	bd10      	pop	{r4, pc}
 8005904:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005908:	f803 4f01 	strb.w	r4, [r3, #1]!
 800590c:	e7f7      	b.n	80058fe <memcpy+0x6>

0800590e <memmove>:
 800590e:	4288      	cmp	r0, r1
 8005910:	b510      	push	{r4, lr}
 8005912:	eb01 0302 	add.w	r3, r1, r2
 8005916:	d803      	bhi.n	8005920 <memmove+0x12>
 8005918:	1e42      	subs	r2, r0, #1
 800591a:	4299      	cmp	r1, r3
 800591c:	d10c      	bne.n	8005938 <memmove+0x2a>
 800591e:	bd10      	pop	{r4, pc}
 8005920:	4298      	cmp	r0, r3
 8005922:	d2f9      	bcs.n	8005918 <memmove+0xa>
 8005924:	1881      	adds	r1, r0, r2
 8005926:	1ad2      	subs	r2, r2, r3
 8005928:	42d3      	cmn	r3, r2
 800592a:	d100      	bne.n	800592e <memmove+0x20>
 800592c:	bd10      	pop	{r4, pc}
 800592e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005932:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005936:	e7f7      	b.n	8005928 <memmove+0x1a>
 8005938:	f811 4b01 	ldrb.w	r4, [r1], #1
 800593c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005940:	e7eb      	b.n	800591a <memmove+0xc>
	...

08005944 <_free_r>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4605      	mov	r5, r0
 8005948:	2900      	cmp	r1, #0
 800594a:	d045      	beq.n	80059d8 <_free_r+0x94>
 800594c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005950:	1f0c      	subs	r4, r1, #4
 8005952:	2b00      	cmp	r3, #0
 8005954:	bfb8      	it	lt
 8005956:	18e4      	addlt	r4, r4, r3
 8005958:	f000 f8d6 	bl	8005b08 <__malloc_lock>
 800595c:	4a1f      	ldr	r2, [pc, #124]	; (80059dc <_free_r+0x98>)
 800595e:	6813      	ldr	r3, [r2, #0]
 8005960:	4610      	mov	r0, r2
 8005962:	b933      	cbnz	r3, 8005972 <_free_r+0x2e>
 8005964:	6063      	str	r3, [r4, #4]
 8005966:	6014      	str	r4, [r2, #0]
 8005968:	4628      	mov	r0, r5
 800596a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800596e:	f000 b8cc 	b.w	8005b0a <__malloc_unlock>
 8005972:	42a3      	cmp	r3, r4
 8005974:	d90c      	bls.n	8005990 <_free_r+0x4c>
 8005976:	6821      	ldr	r1, [r4, #0]
 8005978:	1862      	adds	r2, r4, r1
 800597a:	4293      	cmp	r3, r2
 800597c:	bf04      	itt	eq
 800597e:	681a      	ldreq	r2, [r3, #0]
 8005980:	685b      	ldreq	r3, [r3, #4]
 8005982:	6063      	str	r3, [r4, #4]
 8005984:	bf04      	itt	eq
 8005986:	1852      	addeq	r2, r2, r1
 8005988:	6022      	streq	r2, [r4, #0]
 800598a:	6004      	str	r4, [r0, #0]
 800598c:	e7ec      	b.n	8005968 <_free_r+0x24>
 800598e:	4613      	mov	r3, r2
 8005990:	685a      	ldr	r2, [r3, #4]
 8005992:	b10a      	cbz	r2, 8005998 <_free_r+0x54>
 8005994:	42a2      	cmp	r2, r4
 8005996:	d9fa      	bls.n	800598e <_free_r+0x4a>
 8005998:	6819      	ldr	r1, [r3, #0]
 800599a:	1858      	adds	r0, r3, r1
 800599c:	42a0      	cmp	r0, r4
 800599e:	d10b      	bne.n	80059b8 <_free_r+0x74>
 80059a0:	6820      	ldr	r0, [r4, #0]
 80059a2:	4401      	add	r1, r0
 80059a4:	1858      	adds	r0, r3, r1
 80059a6:	4282      	cmp	r2, r0
 80059a8:	6019      	str	r1, [r3, #0]
 80059aa:	d1dd      	bne.n	8005968 <_free_r+0x24>
 80059ac:	6810      	ldr	r0, [r2, #0]
 80059ae:	6852      	ldr	r2, [r2, #4]
 80059b0:	605a      	str	r2, [r3, #4]
 80059b2:	4401      	add	r1, r0
 80059b4:	6019      	str	r1, [r3, #0]
 80059b6:	e7d7      	b.n	8005968 <_free_r+0x24>
 80059b8:	d902      	bls.n	80059c0 <_free_r+0x7c>
 80059ba:	230c      	movs	r3, #12
 80059bc:	602b      	str	r3, [r5, #0]
 80059be:	e7d3      	b.n	8005968 <_free_r+0x24>
 80059c0:	6820      	ldr	r0, [r4, #0]
 80059c2:	1821      	adds	r1, r4, r0
 80059c4:	428a      	cmp	r2, r1
 80059c6:	bf04      	itt	eq
 80059c8:	6811      	ldreq	r1, [r2, #0]
 80059ca:	6852      	ldreq	r2, [r2, #4]
 80059cc:	6062      	str	r2, [r4, #4]
 80059ce:	bf04      	itt	eq
 80059d0:	1809      	addeq	r1, r1, r0
 80059d2:	6021      	streq	r1, [r4, #0]
 80059d4:	605c      	str	r4, [r3, #4]
 80059d6:	e7c7      	b.n	8005968 <_free_r+0x24>
 80059d8:	bd38      	pop	{r3, r4, r5, pc}
 80059da:	bf00      	nop
 80059dc:	200000b4 	.word	0x200000b4

080059e0 <_malloc_r>:
 80059e0:	b570      	push	{r4, r5, r6, lr}
 80059e2:	1ccd      	adds	r5, r1, #3
 80059e4:	f025 0503 	bic.w	r5, r5, #3
 80059e8:	3508      	adds	r5, #8
 80059ea:	2d0c      	cmp	r5, #12
 80059ec:	bf38      	it	cc
 80059ee:	250c      	movcc	r5, #12
 80059f0:	2d00      	cmp	r5, #0
 80059f2:	4606      	mov	r6, r0
 80059f4:	db01      	blt.n	80059fa <_malloc_r+0x1a>
 80059f6:	42a9      	cmp	r1, r5
 80059f8:	d903      	bls.n	8005a02 <_malloc_r+0x22>
 80059fa:	230c      	movs	r3, #12
 80059fc:	6033      	str	r3, [r6, #0]
 80059fe:	2000      	movs	r0, #0
 8005a00:	bd70      	pop	{r4, r5, r6, pc}
 8005a02:	f000 f881 	bl	8005b08 <__malloc_lock>
 8005a06:	4a23      	ldr	r2, [pc, #140]	; (8005a94 <_malloc_r+0xb4>)
 8005a08:	6814      	ldr	r4, [r2, #0]
 8005a0a:	4621      	mov	r1, r4
 8005a0c:	b991      	cbnz	r1, 8005a34 <_malloc_r+0x54>
 8005a0e:	4c22      	ldr	r4, [pc, #136]	; (8005a98 <_malloc_r+0xb8>)
 8005a10:	6823      	ldr	r3, [r4, #0]
 8005a12:	b91b      	cbnz	r3, 8005a1c <_malloc_r+0x3c>
 8005a14:	4630      	mov	r0, r6
 8005a16:	f000 f867 	bl	8005ae8 <_sbrk_r>
 8005a1a:	6020      	str	r0, [r4, #0]
 8005a1c:	4629      	mov	r1, r5
 8005a1e:	4630      	mov	r0, r6
 8005a20:	f000 f862 	bl	8005ae8 <_sbrk_r>
 8005a24:	1c43      	adds	r3, r0, #1
 8005a26:	d126      	bne.n	8005a76 <_malloc_r+0x96>
 8005a28:	230c      	movs	r3, #12
 8005a2a:	6033      	str	r3, [r6, #0]
 8005a2c:	4630      	mov	r0, r6
 8005a2e:	f000 f86c 	bl	8005b0a <__malloc_unlock>
 8005a32:	e7e4      	b.n	80059fe <_malloc_r+0x1e>
 8005a34:	680b      	ldr	r3, [r1, #0]
 8005a36:	1b5b      	subs	r3, r3, r5
 8005a38:	d41a      	bmi.n	8005a70 <_malloc_r+0x90>
 8005a3a:	2b0b      	cmp	r3, #11
 8005a3c:	d90f      	bls.n	8005a5e <_malloc_r+0x7e>
 8005a3e:	600b      	str	r3, [r1, #0]
 8005a40:	50cd      	str	r5, [r1, r3]
 8005a42:	18cc      	adds	r4, r1, r3
 8005a44:	4630      	mov	r0, r6
 8005a46:	f000 f860 	bl	8005b0a <__malloc_unlock>
 8005a4a:	f104 000b 	add.w	r0, r4, #11
 8005a4e:	1d23      	adds	r3, r4, #4
 8005a50:	f020 0007 	bic.w	r0, r0, #7
 8005a54:	1ac3      	subs	r3, r0, r3
 8005a56:	d01b      	beq.n	8005a90 <_malloc_r+0xb0>
 8005a58:	425a      	negs	r2, r3
 8005a5a:	50e2      	str	r2, [r4, r3]
 8005a5c:	bd70      	pop	{r4, r5, r6, pc}
 8005a5e:	428c      	cmp	r4, r1
 8005a60:	bf0d      	iteet	eq
 8005a62:	6863      	ldreq	r3, [r4, #4]
 8005a64:	684b      	ldrne	r3, [r1, #4]
 8005a66:	6063      	strne	r3, [r4, #4]
 8005a68:	6013      	streq	r3, [r2, #0]
 8005a6a:	bf18      	it	ne
 8005a6c:	460c      	movne	r4, r1
 8005a6e:	e7e9      	b.n	8005a44 <_malloc_r+0x64>
 8005a70:	460c      	mov	r4, r1
 8005a72:	6849      	ldr	r1, [r1, #4]
 8005a74:	e7ca      	b.n	8005a0c <_malloc_r+0x2c>
 8005a76:	1cc4      	adds	r4, r0, #3
 8005a78:	f024 0403 	bic.w	r4, r4, #3
 8005a7c:	42a0      	cmp	r0, r4
 8005a7e:	d005      	beq.n	8005a8c <_malloc_r+0xac>
 8005a80:	1a21      	subs	r1, r4, r0
 8005a82:	4630      	mov	r0, r6
 8005a84:	f000 f830 	bl	8005ae8 <_sbrk_r>
 8005a88:	3001      	adds	r0, #1
 8005a8a:	d0cd      	beq.n	8005a28 <_malloc_r+0x48>
 8005a8c:	6025      	str	r5, [r4, #0]
 8005a8e:	e7d9      	b.n	8005a44 <_malloc_r+0x64>
 8005a90:	bd70      	pop	{r4, r5, r6, pc}
 8005a92:	bf00      	nop
 8005a94:	200000b4 	.word	0x200000b4
 8005a98:	200000b8 	.word	0x200000b8

08005a9c <_realloc_r>:
 8005a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a9e:	4607      	mov	r7, r0
 8005aa0:	4614      	mov	r4, r2
 8005aa2:	460e      	mov	r6, r1
 8005aa4:	b921      	cbnz	r1, 8005ab0 <_realloc_r+0x14>
 8005aa6:	4611      	mov	r1, r2
 8005aa8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005aac:	f7ff bf98 	b.w	80059e0 <_malloc_r>
 8005ab0:	b922      	cbnz	r2, 8005abc <_realloc_r+0x20>
 8005ab2:	f7ff ff47 	bl	8005944 <_free_r>
 8005ab6:	4625      	mov	r5, r4
 8005ab8:	4628      	mov	r0, r5
 8005aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005abc:	f000 f826 	bl	8005b0c <_malloc_usable_size_r>
 8005ac0:	4284      	cmp	r4, r0
 8005ac2:	d90f      	bls.n	8005ae4 <_realloc_r+0x48>
 8005ac4:	4621      	mov	r1, r4
 8005ac6:	4638      	mov	r0, r7
 8005ac8:	f7ff ff8a 	bl	80059e0 <_malloc_r>
 8005acc:	4605      	mov	r5, r0
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	d0f2      	beq.n	8005ab8 <_realloc_r+0x1c>
 8005ad2:	4631      	mov	r1, r6
 8005ad4:	4622      	mov	r2, r4
 8005ad6:	f7ff ff0f 	bl	80058f8 <memcpy>
 8005ada:	4631      	mov	r1, r6
 8005adc:	4638      	mov	r0, r7
 8005ade:	f7ff ff31 	bl	8005944 <_free_r>
 8005ae2:	e7e9      	b.n	8005ab8 <_realloc_r+0x1c>
 8005ae4:	4635      	mov	r5, r6
 8005ae6:	e7e7      	b.n	8005ab8 <_realloc_r+0x1c>

08005ae8 <_sbrk_r>:
 8005ae8:	b538      	push	{r3, r4, r5, lr}
 8005aea:	4c06      	ldr	r4, [pc, #24]	; (8005b04 <_sbrk_r+0x1c>)
 8005aec:	2300      	movs	r3, #0
 8005aee:	4605      	mov	r5, r0
 8005af0:	4608      	mov	r0, r1
 8005af2:	6023      	str	r3, [r4, #0]
 8005af4:	f000 f814 	bl	8005b20 <_sbrk>
 8005af8:	1c43      	adds	r3, r0, #1
 8005afa:	d102      	bne.n	8005b02 <_sbrk_r+0x1a>
 8005afc:	6823      	ldr	r3, [r4, #0]
 8005afe:	b103      	cbz	r3, 8005b02 <_sbrk_r+0x1a>
 8005b00:	602b      	str	r3, [r5, #0]
 8005b02:	bd38      	pop	{r3, r4, r5, pc}
 8005b04:	200002d0 	.word	0x200002d0

08005b08 <__malloc_lock>:
 8005b08:	4770      	bx	lr

08005b0a <__malloc_unlock>:
 8005b0a:	4770      	bx	lr

08005b0c <_malloc_usable_size_r>:
 8005b0c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005b10:	2800      	cmp	r0, #0
 8005b12:	f1a0 0004 	sub.w	r0, r0, #4
 8005b16:	bfbc      	itt	lt
 8005b18:	580b      	ldrlt	r3, [r1, r0]
 8005b1a:	18c0      	addlt	r0, r0, r3
 8005b1c:	4770      	bx	lr
	...

08005b20 <_sbrk>:
 8005b20:	4b04      	ldr	r3, [pc, #16]	; (8005b34 <_sbrk+0x14>)
 8005b22:	6819      	ldr	r1, [r3, #0]
 8005b24:	4602      	mov	r2, r0
 8005b26:	b909      	cbnz	r1, 8005b2c <_sbrk+0xc>
 8005b28:	4903      	ldr	r1, [pc, #12]	; (8005b38 <_sbrk+0x18>)
 8005b2a:	6019      	str	r1, [r3, #0]
 8005b2c:	6818      	ldr	r0, [r3, #0]
 8005b2e:	4402      	add	r2, r0
 8005b30:	601a      	str	r2, [r3, #0]
 8005b32:	4770      	bx	lr
 8005b34:	200000bc 	.word	0x200000bc
 8005b38:	200002d4 	.word	0x200002d4

08005b3c <_init>:
 8005b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b3e:	bf00      	nop
 8005b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b42:	bc08      	pop	{r3}
 8005b44:	469e      	mov	lr, r3
 8005b46:	4770      	bx	lr

08005b48 <_fini>:
 8005b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b4a:	bf00      	nop
 8005b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b4e:	bc08      	pop	{r3}
 8005b50:	469e      	mov	lr, r3
 8005b52:	4770      	bx	lr
