For automated layout of one-dimensional MOS gates arrays, a heuristic procedure, determining the optimal ordering of gates to minimize the chip area, is presented.