# ** Warning: (vsim-144) Detected unknown compiler '/media/khoi/exdisk/fpga/modelsim_ase/gcc-4.7.4-linux/bin/g++'. Make sure that the CppPath INI file variable or the argument to the -cpppath option if set, is set to a path that exists
# No such file or directory. (errno = ENOENT)
# do Led_blinking_wButton_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /media/khoi/exdisk/fpga/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/media/khoi/exdisk/fpga/quartus/bin/blinkyled.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:50 on Apr 18,2019
# vcom -reportprogress 300 -93 -work work /media/khoi/exdisk/fpga/quartus/bin/blinkyled.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blinkyled
# -- Compiling architecture Behavioral of blinkyled
# End time: 14:49:50 on Apr 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim cycloneiv.cycloneiv_ddio_out
# vsim cycloneiv.cycloneiv_ddio_out 
# Start time: 14:54:03 on Apr 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_ddio_out(arch)
# Loading cycloneiv.cycloneiv_latch(vital_latch)
# Loading altera.dffeas_pack
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneiv.cycloneiv_routing_wire(behave)
# Loading cycloneiv.cycloneiv_mux21(altvital)
# End time: 14:54:24 on Apr 18,2019, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
