ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.bss.msg_buffer,"aw",%nobits
  20              		.align	2
  23              	msg_buffer:
  24 0000 00000000 		.space	30
  24      00000000 
  24      00000000 
  24      00000000 
  24      00000000 
  25              		.section	.bss.RxBuf,"aw",%nobits
  26              		.align	2
  29              	RxBuf:
  30 0000 00000000 		.space	20
  30      00000000 
  30      00000000 
  30      00000000 
  30      00000000 
  31              		.global	hadc1
  32              		.section	.bss.hadc1,"aw",%nobits
  33              		.align	2
  36              	hadc1:
  37 0000 00000000 		.space	104
  37      00000000 
  37      00000000 
  37      00000000 
  37      00000000 
  38              		.global	hdma_adc1
  39              		.section	.bss.hdma_adc1,"aw",%nobits
  40              		.align	2
  43              	hdma_adc1:
  44 0000 00000000 		.space	96
  44      00000000 
  44      00000000 
  44      00000000 
  44      00000000 
  45              		.global	hlpuart1
  46              		.section	.bss.hlpuart1,"aw",%nobits
  47              		.align	2
  50              	hlpuart1:
  51 0000 00000000 		.space	144
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 2


  51      00000000 
  51      00000000 
  51      00000000 
  51      00000000 
  52              		.global	huart4
  53              		.section	.bss.huart4,"aw",%nobits
  54              		.align	2
  57              	huart4:
  58 0000 00000000 		.space	144
  58      00000000 
  58      00000000 
  58      00000000 
  58      00000000 
  59              		.global	hdma_lpuart1_rx
  60              		.section	.bss.hdma_lpuart1_rx,"aw",%nobits
  61              		.align	2
  64              	hdma_lpuart1_rx:
  65 0000 00000000 		.space	96
  65      00000000 
  65      00000000 
  65      00000000 
  65      00000000 
  66              		.global	htim3
  67              		.section	.bss.htim3,"aw",%nobits
  68              		.align	2
  71              	htim3:
  72 0000 00000000 		.space	76
  72      00000000 
  72      00000000 
  72      00000000 
  72      00000000 
  73              		.global	htim4
  74              		.section	.bss.htim4,"aw",%nobits
  75              		.align	2
  78              	htim4:
  79 0000 00000000 		.space	76
  79      00000000 
  79      00000000 
  79      00000000 
  79      00000000 
  80              		.global	htim5
  81              		.section	.bss.htim5,"aw",%nobits
  82              		.align	2
  85              	htim5:
  86 0000 00000000 		.space	76
  86      00000000 
  86      00000000 
  86      00000000 
  86      00000000 
  87              		.global	hpcd_USB_OTG_FS
  88              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
  89              		.align	2
  92              	hpcd_USB_OTG_FS:
  93 0000 00000000 		.space	1292
  93      00000000 
  93      00000000 
  93      00000000 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 3


  93      00000000 
  94              		.global	step
  95              		.section	.bss.step,"aw",%nobits
  96              		.align	1
  99              	step:
 100 0000 0000     		.space	2
 101              		.global	last_time
 102              		.section	.bss.last_time,"aw",%nobits
 103              		.align	2
 106              	last_time:
 107 0000 00000000 		.space	4
 108              		.global	value
 109              		.section	.bss.value,"aw",%nobits
 110              		.align	2
 113              	value:
 114 0000 00000000 		.space	12
 114      00000000 
 114      00000000 
 115              		.section	.text.HAL_UARTEx_RxEventCallback,"ax",%progbits
 116              		.align	1
 117              		.global	HAL_UARTEx_RxEventCallback
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	HAL_UARTEx_RxEventCallback:
 123              	.LFB325:
 124              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "Functions.h"
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** #include <string.h>
  27:Core/Src/main.c **** #include <ctype.h>
  28:Core/Src/main.c **** // #include "Parser.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 4


  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  50:Core/Src/main.c **** UART_HandleTypeDef huart4;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_lpuart1_rx;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  54:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  55:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE BEGIN PV */
  60:Core/Src/main.c **** uint16_t step = 0;
  61:Core/Src/main.c **** uint32_t last_time = 0;
  62:Core/Src/main.c **** uint32_t value[ADC_CHANNELS];
  63:Core/Src/main.c **** /* USER CODE END PV */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  66:Core/Src/main.c **** void SystemClock_Config(void);
  67:Core/Src/main.c **** static void MX_GPIO_Init(void);
  68:Core/Src/main.c **** static void MX_DMA_Init(void);
  69:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  70:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  71:Core/Src/main.c **** static void MX_TIM4_Init(void);
  72:Core/Src/main.c **** static void MX_UART4_Init(void);
  73:Core/Src/main.c **** static void MX_TIM3_Init(void);
  74:Core/Src/main.c **** static void MX_ADC1_Init(void);
  75:Core/Src/main.c **** static void MX_TIM5_Init(void);
  76:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  77:Core/Src/main.c **** /* USER CODE END PFP */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  80:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
  83:Core/Src/main.c **** {
 125              		.loc 1 83 1
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 8
 128              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 5


 129 0000 80B5     		push	{r7, lr}
 130              		.cfi_def_cfa_offset 8
 131              		.cfi_offset 7, -8
 132              		.cfi_offset 14, -4
 133 0002 82B0     		sub	sp, sp, #8
 134              		.cfi_def_cfa_offset 16
 135 0004 00AF     		add	r7, sp, #0
 136              		.cfi_def_cfa_register 7
 137 0006 7860     		str	r0, [r7, #4]
 138 0008 0B46     		mov	r3, r1
 139 000a 7B80     		strh	r3, [r7, #2]	@ movhi
  84:Core/Src/main.c ****   if (huart->Instance == LPUART1)
 140              		.loc 1 84 12
 141 000c 7B68     		ldr	r3, [r7, #4]
 142 000e 1B68     		ldr	r3, [r3]
 143              		.loc 1 84 6
 144 0010 094A     		ldr	r2, .L4
 145 0012 9342     		cmp	r3, r2
 146 0014 0CD1     		bne	.L3
  85:Core/Src/main.c ****   {
  86:Core/Src/main.c ****     HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, (uint8_t *)RxBuf, RxBuf_SIZE);
 147              		.loc 1 86 5
 148 0016 1422     		movs	r2, #20
 149 0018 0849     		ldr	r1, .L4+4
 150 001a 0948     		ldr	r0, .L4+8
 151 001c FFF7FEFF 		bl	HAL_UARTEx_ReceiveToIdle_DMA
  87:Core/Src/main.c ****     __HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 152              		.loc 1 87 5
 153 0020 084B     		ldr	r3, .L4+12
 154 0022 1B68     		ldr	r3, [r3]
 155 0024 1A68     		ldr	r2, [r3]
 156 0026 074B     		ldr	r3, .L4+12
 157 0028 1B68     		ldr	r3, [r3]
 158 002a 22F00402 		bic	r2, r2, #4
 159 002e 1A60     		str	r2, [r3]
 160              	.L3:
  88:Core/Src/main.c ****   }
  89:Core/Src/main.c **** }
 161              		.loc 1 89 1
 162 0030 00BF     		nop
 163 0032 0837     		adds	r7, r7, #8
 164              		.cfi_def_cfa_offset 8
 165 0034 BD46     		mov	sp, r7
 166              		.cfi_def_cfa_register 13
 167              		@ sp needed
 168 0036 80BD     		pop	{r7, pc}
 169              	.L5:
 170              		.align	2
 171              	.L4:
 172 0038 00800040 		.word	1073774592
 173 003c 00000000 		.word	RxBuf
 174 0040 00000000 		.word	hlpuart1
 175 0044 00000000 		.word	hdma_lpuart1_rx
 176              		.cfi_endproc
 177              	.LFE325:
 179              		.section	.text.DelayMicrosecond,"ax",%progbits
 180              		.align	1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 6


 181              		.global	DelayMicrosecond
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 186              	DelayMicrosecond:
 187              	.LFB326:
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** void DelayMicrosecond(uint16_t time)
  92:Core/Src/main.c **** {
 188              		.loc 1 92 1
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 8
 191              		@ frame_needed = 1, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 193 0000 80B4     		push	{r7}
 194              		.cfi_def_cfa_offset 4
 195              		.cfi_offset 7, -4
 196 0002 83B0     		sub	sp, sp, #12
 197              		.cfi_def_cfa_offset 16
 198 0004 00AF     		add	r7, sp, #0
 199              		.cfi_def_cfa_register 7
 200 0006 0346     		mov	r3, r0
 201 0008 FB80     		strh	r3, [r7, #6]	@ movhi
  93:Core/Src/main.c ****   __HAL_TIM_SET_COUNTER(&htim4, 0);
 202              		.loc 1 93 3
 203 000a 094B     		ldr	r3, .L8
 204 000c 1B68     		ldr	r3, [r3]
 205 000e 0022     		movs	r2, #0
 206 0010 5A62     		str	r2, [r3, #36]
  94:Core/Src/main.c ****   while (__HAL_TIM_GET_COUNTER(&htim4) < time)
 207              		.loc 1 94 9
 208 0012 00BF     		nop
 209              	.L7:
 210              		.loc 1 94 10 discriminator 1
 211 0014 064B     		ldr	r3, .L8
 212 0016 1B68     		ldr	r3, [r3]
 213 0018 5A6A     		ldr	r2, [r3, #36]
 214              		.loc 1 94 40 discriminator 1
 215 001a FB88     		ldrh	r3, [r7, #6]
 216 001c 9A42     		cmp	r2, r3
 217 001e F9D3     		bcc	.L7
  95:Core/Src/main.c ****     ;
  96:Core/Src/main.c **** }
 218              		.loc 1 96 1
 219 0020 00BF     		nop
 220 0022 00BF     		nop
 221 0024 0C37     		adds	r7, r7, #12
 222              		.cfi_def_cfa_offset 4
 223 0026 BD46     		mov	sp, r7
 224              		.cfi_def_cfa_register 13
 225              		@ sp needed
 226 0028 5DF8047B 		ldr	r7, [sp], #4
 227              		.cfi_restore 7
 228              		.cfi_def_cfa_offset 0
 229 002c 7047     		bx	lr
 230              	.L9:
 231 002e 00BF     		.align	2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 7


 232              	.L8:
 233 0030 00000000 		.word	htim4
 234              		.cfi_endproc
 235              	.LFE326:
 237              		.section	.text.GetTicks,"ax",%progbits
 238              		.align	1
 239              		.global	GetTicks
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 244              	GetTicks:
 245              	.LFB327:
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** int GetTicks()
  99:Core/Src/main.c **** {
 246              		.loc 1 99 1
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 0
 249              		@ frame_needed = 1, uses_anonymous_args = 0
 250              		@ link register save eliminated.
 251 0000 80B4     		push	{r7}
 252              		.cfi_def_cfa_offset 4
 253              		.cfi_offset 7, -4
 254 0002 00AF     		add	r7, sp, #0
 255              		.cfi_def_cfa_register 7
 100:Core/Src/main.c ****   return __HAL_TIM_GET_COUNTER(&htim5);
 256              		.loc 1 100 10
 257 0004 034B     		ldr	r3, .L12
 258 0006 1B68     		ldr	r3, [r3]
 259 0008 5B6A     		ldr	r3, [r3, #36]
 101:Core/Src/main.c **** }
 260              		.loc 1 101 1
 261 000a 1846     		mov	r0, r3
 262 000c BD46     		mov	sp, r7
 263              		.cfi_def_cfa_register 13
 264              		@ sp needed
 265 000e 5DF8047B 		ldr	r7, [sp], #4
 266              		.cfi_restore 7
 267              		.cfi_def_cfa_offset 0
 268 0012 7047     		bx	lr
 269              	.L13:
 270              		.align	2
 271              	.L12:
 272 0014 00000000 		.word	htim5
 273              		.cfi_endproc
 274              	.LFE327:
 276              		.section	.rodata
 277              		.align	2
 278              	.LC0:
 279 0000 74656D70 		.ascii	"temp: %f, value: %d\015\012\000"
 279      3A202566 
 279      2C207661 
 279      6C75653A 
 279      2025640D 
 280              		.section	.text.print_temperature,"ax",%progbits
 281              		.align	1
 282              		.global	print_temperature
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 8


 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 287              	print_temperature:
 288              	.LFB328:
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** void print_temperature()
 104:Core/Src/main.c **** {
 289              		.loc 1 104 1
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 1, uses_anonymous_args = 0
 293 0000 80B5     		push	{r7, lr}
 294              		.cfi_def_cfa_offset 8
 295              		.cfi_offset 7, -8
 296              		.cfi_offset 14, -4
 297 0002 82B0     		sub	sp, sp, #8
 298              		.cfi_def_cfa_offset 16
 299 0004 02AF     		add	r7, sp, #8
 300              		.cfi_def_cfa 7, 8
 105:Core/Src/main.c ****   sprintf(msg_buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_END]), v
 301              		.loc 1 105 83
 302 0006 104B     		ldr	r3, .L15
 303 0008 5B68     		ldr	r3, [r3, #4]
 304              		.loc 1 105 3
 305 000a 9BB2     		uxth	r3, r3
 306 000c 1946     		mov	r1, r3
 307 000e 0120     		movs	r0, #1
 308 0010 FFF7FEFF 		bl	GetTemperature
 309 0014 51EC100B 		vmov	r0, r1, d0
 310 0018 0B4B     		ldr	r3, .L15
 311 001a 5B68     		ldr	r3, [r3, #4]
 312 001c 0093     		str	r3, [sp]
 313 001e 0246     		mov	r2, r0
 314 0020 0B46     		mov	r3, r1
 315 0022 0A49     		ldr	r1, .L15+4
 316 0024 0A48     		ldr	r0, .L15+8
 317 0026 FFF7FEFF 		bl	sprintf
 106:Core/Src/main.c ****   HAL_UART_Transmit(&hlpuart1, (uint16_t *)msg_buffer, strlen(msg_buffer), HAL_MAX_DELAY);
 318              		.loc 1 106 56
 319 002a 0948     		ldr	r0, .L15+8
 320 002c FFF7FEFF 		bl	strlen
 321 0030 0346     		mov	r3, r0
 322              		.loc 1 106 3
 323 0032 9AB2     		uxth	r2, r3
 324 0034 4FF0FF33 		mov	r3, #-1
 325 0038 0549     		ldr	r1, .L15+8
 326 003a 0648     		ldr	r0, .L15+12
 327 003c FFF7FEFF 		bl	HAL_UART_Transmit
 107:Core/Src/main.c **** }
 328              		.loc 1 107 1
 329 0040 00BF     		nop
 330 0042 BD46     		mov	sp, r7
 331              		.cfi_def_cfa_register 13
 332              		@ sp needed
 333 0044 80BD     		pop	{r7, pc}
 334              	.L16:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 9


 335 0046 00BF     		.align	2
 336              	.L15:
 337 0048 00000000 		.word	value
 338 004c 00000000 		.word	.LC0
 339 0050 00000000 		.word	msg_buffer
 340 0054 00000000 		.word	hlpuart1
 341              		.cfi_endproc
 342              	.LFE328:
 344              		.section	.text.main,"ax",%progbits
 345              		.align	1
 346              		.global	main
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	main:
 352              	.LFB329:
 108:Core/Src/main.c **** /* USER CODE END 0 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /**
 111:Core/Src/main.c ****  * @brief  The application entry point.
 112:Core/Src/main.c ****  * @retval int
 113:Core/Src/main.c ****  */
 114:Core/Src/main.c **** int main(void)
 115:Core/Src/main.c **** {
 353              		.loc 1 115 1
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
 356              		@ frame_needed = 1, uses_anonymous_args = 0
 357 0000 80B5     		push	{r7, lr}
 358              		.cfi_def_cfa_offset 8
 359              		.cfi_offset 7, -8
 360              		.cfi_offset 14, -4
 361 0002 82B0     		sub	sp, sp, #8
 362              		.cfi_def_cfa_offset 16
 363 0004 00AF     		add	r7, sp, #0
 364              		.cfi_def_cfa_register 7
 116:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 117:Core/Src/main.c ****   // last_time = HAL_GetTick();
 118:Core/Src/main.c ****   /* USER CODE END 1 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 123:Core/Src/main.c ****   HAL_Init();
 365              		.loc 1 123 3
 366 0006 FFF7FEFF 		bl	HAL_Init
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* USER CODE END Init */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* Configure the system clock */
 130:Core/Src/main.c ****   SystemClock_Config();
 367              		.loc 1 130 3
 368 000a FFF7FEFF 		bl	SystemClock_Config
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 10


 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE END SysInit */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* Initialize all configured peripherals */
 137:Core/Src/main.c ****   MX_GPIO_Init();
 369              		.loc 1 137 3
 370 000e FFF7FEFF 		bl	MX_GPIO_Init
 138:Core/Src/main.c ****   MX_DMA_Init();
 371              		.loc 1 138 3
 372 0012 FFF7FEFF 		bl	MX_DMA_Init
 139:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 373              		.loc 1 139 3
 374 0016 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 140:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 375              		.loc 1 140 3
 376 001a FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 141:Core/Src/main.c ****   MX_TIM4_Init();
 377              		.loc 1 141 3
 378 001e FFF7FEFF 		bl	MX_TIM4_Init
 142:Core/Src/main.c ****   MX_UART4_Init();
 379              		.loc 1 142 3
 380 0022 FFF7FEFF 		bl	MX_UART4_Init
 143:Core/Src/main.c ****   MX_TIM3_Init();
 381              		.loc 1 143 3
 382 0026 FFF7FEFF 		bl	MX_TIM3_Init
 144:Core/Src/main.c ****   MX_ADC1_Init();
 383              		.loc 1 144 3
 384 002a FFF7FEFF 		bl	MX_ADC1_Init
 145:Core/Src/main.c ****   MX_TIM5_Init();
 385              		.loc 1 145 3
 386 002e FFF7FEFF 		bl	MX_TIM5_Init
 146:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 147:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 387              		.loc 1 147 3
 388 0032 0021     		movs	r1, #0
 389 0034 4048     		ldr	r0, .L24
 390 0036 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 148:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 391              		.loc 1 148 3
 392 003a 0421     		movs	r1, #4
 393 003c 3E48     		ldr	r0, .L24
 394 003e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 149:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 395              		.loc 1 149 3
 396 0042 0821     		movs	r1, #8
 397 0044 3C48     		ldr	r0, .L24
 398 0046 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 150:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 399              		.loc 1 150 3
 400 004a 0322     		movs	r2, #3
 401 004c 3B49     		ldr	r1, .L24+4
 402 004e 3C48     		ldr	r0, .L24+8
 403 0050 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 151:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim4);
 404              		.loc 1 151 3
 405 0054 3B48     		ldr	r0, .L24+12
 406 0056 FFF7FEFF 		bl	HAL_TIM_Base_Start
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 11


 152:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim5);
 407              		.loc 1 152 3
 408 005a 3B48     		ldr	r0, .L24+16
 409 005c FFF7FEFF 		bl	HAL_TIM_Base_Start
 153:Core/Src/main.c ****   HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, RxBuf, RxBuf_SIZE);
 410              		.loc 1 153 3
 411 0060 1422     		movs	r2, #20
 412 0062 3A49     		ldr	r1, .L24+20
 413 0064 3A48     		ldr	r0, .L24+24
 414 0066 FFF7FEFF 		bl	HAL_UARTEx_ReceiveToIdle_DMA
 154:Core/Src/main.c ****   __HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 415              		.loc 1 154 3
 416 006a 3A4B     		ldr	r3, .L24+28
 417 006c 1B68     		ldr	r3, [r3]
 418 006e 1A68     		ldr	r2, [r3]
 419 0070 384B     		ldr	r3, .L24+28
 420 0072 1B68     		ldr	r3, [r3]
 421 0074 22F00402 		bic	r2, r2, #4
 422 0078 1A60     		str	r2, [r3]
 155:Core/Src/main.c ****   memset(&RxBuf[0], 0, sizeof(RxBuf));
 423              		.loc 1 155 3
 424 007a 1422     		movs	r2, #20
 425 007c 0021     		movs	r1, #0
 426 007e 3348     		ldr	r0, .L24+20
 427 0080 FFF7FEFF 		bl	memset
 156:Core/Src/main.c ****   reset_args();
 428              		.loc 1 156 3
 429 0084 FFF7FEFF 		bl	reset_args
 157:Core/Src/main.c ****   int steps = 0;
 430              		.loc 1 157 7
 431 0088 0023     		movs	r3, #0
 432 008a 7B60     		str	r3, [r7, #4]
 158:Core/Src/main.c ****   /* USER CODE END 2 */
 159:Core/Src/main.c ****   HAL_Delay(1000);
 433              		.loc 1 159 3
 434 008c 4FF47A70 		mov	r0, #1000
 435 0090 FFF7FEFF 		bl	HAL_Delay
 436              	.L23:
 160:Core/Src/main.c ****   /* Infinite loop */
 161:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 162:Core/Src/main.c ****   while (1)
 163:Core/Src/main.c ****   {
 164:Core/Src/main.c ****     if (RxBuf[0] != 0 && isRunning == false)
 437              		.loc 1 164 14
 438 0094 2D4B     		ldr	r3, .L24+20
 439 0096 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 440              		.loc 1 164 8
 441 0098 002B     		cmp	r3, #0
 442 009a 0ED0     		beq	.L18
 443              		.loc 1 164 36 discriminator 1
 444 009c 2E4B     		ldr	r3, .L24+32
 445 009e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 446 00a0 83F00103 		eor	r3, r3, #1
 447 00a4 DBB2     		uxtb	r3, r3
 448              		.loc 1 164 23 discriminator 1
 449 00a6 002B     		cmp	r3, #0
 450 00a8 07D0     		beq	.L18
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 12


 165:Core/Src/main.c ****     {
 166:Core/Src/main.c ****       get_command(RxBuf);
 451              		.loc 1 166 7
 452 00aa 2848     		ldr	r0, .L24+20
 453 00ac FFF7FEFF 		bl	get_command
 167:Core/Src/main.c ****       memset(&RxBuf[0], 0, sizeof(RxBuf));
 454              		.loc 1 167 7
 455 00b0 1422     		movs	r2, #20
 456 00b2 0021     		movs	r1, #0
 457 00b4 2548     		ldr	r0, .L24+20
 458 00b6 FFF7FEFF 		bl	memset
 459              	.L18:
 168:Core/Src/main.c ****     }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****     if (HAL_GetTick() - last_time > interval && interval > 0)
 460              		.loc 1 170 9
 461 00ba FFF7FEFF 		bl	HAL_GetTick
 462 00be 0246     		mov	r2, r0
 463              		.loc 1 170 23
 464 00c0 264B     		ldr	r3, .L24+36
 465 00c2 1B68     		ldr	r3, [r3]
 466 00c4 D31A     		subs	r3, r2, r3
 467              		.loc 1 170 35
 468 00c6 264A     		ldr	r2, .L24+40
 469 00c8 1288     		ldrh	r2, [r2]
 470              		.loc 1 170 8
 471 00ca 9342     		cmp	r3, r2
 472 00cc 0CD9     		bls	.L19
 473              		.loc 1 170 58 discriminator 1
 474 00ce 244B     		ldr	r3, .L24+40
 475 00d0 1B88     		ldrh	r3, [r3]
 476              		.loc 1 170 46 discriminator 1
 477 00d2 002B     		cmp	r3, #0
 478 00d4 08D0     		beq	.L19
 171:Core/Src/main.c ****     {
 172:Core/Src/main.c ****       M105(0, 0);
 479              		.loc 1 172 7
 480 00d6 0021     		movs	r1, #0
 481 00d8 0020     		movs	r0, #0
 482 00da FFF7FEFF 		bl	M105
 173:Core/Src/main.c ****       last_time = HAL_GetTick();
 483              		.loc 1 173 19
 484 00de FFF7FEFF 		bl	HAL_GetTick
 485 00e2 0346     		mov	r3, r0
 486              		.loc 1 173 17
 487 00e4 1D4A     		ldr	r2, .L24+36
 488 00e6 1360     		str	r3, [r2]
 489              	.L19:
 174:Core/Src/main.c ****     }
 175:Core/Src/main.c ****     if (READ_PIN(X_STOP_PIN) == 1)
 490              		.loc 1 175 9
 491 00e8 1021     		movs	r1, #16
 492 00ea 1E48     		ldr	r0, .L24+44
 493 00ec FFF7FEFF 		bl	HAL_GPIO_ReadPin
 494 00f0 0346     		mov	r3, r0
 495              		.loc 1 175 8
 496 00f2 012B     		cmp	r3, #1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 13


 497 00f4 05D1     		bne	.L20
 176:Core/Src/main.c ****     {
 177:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 498              		.loc 1 177 7
 499 00f6 0122     		movs	r2, #1
 500 00f8 8021     		movs	r1, #128
 501 00fa 1B48     		ldr	r0, .L24+48
 502 00fc FFF7FEFF 		bl	HAL_GPIO_WritePin
 503 0100 04E0     		b	.L21
 504              	.L20:
 178:Core/Src/main.c ****     }
 179:Core/Src/main.c ****     else
 180:Core/Src/main.c ****     {
 181:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 505              		.loc 1 181 7
 506 0102 0022     		movs	r2, #0
 507 0104 8021     		movs	r1, #128
 508 0106 1848     		ldr	r0, .L24+48
 509 0108 FFF7FEFF 		bl	HAL_GPIO_WritePin
 510              	.L21:
 182:Core/Src/main.c ****     }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****     G0();
 511              		.loc 1 184 5
 512 010c FFF7FEFF 		bl	G0
 185:Core/Src/main.c ****     M104();
 513              		.loc 1 185 5
 514 0110 FFF7FEFF 		bl	M104
 186:Core/Src/main.c ****     if (steps <= 6524)
 515              		.loc 1 186 8
 516 0114 7B68     		ldr	r3, [r7, #4]
 517 0116 41F67C12 		movw	r2, #6524
 518 011a 9342     		cmp	r3, r2
 519 011c BADC     		bgt	.L23
 187:Core/Src/main.c ****     {
 188:Core/Src/main.c ****       MAKE_MOTOR_STEP(X_AXIS_STEP);
 520              		.loc 1 188 7
 521 011e 4021     		movs	r1, #64
 522 0120 1248     		ldr	r0, .L24+52
 523 0122 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 189:Core/Src/main.c ****       DelayMicrosecond(600);
 524              		.loc 1 189 7
 525 0126 4FF41670 		mov	r0, #600
 526 012a FFF7FEFF 		bl	DelayMicrosecond
 190:Core/Src/main.c ****       steps++;
 527              		.loc 1 190 12
 528 012e 7B68     		ldr	r3, [r7, #4]
 529 0130 0133     		adds	r3, r3, #1
 530 0132 7B60     		str	r3, [r7, #4]
 164:Core/Src/main.c ****     {
 531              		.loc 1 164 8
 532 0134 AEE7     		b	.L23
 533              	.L25:
 534 0136 00BF     		.align	2
 535              	.L24:
 536 0138 00000000 		.word	htim3
 537 013c 00000000 		.word	value
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 14


 538 0140 00000000 		.word	hadc1
 539 0144 00000000 		.word	htim4
 540 0148 00000000 		.word	htim5
 541 014c 00000000 		.word	RxBuf
 542 0150 00000000 		.word	hlpuart1
 543 0154 00000000 		.word	hdma_lpuart1_rx
 544 0158 00000000 		.word	isRunning
 545 015c 00000000 		.word	last_time
 546 0160 00000000 		.word	interval
 547 0164 00140048 		.word	1207964672
 548 0168 00040048 		.word	1207960576
 549 016c 00080048 		.word	1207961600
 550              		.cfi_endproc
 551              	.LFE329:
 553              		.section	.text.SystemClock_Config,"ax",%progbits
 554              		.align	1
 555              		.global	SystemClock_Config
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 560              	SystemClock_Config:
 561              	.LFB330:
 191:Core/Src/main.c ****     }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****     /* USER CODE END WHILE */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c ****   /* USER CODE END 3 */
 198:Core/Src/main.c **** }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /**
 201:Core/Src/main.c ****  * @brief System Clock Configuration
 202:Core/Src/main.c ****  * @retval None
 203:Core/Src/main.c ****  */
 204:Core/Src/main.c **** void SystemClock_Config(void)
 205:Core/Src/main.c **** {
 562              		.loc 1 205 1
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 96
 565              		@ frame_needed = 1, uses_anonymous_args = 0
 566 0000 80B5     		push	{r7, lr}
 567              		.cfi_def_cfa_offset 8
 568              		.cfi_offset 7, -8
 569              		.cfi_offset 14, -4
 570 0002 98B0     		sub	sp, sp, #96
 571              		.cfi_def_cfa_offset 104
 572 0004 00AF     		add	r7, sp, #0
 573              		.cfi_def_cfa_register 7
 206:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 574              		.loc 1 206 22
 575 0006 07F11803 		add	r3, r7, #24
 576 000a 4822     		movs	r2, #72
 577 000c 0021     		movs	r1, #0
 578 000e 1846     		mov	r0, r3
 579 0010 FFF7FEFF 		bl	memset
 207:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 15


 580              		.loc 1 207 22
 581 0014 3B1D     		adds	r3, r7, #4
 582 0016 0022     		movs	r2, #0
 583 0018 1A60     		str	r2, [r3]
 584 001a 5A60     		str	r2, [r3, #4]
 585 001c 9A60     		str	r2, [r3, #8]
 586 001e DA60     		str	r2, [r3, #12]
 587 0020 1A61     		str	r2, [r3, #16]
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 210:Core/Src/main.c ****    */
 211:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 588              		.loc 1 211 7
 589 0022 0020     		movs	r0, #0
 590 0024 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 591 0028 0346     		mov	r3, r0
 592              		.loc 1 211 6
 593 002a 002B     		cmp	r3, #0
 594 002c 01D0     		beq	.L27
 212:Core/Src/main.c ****   {
 213:Core/Src/main.c ****     Error_Handler();
 595              		.loc 1 213 5
 596 002e FFF7FEFF 		bl	Error_Handler
 597              	.L27:
 214:Core/Src/main.c ****   }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 217:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 218:Core/Src/main.c ****    */
 219:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_MSI;
 598              		.loc 1 219 36
 599 0032 3023     		movs	r3, #48
 600 0034 BB61     		str	r3, [r7, #24]
 220:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 601              		.loc 1 220 32
 602 0036 0123     		movs	r3, #1
 603 0038 3B64     		str	r3, [r7, #64]
 221:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 604              		.loc 1 221 30
 605 003a 0123     		movs	r3, #1
 606 003c 7B63     		str	r3, [r7, #52]
 222:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 607              		.loc 1 222 41
 608 003e 0023     		movs	r3, #0
 609 0040 BB63     		str	r3, [r7, #56]
 223:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 610              		.loc 1 223 35
 611 0042 6023     		movs	r3, #96
 612 0044 FB63     		str	r3, [r7, #60]
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 613              		.loc 1 224 34
 614 0046 0223     		movs	r3, #2
 615 0048 7B64     		str	r3, [r7, #68]
 225:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 616              		.loc 1 225 35
 617 004a 0123     		movs	r3, #1
 618 004c BB64     		str	r3, [r7, #72]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 16


 226:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 619              		.loc 1 226 30
 620 004e 0123     		movs	r3, #1
 621 0050 FB64     		str	r3, [r7, #76]
 227:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 622              		.loc 1 227 30
 623 0052 3C23     		movs	r3, #60
 624 0054 3B65     		str	r3, [r7, #80]
 228:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 625              		.loc 1 228 30
 626 0056 0223     		movs	r3, #2
 627 0058 7B65     		str	r3, [r7, #84]
 229:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 628              		.loc 1 229 30
 629 005a 0223     		movs	r3, #2
 630 005c BB65     		str	r3, [r7, #88]
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 631              		.loc 1 230 30
 632 005e 0223     		movs	r3, #2
 633 0060 FB65     		str	r3, [r7, #92]
 231:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 634              		.loc 1 231 7
 635 0062 07F11803 		add	r3, r7, #24
 636 0066 1846     		mov	r0, r3
 637 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 638 006c 0346     		mov	r3, r0
 639              		.loc 1 231 6
 640 006e 002B     		cmp	r3, #0
 641 0070 01D0     		beq	.L28
 232:Core/Src/main.c ****   {
 233:Core/Src/main.c ****     Error_Handler();
 642              		.loc 1 233 5
 643 0072 FFF7FEFF 		bl	Error_Handler
 644              	.L28:
 234:Core/Src/main.c ****   }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 237:Core/Src/main.c ****    */
 238:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 645              		.loc 1 238 31
 646 0076 0F23     		movs	r3, #15
 647 0078 7B60     		str	r3, [r7, #4]
 239:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 648              		.loc 1 239 34
 649 007a 0323     		movs	r3, #3
 650 007c BB60     		str	r3, [r7, #8]
 240:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 651              		.loc 1 240 35
 652 007e 0023     		movs	r3, #0
 653 0080 FB60     		str	r3, [r7, #12]
 241:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 654              		.loc 1 241 36
 655 0082 0023     		movs	r3, #0
 656 0084 3B61     		str	r3, [r7, #16]
 242:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 657              		.loc 1 242 36
 658 0086 0023     		movs	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 17


 659 0088 7B61     		str	r3, [r7, #20]
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 660              		.loc 1 244 7
 661 008a 3B1D     		adds	r3, r7, #4
 662 008c 0521     		movs	r1, #5
 663 008e 1846     		mov	r0, r3
 664 0090 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 665 0094 0346     		mov	r3, r0
 666              		.loc 1 244 6
 667 0096 002B     		cmp	r3, #0
 668 0098 01D0     		beq	.L30
 245:Core/Src/main.c ****   {
 246:Core/Src/main.c ****     Error_Handler();
 669              		.loc 1 246 5
 670 009a FFF7FEFF 		bl	Error_Handler
 671              	.L30:
 247:Core/Src/main.c ****   }
 248:Core/Src/main.c **** }
 672              		.loc 1 248 1
 673 009e 00BF     		nop
 674 00a0 6037     		adds	r7, r7, #96
 675              		.cfi_def_cfa_offset 8
 676 00a2 BD46     		mov	sp, r7
 677              		.cfi_def_cfa_register 13
 678              		@ sp needed
 679 00a4 80BD     		pop	{r7, pc}
 680              		.cfi_endproc
 681              	.LFE330:
 683              		.section	.text.MX_ADC1_Init,"ax",%progbits
 684              		.align	1
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 689              	MX_ADC1_Init:
 690              	.LFB331:
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /**
 251:Core/Src/main.c ****  * @brief ADC1 Initialization Function
 252:Core/Src/main.c ****  * @param None
 253:Core/Src/main.c ****  * @retval None
 254:Core/Src/main.c ****  */
 255:Core/Src/main.c **** static void MX_ADC1_Init(void)
 256:Core/Src/main.c **** {
 691              		.loc 1 256 1
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 40
 694              		@ frame_needed = 1, uses_anonymous_args = 0
 695 0000 80B5     		push	{r7, lr}
 696              		.cfi_def_cfa_offset 8
 697              		.cfi_offset 7, -8
 698              		.cfi_offset 14, -4
 699 0002 8AB0     		sub	sp, sp, #40
 700              		.cfi_def_cfa_offset 48
 701 0004 00AF     		add	r7, sp, #0
 702              		.cfi_def_cfa_register 7
 257:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 18


 258:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 703              		.loc 1 262 24
 704 0006 07F11C03 		add	r3, r7, #28
 705 000a 0022     		movs	r2, #0
 706 000c 1A60     		str	r2, [r3]
 707 000e 5A60     		str	r2, [r3, #4]
 708 0010 9A60     		str	r2, [r3, #8]
 263:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 709              		.loc 1 263 26
 710 0012 3B1D     		adds	r3, r7, #4
 711 0014 0022     		movs	r2, #0
 712 0016 1A60     		str	r2, [r3]
 713 0018 5A60     		str	r2, [r3, #4]
 714 001a 9A60     		str	r2, [r3, #8]
 715 001c DA60     		str	r2, [r3, #12]
 716 001e 1A61     		str	r2, [r3, #16]
 717 0020 5A61     		str	r2, [r3, #20]
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /** Common config
 270:Core/Src/main.c ****    */
 271:Core/Src/main.c ****   hadc1.Instance = ADC1;
 718              		.loc 1 271 18
 719 0022 434B     		ldr	r3, .L38
 720 0024 434A     		ldr	r2, .L38+4
 721 0026 1A60     		str	r2, [r3]
 272:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 722              		.loc 1 272 29
 723 0028 414B     		ldr	r3, .L38
 724 002a 0022     		movs	r2, #0
 725 002c 5A60     		str	r2, [r3, #4]
 273:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 726              		.loc 1 273 25
 727 002e 404B     		ldr	r3, .L38
 728 0030 0022     		movs	r2, #0
 729 0032 9A60     		str	r2, [r3, #8]
 274:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 730              		.loc 1 274 24
 731 0034 3E4B     		ldr	r3, .L38
 732 0036 0022     		movs	r2, #0
 733 0038 DA60     		str	r2, [r3, #12]
 275:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 734              		.loc 1 275 27
 735 003a 3D4B     		ldr	r3, .L38
 736 003c 0122     		movs	r2, #1
 737 003e 1A61     		str	r2, [r3, #16]
 276:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 738              		.loc 1 276 27
 739 0040 3B4B     		ldr	r3, .L38
 740 0042 0422     		movs	r2, #4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 19


 741 0044 5A61     		str	r2, [r3, #20]
 277:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 742              		.loc 1 277 31
 743 0046 3A4B     		ldr	r3, .L38
 744 0048 0022     		movs	r2, #0
 745 004a 1A76     		strb	r2, [r3, #24]
 278:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 746              		.loc 1 278 33
 747 004c 384B     		ldr	r3, .L38
 748 004e 0122     		movs	r2, #1
 749 0050 5A76     		strb	r2, [r3, #25]
 279:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 750              		.loc 1 279 30
 751 0052 374B     		ldr	r3, .L38
 752 0054 0322     		movs	r2, #3
 753 0056 DA61     		str	r2, [r3, #28]
 280:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 754              		.loc 1 280 36
 755 0058 354B     		ldr	r3, .L38
 756 005a 0022     		movs	r2, #0
 757 005c 83F82020 		strb	r2, [r3, #32]
 281:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 758              		.loc 1 281 31
 759 0060 334B     		ldr	r3, .L38
 760 0062 0022     		movs	r2, #0
 761 0064 9A62     		str	r2, [r3, #40]
 282:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 762              		.loc 1 282 35
 763 0066 324B     		ldr	r3, .L38
 764 0068 0022     		movs	r2, #0
 765 006a DA62     		str	r2, [r3, #44]
 283:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 766              		.loc 1 283 36
 767 006c 304B     		ldr	r3, .L38
 768 006e 0122     		movs	r2, #1
 769 0070 83F83020 		strb	r2, [r3, #48]
 284:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 770              		.loc 1 284 22
 771 0074 2E4B     		ldr	r3, .L38
 772 0076 0022     		movs	r2, #0
 773 0078 5A63     		str	r2, [r3, #52]
 285:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 774              		.loc 1 285 31
 775 007a 2D4B     		ldr	r3, .L38
 776 007c 0122     		movs	r2, #1
 777 007e 83F83820 		strb	r2, [r3, #56]
 286:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 778              		.loc 1 286 33
 779 0082 2B4B     		ldr	r3, .L38
 780 0084 0C22     		movs	r2, #12
 781 0086 DA63     		str	r2, [r3, #60]
 287:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 782              		.loc 1 287 41
 783 0088 294B     		ldr	r3, .L38
 784 008a 0022     		movs	r2, #0
 785 008c 1A64     		str	r2, [r3, #64]
 288:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 20


 786              		.loc 1 288 41
 787 008e 284B     		ldr	r3, .L38
 788 0090 0022     		movs	r2, #0
 789 0092 5A64     		str	r2, [r3, #68]
 289:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 790              		.loc 1 289 49
 791 0094 264B     		ldr	r3, .L38
 792 0096 0122     		movs	r2, #1
 793 0098 9A64     		str	r2, [r3, #72]
 290:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 794              		.loc 1 290 7
 795 009a 2548     		ldr	r0, .L38
 796 009c FFF7FEFF 		bl	HAL_ADC_Init
 797 00a0 0346     		mov	r3, r0
 798              		.loc 1 290 6
 799 00a2 002B     		cmp	r3, #0
 800 00a4 01D0     		beq	.L32
 291:Core/Src/main.c ****   {
 292:Core/Src/main.c ****     Error_Handler();
 801              		.loc 1 292 5
 802 00a6 FFF7FEFF 		bl	Error_Handler
 803              	.L32:
 293:Core/Src/main.c ****   }
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /** Configure the ADC multi-mode
 296:Core/Src/main.c ****    */
 297:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 804              		.loc 1 297 18
 805 00aa 0023     		movs	r3, #0
 806 00ac FB61     		str	r3, [r7, #28]
 298:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 807              		.loc 1 298 7
 808 00ae 07F11C03 		add	r3, r7, #28
 809 00b2 1946     		mov	r1, r3
 810 00b4 1E48     		ldr	r0, .L38
 811 00b6 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 812 00ba 0346     		mov	r3, r0
 813              		.loc 1 298 6
 814 00bc 002B     		cmp	r3, #0
 815 00be 01D0     		beq	.L33
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 816              		.loc 1 300 5
 817 00c0 FFF7FEFF 		bl	Error_Handler
 818              	.L33:
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /** Configure Regular Channel
 304:Core/Src/main.c ****    */
 305:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 819              		.loc 1 305 19
 820 00c4 1C4B     		ldr	r3, .L38+8
 821 00c6 7B60     		str	r3, [r7, #4]
 306:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 822              		.loc 1 306 16
 823 00c8 0623     		movs	r3, #6
 824 00ca BB60     		str	r3, [r7, #8]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 21


 307:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 825              		.loc 1 307 24
 826 00cc 0623     		movs	r3, #6
 827 00ce FB60     		str	r3, [r7, #12]
 308:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 828              		.loc 1 308 22
 829 00d0 7F23     		movs	r3, #127
 830 00d2 3B61     		str	r3, [r7, #16]
 309:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 831              		.loc 1 309 24
 832 00d4 0423     		movs	r3, #4
 833 00d6 7B61     		str	r3, [r7, #20]
 310:Core/Src/main.c ****   sConfig.Offset = 0;
 834              		.loc 1 310 18
 835 00d8 0023     		movs	r3, #0
 836 00da BB61     		str	r3, [r7, #24]
 311:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 837              		.loc 1 311 7
 838 00dc 3B1D     		adds	r3, r7, #4
 839 00de 1946     		mov	r1, r3
 840 00e0 1348     		ldr	r0, .L38
 841 00e2 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 842 00e6 0346     		mov	r3, r0
 843              		.loc 1 311 6
 844 00e8 002B     		cmp	r3, #0
 845 00ea 01D0     		beq	.L34
 312:Core/Src/main.c ****   {
 313:Core/Src/main.c ****     Error_Handler();
 846              		.loc 1 313 5
 847 00ec FFF7FEFF 		bl	Error_Handler
 848              	.L34:
 314:Core/Src/main.c ****   }
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /** Configure Regular Channel
 317:Core/Src/main.c ****    */
 318:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 849              		.loc 1 318 19
 850 00f0 124B     		ldr	r3, .L38+12
 851 00f2 7B60     		str	r3, [r7, #4]
 319:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 852              		.loc 1 319 16
 853 00f4 0C23     		movs	r3, #12
 854 00f6 BB60     		str	r3, [r7, #8]
 320:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 855              		.loc 1 320 7
 856 00f8 3B1D     		adds	r3, r7, #4
 857 00fa 1946     		mov	r1, r3
 858 00fc 0C48     		ldr	r0, .L38
 859 00fe FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 860 0102 0346     		mov	r3, r0
 861              		.loc 1 320 6
 862 0104 002B     		cmp	r3, #0
 863 0106 01D0     		beq	.L35
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****     Error_Handler();
 864              		.loc 1 322 5
 865 0108 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 22


 866              	.L35:
 323:Core/Src/main.c ****   }
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /** Configure Regular Channel
 326:Core/Src/main.c ****    */
 327:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 867              		.loc 1 327 19
 868 010c 0C4B     		ldr	r3, .L38+16
 869 010e 7B60     		str	r3, [r7, #4]
 328:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 870              		.loc 1 328 16
 871 0110 1223     		movs	r3, #18
 872 0112 BB60     		str	r3, [r7, #8]
 329:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 873              		.loc 1 329 7
 874 0114 3B1D     		adds	r3, r7, #4
 875 0116 1946     		mov	r1, r3
 876 0118 0548     		ldr	r0, .L38
 877 011a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 878 011e 0346     		mov	r3, r0
 879              		.loc 1 329 6
 880 0120 002B     		cmp	r3, #0
 881 0122 01D0     		beq	.L37
 330:Core/Src/main.c ****   {
 331:Core/Src/main.c ****     Error_Handler();
 882              		.loc 1 331 5
 883 0124 FFF7FEFF 		bl	Error_Handler
 884              	.L37:
 332:Core/Src/main.c ****   }
 333:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 336:Core/Src/main.c **** }
 885              		.loc 1 336 1
 886 0128 00BF     		nop
 887 012a 2837     		adds	r7, r7, #40
 888              		.cfi_def_cfa_offset 8
 889 012c BD46     		mov	sp, r7
 890              		.cfi_def_cfa_register 13
 891              		@ sp needed
 892 012e 80BD     		pop	{r7, pc}
 893              	.L39:
 894              		.align	2
 895              	.L38:
 896 0130 00000000 		.word	hadc1
 897 0134 00000450 		.word	1342439424
 898 0138 02003004 		.word	70254594
 899 013c 04006008 		.word	140509188
 900 0140 000052C7 		.word	-950927360
 901              		.cfi_endproc
 902              	.LFE331:
 904              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 905              		.align	1
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 910              	MX_LPUART1_UART_Init:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 23


 911              	.LFB332:
 337:Core/Src/main.c **** 
 338:Core/Src/main.c **** /**
 339:Core/Src/main.c ****  * @brief LPUART1 Initialization Function
 340:Core/Src/main.c ****  * @param None
 341:Core/Src/main.c ****  * @retval None
 342:Core/Src/main.c ****  */
 343:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 344:Core/Src/main.c **** {
 912              		.loc 1 344 1
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 0
 915              		@ frame_needed = 1, uses_anonymous_args = 0
 916 0000 80B5     		push	{r7, lr}
 917              		.cfi_def_cfa_offset 8
 918              		.cfi_offset 7, -8
 919              		.cfi_offset 14, -4
 920 0002 00AF     		add	r7, sp, #0
 921              		.cfi_def_cfa_register 7
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 353:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 922              		.loc 1 353 21
 923 0004 244B     		ldr	r3, .L46
 924 0006 254A     		ldr	r2, .L46+4
 925 0008 1A60     		str	r2, [r3]
 354:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 926              		.loc 1 354 26
 927 000a 234B     		ldr	r3, .L46
 928 000c 4FF4E132 		mov	r2, #115200
 929 0010 5A60     		str	r2, [r3, #4]
 355:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 930              		.loc 1 355 28
 931 0012 214B     		ldr	r3, .L46
 932 0014 0022     		movs	r2, #0
 933 0016 9A60     		str	r2, [r3, #8]
 356:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 934              		.loc 1 356 26
 935 0018 1F4B     		ldr	r3, .L46
 936 001a 0022     		movs	r2, #0
 937 001c DA60     		str	r2, [r3, #12]
 357:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 938              		.loc 1 357 24
 939 001e 1E4B     		ldr	r3, .L46
 940 0020 0022     		movs	r2, #0
 941 0022 1A61     		str	r2, [r3, #16]
 358:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 942              		.loc 1 358 22
 943 0024 1C4B     		ldr	r3, .L46
 944 0026 0C22     		movs	r2, #12
 945 0028 5A61     		str	r2, [r3, #20]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 24


 359:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 946              		.loc 1 359 27
 947 002a 1B4B     		ldr	r3, .L46
 948 002c 0022     		movs	r2, #0
 949 002e 9A61     		str	r2, [r3, #24]
 360:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 950              		.loc 1 360 32
 951 0030 194B     		ldr	r3, .L46
 952 0032 0022     		movs	r2, #0
 953 0034 1A62     		str	r2, [r3, #32]
 361:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 954              		.loc 1 361 32
 955 0036 184B     		ldr	r3, .L46
 956 0038 0022     		movs	r2, #0
 957 003a 5A62     		str	r2, [r3, #36]
 362:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 958              		.loc 1 362 40
 959 003c 164B     		ldr	r3, .L46
 960 003e 1022     		movs	r2, #16
 961 0040 9A62     		str	r2, [r3, #40]
 363:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 962              		.loc 1 363 40
 963 0042 154B     		ldr	r3, .L46
 964 0044 4FF48052 		mov	r2, #4096
 965 0048 DA63     		str	r2, [r3, #60]
 364:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 966              		.loc 1 364 21
 967 004a 134B     		ldr	r3, .L46
 968 004c 0022     		movs	r2, #0
 969 004e 5A66     		str	r2, [r3, #100]
 365:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 970              		.loc 1 365 7
 971 0050 1148     		ldr	r0, .L46
 972 0052 FFF7FEFF 		bl	HAL_UART_Init
 973 0056 0346     		mov	r3, r0
 974              		.loc 1 365 6
 975 0058 002B     		cmp	r3, #0
 976 005a 01D0     		beq	.L41
 366:Core/Src/main.c ****   {
 367:Core/Src/main.c ****     Error_Handler();
 977              		.loc 1 367 5
 978 005c FFF7FEFF 		bl	Error_Handler
 979              	.L41:
 368:Core/Src/main.c ****   }
 369:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 980              		.loc 1 369 7
 981 0060 0021     		movs	r1, #0
 982 0062 0D48     		ldr	r0, .L46
 983 0064 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 984 0068 0346     		mov	r3, r0
 985              		.loc 1 369 6
 986 006a 002B     		cmp	r3, #0
 987 006c 01D0     		beq	.L42
 370:Core/Src/main.c ****   {
 371:Core/Src/main.c ****     Error_Handler();
 988              		.loc 1 371 5
 989 006e FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 25


 990              	.L42:
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 991              		.loc 1 373 7
 992 0072 0021     		movs	r1, #0
 993 0074 0848     		ldr	r0, .L46
 994 0076 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 995 007a 0346     		mov	r3, r0
 996              		.loc 1 373 6
 997 007c 002B     		cmp	r3, #0
 998 007e 01D0     		beq	.L43
 374:Core/Src/main.c ****   {
 375:Core/Src/main.c ****     Error_Handler();
 999              		.loc 1 375 5
 1000 0080 FFF7FEFF 		bl	Error_Handler
 1001              	.L43:
 376:Core/Src/main.c ****   }
 377:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 1002              		.loc 1 377 7
 1003 0084 0448     		ldr	r0, .L46
 1004 0086 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1005 008a 0346     		mov	r3, r0
 1006              		.loc 1 377 6
 1007 008c 002B     		cmp	r3, #0
 1008 008e 01D0     		beq	.L45
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****     Error_Handler();
 1009              		.loc 1 379 5
 1010 0090 FFF7FEFF 		bl	Error_Handler
 1011              	.L45:
 380:Core/Src/main.c ****   }
 381:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 384:Core/Src/main.c **** }
 1012              		.loc 1 384 1
 1013 0094 00BF     		nop
 1014 0096 80BD     		pop	{r7, pc}
 1015              	.L47:
 1016              		.align	2
 1017              	.L46:
 1018 0098 00000000 		.word	hlpuart1
 1019 009c 00800040 		.word	1073774592
 1020              		.cfi_endproc
 1021              	.LFE332:
 1023              		.section	.text.MX_UART4_Init,"ax",%progbits
 1024              		.align	1
 1025              		.syntax unified
 1026              		.thumb
 1027              		.thumb_func
 1029              	MX_UART4_Init:
 1030              	.LFB333:
 385:Core/Src/main.c **** 
 386:Core/Src/main.c **** /**
 387:Core/Src/main.c ****  * @brief UART4 Initialization Function
 388:Core/Src/main.c ****  * @param None
 389:Core/Src/main.c ****  * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 26


 390:Core/Src/main.c ****  */
 391:Core/Src/main.c **** static void MX_UART4_Init(void)
 392:Core/Src/main.c **** {
 1031              		.loc 1 392 1
 1032              		.cfi_startproc
 1033              		@ args = 0, pretend = 0, frame = 0
 1034              		@ frame_needed = 1, uses_anonymous_args = 0
 1035 0000 80B5     		push	{r7, lr}
 1036              		.cfi_def_cfa_offset 8
 1037              		.cfi_offset 7, -8
 1038              		.cfi_offset 14, -4
 1039 0002 00AF     		add	r7, sp, #0
 1040              		.cfi_def_cfa_register 7
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 401:Core/Src/main.c ****   huart4.Instance = UART4;
 1041              		.loc 1 401 19
 1042 0004 224B     		ldr	r3, .L54
 1043 0006 234A     		ldr	r2, .L54+4
 1044 0008 1A60     		str	r2, [r3]
 402:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1045              		.loc 1 402 24
 1046 000a 214B     		ldr	r3, .L54
 1047 000c 4FF4E132 		mov	r2, #115200
 1048 0010 5A60     		str	r2, [r3, #4]
 403:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1049              		.loc 1 403 26
 1050 0012 1F4B     		ldr	r3, .L54
 1051 0014 0022     		movs	r2, #0
 1052 0016 9A60     		str	r2, [r3, #8]
 404:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1053              		.loc 1 404 24
 1054 0018 1D4B     		ldr	r3, .L54
 1055 001a 0022     		movs	r2, #0
 1056 001c DA60     		str	r2, [r3, #12]
 405:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1057              		.loc 1 405 22
 1058 001e 1C4B     		ldr	r3, .L54
 1059 0020 0022     		movs	r2, #0
 1060 0022 1A61     		str	r2, [r3, #16]
 406:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1061              		.loc 1 406 20
 1062 0024 1A4B     		ldr	r3, .L54
 1063 0026 0C22     		movs	r2, #12
 1064 0028 5A61     		str	r2, [r3, #20]
 407:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1065              		.loc 1 407 25
 1066 002a 194B     		ldr	r3, .L54
 1067 002c 0022     		movs	r2, #0
 1068 002e 9A61     		str	r2, [r3, #24]
 408:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 27


 1069              		.loc 1 408 28
 1070 0030 174B     		ldr	r3, .L54
 1071 0032 0022     		movs	r2, #0
 1072 0034 DA61     		str	r2, [r3, #28]
 409:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1073              		.loc 1 409 30
 1074 0036 164B     		ldr	r3, .L54
 1075 0038 0022     		movs	r2, #0
 1076 003a 1A62     		str	r2, [r3, #32]
 410:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1077              		.loc 1 410 30
 1078 003c 144B     		ldr	r3, .L54
 1079 003e 0022     		movs	r2, #0
 1080 0040 5A62     		str	r2, [r3, #36]
 411:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1081              		.loc 1 411 38
 1082 0042 134B     		ldr	r3, .L54
 1083 0044 0022     		movs	r2, #0
 1084 0046 9A62     		str	r2, [r3, #40]
 412:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1085              		.loc 1 412 7
 1086 0048 1148     		ldr	r0, .L54
 1087 004a FFF7FEFF 		bl	HAL_UART_Init
 1088 004e 0346     		mov	r3, r0
 1089              		.loc 1 412 6
 1090 0050 002B     		cmp	r3, #0
 1091 0052 01D0     		beq	.L49
 413:Core/Src/main.c ****   {
 414:Core/Src/main.c ****     Error_Handler();
 1092              		.loc 1 414 5
 1093 0054 FFF7FEFF 		bl	Error_Handler
 1094              	.L49:
 415:Core/Src/main.c ****   }
 416:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 1095              		.loc 1 416 7
 1096 0058 0021     		movs	r1, #0
 1097 005a 0D48     		ldr	r0, .L54
 1098 005c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1099 0060 0346     		mov	r3, r0
 1100              		.loc 1 416 6
 1101 0062 002B     		cmp	r3, #0
 1102 0064 01D0     		beq	.L50
 417:Core/Src/main.c ****   {
 418:Core/Src/main.c ****     Error_Handler();
 1103              		.loc 1 418 5
 1104 0066 FFF7FEFF 		bl	Error_Handler
 1105              	.L50:
 419:Core/Src/main.c ****   }
 420:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 1106              		.loc 1 420 7
 1107 006a 0021     		movs	r1, #0
 1108 006c 0848     		ldr	r0, .L54
 1109 006e FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1110 0072 0346     		mov	r3, r0
 1111              		.loc 1 420 6
 1112 0074 002B     		cmp	r3, #0
 1113 0076 01D0     		beq	.L51
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 28


 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
 1114              		.loc 1 422 5
 1115 0078 FFF7FEFF 		bl	Error_Handler
 1116              	.L51:
 423:Core/Src/main.c ****   }
 424:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 1117              		.loc 1 424 7
 1118 007c 0448     		ldr	r0, .L54
 1119 007e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1120 0082 0346     		mov	r3, r0
 1121              		.loc 1 424 6
 1122 0084 002B     		cmp	r3, #0
 1123 0086 01D0     		beq	.L53
 425:Core/Src/main.c ****   {
 426:Core/Src/main.c ****     Error_Handler();
 1124              		.loc 1 426 5
 1125 0088 FFF7FEFF 		bl	Error_Handler
 1126              	.L53:
 427:Core/Src/main.c ****   }
 428:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 431:Core/Src/main.c **** }
 1127              		.loc 1 431 1
 1128 008c 00BF     		nop
 1129 008e 80BD     		pop	{r7, pc}
 1130              	.L55:
 1131              		.align	2
 1132              	.L54:
 1133 0090 00000000 		.word	huart4
 1134 0094 004C0040 		.word	1073761280
 1135              		.cfi_endproc
 1136              	.LFE333:
 1138              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1139              		.align	1
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1144              	MX_TIM3_Init:
 1145              	.LFB334:
 432:Core/Src/main.c **** 
 433:Core/Src/main.c **** /**
 434:Core/Src/main.c ****  * @brief TIM3 Initialization Function
 435:Core/Src/main.c ****  * @param None
 436:Core/Src/main.c ****  * @retval None
 437:Core/Src/main.c ****  */
 438:Core/Src/main.c **** static void MX_TIM3_Init(void)
 439:Core/Src/main.c **** {
 1146              		.loc 1 439 1
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 56
 1149              		@ frame_needed = 1, uses_anonymous_args = 0
 1150 0000 80B5     		push	{r7, lr}
 1151              		.cfi_def_cfa_offset 8
 1152              		.cfi_offset 7, -8
 1153              		.cfi_offset 14, -4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 29


 1154 0002 8EB0     		sub	sp, sp, #56
 1155              		.cfi_def_cfa_offset 64
 1156 0004 00AF     		add	r7, sp, #0
 1157              		.cfi_def_cfa_register 7
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 1158              		.loc 1 445 26
 1159 0006 07F12803 		add	r3, r7, #40
 1160 000a 0022     		movs	r2, #0
 1161 000c 1A60     		str	r2, [r3]
 1162 000e 5A60     		str	r2, [r3, #4]
 1163 0010 9A60     		str	r2, [r3, #8]
 1164 0012 DA60     		str	r2, [r3, #12]
 446:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1165              		.loc 1 446 27
 1166 0014 07F11C03 		add	r3, r7, #28
 1167 0018 0022     		movs	r2, #0
 1168 001a 1A60     		str	r2, [r3]
 1169 001c 5A60     		str	r2, [r3, #4]
 1170 001e 9A60     		str	r2, [r3, #8]
 447:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1171              		.loc 1 447 22
 1172 0020 3B46     		mov	r3, r7
 1173 0022 0022     		movs	r2, #0
 1174 0024 1A60     		str	r2, [r3]
 1175 0026 5A60     		str	r2, [r3, #4]
 1176 0028 9A60     		str	r2, [r3, #8]
 1177 002a DA60     		str	r2, [r3, #12]
 1178 002c 1A61     		str	r2, [r3, #16]
 1179 002e 5A61     		str	r2, [r3, #20]
 1180 0030 9A61     		str	r2, [r3, #24]
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 452:Core/Src/main.c ****   htim3.Instance = TIM3;
 1181              		.loc 1 452 18
 1182 0032 374B     		ldr	r3, .L64
 1183 0034 374A     		ldr	r2, .L64+4
 1184 0036 1A60     		str	r2, [r3]
 453:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 1185              		.loc 1 453 24
 1186 0038 354B     		ldr	r3, .L64
 1187 003a 7722     		movs	r2, #119
 1188 003c 5A60     		str	r2, [r3, #4]
 454:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1189              		.loc 1 454 26
 1190 003e 344B     		ldr	r3, .L64
 1191 0040 0022     		movs	r2, #0
 1192 0042 9A60     		str	r2, [r3, #8]
 455:Core/Src/main.c ****   htim3.Init.Period = 255;
 1193              		.loc 1 455 21
 1194 0044 324B     		ldr	r3, .L64
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 30


 1195 0046 FF22     		movs	r2, #255
 1196 0048 DA60     		str	r2, [r3, #12]
 456:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1197              		.loc 1 456 28
 1198 004a 314B     		ldr	r3, .L64
 1199 004c 0022     		movs	r2, #0
 1200 004e 1A61     		str	r2, [r3, #16]
 457:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1201              		.loc 1 457 32
 1202 0050 2F4B     		ldr	r3, .L64
 1203 0052 8022     		movs	r2, #128
 1204 0054 9A61     		str	r2, [r3, #24]
 458:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1205              		.loc 1 458 7
 1206 0056 2E48     		ldr	r0, .L64
 1207 0058 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1208 005c 0346     		mov	r3, r0
 1209              		.loc 1 458 6
 1210 005e 002B     		cmp	r3, #0
 1211 0060 01D0     		beq	.L57
 459:Core/Src/main.c ****   {
 460:Core/Src/main.c ****     Error_Handler();
 1212              		.loc 1 460 5
 1213 0062 FFF7FEFF 		bl	Error_Handler
 1214              	.L57:
 461:Core/Src/main.c ****   }
 462:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 1215              		.loc 1 462 34
 1216 0066 4FF48053 		mov	r3, #4096
 1217 006a BB62     		str	r3, [r7, #40]
 463:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1218              		.loc 1 463 7
 1219 006c 07F12803 		add	r3, r7, #40
 1220 0070 1946     		mov	r1, r3
 1221 0072 2748     		ldr	r0, .L64
 1222 0074 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1223 0078 0346     		mov	r3, r0
 1224              		.loc 1 463 6
 1225 007a 002B     		cmp	r3, #0
 1226 007c 01D0     		beq	.L58
 464:Core/Src/main.c ****   {
 465:Core/Src/main.c ****     Error_Handler();
 1227              		.loc 1 465 5
 1228 007e FFF7FEFF 		bl	Error_Handler
 1229              	.L58:
 466:Core/Src/main.c ****   }
 467:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1230              		.loc 1 467 7
 1231 0082 2348     		ldr	r0, .L64
 1232 0084 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1233 0088 0346     		mov	r3, r0
 1234              		.loc 1 467 6
 1235 008a 002B     		cmp	r3, #0
 1236 008c 01D0     		beq	.L59
 468:Core/Src/main.c ****   {
 469:Core/Src/main.c ****     Error_Handler();
 1237              		.loc 1 469 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 31


 1238 008e FFF7FEFF 		bl	Error_Handler
 1239              	.L59:
 470:Core/Src/main.c ****   }
 471:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 1240              		.loc 1 471 37
 1241 0092 0023     		movs	r3, #0
 1242 0094 FB61     		str	r3, [r7, #28]
 472:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1243              		.loc 1 472 33
 1244 0096 0023     		movs	r3, #0
 1245 0098 7B62     		str	r3, [r7, #36]
 473:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1246              		.loc 1 473 7
 1247 009a 07F11C03 		add	r3, r7, #28
 1248 009e 1946     		mov	r1, r3
 1249 00a0 1B48     		ldr	r0, .L64
 1250 00a2 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1251 00a6 0346     		mov	r3, r0
 1252              		.loc 1 473 6
 1253 00a8 002B     		cmp	r3, #0
 1254 00aa 01D0     		beq	.L60
 474:Core/Src/main.c ****   {
 475:Core/Src/main.c ****     Error_Handler();
 1255              		.loc 1 475 5
 1256 00ac FFF7FEFF 		bl	Error_Handler
 1257              	.L60:
 476:Core/Src/main.c ****   }
 477:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 1258              		.loc 1 477 20
 1259 00b0 6023     		movs	r3, #96
 1260 00b2 3B60     		str	r3, [r7]
 478:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1261              		.loc 1 478 19
 1262 00b4 0023     		movs	r3, #0
 1263 00b6 7B60     		str	r3, [r7, #4]
 479:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1264              		.loc 1 479 24
 1265 00b8 0023     		movs	r3, #0
 1266 00ba BB60     		str	r3, [r7, #8]
 480:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1267              		.loc 1 480 24
 1268 00bc 0023     		movs	r3, #0
 1269 00be 3B61     		str	r3, [r7, #16]
 481:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1270              		.loc 1 481 7
 1271 00c0 3B46     		mov	r3, r7
 1272 00c2 0022     		movs	r2, #0
 1273 00c4 1946     		mov	r1, r3
 1274 00c6 1248     		ldr	r0, .L64
 1275 00c8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1276 00cc 0346     		mov	r3, r0
 1277              		.loc 1 481 6
 1278 00ce 002B     		cmp	r3, #0
 1279 00d0 01D0     		beq	.L61
 482:Core/Src/main.c ****   {
 483:Core/Src/main.c ****     Error_Handler();
 1280              		.loc 1 483 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 32


 1281 00d2 FFF7FEFF 		bl	Error_Handler
 1282              	.L61:
 484:Core/Src/main.c ****   }
 485:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1283              		.loc 1 485 7
 1284 00d6 3B46     		mov	r3, r7
 1285 00d8 0422     		movs	r2, #4
 1286 00da 1946     		mov	r1, r3
 1287 00dc 0C48     		ldr	r0, .L64
 1288 00de FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1289 00e2 0346     		mov	r3, r0
 1290              		.loc 1 485 6
 1291 00e4 002B     		cmp	r3, #0
 1292 00e6 01D0     		beq	.L62
 486:Core/Src/main.c ****   {
 487:Core/Src/main.c ****     Error_Handler();
 1293              		.loc 1 487 5
 1294 00e8 FFF7FEFF 		bl	Error_Handler
 1295              	.L62:
 488:Core/Src/main.c ****   }
 489:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1296              		.loc 1 489 7
 1297 00ec 3B46     		mov	r3, r7
 1298 00ee 0822     		movs	r2, #8
 1299 00f0 1946     		mov	r1, r3
 1300 00f2 0748     		ldr	r0, .L64
 1301 00f4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1302 00f8 0346     		mov	r3, r0
 1303              		.loc 1 489 6
 1304 00fa 002B     		cmp	r3, #0
 1305 00fc 01D0     		beq	.L63
 490:Core/Src/main.c ****   {
 491:Core/Src/main.c ****     Error_Handler();
 1306              		.loc 1 491 5
 1307 00fe FFF7FEFF 		bl	Error_Handler
 1308              	.L63:
 492:Core/Src/main.c ****   }
 493:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 496:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 1309              		.loc 1 496 3
 1310 0102 0348     		ldr	r0, .L64
 1311 0104 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 497:Core/Src/main.c **** }
 1312              		.loc 1 497 1
 1313 0108 00BF     		nop
 1314 010a 3837     		adds	r7, r7, #56
 1315              		.cfi_def_cfa_offset 8
 1316 010c BD46     		mov	sp, r7
 1317              		.cfi_def_cfa_register 13
 1318              		@ sp needed
 1319 010e 80BD     		pop	{r7, pc}
 1320              	.L65:
 1321              		.align	2
 1322              	.L64:
 1323 0110 00000000 		.word	htim3
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 33


 1324 0114 00040040 		.word	1073742848
 1325              		.cfi_endproc
 1326              	.LFE334:
 1328              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1329              		.align	1
 1330              		.syntax unified
 1331              		.thumb
 1332              		.thumb_func
 1334              	MX_TIM4_Init:
 1335              	.LFB335:
 498:Core/Src/main.c **** 
 499:Core/Src/main.c **** /**
 500:Core/Src/main.c ****  * @brief TIM4 Initialization Function
 501:Core/Src/main.c ****  * @param None
 502:Core/Src/main.c ****  * @retval None
 503:Core/Src/main.c ****  */
 504:Core/Src/main.c **** static void MX_TIM4_Init(void)
 505:Core/Src/main.c **** {
 1336              		.loc 1 505 1
 1337              		.cfi_startproc
 1338              		@ args = 0, pretend = 0, frame = 32
 1339              		@ frame_needed = 1, uses_anonymous_args = 0
 1340 0000 80B5     		push	{r7, lr}
 1341              		.cfi_def_cfa_offset 8
 1342              		.cfi_offset 7, -8
 1343              		.cfi_offset 14, -4
 1344 0002 88B0     		sub	sp, sp, #32
 1345              		.cfi_def_cfa_offset 40
 1346 0004 00AF     		add	r7, sp, #0
 1347              		.cfi_def_cfa_register 7
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 1348              		.loc 1 511 26
 1349 0006 07F11003 		add	r3, r7, #16
 1350 000a 0022     		movs	r2, #0
 1351 000c 1A60     		str	r2, [r3]
 1352 000e 5A60     		str	r2, [r3, #4]
 1353 0010 9A60     		str	r2, [r3, #8]
 1354 0012 DA60     		str	r2, [r3, #12]
 512:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1355              		.loc 1 512 27
 1356 0014 3B1D     		adds	r3, r7, #4
 1357 0016 0022     		movs	r2, #0
 1358 0018 1A60     		str	r2, [r3]
 1359 001a 5A60     		str	r2, [r3, #4]
 1360 001c 9A60     		str	r2, [r3, #8]
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 517:Core/Src/main.c ****   htim4.Instance = TIM4;
 1361              		.loc 1 517 18
 1362 001e 1D4B     		ldr	r3, .L71
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 34


 1363 0020 1D4A     		ldr	r2, .L71+4
 1364 0022 1A60     		str	r2, [r3]
 518:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 1365              		.loc 1 518 24
 1366 0024 1B4B     		ldr	r3, .L71
 1367 0026 7722     		movs	r2, #119
 1368 0028 5A60     		str	r2, [r3, #4]
 519:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1369              		.loc 1 519 26
 1370 002a 1A4B     		ldr	r3, .L71
 1371 002c 0022     		movs	r2, #0
 1372 002e 9A60     		str	r2, [r3, #8]
 520:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1373              		.loc 1 520 21
 1374 0030 184B     		ldr	r3, .L71
 1375 0032 4FF6FF72 		movw	r2, #65535
 1376 0036 DA60     		str	r2, [r3, #12]
 521:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1377              		.loc 1 521 28
 1378 0038 164B     		ldr	r3, .L71
 1379 003a 0022     		movs	r2, #0
 1380 003c 1A61     		str	r2, [r3, #16]
 522:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1381              		.loc 1 522 32
 1382 003e 154B     		ldr	r3, .L71
 1383 0040 0022     		movs	r2, #0
 1384 0042 9A61     		str	r2, [r3, #24]
 523:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1385              		.loc 1 523 7
 1386 0044 1348     		ldr	r0, .L71
 1387 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1388 004a 0346     		mov	r3, r0
 1389              		.loc 1 523 6
 1390 004c 002B     		cmp	r3, #0
 1391 004e 01D0     		beq	.L67
 524:Core/Src/main.c ****   {
 525:Core/Src/main.c ****     Error_Handler();
 1392              		.loc 1 525 5
 1393 0050 FFF7FEFF 		bl	Error_Handler
 1394              	.L67:
 526:Core/Src/main.c ****   }
 527:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 1395              		.loc 1 527 34
 1396 0054 4FF48053 		mov	r3, #4096
 1397 0058 3B61     		str	r3, [r7, #16]
 528:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1398              		.loc 1 528 7
 1399 005a 07F11003 		add	r3, r7, #16
 1400 005e 1946     		mov	r1, r3
 1401 0060 0C48     		ldr	r0, .L71
 1402 0062 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1403 0066 0346     		mov	r3, r0
 1404              		.loc 1 528 6
 1405 0068 002B     		cmp	r3, #0
 1406 006a 01D0     		beq	.L68
 529:Core/Src/main.c ****   {
 530:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 35


 1407              		.loc 1 530 5
 1408 006c FFF7FEFF 		bl	Error_Handler
 1409              	.L68:
 531:Core/Src/main.c ****   }
 532:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 1410              		.loc 1 532 37
 1411 0070 0023     		movs	r3, #0
 1412 0072 7B60     		str	r3, [r7, #4]
 533:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1413              		.loc 1 533 33
 1414 0074 0023     		movs	r3, #0
 1415 0076 FB60     		str	r3, [r7, #12]
 534:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1416              		.loc 1 534 7
 1417 0078 3B1D     		adds	r3, r7, #4
 1418 007a 1946     		mov	r1, r3
 1419 007c 0548     		ldr	r0, .L71
 1420 007e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1421 0082 0346     		mov	r3, r0
 1422              		.loc 1 534 6
 1423 0084 002B     		cmp	r3, #0
 1424 0086 01D0     		beq	.L70
 535:Core/Src/main.c ****   {
 536:Core/Src/main.c ****     Error_Handler();
 1425              		.loc 1 536 5
 1426 0088 FFF7FEFF 		bl	Error_Handler
 1427              	.L70:
 537:Core/Src/main.c ****   }
 538:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 541:Core/Src/main.c **** }
 1428              		.loc 1 541 1
 1429 008c 00BF     		nop
 1430 008e 2037     		adds	r7, r7, #32
 1431              		.cfi_def_cfa_offset 8
 1432 0090 BD46     		mov	sp, r7
 1433              		.cfi_def_cfa_register 13
 1434              		@ sp needed
 1435 0092 80BD     		pop	{r7, pc}
 1436              	.L72:
 1437              		.align	2
 1438              	.L71:
 1439 0094 00000000 		.word	htim4
 1440 0098 00080040 		.word	1073743872
 1441              		.cfi_endproc
 1442              	.LFE335:
 1444              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1445              		.align	1
 1446              		.syntax unified
 1447              		.thumb
 1448              		.thumb_func
 1450              	MX_TIM5_Init:
 1451              	.LFB336:
 542:Core/Src/main.c **** 
 543:Core/Src/main.c **** /**
 544:Core/Src/main.c ****  * @brief TIM5 Initialization Function
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 36


 545:Core/Src/main.c ****  * @param None
 546:Core/Src/main.c ****  * @retval None
 547:Core/Src/main.c ****  */
 548:Core/Src/main.c **** static void MX_TIM5_Init(void)
 549:Core/Src/main.c **** {
 1452              		.loc 1 549 1
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 32
 1455              		@ frame_needed = 1, uses_anonymous_args = 0
 1456 0000 80B5     		push	{r7, lr}
 1457              		.cfi_def_cfa_offset 8
 1458              		.cfi_offset 7, -8
 1459              		.cfi_offset 14, -4
 1460 0002 88B0     		sub	sp, sp, #32
 1461              		.cfi_def_cfa_offset 40
 1462 0004 00AF     		add	r7, sp, #0
 1463              		.cfi_def_cfa_register 7
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 1464              		.loc 1 555 26
 1465 0006 07F11003 		add	r3, r7, #16
 1466 000a 0022     		movs	r2, #0
 1467 000c 1A60     		str	r2, [r3]
 1468 000e 5A60     		str	r2, [r3, #4]
 1469 0010 9A60     		str	r2, [r3, #8]
 1470 0012 DA60     		str	r2, [r3, #12]
 556:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1471              		.loc 1 556 27
 1472 0014 3B1D     		adds	r3, r7, #4
 1473 0016 0022     		movs	r2, #0
 1474 0018 1A60     		str	r2, [r3]
 1475 001a 5A60     		str	r2, [r3, #4]
 1476 001c 9A60     		str	r2, [r3, #8]
 557:Core/Src/main.c **** 
 558:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 561:Core/Src/main.c ****   htim5.Instance = TIM5;
 1477              		.loc 1 561 18
 1478 001e 1D4B     		ldr	r3, .L78
 1479 0020 1D4A     		ldr	r2, .L78+4
 1480 0022 1A60     		str	r2, [r3]
 562:Core/Src/main.c ****   htim5.Init.Prescaler = 119;
 1481              		.loc 1 562 24
 1482 0024 1B4B     		ldr	r3, .L78
 1483 0026 7722     		movs	r2, #119
 1484 0028 5A60     		str	r2, [r3, #4]
 563:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1485              		.loc 1 563 26
 1486 002a 1A4B     		ldr	r3, .L78
 1487 002c 0022     		movs	r2, #0
 1488 002e 9A60     		str	r2, [r3, #8]
 564:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 37


 1489              		.loc 1 564 21
 1490 0030 184B     		ldr	r3, .L78
 1491 0032 4FF0FF32 		mov	r2, #-1
 1492 0036 DA60     		str	r2, [r3, #12]
 565:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1493              		.loc 1 565 28
 1494 0038 164B     		ldr	r3, .L78
 1495 003a 0022     		movs	r2, #0
 1496 003c 1A61     		str	r2, [r3, #16]
 566:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1497              		.loc 1 566 32
 1498 003e 154B     		ldr	r3, .L78
 1499 0040 0022     		movs	r2, #0
 1500 0042 9A61     		str	r2, [r3, #24]
 567:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1501              		.loc 1 567 7
 1502 0044 1348     		ldr	r0, .L78
 1503 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1504 004a 0346     		mov	r3, r0
 1505              		.loc 1 567 6
 1506 004c 002B     		cmp	r3, #0
 1507 004e 01D0     		beq	.L74
 568:Core/Src/main.c ****   {
 569:Core/Src/main.c ****     Error_Handler();
 1508              		.loc 1 569 5
 1509 0050 FFF7FEFF 		bl	Error_Handler
 1510              	.L74:
 570:Core/Src/main.c ****   }
 571:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 1511              		.loc 1 571 34
 1512 0054 4FF48053 		mov	r3, #4096
 1513 0058 3B61     		str	r3, [r7, #16]
 572:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1514              		.loc 1 572 7
 1515 005a 07F11003 		add	r3, r7, #16
 1516 005e 1946     		mov	r1, r3
 1517 0060 0C48     		ldr	r0, .L78
 1518 0062 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1519 0066 0346     		mov	r3, r0
 1520              		.loc 1 572 6
 1521 0068 002B     		cmp	r3, #0
 1522 006a 01D0     		beq	.L75
 573:Core/Src/main.c ****   {
 574:Core/Src/main.c ****     Error_Handler();
 1523              		.loc 1 574 5
 1524 006c FFF7FEFF 		bl	Error_Handler
 1525              	.L75:
 575:Core/Src/main.c ****   }
 576:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 1526              		.loc 1 576 37
 1527 0070 0023     		movs	r3, #0
 1528 0072 7B60     		str	r3, [r7, #4]
 577:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1529              		.loc 1 577 33
 1530 0074 0023     		movs	r3, #0
 1531 0076 FB60     		str	r3, [r7, #12]
 578:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 38


 1532              		.loc 1 578 7
 1533 0078 3B1D     		adds	r3, r7, #4
 1534 007a 1946     		mov	r1, r3
 1535 007c 0548     		ldr	r0, .L78
 1536 007e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1537 0082 0346     		mov	r3, r0
 1538              		.loc 1 578 6
 1539 0084 002B     		cmp	r3, #0
 1540 0086 01D0     		beq	.L77
 579:Core/Src/main.c ****   {
 580:Core/Src/main.c ****     Error_Handler();
 1541              		.loc 1 580 5
 1542 0088 FFF7FEFF 		bl	Error_Handler
 1543              	.L77:
 581:Core/Src/main.c ****   }
 582:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 583:Core/Src/main.c **** 
 584:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 585:Core/Src/main.c **** }
 1544              		.loc 1 585 1
 1545 008c 00BF     		nop
 1546 008e 2037     		adds	r7, r7, #32
 1547              		.cfi_def_cfa_offset 8
 1548 0090 BD46     		mov	sp, r7
 1549              		.cfi_def_cfa_register 13
 1550              		@ sp needed
 1551 0092 80BD     		pop	{r7, pc}
 1552              	.L79:
 1553              		.align	2
 1554              	.L78:
 1555 0094 00000000 		.word	htim5
 1556 0098 000C0040 		.word	1073744896
 1557              		.cfi_endproc
 1558              	.LFE336:
 1560              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1561              		.align	1
 1562              		.syntax unified
 1563              		.thumb
 1564              		.thumb_func
 1566              	MX_USB_OTG_FS_PCD_Init:
 1567              	.LFB337:
 586:Core/Src/main.c **** 
 587:Core/Src/main.c **** /**
 588:Core/Src/main.c ****  * @brief USB_OTG_FS Initialization Function
 589:Core/Src/main.c ****  * @param None
 590:Core/Src/main.c ****  * @retval None
 591:Core/Src/main.c ****  */
 592:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 593:Core/Src/main.c **** {
 1568              		.loc 1 593 1
 1569              		.cfi_startproc
 1570              		@ args = 0, pretend = 0, frame = 0
 1571              		@ frame_needed = 1, uses_anonymous_args = 0
 1572 0000 80B5     		push	{r7, lr}
 1573              		.cfi_def_cfa_offset 8
 1574              		.cfi_offset 7, -8
 1575              		.cfi_offset 14, -4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 39


 1576 0002 00AF     		add	r7, sp, #0
 1577              		.cfi_def_cfa_register 7
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 598:Core/Src/main.c **** 
 599:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 602:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 1578              		.loc 1 602 28
 1579 0004 124B     		ldr	r3, .L83
 1580 0006 4FF0A042 		mov	r2, #1342177280
 1581 000a 1A60     		str	r2, [r3]
 603:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1582              		.loc 1 603 38
 1583 000c 104B     		ldr	r3, .L83
 1584 000e 0622     		movs	r2, #6
 1585 0010 5A60     		str	r2, [r3, #4]
 604:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1586              		.loc 1 604 35
 1587 0012 0F4B     		ldr	r3, .L83
 1588 0014 0222     		movs	r2, #2
 1589 0016 9A61     		str	r2, [r3, #24]
 605:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 1590              		.loc 1 605 35
 1591 0018 0D4B     		ldr	r3, .L83
 1592 001a 0122     		movs	r2, #1
 1593 001c DA61     		str	r2, [r3, #28]
 606:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1594              		.loc 1 606 41
 1595 001e 0C4B     		ldr	r3, .L83
 1596 0020 0022     		movs	r2, #0
 1597 0022 1A62     		str	r2, [r3, #32]
 607:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1598              		.loc 1 607 35
 1599 0024 0A4B     		ldr	r3, .L83
 1600 0026 0022     		movs	r2, #0
 1601 0028 5A62     		str	r2, [r3, #36]
 608:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 1602              		.loc 1 608 48
 1603 002a 094B     		ldr	r3, .L83
 1604 002c 0122     		movs	r2, #1
 1605 002e 9A62     		str	r2, [r3, #40]
 609:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1606              		.loc 1 609 42
 1607 0030 074B     		ldr	r3, .L83
 1608 0032 0022     		movs	r2, #0
 1609 0034 1A63     		str	r2, [r3, #48]
 610:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 1610              		.loc 1 610 44
 1611 0036 064B     		ldr	r3, .L83
 1612 0038 0122     		movs	r2, #1
 1613 003a DA62     		str	r2, [r3, #44]
 611:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1614              		.loc 1 611 7
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 40


 1615 003c 0448     		ldr	r0, .L83
 1616 003e FFF7FEFF 		bl	HAL_PCD_Init
 1617 0042 0346     		mov	r3, r0
 1618              		.loc 1 611 6
 1619 0044 002B     		cmp	r3, #0
 1620 0046 01D0     		beq	.L82
 612:Core/Src/main.c ****   {
 613:Core/Src/main.c ****     Error_Handler();
 1621              		.loc 1 613 5
 1622 0048 FFF7FEFF 		bl	Error_Handler
 1623              	.L82:
 614:Core/Src/main.c ****   }
 615:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 616:Core/Src/main.c **** 
 617:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 618:Core/Src/main.c **** }
 1624              		.loc 1 618 1
 1625 004c 00BF     		nop
 1626 004e 80BD     		pop	{r7, pc}
 1627              	.L84:
 1628              		.align	2
 1629              	.L83:
 1630 0050 00000000 		.word	hpcd_USB_OTG_FS
 1631              		.cfi_endproc
 1632              	.LFE337:
 1634              		.section	.text.MX_DMA_Init,"ax",%progbits
 1635              		.align	1
 1636              		.syntax unified
 1637              		.thumb
 1638              		.thumb_func
 1640              	MX_DMA_Init:
 1641              	.LFB338:
 619:Core/Src/main.c **** 
 620:Core/Src/main.c **** /**
 621:Core/Src/main.c ****  * Enable DMA controller clock
 622:Core/Src/main.c ****  */
 623:Core/Src/main.c **** static void MX_DMA_Init(void)
 624:Core/Src/main.c **** {
 1642              		.loc 1 624 1
 1643              		.cfi_startproc
 1644              		@ args = 0, pretend = 0, frame = 8
 1645              		@ frame_needed = 1, uses_anonymous_args = 0
 1646 0000 80B5     		push	{r7, lr}
 1647              		.cfi_def_cfa_offset 8
 1648              		.cfi_offset 7, -8
 1649              		.cfi_offset 14, -4
 1650 0002 82B0     		sub	sp, sp, #8
 1651              		.cfi_def_cfa_offset 16
 1652 0004 00AF     		add	r7, sp, #0
 1653              		.cfi_def_cfa_register 7
 1654              	.LBB4:
 625:Core/Src/main.c **** 
 626:Core/Src/main.c ****   /* DMA controller clock enable */
 627:Core/Src/main.c ****   __HAL_RCC_DMAMUX1_CLK_ENABLE();
 1655              		.loc 1 627 3
 1656 0006 164B     		ldr	r3, .L86
 1657 0008 9B6C     		ldr	r3, [r3, #72]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 41


 1658 000a 154A     		ldr	r2, .L86
 1659 000c 43F00403 		orr	r3, r3, #4
 1660 0010 9364     		str	r3, [r2, #72]
 1661 0012 134B     		ldr	r3, .L86
 1662 0014 9B6C     		ldr	r3, [r3, #72]
 1663 0016 03F00403 		and	r3, r3, #4
 1664 001a 7B60     		str	r3, [r7, #4]
 1665 001c 7B68     		ldr	r3, [r7, #4]
 1666              	.LBE4:
 1667              	.LBB5:
 628:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 1668              		.loc 1 628 3
 1669 001e 104B     		ldr	r3, .L86
 1670 0020 9B6C     		ldr	r3, [r3, #72]
 1671 0022 0F4A     		ldr	r2, .L86
 1672 0024 43F00103 		orr	r3, r3, #1
 1673 0028 9364     		str	r3, [r2, #72]
 1674 002a 0D4B     		ldr	r3, .L86
 1675 002c 9B6C     		ldr	r3, [r3, #72]
 1676 002e 03F00103 		and	r3, r3, #1
 1677 0032 3B60     		str	r3, [r7]
 1678 0034 3B68     		ldr	r3, [r7]
 1679              	.LBE5:
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****   /* DMA interrupt init */
 631:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 632:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 1680              		.loc 1 632 3
 1681 0036 0022     		movs	r2, #0
 1682 0038 0021     		movs	r1, #0
 1683 003a 0B20     		movs	r0, #11
 1684 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 633:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 1685              		.loc 1 633 3
 1686 0040 0B20     		movs	r0, #11
 1687 0042 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 634:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 635:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 1688              		.loc 1 635 3
 1689 0046 0022     		movs	r2, #0
 1690 0048 0021     		movs	r1, #0
 1691 004a 0C20     		movs	r0, #12
 1692 004c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 636:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 1693              		.loc 1 636 3
 1694 0050 0C20     		movs	r0, #12
 1695 0052 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 637:Core/Src/main.c **** }
 1696              		.loc 1 637 1
 1697 0056 00BF     		nop
 1698 0058 0837     		adds	r7, r7, #8
 1699              		.cfi_def_cfa_offset 8
 1700 005a BD46     		mov	sp, r7
 1701              		.cfi_def_cfa_register 13
 1702              		@ sp needed
 1703 005c 80BD     		pop	{r7, pc}
 1704              	.L87:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 42


 1705 005e 00BF     		.align	2
 1706              	.L86:
 1707 0060 00100240 		.word	1073876992
 1708              		.cfi_endproc
 1709              	.LFE338:
 1711              		.section	.text.MX_GPIO_Init,"ax",%progbits
 1712              		.align	1
 1713              		.syntax unified
 1714              		.thumb
 1715              		.thumb_func
 1717              	MX_GPIO_Init:
 1718              	.LFB339:
 638:Core/Src/main.c **** 
 639:Core/Src/main.c **** /**
 640:Core/Src/main.c ****  * @brief GPIO Initialization Function
 641:Core/Src/main.c ****  * @param None
 642:Core/Src/main.c ****  * @retval None
 643:Core/Src/main.c ****  */
 644:Core/Src/main.c **** static void MX_GPIO_Init(void)
 645:Core/Src/main.c **** {
 1719              		.loc 1 645 1
 1720              		.cfi_startproc
 1721              		@ args = 0, pretend = 0, frame = 48
 1722              		@ frame_needed = 1, uses_anonymous_args = 0
 1723 0000 80B5     		push	{r7, lr}
 1724              		.cfi_def_cfa_offset 8
 1725              		.cfi_offset 7, -8
 1726              		.cfi_offset 14, -4
 1727 0002 8CB0     		sub	sp, sp, #48
 1728              		.cfi_def_cfa_offset 56
 1729 0004 00AF     		add	r7, sp, #0
 1730              		.cfi_def_cfa_register 7
 646:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1731              		.loc 1 646 20
 1732 0006 07F11C03 		add	r3, r7, #28
 1733 000a 0022     		movs	r2, #0
 1734 000c 1A60     		str	r2, [r3]
 1735 000e 5A60     		str	r2, [r3, #4]
 1736 0010 9A60     		str	r2, [r3, #8]
 1737 0012 DA60     		str	r2, [r3, #12]
 1738 0014 1A61     		str	r2, [r3, #16]
 1739              	.LBB6:
 647:Core/Src/main.c **** 
 648:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 649:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 1740              		.loc 1 649 3
 1741 0016 724B     		ldr	r3, .L89
 1742 0018 DB6C     		ldr	r3, [r3, #76]
 1743 001a 714A     		ldr	r2, .L89
 1744 001c 43F01003 		orr	r3, r3, #16
 1745 0020 D364     		str	r3, [r2, #76]
 1746 0022 6F4B     		ldr	r3, .L89
 1747 0024 DB6C     		ldr	r3, [r3, #76]
 1748 0026 03F01003 		and	r3, r3, #16
 1749 002a BB61     		str	r3, [r7, #24]
 1750 002c BB69     		ldr	r3, [r7, #24]
 1751              	.LBE6:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 43


 1752              	.LBB7:
 650:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 1753              		.loc 1 650 3
 1754 002e 6C4B     		ldr	r3, .L89
 1755 0030 DB6C     		ldr	r3, [r3, #76]
 1756 0032 6B4A     		ldr	r2, .L89
 1757 0034 43F00403 		orr	r3, r3, #4
 1758 0038 D364     		str	r3, [r2, #76]
 1759 003a 694B     		ldr	r3, .L89
 1760 003c DB6C     		ldr	r3, [r3, #76]
 1761 003e 03F00403 		and	r3, r3, #4
 1762 0042 7B61     		str	r3, [r7, #20]
 1763 0044 7B69     		ldr	r3, [r7, #20]
 1764              	.LBE7:
 1765              	.LBB8:
 651:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 1766              		.loc 1 651 3
 1767 0046 664B     		ldr	r3, .L89
 1768 0048 DB6C     		ldr	r3, [r3, #76]
 1769 004a 654A     		ldr	r2, .L89
 1770 004c 43F02003 		orr	r3, r3, #32
 1771 0050 D364     		str	r3, [r2, #76]
 1772 0052 634B     		ldr	r3, .L89
 1773 0054 DB6C     		ldr	r3, [r3, #76]
 1774 0056 03F02003 		and	r3, r3, #32
 1775 005a 3B61     		str	r3, [r7, #16]
 1776 005c 3B69     		ldr	r3, [r7, #16]
 1777              	.LBE8:
 1778              	.LBB9:
 652:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 1779              		.loc 1 652 3
 1780 005e 604B     		ldr	r3, .L89
 1781 0060 DB6C     		ldr	r3, [r3, #76]
 1782 0062 5F4A     		ldr	r2, .L89
 1783 0064 43F08003 		orr	r3, r3, #128
 1784 0068 D364     		str	r3, [r2, #76]
 1785 006a 5D4B     		ldr	r3, .L89
 1786 006c DB6C     		ldr	r3, [r3, #76]
 1787 006e 03F08003 		and	r3, r3, #128
 1788 0072 FB60     		str	r3, [r7, #12]
 1789 0074 FB68     		ldr	r3, [r7, #12]
 1790              	.LBE9:
 1791              	.LBB10:
 653:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 1792              		.loc 1 653 3
 1793 0076 5A4B     		ldr	r3, .L89
 1794 0078 DB6C     		ldr	r3, [r3, #76]
 1795 007a 594A     		ldr	r2, .L89
 1796 007c 43F00103 		orr	r3, r3, #1
 1797 0080 D364     		str	r3, [r2, #76]
 1798 0082 574B     		ldr	r3, .L89
 1799 0084 DB6C     		ldr	r3, [r3, #76]
 1800 0086 03F00103 		and	r3, r3, #1
 1801 008a BB60     		str	r3, [r7, #8]
 1802 008c BB68     		ldr	r3, [r7, #8]
 1803              	.LBE10:
 1804              	.LBB11:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 44


 654:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 1805              		.loc 1 654 3
 1806 008e 544B     		ldr	r3, .L89
 1807 0090 DB6C     		ldr	r3, [r3, #76]
 1808 0092 534A     		ldr	r2, .L89
 1809 0094 43F00203 		orr	r3, r3, #2
 1810 0098 D364     		str	r3, [r2, #76]
 1811 009a 514B     		ldr	r3, .L89
 1812 009c DB6C     		ldr	r3, [r3, #76]
 1813 009e 03F00203 		and	r3, r3, #2
 1814 00a2 7B60     		str	r3, [r7, #4]
 1815 00a4 7B68     		ldr	r3, [r7, #4]
 1816              	.LBE11:
 1817              	.LBB12:
 655:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 1818              		.loc 1 655 3
 1819 00a6 4E4B     		ldr	r3, .L89
 1820 00a8 DB6C     		ldr	r3, [r3, #76]
 1821 00aa 4D4A     		ldr	r2, .L89
 1822 00ac 43F04003 		orr	r3, r3, #64
 1823 00b0 D364     		str	r3, [r2, #76]
 1824 00b2 4B4B     		ldr	r3, .L89
 1825 00b4 DB6C     		ldr	r3, [r3, #76]
 1826 00b6 03F04003 		and	r3, r3, #64
 1827 00ba 3B60     		str	r3, [r7]
 1828 00bc 3B68     		ldr	r3, [r7]
 1829              	.LBE12:
 656:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 1830              		.loc 1 656 3
 1831 00be FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 659:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PI
 1832              		.loc 1 659 3
 1833 00c2 0022     		movs	r2, #0
 1834 00c4 4FF4E771 		mov	r1, #462
 1835 00c8 4648     		ldr	r0, .L89+4
 1836 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 660:Core/Src/main.c **** 
 661:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 662:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 1837              		.loc 1 662 3
 1838 00ce 0022     		movs	r2, #0
 1839 00d0 8021     		movs	r1, #128
 1840 00d2 4FF09040 		mov	r0, #1207959552
 1841 00d6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 663:Core/Src/main.c **** 
 664:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 665:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_1 | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 1842              		.loc 1 665 3
 1843 00da 0022     		movs	r2, #0
 1844 00dc 44F28301 		movw	r1, #16515
 1845 00e0 4148     		ldr	r0, .L89+8
 1846 00e2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 666:Core/Src/main.c **** 
 667:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 668:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 45


 1847              		.loc 1 668 3
 1848 00e6 0022     		movs	r2, #0
 1849 00e8 4021     		movs	r1, #64
 1850 00ea 4048     		ldr	r0, .L89+12
 1851 00ec FFF7FEFF 		bl	HAL_GPIO_WritePin
 669:Core/Src/main.c **** 
 670:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 671:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 1852              		.loc 1 671 3
 1853 00f0 0022     		movs	r2, #0
 1854 00f2 4021     		movs	r1, #64
 1855 00f4 3E48     		ldr	r0, .L89+16
 1856 00f6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 672:Core/Src/main.c **** 
 673:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 674:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 1857              		.loc 1 674 23
 1858 00fa 4FF40053 		mov	r3, #8192
 1859 00fe FB61     		str	r3, [r7, #28]
 675:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 1860              		.loc 1 675 24
 1861 0100 4FF48813 		mov	r3, #1114112
 1862 0104 3B62     		str	r3, [r7, #32]
 676:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1863              		.loc 1 676 24
 1864 0106 0023     		movs	r3, #0
 1865 0108 7B62     		str	r3, [r7, #36]
 677:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 1866              		.loc 1 677 3
 1867 010a 07F11C03 		add	r3, r7, #28
 1868 010e 1946     		mov	r1, r3
 1869 0110 3748     		ldr	r0, .L89+16
 1870 0112 FFF7FEFF 		bl	HAL_GPIO_Init
 678:Core/Src/main.c **** 
 679:Core/Src/main.c ****   /*Configure GPIO pins : PF0 PF4 */
 680:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_4;
 1871              		.loc 1 680 23
 1872 0116 1123     		movs	r3, #17
 1873 0118 FB61     		str	r3, [r7, #28]
 681:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1874              		.loc 1 681 24
 1875 011a 0023     		movs	r3, #0
 1876 011c 3B62     		str	r3, [r7, #32]
 682:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1877              		.loc 1 682 24
 1878 011e 0023     		movs	r3, #0
 1879 0120 7B62     		str	r3, [r7, #36]
 683:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1880              		.loc 1 683 3
 1881 0122 07F11C03 		add	r3, r7, #28
 1882 0126 1946     		mov	r1, r3
 1883 0128 2E48     		ldr	r0, .L89+4
 1884 012a FFF7FEFF 		bl	HAL_GPIO_Init
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /*Configure GPIO pins : PF1 PF2 PF3 PF6
 686:Core/Src/main.c ****                            PF7 PF8 */
 687:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 46


 1885              		.loc 1 687 23
 1886 012e 4FF4E773 		mov	r3, #462
 1887 0132 FB61     		str	r3, [r7, #28]
 688:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1888              		.loc 1 688 24
 1889 0134 0123     		movs	r3, #1
 1890 0136 3B62     		str	r3, [r7, #32]
 689:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1891              		.loc 1 689 24
 1892 0138 0023     		movs	r3, #0
 1893 013a 7B62     		str	r3, [r7, #36]
 690:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1894              		.loc 1 690 25
 1895 013c 0023     		movs	r3, #0
 1896 013e BB62     		str	r3, [r7, #40]
 691:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1897              		.loc 1 691 3
 1898 0140 07F11C03 		add	r3, r7, #28
 1899 0144 1946     		mov	r1, r3
 1900 0146 2748     		ldr	r0, .L89+4
 1901 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   /*Configure GPIO pin : PA7 */
 694:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 1902              		.loc 1 694 23
 1903 014c 8023     		movs	r3, #128
 1904 014e FB61     		str	r3, [r7, #28]
 695:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1905              		.loc 1 695 24
 1906 0150 0123     		movs	r3, #1
 1907 0152 3B62     		str	r3, [r7, #32]
 696:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1908              		.loc 1 696 24
 1909 0154 0023     		movs	r3, #0
 1910 0156 7B62     		str	r3, [r7, #36]
 697:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1911              		.loc 1 697 25
 1912 0158 0023     		movs	r3, #0
 1913 015a BB62     		str	r3, [r7, #40]
 698:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1914              		.loc 1 698 3
 1915 015c 07F11C03 		add	r3, r7, #28
 1916 0160 1946     		mov	r1, r3
 1917 0162 4FF09040 		mov	r0, #1207959552
 1918 0166 FFF7FEFF 		bl	HAL_GPIO_Init
 699:Core/Src/main.c **** 
 700:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 LD3_Pin LD2_Pin */
 701:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | LD3_Pin | LD2_Pin;
 1919              		.loc 1 701 23
 1920 016a 44F28303 		movw	r3, #16515
 1921 016e FB61     		str	r3, [r7, #28]
 702:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1922              		.loc 1 702 24
 1923 0170 0123     		movs	r3, #1
 1924 0172 3B62     		str	r3, [r7, #32]
 703:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1925              		.loc 1 703 24
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 47


 1926 0174 0023     		movs	r3, #0
 1927 0176 7B62     		str	r3, [r7, #36]
 704:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1928              		.loc 1 704 25
 1929 0178 0023     		movs	r3, #0
 1930 017a BB62     		str	r3, [r7, #40]
 705:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1931              		.loc 1 705 3
 1932 017c 07F11C03 		add	r3, r7, #28
 1933 0180 1946     		mov	r1, r3
 1934 0182 1948     		ldr	r0, .L89+8
 1935 0184 FFF7FEFF 		bl	HAL_GPIO_Init
 706:Core/Src/main.c **** 
 707:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 708:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 1936              		.loc 1 708 23
 1937 0188 2023     		movs	r3, #32
 1938 018a FB61     		str	r3, [r7, #28]
 709:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1939              		.loc 1 709 24
 1940 018c 0023     		movs	r3, #0
 1941 018e 3B62     		str	r3, [r7, #32]
 710:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1942              		.loc 1 710 24
 1943 0190 0023     		movs	r3, #0
 1944 0192 7B62     		str	r3, [r7, #36]
 711:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 1945              		.loc 1 711 3
 1946 0194 07F11C03 		add	r3, r7, #28
 1947 0198 1946     		mov	r1, r3
 1948 019a 1448     		ldr	r0, .L89+12
 1949 019c FFF7FEFF 		bl	HAL_GPIO_Init
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 714:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 1950              		.loc 1 714 23
 1951 01a0 4023     		movs	r3, #64
 1952 01a2 FB61     		str	r3, [r7, #28]
 715:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1953              		.loc 1 715 24
 1954 01a4 0123     		movs	r3, #1
 1955 01a6 3B62     		str	r3, [r7, #32]
 716:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1956              		.loc 1 716 24
 1957 01a8 0023     		movs	r3, #0
 1958 01aa 7B62     		str	r3, [r7, #36]
 717:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1959              		.loc 1 717 25
 1960 01ac 0023     		movs	r3, #0
 1961 01ae BB62     		str	r3, [r7, #40]
 718:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 1962              		.loc 1 718 3
 1963 01b0 07F11C03 		add	r3, r7, #28
 1964 01b4 1946     		mov	r1, r3
 1965 01b6 0D48     		ldr	r0, .L89+12
 1966 01b8 FFF7FEFF 		bl	HAL_GPIO_Init
 719:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 48


 720:Core/Src/main.c ****   /*Configure GPIO pin : PC6 */
 721:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
 1967              		.loc 1 721 23
 1968 01bc 4023     		movs	r3, #64
 1969 01be FB61     		str	r3, [r7, #28]
 722:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 1970              		.loc 1 722 24
 1971 01c0 0123     		movs	r3, #1
 1972 01c2 3B62     		str	r3, [r7, #32]
 723:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1973              		.loc 1 723 24
 1974 01c4 0023     		movs	r3, #0
 1975 01c6 7B62     		str	r3, [r7, #36]
 724:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1976              		.loc 1 724 25
 1977 01c8 0023     		movs	r3, #0
 1978 01ca BB62     		str	r3, [r7, #40]
 725:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1979              		.loc 1 725 3
 1980 01cc 07F11C03 		add	r3, r7, #28
 1981 01d0 1946     		mov	r1, r3
 1982 01d2 0748     		ldr	r0, .L89+16
 1983 01d4 FFF7FEFF 		bl	HAL_GPIO_Init
 726:Core/Src/main.c **** }
 1984              		.loc 1 726 1
 1985 01d8 00BF     		nop
 1986 01da 3037     		adds	r7, r7, #48
 1987              		.cfi_def_cfa_offset 8
 1988 01dc BD46     		mov	sp, r7
 1989              		.cfi_def_cfa_register 13
 1990              		@ sp needed
 1991 01de 80BD     		pop	{r7, pc}
 1992              	.L90:
 1993              		.align	2
 1994              	.L89:
 1995 01e0 00100240 		.word	1073876992
 1996 01e4 00140048 		.word	1207964672
 1997 01e8 00040048 		.word	1207960576
 1998 01ec 00180048 		.word	1207965696
 1999 01f0 00080048 		.word	1207961600
 2000              		.cfi_endproc
 2001              	.LFE339:
 2003              		.section	.text.Error_Handler,"ax",%progbits
 2004              		.align	1
 2005              		.global	Error_Handler
 2006              		.syntax unified
 2007              		.thumb
 2008              		.thumb_func
 2010              	Error_Handler:
 2011              	.LFB340:
 727:Core/Src/main.c **** 
 728:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 729:Core/Src/main.c **** 
 730:Core/Src/main.c **** /* USER CODE END 4 */
 731:Core/Src/main.c **** 
 732:Core/Src/main.c **** /**
 733:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 49


 734:Core/Src/main.c ****  * @retval None
 735:Core/Src/main.c ****  */
 736:Core/Src/main.c **** void Error_Handler(void)
 737:Core/Src/main.c **** {
 2012              		.loc 1 737 1
 2013              		.cfi_startproc
 2014              		@ args = 0, pretend = 0, frame = 0
 2015              		@ frame_needed = 1, uses_anonymous_args = 0
 2016              		@ link register save eliminated.
 2017 0000 80B4     		push	{r7}
 2018              		.cfi_def_cfa_offset 4
 2019              		.cfi_offset 7, -4
 2020 0002 00AF     		add	r7, sp, #0
 2021              		.cfi_def_cfa_register 7
 2022              	.LBB13:
 2023              	.LBB14:
 2024              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 50


  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 51


  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 52


 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 2025              		.loc 2 209 3
 2026              		.syntax unified
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 53


 2027              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2028 0004 72B6     		cpsid i
 2029              	@ 0 "" 2
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2030              		.loc 2 210 1
 2031              		.thumb
 2032              		.syntax unified
 2033 0006 00BF     		nop
 2034              	.L92:
 2035              	.LBE14:
 2036              	.LBE13:
 738:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 739:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 740:Core/Src/main.c ****   __disable_irq();
 741:Core/Src/main.c ****   while (1)
 2037              		.loc 1 741 9 discriminator 1
 2038 0008 FEE7     		b	.L92
 2039              		.cfi_endproc
 2040              	.LFE340:
 2042              		.text
 2043              	.Letext0:
 2044              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 2045              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 2046              		.file 5 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 2047              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 2048              		.file 7 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 2049              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2050              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 2051              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 2052              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 2053              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 2054              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h"
 2055              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 2056              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 2057              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 2058              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 2059              		.file 18 "Core/Inc/Parser.h"
 2060              		.file 19 "Core/Inc/GCodes.h"
 2061              		.file 20 "Core/Inc/main.h"
 2062              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 2063              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 2064              		.file 23 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 2065              		.file 24 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 2066              		.file 25 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 2067              		.file 26 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 2068              		.file 27 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 2069              		.file 28 "Core/Inc/Functions.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 54


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:20     .bss.msg_buffer:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:23     .bss.msg_buffer:0000000000000000 msg_buffer
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:26     .bss.RxBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:29     .bss.RxBuf:0000000000000000 RxBuf
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:36     .bss.hadc1:0000000000000000 hadc1
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:33     .bss.hadc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:43     .bss.hdma_adc1:0000000000000000 hdma_adc1
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:40     .bss.hdma_adc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:50     .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:47     .bss.hlpuart1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:57     .bss.huart4:0000000000000000 huart4
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:54     .bss.huart4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:64     .bss.hdma_lpuart1_rx:0000000000000000 hdma_lpuart1_rx
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:61     .bss.hdma_lpuart1_rx:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:71     .bss.htim3:0000000000000000 htim3
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:68     .bss.htim3:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:78     .bss.htim4:0000000000000000 htim4
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:75     .bss.htim4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:85     .bss.htim5:0000000000000000 htim5
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:82     .bss.htim5:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:92     .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:89     .bss.hpcd_USB_OTG_FS:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:99     .bss.step:0000000000000000 step
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:96     .bss.step:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:106    .bss.last_time:0000000000000000 last_time
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:103    .bss.last_time:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:113    .bss.value:0000000000000000 value
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:110    .bss.value:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:116    .text.HAL_UARTEx_RxEventCallback:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:122    .text.HAL_UARTEx_RxEventCallback:0000000000000000 HAL_UARTEx_RxEventCallback
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:172    .text.HAL_UARTEx_RxEventCallback:0000000000000038 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:180    .text.DelayMicrosecond:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:186    .text.DelayMicrosecond:0000000000000000 DelayMicrosecond
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:233    .text.DelayMicrosecond:0000000000000030 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:238    .text.GetTicks:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:244    .text.GetTicks:0000000000000000 GetTicks
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:272    .text.GetTicks:0000000000000014 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:277    .rodata:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:281    .text.print_temperature:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:287    .text.print_temperature:0000000000000000 print_temperature
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:337    .text.print_temperature:0000000000000048 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:345    .text.main:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:351    .text.main:0000000000000000 main
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:560    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1717   .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1640   .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:910    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1566   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1334   .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1029   .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1144   .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:689    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1450   .text.MX_TIM5_Init:0000000000000000 MX_TIM5_Init
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:536    .text.main:0000000000000138 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:554    .text.SystemClock_Config:0000000000000000 $t
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 55


C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:2010   .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:684    .text.MX_ADC1_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:896    .text.MX_ADC1_Init:0000000000000130 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:905    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1018   .text.MX_LPUART1_UART_Init:0000000000000098 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1024   .text.MX_UART4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1133   .text.MX_UART4_Init:0000000000000090 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1139   .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1323   .text.MX_TIM3_Init:0000000000000110 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1329   .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1439   .text.MX_TIM4_Init:0000000000000094 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1445   .text.MX_TIM5_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1555   .text.MX_TIM5_Init:0000000000000094 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1561   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1630   .text.MX_USB_OTG_FS_PCD_Init:0000000000000050 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1635   .text.MX_DMA_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1707   .text.MX_DMA_Init:0000000000000060 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1712   .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:1995   .text.MX_GPIO_Init:00000000000001e0 $d
C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s:2004   .text.Error_Handler:0000000000000000 $t

UNDEFINED SYMBOLS
HAL_UARTEx_ReceiveToIdle_DMA
GetTemperature
sprintf
strlen
HAL_UART_Transmit
HAL_Init
HAL_TIM_PWM_Start
HAL_ADC_Start_DMA
HAL_TIM_Base_Start
memset
reset_args
HAL_Delay
get_command
HAL_GetTick
M105
HAL_GPIO_ReadPin
HAL_GPIO_WritePin
G0
M104
HAL_GPIO_TogglePin
isRunning
interval
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc75Npqi.s 			page 56


HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_PCD_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_PWREx_EnableVddIO2
HAL_GPIO_Init
