--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
-(* dynports =  1  *)
 (* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:1.1-12.10" *)
 module mul_plain(a, b, p);
 wire _000_;
@@ -173,13 +173,13 @@
 wire _167_;
 wire _168_;
 wire _169_;
-(* src = "dut.sv:6.24-6.25" *)
+(* src = "dut.sv:1.18-1.19" *)
 input [5:0] a;
 wire [5:0] a;
-(* src = "dut.sv:7.24-7.25" *)
+(* src = "dut.sv:1.21-1.22" *)
 input [5:0] b;
 wire [5:0] b;
-(* src = "dut.sv:8.27-8.28" *)
+(* src = "dut.sv:1.24-1.25" *)
 output [11:0] p;
 wire [11:0] p;
 \$_AND_  _170_ (
