

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Tue Nov 25 16:20:54 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	nvCOMMON,global,class=COMMON,space=1,delta=1,noexec
     5                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     8                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     9                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    10                           	dabs	1,0x7E,2
    11     0000                     
    12                           ; Generated 12/10/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC16F887 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46     0004                     fsr             equ	4
    47     0004                     fsr0            equ	4
    48     0000                     indf            equ	0
    49     0000                     indf0           equ	0
    50     0002                     pc              equ	2
    51     0002                     pcl             equ	2
    52     000A                     pclath          equ	10
    53     0003                     status          equ	3
    54     0000                     INDF            equ	0	;# 
    55     0001                     TMR0            equ	1	;# 
    56     0002                     PCL             equ	2	;# 
    57     0003                     STATUS          equ	3	;# 
    58     0004                     FSR             equ	4	;# 
    59     0005                     PORTA           equ	5	;# 
    60     0006                     PORTB           equ	6	;# 
    61     0007                     PORTC           equ	7	;# 
    62     0008                     PORTD           equ	8	;# 
    63     0009                     PORTE           equ	9	;# 
    64     000A                     PCLATH          equ	10	;# 
    65     000B                     INTCON          equ	11	;# 
    66     000C                     PIR1            equ	12	;# 
    67     000D                     PIR2            equ	13	;# 
    68     000E                     TMR1            equ	14	;# 
    69     000E                     TMR1L           equ	14	;# 
    70     000F                     TMR1H           equ	15	;# 
    71     0010                     T1CON           equ	16	;# 
    72     0011                     TMR2            equ	17	;# 
    73     0012                     T2CON           equ	18	;# 
    74     0013                     SSPBUF          equ	19	;# 
    75     0014                     SSPCON          equ	20	;# 
    76     0015                     CCPR1           equ	21	;# 
    77     0015                     CCPR1L          equ	21	;# 
    78     0016                     CCPR1H          equ	22	;# 
    79     0017                     CCP1CON         equ	23	;# 
    80     0018                     RCSTA           equ	24	;# 
    81     0019                     TXREG           equ	25	;# 
    82     001A                     RCREG           equ	26	;# 
    83     001B                     CCPR2           equ	27	;# 
    84     001B                     CCPR2L          equ	27	;# 
    85     001C                     CCPR2H          equ	28	;# 
    86     001D                     CCP2CON         equ	29	;# 
    87     001E                     ADRESH          equ	30	;# 
    88     001F                     ADCON0          equ	31	;# 
    89     0081                     OPTION_REG      equ	129	;# 
    90     0085                     TRISA           equ	133	;# 
    91     0086                     TRISB           equ	134	;# 
    92     0087                     TRISC           equ	135	;# 
    93     0088                     TRISD           equ	136	;# 
    94     0089                     TRISE           equ	137	;# 
    95     008C                     PIE1            equ	140	;# 
    96     008D                     PIE2            equ	141	;# 
    97     008E                     PCON            equ	142	;# 
    98     008F                     OSCCON          equ	143	;# 
    99     0090                     OSCTUNE         equ	144	;# 
   100     0091                     SSPCON2         equ	145	;# 
   101     0092                     PR2             equ	146	;# 
   102     0093                     SSPADD          equ	147	;# 
   103     0093                     SSPMSK          equ	147	;# 
   104     0093                     MSK             equ	147	;# 
   105     0094                     SSPSTAT         equ	148	;# 
   106     0095                     WPUB            equ	149	;# 
   107     0096                     IOCB            equ	150	;# 
   108     0097                     VRCON           equ	151	;# 
   109     0098                     TXSTA           equ	152	;# 
   110     0099                     SPBRG           equ	153	;# 
   111     009A                     SPBRGH          equ	154	;# 
   112     009B                     PWM1CON         equ	155	;# 
   113     009C                     ECCPAS          equ	156	;# 
   114     009D                     PSTRCON         equ	157	;# 
   115     009E                     ADRESL          equ	158	;# 
   116     009F                     ADCON1          equ	159	;# 
   117     0105                     WDTCON          equ	261	;# 
   118     0107                     CM1CON0         equ	263	;# 
   119     0108                     CM2CON0         equ	264	;# 
   120     0109                     CM2CON1         equ	265	;# 
   121     010C                     EEDATA          equ	268	;# 
   122     010C                     EEDAT           equ	268	;# 
   123     010D                     EEADR           equ	269	;# 
   124     010E                     EEDATH          equ	270	;# 
   125     010F                     EEADRH          equ	271	;# 
   126     0185                     SRCON           equ	389	;# 
   127     0187                     BAUDCTL         equ	391	;# 
   128     0188                     ANSEL           equ	392	;# 
   129     0189                     ANSELH          equ	393	;# 
   130     018C                     EECON1          equ	396	;# 
   131     018D                     EECON2          equ	397	;# 
   132     0000                     INDF            equ	0	;# 
   133     0001                     TMR0            equ	1	;# 
   134     0002                     PCL             equ	2	;# 
   135     0003                     STATUS          equ	3	;# 
   136     0004                     FSR             equ	4	;# 
   137     0005                     PORTA           equ	5	;# 
   138     0006                     PORTB           equ	6	;# 
   139     0007                     PORTC           equ	7	;# 
   140     0008                     PORTD           equ	8	;# 
   141     0009                     PORTE           equ	9	;# 
   142     000A                     PCLATH          equ	10	;# 
   143     000B                     INTCON          equ	11	;# 
   144     000C                     PIR1            equ	12	;# 
   145     000D                     PIR2            equ	13	;# 
   146     000E                     TMR1            equ	14	;# 
   147     000E                     TMR1L           equ	14	;# 
   148     000F                     TMR1H           equ	15	;# 
   149     0010                     T1CON           equ	16	;# 
   150     0011                     TMR2            equ	17	;# 
   151     0012                     T2CON           equ	18	;# 
   152     0013                     SSPBUF          equ	19	;# 
   153     0014                     SSPCON          equ	20	;# 
   154     0015                     CCPR1           equ	21	;# 
   155     0015                     CCPR1L          equ	21	;# 
   156     0016                     CCPR1H          equ	22	;# 
   157     0017                     CCP1CON         equ	23	;# 
   158     0018                     RCSTA           equ	24	;# 
   159     0019                     TXREG           equ	25	;# 
   160     001A                     RCREG           equ	26	;# 
   161     001B                     CCPR2           equ	27	;# 
   162     001B                     CCPR2L          equ	27	;# 
   163     001C                     CCPR2H          equ	28	;# 
   164     001D                     CCP2CON         equ	29	;# 
   165     001E                     ADRESH          equ	30	;# 
   166     001F                     ADCON0          equ	31	;# 
   167     0081                     OPTION_REG      equ	129	;# 
   168     0085                     TRISA           equ	133	;# 
   169     0086                     TRISB           equ	134	;# 
   170     0087                     TRISC           equ	135	;# 
   171     0088                     TRISD           equ	136	;# 
   172     0089                     TRISE           equ	137	;# 
   173     008C                     PIE1            equ	140	;# 
   174     008D                     PIE2            equ	141	;# 
   175     008E                     PCON            equ	142	;# 
   176     008F                     OSCCON          equ	143	;# 
   177     0090                     OSCTUNE         equ	144	;# 
   178     0091                     SSPCON2         equ	145	;# 
   179     0092                     PR2             equ	146	;# 
   180     0093                     SSPADD          equ	147	;# 
   181     0093                     SSPMSK          equ	147	;# 
   182     0093                     MSK             equ	147	;# 
   183     0094                     SSPSTAT         equ	148	;# 
   184     0095                     WPUB            equ	149	;# 
   185     0096                     IOCB            equ	150	;# 
   186     0097                     VRCON           equ	151	;# 
   187     0098                     TXSTA           equ	152	;# 
   188     0099                     SPBRG           equ	153	;# 
   189     009A                     SPBRGH          equ	154	;# 
   190     009B                     PWM1CON         equ	155	;# 
   191     009C                     ECCPAS          equ	156	;# 
   192     009D                     PSTRCON         equ	157	;# 
   193     009E                     ADRESL          equ	158	;# 
   194     009F                     ADCON1          equ	159	;# 
   195     0105                     WDTCON          equ	261	;# 
   196     0107                     CM1CON0         equ	263	;# 
   197     0108                     CM2CON0         equ	264	;# 
   198     0109                     CM2CON1         equ	265	;# 
   199     010C                     EEDATA          equ	268	;# 
   200     010C                     EEDAT           equ	268	;# 
   201     010D                     EEADR           equ	269	;# 
   202     010E                     EEDATH          equ	270	;# 
   203     010F                     EEADRH          equ	271	;# 
   204     0185                     SRCON           equ	389	;# 
   205     0187                     BAUDCTL         equ	391	;# 
   206     0188                     ANSEL           equ	392	;# 
   207     0189                     ANSELH          equ	393	;# 
   208     018C                     EECON1          equ	396	;# 
   209     018D                     EECON2          equ	397	;# 
   210                           
   211                           	psect	nvCOMMON
   212     0073                     __pnvCOMMON:
   213     0073                     _i:
   214     0073                     	ds	1
   215     0008                     _PORTD          set	8
   216     0012                     _T2CON          set	18
   217     0007                     _PORTC          set	7
   218     001D                     _CCP2CON        set	29
   219     001B                     _CCPR2L         set	27
   220     0017                     _CCP1CON        set	23
   221     0015                     _CCPR1L         set	21
   222     0011                     _TMR2           set	17
   223     0048                     _RE0            set	72
   224     0092                     _TMR2ON         set	146
   225     0088                     _TRISD          set	136
   226     009F                     _ADCON1         set	159
   227     0092                     _PR2            set	146
   228     0448                     _TRISE0         set	1096
   229     0431                     _TRISB1         set	1073
   230     043A                     _TRISC2         set	1082
   231     0439                     _TRISC1         set	1081
   232                           
   233                           	psect	cinit
   234     07FC                     start_initialization:	
   235                           ; #config settings
   236                           
   237     07FC                     __initialization:
   238     07FC                     end_of_initialization:	
   239                           ;End of C runtime variable initialization code
   240                           
   241     07FC                     __end_of__initialization:
   242     07FC  0183               	clrf	3
   243     07FD  120A  118A  2FCD   	ljmp	_main	;jump to C main() function
   244                           
   245                           	psect	cstackCOMMON
   246     0070                     __pcstackCOMMON:
   247     0070                     ?_setup_pwm:
   248     0070                     ?_main:	
   249                           ; 1 bytes @ 0x0
   250                           
   251     0070                     ??_setup_pwm:	
   252                           ; 1 bytes @ 0x0
   253                           
   254     0070                     ??_main:	
   255                           ; 1 bytes @ 0x0
   256                           
   257                           
   258                           ; 1 bytes @ 0x0
   259     0070                     	ds	3
   260                           
   261                           	psect	maintext
   262     07CD                     __pmaintext:	
   263 ;;
   264 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   265 ;;
   266 ;; *************** function _main *****************
   267 ;; Defined at:
   268 ;;		line 26 in file "main.c"
   269 ;; Parameters:    Size  Location     Type
   270 ;;		None
   271 ;; Auto vars:     Size  Location     Type
   272 ;;		None
   273 ;; Return value:  Size  Location     Type
   274 ;;                  1    wreg      void 
   275 ;; Registers used:
   276 ;;		wreg, status,2, status,0, pclath, cstack
   277 ;; Tracked objects:
   278 ;;		On entry : B00/0
   279 ;;		On exit  : 0/0
   280 ;;		Unchanged: 0/0
   281 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   282 ;;      Params:         0       0       0       0       0
   283 ;;      Locals:         0       0       0       0       0
   284 ;;      Temps:          3       0       0       0       0
   285 ;;      Totals:         3       0       0       0       0
   286 ;;Total ram usage:        3 bytes
   287 ;; Hardware stack levels required when called: 1
   288 ;; This function calls:
   289 ;;		_setup_pwm
   290 ;; This function is called by:
   291 ;;		Startup code after reset
   292 ;; This function uses a non-reentrant model
   293 ;;
   294                           
   295     07CD                     _main:	
   296                           ;psect for function _main
   297                           
   298     07CD                     l613:	
   299                           ;incstack = 0
   300                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   301                           
   302                           
   303                           ;main.c: 28:     ADCON1 = 0;
   304     07CD  1683               	bsf	3,5	;RP0=1, select bank1
   305     07CE  1303               	bcf	3,6	;RP1=0, select bank1
   306     07CF  019F               	clrf	31	;volatile
   307                           
   308                           ;main.c: 29:     TRISD = 0x00;
   309     07D0  0188               	clrf	8	;volatile
   310     07D1                     l615:
   311                           
   312                           ;main.c: 30:     PORTD = 0x0F;
   313     07D1  300F               	movlw	15
   314     07D2  1283               	bcf	3,5	;RP0=0, select bank0
   315     07D3  1303               	bcf	3,6	;RP1=0, select bank0
   316     07D4  0088               	movwf	8	;volatile
   317     07D5                     l617:
   318                           
   319                           ;main.c: 31:     setup_pwm();
   320     07D5  120A  118A  27B4  120A  118A  	fcall	_setup_pwm
   321     07DA                     l619:
   322                           
   323                           ;main.c: 32:     TRISB1 = 0xFF;
   324     07DA  1683               	bsf	3,5	;RP0=1, select bank1
   325     07DB  1303               	bcf	3,6	;RP1=0, select bank1
   326     07DC  1486               	bsf	6,1	;volatile
   327     07DD                     l621:
   328                           
   329                           ;main.c: 33:     TRISE0 = 0;
   330     07DD  1009               	bcf	9,0	;volatile
   331     07DE                     l623:
   332                           
   333                           ;main.c: 34:     RE0 = 1;
   334     07DE  1283               	bcf	3,5	;RP0=0, select bank0
   335     07DF  1303               	bcf	3,6	;RP1=0, select bank0
   336     07E0  1409               	bsf	9,0	;volatile
   337     07E1                     l625:
   338                           
   339                           ;main.c: 39:                         i = 200;
   340     07E1  30C8               	movlw	200
   341     07E2  00F3               	movwf	_i
   342     07E3                     l627:
   343                           
   344                           ;main.c: 40:             PORTD = 0x3C;
   345     07E3  303C               	movlw	60
   346     07E4  1283               	bcf	3,5	;RP0=0, select bank0
   347     07E5  1303               	bcf	3,6	;RP1=0, select bank0
   348     07E6  0088               	movwf	8	;volatile
   349     07E7                     l629:
   350                           
   351                           ;main.c: 43:             CCPR2L = i;
   352     07E7  0873               	movf	_i,w
   353     07E8  009B               	movwf	27	;volatile
   354     07E9                     l631:
   355                           
   356                           ;main.c: 44:             CCP2CON = 0x0C;
   357     07E9  300C               	movlw	12
   358     07EA  009D               	movwf	29	;volatile
   359     07EB                     l633:
   360                           
   361                           ;main.c: 45:             _delay((unsigned long)((100)*(20000000/4000.0)));
   362     07EB  3003               	movlw	3
   363     07EC  00F2               	movwf	??_main+2
   364     07ED  308A               	movlw	138
   365     07EE  00F1               	movwf	??_main+1
   366     07EF  3055               	movlw	85
   367     07F0  00F0               	movwf	??_main
   368     07F1                     u17:
   369     07F1  0BF0               	decfsz	??_main,f
   370     07F2  2FF1               	goto	u17
   371     07F3  0BF1               	decfsz	??_main+1,f
   372     07F4  2FF1               	goto	u17
   373     07F5  0BF2               	decfsz	??_main+2,f
   374     07F6  2FF1               	goto	u17
   375     07F7  2FF8               	nop2
   376     07F8  2FE1               	goto	l625
   377     07F9  120A  118A  2800   	ljmp	start
   378     07FC                     __end_of_main:
   379                           
   380                           	psect	text1
   381     07B4                     __ptext1:	
   382 ;; *************** function _setup_pwm *****************
   383 ;; Defined at:
   384 ;;		line 12 in file "main.c"
   385 ;; Parameters:    Size  Location     Type
   386 ;;		None
   387 ;; Auto vars:     Size  Location     Type
   388 ;;		None
   389 ;; Return value:  Size  Location     Type
   390 ;;                  1    wreg      void 
   391 ;; Registers used:
   392 ;;		wreg, status,2
   393 ;; Tracked objects:
   394 ;;		On entry : 0/0
   395 ;;		On exit  : 0/0
   396 ;;		Unchanged: 0/0
   397 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   398 ;;      Params:         0       0       0       0       0
   399 ;;      Locals:         0       0       0       0       0
   400 ;;      Temps:          0       0       0       0       0
   401 ;;      Totals:         0       0       0       0       0
   402 ;;Total ram usage:        0 bytes
   403 ;; Hardware stack levels used: 1
   404 ;; This function calls:
   405 ;;		Nothing
   406 ;; This function is called by:
   407 ;;		_main
   408 ;; This function uses a non-reentrant model
   409 ;;
   410                           
   411     07B4                     _setup_pwm:	
   412                           ;psect for function _setup_pwm
   413                           
   414     07B4                     l593:	
   415                           ;incstack = 0
   416                           ; Regs used in _setup_pwm: [wreg+status,2]
   417                           
   418                           
   419                           ;main.c: 13:     TMR2 = 0x00;
   420     07B4  1283               	bcf	3,5	;RP0=0, select bank0
   421     07B5  1303               	bcf	3,6	;RP1=0, select bank0
   422     07B6  0191               	clrf	17	;volatile
   423     07B7                     l595:
   424                           
   425                           ;main.c: 14:     PR2 = 199;
   426     07B7  30C7               	movlw	199
   427     07B8  1683               	bsf	3,5	;RP0=1, select bank1
   428     07B9  1303               	bcf	3,6	;RP1=0, select bank1
   429     07BA  0092               	movwf	18	;volatile
   430     07BB                     l597:
   431                           
   432                           ;main.c: 15:     CCPR1L = i;
   433     07BB  0873               	movf	_i,w
   434     07BC  1283               	bcf	3,5	;RP0=0, select bank0
   435     07BD  1303               	bcf	3,6	;RP1=0, select bank0
   436     07BE  0095               	movwf	21	;volatile
   437     07BF                     l599:
   438                           
   439                           ;main.c: 16:     CCP1CON = 0;
   440     07BF  0197               	clrf	23	;volatile
   441                           
   442                           ;main.c: 17:     CCPR2L = i;
   443     07C0  0873               	movf	_i,w
   444     07C1  009B               	movwf	27	;volatile
   445     07C2                     l601:
   446                           
   447                           ;main.c: 18:     CCP2CON = 0;
   448     07C2  019D               	clrf	29	;volatile
   449     07C3                     l603:
   450                           
   451                           ;main.c: 19:     TRISC1 = 0;
   452     07C3  1683               	bsf	3,5	;RP0=1, select bank1
   453     07C4  1303               	bcf	3,6	;RP1=0, select bank1
   454     07C5  1087               	bcf	7,1	;volatile
   455     07C6                     l605:
   456                           
   457                           ;main.c: 20:     TRISC2 = 0;
   458     07C6  1107               	bcf	7,2	;volatile
   459     07C7                     l607:
   460                           
   461                           ;main.c: 21:     PORTC = 0;
   462     07C7  1283               	bcf	3,5	;RP0=0, select bank0
   463     07C8  1303               	bcf	3,6	;RP1=0, select bank0
   464     07C9  0187               	clrf	7	;volatile
   465     07CA                     l609:
   466                           
   467                           ;main.c: 22:     T2CON = 0b00000000;
   468     07CA  0192               	clrf	18	;volatile
   469     07CB                     l611:
   470                           
   471                           ;main.c: 23:     TMR2ON = 1;
   472     07CB  1512               	bsf	18,2	;volatile
   473     07CC                     l41:
   474     07CC  0008               	return
   475     07CD                     __end_of_setup_pwm:
   476     0002                     ___latbits      equ	2
   477     007E                     btemp           set	126	;btemp
   478     007E                     btemp0          set	126
   479     007F                     btemp1          set	127
   480     007E                     wtemp0          set	126
   481     007F                     wtemp0a         set	127
   482     007F                     ttemp0a         set	127
   483     0080                     ltemp0a         set	128
   484                           
   485                           	psect	config
   486                           
   487                           ;Config register CONFIG1 @ 0x2007
   488                           ;	Oscillator Selection bits
   489                           ;	FOSC = HS, HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1
      +                          /CLKIN
   490                           ;	Watchdog Timer Enable bit
   491                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   492                           ;	Power-up Timer Enable bit
   493                           ;	PWRTE = ON, PWRT enabled
   494                           ;	RE3/MCLR pin function select bit
   495                           ;	MCLRE = 0x1, unprogrammed default
   496                           ;	Code Protection bit
   497                           ;	CP = OFF, Program memory code protection is disabled
   498                           ;	Data Code Protection bit
   499                           ;	CPD = 0x1, unprogrammed default
   500                           ;	Brown Out Reset Selection bits
   501                           ;	BOREN = 0x3, unprogrammed default
   502                           ;	Internal External Switchover bit
   503                           ;	IESO = 0x1, unprogrammed default
   504                           ;	Fail-Safe Clock Monitor Enabled bit
   505                           ;	FCMEN = 0x1, unprogrammed default
   506                           ;	Low Voltage Programming Enable bit
   507                           ;	LVP = 0x1, unprogrammed default
   508                           ;	In-Circuit Debugger Mode bit
   509                           ;	DEBUG = 0x1, unprogrammed default
   510     2007                     	org	8199
   511     2007  3FE2               	dw	16354

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      3       4
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0       0
                                              0 COMMON     3     3      0
                          _setup_pwm
 ---------------------------------------------------------------------------------
 (1) _setup_pwm                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup_pwm

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      3       4     28.6%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Tue Nov 25 16:20:54 2025

                      _i 0073                       l41 07CC                       u17 07F1  
                    l601 07C2                      l611 07CB                      l603 07C3  
                    l605 07C6                      l621 07DD                      l613 07CD  
                    l607 07C7                      l631 07E9                      l623 07DE  
                    l615 07D1                      l609 07CA                      l633 07EB  
                    l625 07E1                      l617 07D5                      l627 07E3  
                    l619 07DA                      l629 07E7                      l593 07B4  
                    l595 07B7                      l597 07BB                      l599 07BF  
                    _RE0 0048                      _PR2 0092                     _TMR2 0011  
                   _main 07CD                     btemp 007E                     start 0000  
                  ?_main 0070                    _T2CON 0012                    _PORTC 0007  
                  _PORTD 0008                    _TRISD 0088                    btemp0 007E  
                  btemp1 007F                    status 0003                    wtemp0 007E  
        __initialization 07FC             __end_of_main 07FC                   ??_main 0070  
                 _ADCON1 009F                   _CCPR1L 0015                   _CCPR2L 001B  
                 _TMR2ON 0092                   _TRISB1 0431                   _TRISC1 0439  
                 _TRISC2 043A                   _TRISE0 0448                   ltemp0a 0080  
                 ttemp0a 007F                   wtemp0a 007F  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pnvCOMMON 0073               __pmaintext 07CD  
                _CCP1CON 0017                  _CCP2CON 001D                  __ptext1 07B4  
   end_of_initialization 07FC        __end_of_setup_pwm 07CD      start_initialization 07FC  
              ___latbits 0002                _setup_pwm 07B4               ?_setup_pwm 0070  
            ??_setup_pwm 0070  
