$date
	Sun Mar  9 00:07:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Data_Memory_tb $end
$var wire 64 ! read_data [63:0] $end
$var reg 1 " MemRead $end
$var reg 1 # MemWrite $end
$var reg 64 $ address [63:0] $end
$var reg 1 % clk $end
$var reg 64 & write_data [63:0] $end
$scope module uut $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 64 ' address [63:0] $end
$var wire 1 % clk $end
$var wire 64 ( write_data [63:0] $end
$var reg 64 ) read_data [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
b0 (
b0 '
b0 &
1%
b0 $
0#
0"
bx !
$end
#5000
0%
#10000
b0 !
b0 )
1%
1"
b11 $
b11 '
#15000
0%
#20000
1%
1#
b1101111010101101101111101110111111001010111111101011101010111110 &
b1101111010101101101111101110111111001010111111101011101010111110 (
0"
#25000
0%
#30000
b1101111010101101101111101110111111001010111111101011101010111110 !
b1101111010101101101111101110111111001010111111101011101010111110 )
1%
b0 &
b0 (
1"
0#
#35000
0%
#40000
b0 !
b0 )
1%
b1000 $
b1000 '
#45000
0%
#50000
1%
