0.7
2020.2
May 21 2025
22:59:56
/home/lzhx/Developer/Repositories/cs391r1/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab1/lab1.srcs/sim_1/new/alu_tb.sv,1758873764,systemVerilog,,,,alu_tb,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/lzhx/Developer/Repositories/cs391r1/lab1/lab1.srcs/sources_1/new/alu.sv,1758874014,systemVerilog,,/home/lzhx/Developer/Repositories/cs391r1/lab1/lab1.srcs/sim_1/new/alu_tb.sv,,alu,,uvm,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
