Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Dec 07 14:38:39 2017
| Host         : Steven-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_timing_summary_routed.rpt -rpx nexys4_timing_summary_routed.rpx
| Design       : nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SW[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_btn_debounce/sig_out_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: led_clk_reg/Q (HIGH)

 There are 4301 register/latch pins with no clock driven by root clock pin: sys_clk_reg_C/Q (HIGH)

 There are 4301 register/latch pins with no clock driven by root clock pin: sys_clk_reg_LDC/Q (HIGH)

 There are 4301 register/latch pins with no clock driven by root clock pin: sys_clk_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sys_clk_reg__1/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41389 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.102        0.000                      0                  445        0.105        0.000                      0                  445        4.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.102        0.000                      0                  445        0.105        0.000                      0                  445        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL/DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.840ns (15.045%)  route 4.743ns (84.955%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.315    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.419     5.734 r  inst_UART_RX_CTRL/DATA_reg[6]/Q
                         net (fo=2, routed)           2.594     8.328    the_cpu/Q[6]
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.297     8.625 r  the_cpu/mem_reg_0_255_6_6_i_8/O
                         net (fo=2, routed)           0.917     9.542    the_cpu/mem_reg_0_255_6_6_i_8_n_1
    SLICE_X52Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.666 r  the_cpu/mem_reg_0_255_6_6_i_1/O
                         net (fo=132, routed)         1.233    10.899    inst_UART_TX_CTRL/D[6]
    SLICE_X71Y78         FDRE                                         r  inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.500    14.923    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X71Y78         FDRE                                         r  inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism              0.180    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X71Y78         FDRE (Setup_fdre_C_D)       -0.067    15.000    inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 inst_UART_RX_CTRL/DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 1.058ns (19.311%)  route 4.421ns (80.689%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.315    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  inst_UART_RX_CTRL/DATA_reg[2]/Q
                         net (fo=1, routed)           2.207     7.979    the_cpu/Q[2]
    SLICE_X61Y92         LUT4 (Prop_lut4_I1_O)        0.152     8.131 r  the_cpu/D_OUT[2]_i_9/O
                         net (fo=2, routed)           0.667     8.798    the_cpu/D_OUT[2]_i_9_n_1
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.326     9.124 r  the_cpu/mem_reg_0_255_2_2_i_8/O
                         net (fo=2, routed)           0.983    10.107    the_cpu/mem_reg_0_255_2_2_i_8_n_1
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.124    10.231 r  the_cpu/mem_reg_8192_8447_2_2_i_1/O
                         net (fo=129, routed)         0.563    10.794    inst_UART_TX_CTRL/D[2]
    SLICE_X57Y78         FDRE                                         r  inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.493    14.916    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.067    14.993    inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.145ns (23.876%)  route 3.651ns (76.124%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.316    CLK_IBUF_BUFG
    SLICE_X84Y77         FDRE                                         r  clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.478     5.794 f  clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.965     6.758    clk_counter_reg_n_1_[24]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.295     7.053 f  clk_counter[26]_i_10/O
                         net (fo=1, routed)           0.452     7.505    clk_counter[26]_i_10_n_1
    SLICE_X84Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.629 f  clk_counter[26]_i_6/O
                         net (fo=1, routed)           1.131     8.761    clk_counter[26]_i_6_n_1
    SLICE_X86Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.885 r  clk_counter[26]_i_4/O
                         net (fo=25, routed)          0.376     9.261    sys_clk
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  clk_counter[31]_i_1/O
                         net (fo=9, routed)           0.727    10.111    clk_counter[31]_i_1_n_1
    SLICE_X84Y75         FDRE                                         r  clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.593    15.016    CLK_IBUF_BUFG
    SLICE_X84Y75         FDRE                                         r  clk_counter_reg[0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X84Y75         FDRE (Setup_fdre_C_R)       -0.524    14.731    clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.145ns (23.653%)  route 3.696ns (76.347%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.316    CLK_IBUF_BUFG
    SLICE_X84Y77         FDRE                                         r  clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.478     5.794 f  clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.965     6.758    clk_counter_reg_n_1_[24]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.295     7.053 f  clk_counter[26]_i_10/O
                         net (fo=1, routed)           0.452     7.505    clk_counter[26]_i_10_n_1
    SLICE_X84Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.629 f  clk_counter[26]_i_6/O
                         net (fo=1, routed)           1.131     8.761    clk_counter[26]_i_6_n_1
    SLICE_X86Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.885 r  clk_counter[26]_i_4/O
                         net (fo=25, routed)          0.376     9.261    sys_clk
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  clk_counter[31]_i_1/O
                         net (fo=9, routed)           0.772    10.156    clk_counter[31]_i_1_n_1
    SLICE_X85Y82         FDRE                                         r  clk_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.602    15.025    CLK_IBUF_BUFG
    SLICE_X85Y82         FDRE                                         r  clk_counter_reg[29]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X85Y82         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.145ns (23.653%)  route 3.696ns (76.347%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.316    CLK_IBUF_BUFG
    SLICE_X84Y77         FDRE                                         r  clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.478     5.794 f  clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.965     6.758    clk_counter_reg_n_1_[24]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.295     7.053 f  clk_counter[26]_i_10/O
                         net (fo=1, routed)           0.452     7.505    clk_counter[26]_i_10_n_1
    SLICE_X84Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.629 f  clk_counter[26]_i_6/O
                         net (fo=1, routed)           1.131     8.761    clk_counter[26]_i_6_n_1
    SLICE_X86Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.885 r  clk_counter[26]_i_4/O
                         net (fo=25, routed)          0.376     9.261    sys_clk
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  clk_counter[31]_i_1/O
                         net (fo=9, routed)           0.772    10.156    clk_counter[31]_i_1_n_1
    SLICE_X85Y82         FDRE                                         r  clk_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.602    15.025    CLK_IBUF_BUFG
    SLICE_X85Y82         FDRE                                         r  clk_counter_reg[30]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X85Y82         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.145ns (23.653%)  route 3.696ns (76.347%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.316    CLK_IBUF_BUFG
    SLICE_X84Y77         FDRE                                         r  clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.478     5.794 f  clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.965     6.758    clk_counter_reg_n_1_[24]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.295     7.053 f  clk_counter[26]_i_10/O
                         net (fo=1, routed)           0.452     7.505    clk_counter[26]_i_10_n_1
    SLICE_X84Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.629 f  clk_counter[26]_i_6/O
                         net (fo=1, routed)           1.131     8.761    clk_counter[26]_i_6_n_1
    SLICE_X86Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.885 r  clk_counter[26]_i_4/O
                         net (fo=25, routed)          0.376     9.261    sys_clk
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  clk_counter[31]_i_1/O
                         net (fo=9, routed)           0.772    10.156    clk_counter[31]_i_1_n_1
    SLICE_X85Y82         FDRE                                         r  clk_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.602    15.025    CLK_IBUF_BUFG
    SLICE_X85Y82         FDRE                                         r  clk_counter_reg[31]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X85Y82         FDRE (Setup_fdre_C_R)       -0.429    14.835    clk_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.145ns (23.876%)  route 3.651ns (76.124%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.316    CLK_IBUF_BUFG
    SLICE_X84Y77         FDRE                                         r  clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.478     5.794 f  clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.965     6.758    clk_counter_reg_n_1_[24]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.295     7.053 f  clk_counter[26]_i_10/O
                         net (fo=1, routed)           0.452     7.505    clk_counter[26]_i_10_n_1
    SLICE_X84Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.629 f  clk_counter[26]_i_6/O
                         net (fo=1, routed)           1.131     8.761    clk_counter[26]_i_6_n_1
    SLICE_X86Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.885 r  clk_counter[26]_i_4/O
                         net (fo=25, routed)          0.376     9.261    sys_clk
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  clk_counter[31]_i_1/O
                         net (fo=9, routed)           0.727    10.111    clk_counter[31]_i_1_n_1
    SLICE_X85Y75         FDRE                                         r  clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.593    15.016    CLK_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  clk_counter_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y75         FDRE (Setup_fdre_C_R)       -0.429    14.826    clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.145ns (23.876%)  route 3.651ns (76.124%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.316    CLK_IBUF_BUFG
    SLICE_X84Y77         FDRE                                         r  clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.478     5.794 f  clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.965     6.758    clk_counter_reg_n_1_[24]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.295     7.053 f  clk_counter[26]_i_10/O
                         net (fo=1, routed)           0.452     7.505    clk_counter[26]_i_10_n_1
    SLICE_X84Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.629 f  clk_counter[26]_i_6/O
                         net (fo=1, routed)           1.131     8.761    clk_counter[26]_i_6_n_1
    SLICE_X86Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.885 r  clk_counter[26]_i_4/O
                         net (fo=25, routed)          0.376     9.261    sys_clk
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  clk_counter[31]_i_1/O
                         net (fo=9, routed)           0.727    10.111    clk_counter[31]_i_1_n_1
    SLICE_X85Y75         FDRE                                         r  clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.593    15.016    CLK_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  clk_counter_reg[3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y75         FDRE (Setup_fdre_C_R)       -0.429    14.826    clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.145ns (23.876%)  route 3.651ns (76.124%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.316    CLK_IBUF_BUFG
    SLICE_X84Y77         FDRE                                         r  clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.478     5.794 f  clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.965     6.758    clk_counter_reg_n_1_[24]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.295     7.053 f  clk_counter[26]_i_10/O
                         net (fo=1, routed)           0.452     7.505    clk_counter[26]_i_10_n_1
    SLICE_X84Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.629 f  clk_counter[26]_i_6/O
                         net (fo=1, routed)           1.131     8.761    clk_counter[26]_i_6_n_1
    SLICE_X86Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.885 r  clk_counter[26]_i_4/O
                         net (fo=25, routed)          0.376     9.261    sys_clk
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  clk_counter[31]_i_1/O
                         net (fo=9, routed)           0.727    10.111    clk_counter[31]_i_1_n_1
    SLICE_X85Y75         FDRE                                         r  clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.593    15.016    CLK_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  clk_counter_reg[4]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y75         FDRE (Setup_fdre_C_R)       -0.429    14.826    clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.145ns (24.350%)  route 3.557ns (75.650%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.713     5.316    CLK_IBUF_BUFG
    SLICE_X84Y77         FDRE                                         r  clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y77         FDRE (Prop_fdre_C_Q)         0.478     5.794 f  clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.965     6.758    clk_counter_reg_n_1_[24]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.295     7.053 f  clk_counter[26]_i_10/O
                         net (fo=1, routed)           0.452     7.505    clk_counter[26]_i_10_n_1
    SLICE_X84Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.629 f  clk_counter[26]_i_6/O
                         net (fo=1, routed)           1.131     8.761    clk_counter[26]_i_6_n_1
    SLICE_X86Y77         LUT4 (Prop_lut4_I1_O)        0.124     8.885 r  clk_counter[26]_i_4/O
                         net (fo=25, routed)          0.376     9.261    sys_clk
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  clk_counter[31]_i_1/O
                         net (fo=9, routed)           0.633    10.018    clk_counter[31]_i_1_n_1
    SLICE_X85Y81         FDRE                                         r  clk_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.600    15.023    CLK_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  clk_counter_reg[27]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X85Y81         FDRE (Setup_fdre_C_R)       -0.429    14.833    clk_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inst_UART_TX_CTRL/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL/bitTmr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.603     1.522    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y99         FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  inst_UART_TX_CTRL/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.120     1.784    inst_UART_TX_CTRL/bitTmr_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  inst_UART_TX_CTRL/bitTmr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    inst_UART_TX_CTRL/bitTmr_reg[4]_i_1_n_1
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  inst_UART_TX_CTRL/bitTmr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    inst_UART_TX_CTRL/bitTmr_reg[8]_i_1_n_8
    SLICE_X81Y100        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.868     2.034    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105     1.893    inst_UART_TX_CTRL/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_UART_TX_CTRL/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL/bitTmr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.603     1.522    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y99         FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  inst_UART_TX_CTRL/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.120     1.784    inst_UART_TX_CTRL/bitTmr_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  inst_UART_TX_CTRL/bitTmr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    inst_UART_TX_CTRL/bitTmr_reg[4]_i_1_n_1
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  inst_UART_TX_CTRL/bitTmr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    inst_UART_TX_CTRL/bitTmr_reg[8]_i_1_n_6
    SLICE_X81Y100        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.868     2.034    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105     1.893    inst_UART_TX_CTRL/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 inst_UART_TX_CTRL/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.603     1.522    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y99         FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  inst_UART_TX_CTRL/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.120     1.784    inst_UART_TX_CTRL/bitTmr_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  inst_UART_TX_CTRL/bitTmr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    inst_UART_TX_CTRL/bitTmr_reg[4]_i_1_n_1
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  inst_UART_TX_CTRL/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    inst_UART_TX_CTRL/bitTmr_reg[8]_i_1_n_5
    SLICE_X81Y100        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.868     2.034    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105     1.893    inst_UART_TX_CTRL/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 inst_UART_TX_CTRL/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL/bitTmr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.603     1.522    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y99         FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  inst_UART_TX_CTRL/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.120     1.784    inst_UART_TX_CTRL/bitTmr_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  inst_UART_TX_CTRL/bitTmr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    inst_UART_TX_CTRL/bitTmr_reg[4]_i_1_n_1
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  inst_UART_TX_CTRL/bitTmr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    inst_UART_TX_CTRL/bitTmr_reg[8]_i_1_n_7
    SLICE_X81Y100        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.868     2.034    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105     1.893    inst_UART_TX_CTRL/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inst_UART_TX_CTRL/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL/bitTmr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.603     1.522    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y99         FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  inst_UART_TX_CTRL/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.120     1.784    inst_UART_TX_CTRL/bitTmr_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  inst_UART_TX_CTRL/bitTmr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    inst_UART_TX_CTRL/bitTmr_reg[4]_i_1_n_1
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  inst_UART_TX_CTRL/bitTmr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    inst_UART_TX_CTRL/bitTmr_reg[8]_i_1_n_1
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  inst_UART_TX_CTRL/bitTmr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    inst_UART_TX_CTRL/bitTmr_reg[12]_i_1_n_8
    SLICE_X81Y101        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.868     2.034    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y101        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.105     1.893    inst_UART_TX_CTRL/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.527%)  route 0.127ns (47.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.599     1.518    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X83Y108        FDRE                                         r  inst_UART_RX_CTRL/byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  inst_UART_RX_CTRL/byte_reg[7]/Q
                         net (fo=2, routed)           0.127     1.787    inst_UART_RX_CTRL/p_1_in[6]
    SLICE_X83Y107        FDRE                                         r  inst_UART_RX_CTRL/byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.871     2.036    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X83Y107        FDRE                                         r  inst_UART_RX_CTRL/byte_reg[6]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.076     1.610    inst_UART_RX_CTRL/byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.957%)  route 0.130ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.599     1.518    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X83Y108        FDRE                                         r  inst_UART_RX_CTRL/byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  inst_UART_RX_CTRL/byte_reg[7]/Q
                         net (fo=2, routed)           0.130     1.790    inst_UART_RX_CTRL/p_1_in[6]
    SLICE_X82Y107        FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.871     2.036    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[7]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X82Y107        FDRE (Hold_fdre_C_D)         0.078     1.612    inst_UART_RX_CTRL/DATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_UART_TX_CTRL/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_TX_CTRL/bitTmr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.603     1.522    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y99         FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  inst_UART_TX_CTRL/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.120     1.784    inst_UART_TX_CTRL/bitTmr_reg[7]
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  inst_UART_TX_CTRL/bitTmr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    inst_UART_TX_CTRL/bitTmr_reg[4]_i_1_n_1
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  inst_UART_TX_CTRL/bitTmr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    inst_UART_TX_CTRL/bitTmr_reg[8]_i_1_n_1
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.073 r  inst_UART_TX_CTRL/bitTmr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.073    inst_UART_TX_CTRL/bitTmr_reg[12]_i_1_n_7
    SLICE_X81Y101        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.868     2.034    inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X81Y101        FDRE                                         r  inst_UART_TX_CTRL/bitTmr_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.105     1.893    inst_UART_TX_CTRL/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 idle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.567     1.486    CLK_IBUF_BUFG
    SLICE_X68Y91         FDRE                                         r  idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  idle_reg/Q
                         net (fo=1, routed)           0.062     1.676    the_cpu/ucode/microcounter/idle
    SLICE_X68Y91         LUT2 (Prop_lut2_I1_O)        0.099     1.775 r  the_cpu/ucode/microcounter/uart_send_i_1/O
                         net (fo=1, routed)           0.000     1.775    uart_send
    SLICE_X68Y91         FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.839     2.004    CLK_IBUF_BUFG
    SLICE_X68Y91         FDRE                                         r  uart_send_reg/C
                         clock pessimism             -0.517     1.486    
    SLICE_X68Y91         FDRE (Hold_fdre_C_D)         0.091     1.577    uart_send_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_UART_RX_CTRL/byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_UART_RX_CTRL/DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.833%)  route 0.131ns (48.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.599     1.518    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X83Y107        FDRE                                         r  inst_UART_RX_CTRL/byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  inst_UART_RX_CTRL/byte_reg[3]/Q
                         net (fo=2, routed)           0.131     1.790    inst_UART_RX_CTRL/p_1_in[2]
    SLICE_X82Y107        FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.871     2.036    inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  inst_UART_RX_CTRL/DATA_reg[3]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X82Y107        FDRE (Hold_fdre_C_D)         0.047     1.578    inst_UART_RX_CTRL/DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y75    clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y77    clk_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y77    clk_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y77    clk_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y78    clk_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y78    clk_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y79    clk_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y78    clk_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    clk_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    clk_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    clk_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    clk_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    clk_counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    clk_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    clk_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    clk_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    clk_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    clk_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y107   inst_UART_RX_CTRL/count_reg[0]/C



