

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_s'
================================================================
* Date:           Fri Oct 31 13:59:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.300 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                        Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206  |lzBooster_255_16384_64_Pipeline_lz_booster  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster_left_bytes  |       64|       64|         1|          -|          -|    64|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     305|    637|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    211|    -|
|Register         |        -|    -|     182|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     487|   1000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206  |lzBooster_255_16384_64_Pipeline_lz_booster  |        0|   0|  305|  637|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                            |        0|   0|  305|  637|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |                        Module                       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |local_mem_U  |lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    +-------------+-----------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                                                     |        8|  0|   0|    0|  16384|    8|     1|       131072|
    +-------------+-----------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_366_p2                  |         +|   0|  0|  14|           7|           1|
    |sub_fu_275_p2                  |         +|   0|  0|  39|          32|           8|
    |ap_predicate_op74_read_state7  |       and|   0|  0|   2|           1|           1|
    |icmp_ln608_fu_228_p2           |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln624_fu_281_p2           |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln687_fu_360_p2           |      icmp|   0|  0|  15|           7|           8|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    |ap_block_state7                |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 152|         113|          22|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  42|          8|    1|          8|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_phi_mux_nextMatchCh_flag_1_phi_fu_188_p4  |  14|          3|    1|          3|
    |ap_phi_mux_nextMatchCh_new_1_phi_fu_199_p4   |  14|          3|    8|         24|
    |bestMatchStream_blk_n                        |   9|          2|    1|          2|
    |bestMatchStream_read                         |  14|          3|    1|          3|
    |boosterStream_blk_n                          |   9|          2|    1|          2|
    |boosterStream_din                            |  14|          3|   32|         96|
    |boosterStream_write                          |  14|          3|    1|          3|
    |i_4_fu_118                                   |   9|          2|    7|         14|
    |input_size_blk_n                             |   9|          2|    1|          2|
    |input_size_c_blk_n                           |   9|          2|    1|          2|
    |local_mem_address0                           |   9|          2|   14|         28|
    |local_mem_ce0                                |   9|          2|    1|          2|
    |local_mem_ce1                                |   9|          2|    1|          2|
    |local_mem_we1                                |   9|          2|    1|          2|
    |nextMatchCh_loc_0_reg_162                    |   9|          2|    8|         16|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 211|         45|   81|        211|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                              |   7|   0|    7|          0|
    |ap_done_reg                                                                            |   1|   0|    1|          0|
    |grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206_ap_start_reg                     |   1|   0|    1|          0|
    |guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh               |   1|   0|    1|          0|
    |guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_reg_422  |   1|   0|    1|          0|
    |i_4_fu_118                                                                             |   7|   0|    7|          0|
    |icmp_ln608_reg_418                                                                     |   1|   0|    1|          0|
    |icmp_ln624_reg_447                                                                     |   1|   0|    1|          0|
    |input_size_1_reg_413                                                                   |  32|   0|   32|          0|
    |matchFlag_reg                                                                          |   1|   0|    1|          0|
    |match_len_reg                                                                          |  32|   0|   32|          0|
    |match_loc_reg                                                                          |  32|   0|   32|          0|
    |nextMatchCh                                                                            |   8|   0|    8|          0|
    |nextMatchCh_flag_0_reg_172                                                             |   1|   0|    1|          0|
    |nextMatchCh_loc_0_reg_162                                                              |   8|   0|    8|          0|
    |skip_len_reg                                                                           |  16|   0|   16|          0|
    |sub_reg_442                                                                            |  32|   0|   32|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  | 182|   0|  182|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>|  return value|
|bestMatchStream_dout            |   in|   32|     ap_fifo|            bestMatchStream|       pointer|
|bestMatchStream_empty_n         |   in|    1|     ap_fifo|            bestMatchStream|       pointer|
|bestMatchStream_read            |  out|    1|     ap_fifo|            bestMatchStream|       pointer|
|bestMatchStream_num_data_valid  |   in|    4|     ap_fifo|            bestMatchStream|       pointer|
|bestMatchStream_fifo_cap        |   in|    4|     ap_fifo|            bestMatchStream|       pointer|
|boosterStream_din               |  out|   32|     ap_fifo|              boosterStream|       pointer|
|boosterStream_full_n            |   in|    1|     ap_fifo|              boosterStream|       pointer|
|boosterStream_write             |  out|    1|     ap_fifo|              boosterStream|       pointer|
|boosterStream_num_data_valid    |   in|   32|     ap_fifo|              boosterStream|       pointer|
|boosterStream_fifo_cap          |   in|   32|     ap_fifo|              boosterStream|       pointer|
|input_size_dout                 |   in|   32|     ap_fifo|                 input_size|       pointer|
|input_size_empty_n              |   in|    1|     ap_fifo|                 input_size|       pointer|
|input_size_read                 |  out|    1|     ap_fifo|                 input_size|       pointer|
|input_size_num_data_valid       |   in|    3|     ap_fifo|                 input_size|       pointer|
|input_size_fifo_cap             |   in|    3|     ap_fifo|                 input_size|       pointer|
|input_size_c_din                |  out|   32|     ap_fifo|               input_size_c|       pointer|
|input_size_c_full_n             |   in|    1|     ap_fifo|               input_size_c|       pointer|
|input_size_c_write              |  out|    1|     ap_fifo|               input_size_c|       pointer|
|input_size_c_num_data_valid     |   in|    3|     ap_fifo|               input_size_c|       pointer|
|input_size_c_fifo_cap           |   in|    3|     ap_fifo|               input_size_c|       pointer|
+--------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outValue_loc = alloca i64 1"   --->   Operation 8 'alloca' 'outValue_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_match_len_loc = alloca i64 1"   --->   Operation 10 'alloca' 'new_match_len_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07_loc = alloca i64 1"   --->   Operation 11 'alloca' 'new_matchFlag_1_0_0_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%new_match_loc_loc = alloca i64 1"   --->   Operation 13 'alloca' 'new_match_loc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] ( I:3.15ns O:3.15ns )   --->   "%input_size_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 15 'read' 'input_size_1' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c, i32 %input_size_1"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%local_mem = alloca i64 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:609]   --->   Operation 21 'alloca' 'local_mem' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln608 = icmp_eq  i32 %input_size_1, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:608]   --->   Operation 22 'icmp' 'icmp_ln608' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln608 = br i1 %icmp_ln608, void %if.end, void %return" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:608]   --->   Operation 23 'br' 'br_ln608' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln610 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:610]   --->   Operation 24 'specmemcore' 'specmemcore_ln610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load = load i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 25 'load' 'guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%match_loc_reg_load = load i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 26 'load' 'match_loc_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln680 = trunc i32 %match_loc_reg_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 27 'trunc' 'trunc_ln680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%nextMatchCh_load = load i8 %nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 28 'load' 'nextMatchCh_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln621 = br i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load, void %init.check11, void %lz_booster" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 29 'br' 'br_ln621' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln621 = zext i14 %trunc_ln680" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 30 'zext' 'zext_ln621' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln621" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 31 'getelementptr' 'local_mem_addr' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 32 'load' 'local_mem_load' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 33 'load' 'local_mem_load' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln621 = store i1 1, i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 34 'store' 'store_ln621' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln621 = br void %lz_booster" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 35 'br' 'br_ln621' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%fence_ln624 = fence void @_ssdm_op_Fence, i32 %input_size, i32 %input_size_c, i32 4294967295, i32 %bestMatchStream, i32 %boosterStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 36 'fence' 'fence_ln624' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.10>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%nextMatchCh_loc_0 = phi i8 %local_mem_load, void %init.check11, i8 %nextMatchCh_load, void %if.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 37 'phi' 'nextMatchCh_loc_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.55ns)   --->   "%sub = add i32 %input_size_1, i32 4294967232"   --->   Operation 38 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.55ns)   --->   "%icmp_ln624 = icmp_eq  i32 %sub, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 39 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%skip_len_reg_load = load i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:651]   --->   Operation 40 'load' 'skip_len_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%match_len_reg_load = load i32 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:653]   --->   Operation 41 'load' 'match_len_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%matchFlag_reg_load = load i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:673]   --->   Operation 42 'load' 'matchFlag_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (2.55ns)   --->   "%call_ln621 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i32 %match_loc_reg_load, i8 %nextMatchCh_loc_0, i1 %matchFlag_reg_load, i32 %match_len_reg_load, i16 %skip_len_reg_load, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i32 %new_match_loc_loc, i8 %p_loc, i1 %new_matchFlag_1_0_0_07_loc, i32 %new_match_len_loc, i16 %p_loc28, i32 %outValue_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 43 'call' 'call_ln621' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln621 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i32 %match_loc_reg_load, i8 %nextMatchCh_loc_0, i1 %matchFlag_reg_load, i32 %match_len_reg_load, i16 %skip_len_reg_load, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i32 %new_match_loc_loc, i8 %p_loc, i1 %new_matchFlag_1_0_0_07_loc, i32 %new_match_len_loc, i16 %p_loc28, i32 %outValue_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 44 'call' 'call_ln621' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%nextMatchCh_flag_0 = phi i1 1, void %init.check11, i1 0, void %if.end"   --->   Operation 45 'phi' 'nextMatchCh_flag_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%new_match_loc_loc_load = load i32 %new_match_loc_loc"   --->   Operation 46 'load' 'new_match_loc_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 47 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07_loc_load = load i1 %new_matchFlag_1_0_0_07_loc"   --->   Operation 48 'load' 'new_matchFlag_1_0_0_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%new_match_len_loc_load = load i32 %new_match_len_loc"   --->   Operation 49 'load' 'new_match_len_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_loc28_load = load i16 %p_loc28"   --->   Operation 50 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%outValue_loc_load = load i32 %outValue_loc"   --->   Operation 51 'load' 'outValue_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln624 = br i1 %icmp_ln624, void %for.cond.for.cond.cleanup_crit_edge.split, void %for.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 52 'br' 'br_ln624' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln651 = store i16 %p_loc28_load, i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:651]   --->   Operation 53 'store' 'store_ln651' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln653 = store i32 %new_match_len_loc_load, i32 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:653]   --->   Operation 54 'store' 'store_ln653' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln673 = store i1 %new_matchFlag_1_0_0_07_loc_load, i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:673]   --->   Operation 55 'store' 'store_ln673' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln654 = store i32 %new_match_loc_loc_load, i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 56 'store' 'store_ln654' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.58ns)   --->   "%br_ln624 = br void %for.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 57 'br' 'br_ln624' <Predicate = (!icmp_ln624)> <Delay = 1.58>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%nextMatchCh_flag_1 = phi i1 %nextMatchCh_flag_0, void %lz_booster, i1 1, void %for.cond.for.cond.cleanup_crit_edge.split"   --->   Operation 58 'phi' 'nextMatchCh_flag_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%nextMatchCh_new_1 = phi i8 %nextMatchCh_loc_0, void %lz_booster, i8 %p_loc_load, void %for.cond.for.cond.cleanup_crit_edge.split" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 59 'phi' 'nextMatchCh_new_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln685 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:685]   --->   Operation 60 'write' 'write_ln685' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %nextMatchCh_flag_1, void %for.end.new, void %mergeST"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln621 = store i8 %nextMatchCh_new_1, i8 %nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 62 'store' 'store_ln621' <Predicate = (nextMatchCh_flag_1)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end.new"   --->   Operation 63 'br' 'br_ln0' <Predicate = (nextMatchCh_flag_1)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 64 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln687 = store i7 0, i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 65 'store' 'store_ln687' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln687 = br void %for.inc76" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 66 'br' 'br_ln687' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%i = load i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 67 'load' 'i' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.87ns)   --->   "%icmp_ln687 = icmp_eq  i7 %i, i7 64" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 68 'icmp' 'icmp_ln687' <Predicate = (!icmp_ln608)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (1.87ns)   --->   "%i_6 = add i7 %i, i7 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 69 'add' 'i_6' <Predicate = (!icmp_ln608)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln687 = br i1 %icmp_ln687, void %for.inc76.split, void %return.loopexit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 70 'br' 'br_ln687' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln688 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:688]   --->   Operation 71 'specpipeline' 'specpipeline_ln688' <Predicate = (!icmp_ln608 & !icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln687 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln687' <Predicate = (!icmp_ln608 & !icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln687 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 73 'specloopname' 'specloopname_ln687' <Predicate = (!icmp_ln608 & !icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] ( I:3.15ns O:3.15ns )   --->   "%bestMatchStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:689]   --->   Operation 74 'read' 'bestMatchStream_read' <Predicate = (!icmp_ln608 & !icmp_ln687)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_7 : Operation 75 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln689 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %bestMatchStream_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:689]   --->   Operation 75 'write' 'write_ln689' <Predicate = (!icmp_ln608 & !icmp_ln687)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_7 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln687 = store i7 %i_6, i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 76 'store' 'store_ln687' <Predicate = (!icmp_ln608 & !icmp_ln687)> <Delay = 1.58>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln687 = br void %for.inc76" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:687]   --->   Operation 77 'br' 'br_ln687' <Predicate = (!icmp_ln608 & !icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln608 & icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln691 = ret" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:691]   --->   Operation 79 'ret' 'ret_ln691' <Predicate = (icmp_ln687) | (icmp_ln608)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bestMatchStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ match_loc_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ nextMatchCh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ skip_len_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ match_len_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ matchFlag_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outValue_loc                                                                  (alloca           ) [ 00111110]
p_loc28                                                                       (alloca           ) [ 00111110]
new_match_len_loc                                                             (alloca           ) [ 00111110]
new_matchFlag_1_0_0_07_loc                                                    (alloca           ) [ 00111110]
p_loc                                                                         (alloca           ) [ 00111110]
new_match_loc_loc                                                             (alloca           ) [ 00111110]
specinterface_ln0                                                             (specinterface    ) [ 00000000]
input_size_1                                                                  (read             ) [ 00111000]
specinterface_ln0                                                             (specinterface    ) [ 00000000]
write_ln0                                                                     (write            ) [ 00000000]
specmemcore_ln0                                                               (specmemcore      ) [ 00000000]
specinterface_ln0                                                             (specinterface    ) [ 00000000]
specinterface_ln0                                                             (specinterface    ) [ 00000000]
local_mem                                                                     (alloca           ) [ 00111100]
icmp_ln608                                                                    (icmp             ) [ 01111111]
br_ln608                                                                      (br               ) [ 00000000]
specmemcore_ln610                                                             (specmemcore      ) [ 00000000]
guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load (load             ) [ 00110000]
match_loc_reg_load                                                            (load             ) [ 00011100]
trunc_ln680                                                                   (trunc            ) [ 00000000]
nextMatchCh_load                                                              (load             ) [ 00111000]
br_ln621                                                                      (br               ) [ 00111110]
zext_ln621                                                                    (zext             ) [ 00000000]
local_mem_addr                                                                (getelementptr    ) [ 00010000]
local_mem_load                                                                (load             ) [ 00111000]
store_ln621                                                                   (store            ) [ 00000000]
br_ln621                                                                      (br               ) [ 00111110]
fence_ln624                                                                   (fence            ) [ 00000000]
nextMatchCh_loc_0                                                             (phi              ) [ 00001110]
sub                                                                           (add              ) [ 00000100]
icmp_ln624                                                                    (icmp             ) [ 00000110]
skip_len_reg_load                                                             (load             ) [ 00000100]
match_len_reg_load                                                            (load             ) [ 00000100]
matchFlag_reg_load                                                            (load             ) [ 00000100]
call_ln621                                                                    (call             ) [ 00000000]
nextMatchCh_flag_0                                                            (phi              ) [ 00000010]
new_match_loc_loc_load                                                        (load             ) [ 00000000]
p_loc_load                                                                    (load             ) [ 00000000]
new_matchFlag_1_0_0_07_loc_load                                               (load             ) [ 00000000]
new_match_len_loc_load                                                        (load             ) [ 00000000]
p_loc28_load                                                                  (load             ) [ 00000000]
outValue_loc_load                                                             (load             ) [ 00000000]
br_ln624                                                                      (br               ) [ 00000000]
store_ln651                                                                   (store            ) [ 00000000]
store_ln653                                                                   (store            ) [ 00000000]
store_ln673                                                                   (store            ) [ 00000000]
store_ln654                                                                   (store            ) [ 00000000]
br_ln624                                                                      (br               ) [ 00000000]
nextMatchCh_flag_1                                                            (phi              ) [ 00000010]
nextMatchCh_new_1                                                             (phi              ) [ 00000010]
write_ln685                                                                   (write            ) [ 00000000]
br_ln0                                                                        (br               ) [ 00000000]
store_ln621                                                                   (store            ) [ 00000000]
br_ln0                                                                        (br               ) [ 00000000]
i_4                                                                           (alloca           ) [ 00000011]
store_ln687                                                                   (store            ) [ 00000000]
br_ln687                                                                      (br               ) [ 00000000]
i                                                                             (load             ) [ 00000000]
icmp_ln687                                                                    (icmp             ) [ 00000001]
i_6                                                                           (add              ) [ 00000000]
br_ln687                                                                      (br               ) [ 00000000]
specpipeline_ln688                                                            (specpipeline     ) [ 00000000]
speclooptripcount_ln687                                                       (speclooptripcount) [ 00000000]
specloopname_ln687                                                            (specloopname     ) [ 00000000]
bestMatchStream_read                                                          (read             ) [ 00000000]
write_ln689                                                                   (write            ) [ 00000000]
store_ln687                                                                   (store            ) [ 00000000]
br_ln687                                                                      (br               ) [ 00000000]
br_ln0                                                                        (br               ) [ 00000000]
ret_ln691                                                                     (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bestMatchStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="boosterStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_size_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="match_loc_reg">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_loc_reg"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nextMatchCh">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextMatchCh"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="skip_len_reg">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_len_reg"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="match_len_reg">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_len_reg"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="matchFlag_reg">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFlag_reg"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzBooster<255, 16384, 64>_Pipeline_lz_booster"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="outValue_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_loc28_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc28/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="new_match_len_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_match_len_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="new_matchFlag_1_0_0_07_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_matchFlag_1_0_0_07_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="new_match_loc_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_match_loc_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="local_mem_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_mem/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_size_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln685/6 write_ln689/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="bestMatchStream_read_read_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bestMatchStream_read/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="local_mem_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_mem_load/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="nextMatchCh_loc_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="nextMatchCh_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="nextMatchCh_loc_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_loc_0/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="nextMatchCh_flag_0_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="3"/>
<pin id="174" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="nextMatchCh_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="nextMatchCh_flag_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="3"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="4"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_flag_0/6 "/>
</bind>
</comp>

<comp id="185" class="1005" name="nextMatchCh_flag_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="nextMatchCh_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="nextMatchCh_flag_1_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_flag_1/6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="nextMatchCh_new_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="198" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="nextMatchCh_new_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="nextMatchCh_new_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="2"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_new_1/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="0" index="3" bw="1" slack="0"/>
<pin id="211" dir="0" index="4" bw="32" slack="0"/>
<pin id="212" dir="0" index="5" bw="16" slack="0"/>
<pin id="213" dir="0" index="6" bw="32" slack="0"/>
<pin id="214" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="8" bw="32" slack="0"/>
<pin id="216" dir="0" index="9" bw="32" slack="0"/>
<pin id="217" dir="0" index="10" bw="32" slack="3"/>
<pin id="218" dir="0" index="11" bw="8" slack="3"/>
<pin id="219" dir="0" index="12" bw="1" slack="3"/>
<pin id="220" dir="0" index="13" bw="32" slack="3"/>
<pin id="221" dir="0" index="14" bw="16" slack="3"/>
<pin id="222" dir="0" index="15" bw="32" slack="3"/>
<pin id="223" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln621/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln608_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln608/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="match_loc_reg_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_loc_reg_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln680_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln680/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="nextMatchCh_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nextMatchCh_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln621_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln621/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln621_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln621/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="fence_ln624_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="0" index="3" bw="1" slack="0"/>
<pin id="266" dir="0" index="4" bw="32" slack="0"/>
<pin id="267" dir="0" index="5" bw="32" slack="0"/>
<pin id="268" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln624/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sub_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="3"/>
<pin id="277" dir="0" index="1" bw="7" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln624_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln624/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="skip_len_reg_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skip_len_reg_load/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="match_len_reg_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_len_reg_load/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="matchFlag_reg_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matchFlag_reg_load/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="new_match_loc_loc_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="5"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_match_loc_loc_load/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_loc_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="5"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="new_matchFlag_1_0_0_07_loc_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="5"/>
<pin id="311" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_matchFlag_1_0_0_07_loc_load/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="new_match_len_loc_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="5"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_match_len_loc_load/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_loc28_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="5"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc28_load/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="outValue_loc_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="5"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_loc_load/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln651_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln651/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln653_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln653/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln673_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln673/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln654_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln654/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln621_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln621/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln687_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln687/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="1"/>
<pin id="359" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln687_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="7" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln687/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln687_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="1"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln687/7 "/>
</bind>
</comp>

<comp id="377" class="1005" name="outValue_loc_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="3"/>
<pin id="379" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outValue_loc "/>
</bind>
</comp>

<comp id="383" class="1005" name="p_loc28_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="3"/>
<pin id="385" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_loc28 "/>
</bind>
</comp>

<comp id="389" class="1005" name="new_match_len_loc_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="3"/>
<pin id="391" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="new_match_len_loc "/>
</bind>
</comp>

<comp id="395" class="1005" name="new_matchFlag_1_0_0_07_loc_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="3"/>
<pin id="397" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="new_matchFlag_1_0_0_07_loc "/>
</bind>
</comp>

<comp id="401" class="1005" name="p_loc_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="3"/>
<pin id="403" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="407" class="1005" name="new_match_loc_loc_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="3"/>
<pin id="409" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="new_match_loc_loc "/>
</bind>
</comp>

<comp id="413" class="1005" name="input_size_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="3"/>
<pin id="415" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_size_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln608_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="6"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln608 "/>
</bind>
</comp>

<comp id="422" class="1005" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load "/>
</bind>
</comp>

<comp id="432" class="1005" name="local_mem_addr_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="14" slack="1"/>
<pin id="434" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="local_mem_load_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_load "/>
</bind>
</comp>

<comp id="442" class="1005" name="sub_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="447" class="1005" name="icmp_ln624_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="2"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln624 "/>
</bind>
</comp>

<comp id="460" class="1005" name="i_4_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="155"><net_src comp="56" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="165" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="172" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="172" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="194"><net_src comp="177" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="205"><net_src comp="162" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="225"><net_src comp="165" pin="4"/><net_sink comp="206" pin=2"/></net>

<net id="226"><net_src comp="0" pin="0"/><net_sink comp="206" pin=8"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="206" pin=9"/></net>

<net id="232"><net_src comp="122" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="242" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="6" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="261" pin=5"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="280"><net_src comp="275" pin="2"/><net_sink comp="206" pin=6"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="206" pin=5"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="206" pin=3"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="326"><net_src comp="315" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="14" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="312" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="309" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="302" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="10" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="199" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="72" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="357" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="76" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="90" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="206" pin=15"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="386"><net_src comp="94" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="206" pin=14"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="392"><net_src comp="98" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="206" pin=13"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="398"><net_src comp="102" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="206" pin=12"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="404"><net_src comp="106" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="206" pin=11"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="410"><net_src comp="110" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="206" pin=10"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="416"><net_src comp="122" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="421"><net_src comp="228" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="234" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="435"><net_src comp="150" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="440"><net_src comp="156" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="445"><net_src comp="275" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="206" pin=6"/></net>

<net id="450"><net_src comp="281" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="463"><net_src comp="118" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="466"><net_src comp="460" pin="1"/><net_sink comp="372" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: boosterStream | {4 5 6 7 }
	Port: input_size_c | {1 }
	Port: guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh | {3 }
	Port: match_loc_reg | {6 }
	Port: nextMatchCh | {6 }
	Port: skip_len_reg | {6 }
	Port: match_len_reg | {6 }
	Port: matchFlag_reg | {6 }
 - Input state : 
	Port: lzBooster<255, 16384, 64> : bestMatchStream | {4 5 7 }
	Port: lzBooster<255, 16384, 64> : input_size | {1 }
	Port: lzBooster<255, 16384, 64> : guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh | {2 }
	Port: lzBooster<255, 16384, 64> : match_loc_reg | {2 }
	Port: lzBooster<255, 16384, 64> : nextMatchCh | {2 }
	Port: lzBooster<255, 16384, 64> : skip_len_reg | {4 }
	Port: lzBooster<255, 16384, 64> : match_len_reg | {4 }
	Port: lzBooster<255, 16384, 64> : matchFlag_reg | {4 }
  - Chain level:
	State 1
		br_ln608 : 1
	State 2
		trunc_ln680 : 1
		br_ln621 : 1
		zext_ln621 : 2
		local_mem_addr : 3
		local_mem_load : 4
	State 3
	State 4
		icmp_ln624 : 1
		call_ln621 : 1
	State 5
	State 6
		store_ln651 : 1
		store_ln653 : 1
		store_ln673 : 1
		store_ln654 : 1
		nextMatchCh_flag_1 : 1
		nextMatchCh_new_1 : 1
		write_ln685 : 1
		br_ln0 : 2
		store_ln621 : 2
		store_ln687 : 1
	State 7
		icmp_ln687 : 1
		i_6 : 1
		br_ln687 : 2
		store_ln687 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|
|   call   | grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206 |  2.0652 |   344   |   421   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                   icmp_ln608_fu_228                   |    0    |    0    |    39   |
|   icmp   |                   icmp_ln624_fu_281                   |    0    |    0    |    39   |
|          |                   icmp_ln687_fu_360                   |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|
|    add   |                       sub_fu_275                      |    0    |    0    |    39   |
|          |                       i_6_fu_366                      |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|
|   read   |                input_size_1_read_fu_122               |    0    |    0    |    0    |
|          |            bestMatchStream_read_read_fu_143           |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   write  |                 write_ln0_write_fu_128                |    0    |    0    |    0    |
|          |                    grp_write_fu_136                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   trunc  |                   trunc_ln680_fu_242                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   zext   |                   zext_ln621_fu_250                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   fence  |                   fence_ln624_fu_261                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   Total  |                                                       |  2.0652 |   344   |   566   |
|----------|-------------------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_mem|    8   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-------------------------------------------------------------------------------------+--------+
|                                                                                     |   FF   |
+-------------------------------------------------------------------------------------+--------+
|guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_reg_422|    1   |
|                                     i_4_reg_460                                     |    7   |
|                                  icmp_ln608_reg_418                                 |    1   |
|                                  icmp_ln624_reg_447                                 |    1   |
|                                 input_size_1_reg_413                                |   32   |
|                                local_mem_addr_reg_432                               |   14   |
|                                local_mem_load_reg_437                               |    8   |
|                          new_matchFlag_1_0_0_07_loc_reg_395                         |    1   |
|                              new_match_len_loc_reg_389                              |   32   |
|                              new_match_loc_loc_reg_407                              |   32   |
|                              nextMatchCh_flag_0_reg_172                             |    1   |
|                              nextMatchCh_flag_1_reg_185                             |    1   |
|                              nextMatchCh_loc_0_reg_162                              |    8   |
|                              nextMatchCh_new_1_reg_196                              |    8   |
|                                 outValue_loc_reg_377                                |   32   |
|                                   p_loc28_reg_383                                   |   16   |
|                                    p_loc_reg_401                                    |    8   |
|                                     sub_reg_442                                     |   32   |
+-------------------------------------------------------------------------------------+--------+
|                                        Total                                        |   235  |
+-------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    grp_write_fu_136                   |  p2  |   2  |  32  |   64   ||    0    ||    9    |
|                   grp_access_fu_156                   |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|               nextMatchCh_flag_0_reg_172              |  p0  |   2  |   1  |    2   |
| grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206 |  p6  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Total                         |      |      |      |   158  ||  6.352  ||    0    ||    27   |
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    2   |   344  |   566  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    0   |   27   |
|  Register |    -   |    -   |   235  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   579  |   593  |
+-----------+--------+--------+--------+--------+
