blk_mem_gen_ff.v,verilog,xil_defaultlib,../../../../TAREA_2_UART.gen/sources_1/ip/blk_mem_gen_ff/sim/blk_mem_gen_ff.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
