<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="sdx.custom.platform.repository.locations" value="C:\dev\fpga_proj\lab13\13_bram_axi4_lite_lab_vitis\design_1_wrapper\export\design_1_wrapper"/>
</section>
