<stg><name>udp_eth_assemble</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="161">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i161 %action), !map !142

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i48 %myMac_V), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %myIP_V), !map !170

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %action_valid_V), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %action_empty_V), !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %action_re_V), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i512 %payload_in_data_V), !map !186

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i64 %payload_in_keep_V), !map !190

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1 %payload_in_valid_V), !map !194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %payload_in_last_V), !map !198

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_ready_V), !map !202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i512* %packet_out_data_V), !map !206

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packet_out_keep_V), !map !210

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packet_out_valid_V), !map !214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packet_out_last_V), !map !218

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1 %packet_out_ready_V), !map !222

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @udp_eth_assemble_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:17  %packet_out_ready_V_r = call i1 @_ssdm_op_Read.ap_none.i1(i1 %packet_out_ready_V)

]]></Node>
<StgValue><ssdm name="packet_out_ready_V_r"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:18  %payload_in_last_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %payload_in_last_V)

]]></Node>
<StgValue><ssdm name="payload_in_last_V_re"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:19  %payload_in_valid_V_r = call i1 @_ssdm_op_Read.ap_none.i1(i1 %payload_in_valid_V)

]]></Node>
<StgValue><ssdm name="payload_in_valid_V_r"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:20  %payload_in_keep_V_re = call i64 @_ssdm_op_Read.ap_none.i64(i64 %payload_in_keep_V)

]]></Node>
<StgValue><ssdm name="payload_in_keep_V_re"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
codeRepl:21  %payload_in_data_V_re = call i512 @_ssdm_op_Read.ap_none.i512(i512 %payload_in_data_V)

]]></Node>
<StgValue><ssdm name="payload_in_data_V_re"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:22  %action_empty_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %action_empty_V)

]]></Node>
<StgValue><ssdm name="action_empty_V_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:23  %action_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %action_valid_V)

]]></Node>
<StgValue><ssdm name="action_valid_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="161" op_0_bw="161" op_1_bw="161">
<![CDATA[
codeRepl:24  %action_read = call i161 @_ssdm_op_Read.ap_none.i161(i161 %action)

]]></Node>
<StgValue><ssdm name="action_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:25  %myIP_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %myIP_V)

]]></Node>
<StgValue><ssdm name="myIP_V_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
codeRepl:26  %myMac_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %myMac_V)

]]></Node>
<StgValue><ssdm name="myMac_V_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i48 %myMac_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln16"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i32 %myIP_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln17"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="161" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i161 %action, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i1 %action_valid_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln19"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i1 %action_empty_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln20"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i1* %action_re_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln21"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i512 %payload_in_data_V, i64 %payload_in_keep_V, i1 %payload_in_valid_V, i1 %payload_in_last_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln22"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i1* %payload_ready_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln23"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i512* %packet_out_data_V, i64* %packet_out_keep_V, i1* %packet_out_valid_V, i1* %packet_out_last_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln24"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i1 %packet_out_ready_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln25"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="512">
<![CDATA[
codeRepl:38  %p_Val2_s = load i512* @packet_out_reg_data_s, align 64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
codeRepl:39  call void @_ssdm_op_Write.ap_none.i512P(i512* %packet_out_data_V, i512 %p_Val2_s)

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:40  %p_Val2_1 = load i64* @packet_out_reg_keep_s, align 64

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:41  call void @_ssdm_op_Write.ap_none.i64P(i64* %packet_out_keep_V, i64 %p_Val2_1)

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:42  %packet_out_reg_valid_1 = load i1* @packet_out_reg_valid, align 8

]]></Node>
<StgValue><ssdm name="packet_out_reg_valid_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:43  call void @_ssdm_op_Write.ap_none.i1P(i1* %packet_out_valid_V, i1 %packet_out_reg_valid_1)

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:44  %packet_out_reg_last_1 = load i1* @packet_out_reg_last_s, align 1

]]></Node>
<StgValue><ssdm name="packet_out_reg_last_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:45  call void @_ssdm_op_Write.ap_none.i1P(i1* %packet_out_last_V, i1 %packet_out_reg_last_1)

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:46  %rhs_V = xor i1 %action_empty_V_read, true

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
codeRepl:47  %tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %payload_in_keep_V_re, i32 41)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:48  %xor_ln1355 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln1355"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:49  %ret_V_15 = and i1 %payload_in_last_V_re, %xor_ln1355

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:50  %ret_V_12 = and i1 %ret_V_15, %payload_in_valid_V_r

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:51  %rhs_V_1 = load i1* @payloadin_pause_V, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:52  %ret_V_13 = or i1 %rhs_V_1, %ret_V_12

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:53  %and_ln1355_2 = and i1 %ret_V_13, %rhs_V

]]></Node>
<StgValue><ssdm name="and_ln1355_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:54  %ret_V = and i1 %and_ln1355_2, %packet_out_ready_V_r

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:55  call void @_ssdm_op_Write.ap_none.i1P(i1* %action_re_V, i1 %ret_V)

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:56  %rhs_V_3 = xor i1 %rhs_V_1, true

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:57  %and_ln1355_4 = and i1 %action_valid_V_read, %rhs_V_3

]]></Node>
<StgValue><ssdm name="and_ln1355_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:58  %ret_V_3 = and i1 %and_ln1355_4, %packet_out_ready_V_r

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:59  call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_ready_V, i1 %ret_V_3)

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:60  br i1 %packet_out_ready_V_r, label %0, label %._crit_edge1306

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_14 = and i1 %action_valid_V_read, %payload_in_valid_V_r

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1">
<![CDATA[
:1  %IN_PACKET_V_load = load i1* @IN_PACKET_V, align 1

]]></Node>
<StgValue><ssdm name="IN_PACKET_V_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %rhs_V_4 = xor i1 %IN_PACKET_V_load, true

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %ret_V_5 = and i1 %ret_V_14, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %ret_V_5, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %IN_PACKET_V_load, label %_ifconv, label %4

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
:0  store i512 0, i512* @packet_out_reg_data_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  store i64 0, i64* @packet_out_reg_keep_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 false, i1* @packet_out_reg_valid, align 8

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 false, i1* @packet_out_reg_last_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="512" op_0_bw="512">
<![CDATA[
_ifconv:0  %p_Val2_2 = load i512* @payload_in_reg_data_s, align 64

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="336" op_0_bw="512">
<![CDATA[
_ifconv:1  %trunc_ln647 = trunc i512 %p_Val2_2 to i336

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:2  %lhs_V_5 = load i1* @payload_in_reg_last_s, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3  %lhs_V = xor i1 %lhs_V_5, true

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:4  %ret_V_7 = and i1 %payload_in_valid_V_r, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
<literal name="ret_V_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="176" op_0_bw="176" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %p_Result_6 = call i176 @_ssdm_op_PartSelect.i176.i512.i32.i32(i512 %payload_in_data_V_re, i32 336, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
_ifconv:6  %select_ln1355 = select i1 %ret_V_7, i176 %p_Result_6, i176 0

]]></Node>
<StgValue><ssdm name="select_ln1355"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="512" op_1_bw="336" op_2_bw="176">
<![CDATA[
_ifconv:7  %p_Result_4 = call i512 @_ssdm_op_BitConcatenate.i512.i336.i176(i336 %trunc_ln647, i176 %select_ln1355)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv:8  store i512 %p_Result_4, i512* @packet_out_reg_data_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:9  %p_Val2_3 = load i64* @payload_in_reg_keep_s, align 64

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="42" op_0_bw="64">
<![CDATA[
_ifconv:10  %trunc_ln647_1 = trunc i64 %p_Val2_3 to i42

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
<literal name="ret_V_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11  %p_Result_9 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %payload_in_keep_V_re, i32 42, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ifconv:12  %select_ln1355_1 = select i1 %ret_V_7, i22 %p_Result_9, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1355_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="42" op_2_bw="22">
<![CDATA[
_ifconv:13  %p_Result_5 = call i64 @_ssdm_op_BitConcatenate.i64.i42.i22(i42 %trunc_ln647_1, i22 %select_ln1355_1)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  store i64 %p_Result_5, i64* @packet_out_reg_keep_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %ret_V_8 = or i1 %lhs_V_5, %ret_V_15

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:16  store i1 %ret_V_8, i1* @packet_out_reg_last_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:17  %payload_in_reg_valid_1 = load i1* @payload_in_reg_valid, align 8

]]></Node>
<StgValue><ssdm name="payload_in_reg_valid_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:18  store i1 %payload_in_reg_valid_1, i1* @packet_out_reg_valid, align 8

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %ret_V_9 = or i1 %lhs_V_5, %xor_ln1355

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:20  br i1 %ret_V_9, label %3, label %._crit_edge1309

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
<literal name="ret_V_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @IN_PACKET_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
<literal name="ret_V_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1309

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
<literal name="IN_PACKET_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1309:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="48" op_0_bw="48" op_1_bw="161" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %action_dst_mac_V_loa = call i48 @_ssdm_op_PartSelect.i48.i161.i32.i32(i161 %action_read, i32 32, i32 79)

]]></Node>
<StgValue><ssdm name="action_dst_mac_V_loa"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="48" op_0_bw="48">
<![CDATA[
:1  %myMac_reg_V_load = load i48* @myMac_reg_V, align 8

]]></Node>
<StgValue><ssdm name="myMac_reg_V_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="161" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %action_payload_lengt = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 145, i32 160)

]]></Node>
<StgValue><ssdm name="action_payload_lengt"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln215 = add i16 28, %action_payload_lengt

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="161" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %action_ip_cksum_V_lo = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 129, i32 144)

]]></Node>
<StgValue><ssdm name="action_ip_cksum_V_lo"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:5  %myIP_reg_V_load = load i32* @myIP_reg_V, align 4

]]></Node>
<StgValue><ssdm name="myIP_reg_V_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="161">
<![CDATA[
:6  %trunc_ln215 = trunc i161 %action_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="161" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %action_src_port_V_lo = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="action_src_port_V_lo"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="161" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %action_dst_port_V_lo = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="action_dst_port_V_lo"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %add_ln215_1 = add i16 8, %action_payload_lengt

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="161" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="161" op_2_bw="32">
<![CDATA[
:11  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i161.i32(i161 %action_read, i32 128)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="1">
<![CDATA[
:12  %zext_ln215 = zext i1 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %add_ln215_2 = add i16 %zext_ln215, %p_Result_s

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %xor_ln215 = xor i16 %add_ln215_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln215"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="176" op_0_bw="176" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %p_Result_1 = call i176 @_ssdm_op_PartSelect.i176.i512.i32.i32(i512 %payload_in_data_V_re, i32 336, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="512" op_0_bw="512" op_1_bw="48" op_2_bw="48" op_3_bw="32" op_4_bw="16" op_5_bw="48" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="176">
<![CDATA[
:16  %p_Result_s_8 = call i512 @_ssdm_op_BitConcatenate.i512.i48.i48.i32.i16.i48.i16.i32.i32.i16.i16.i16.i16.i176(i48 %action_dst_mac_V_loa, i48 %myMac_reg_V_load, i32 134235392, i16 %add_ln215, i48 1073758225, i16 %action_ip_cksum_V_lo, i32 %myIP_reg_V_load, i32 %trunc_ln215, i16 %action_src_port_V_lo, i16 %action_dst_port_V_lo, i16 %add_ln215_1, i16 %xor_ln215, i176 %p_Result_1)

]]></Node>
<StgValue><ssdm name="p_Result_s_8"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
:17  store i512 %p_Result_s_8, i512* @packet_out_reg_data_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="22" op_0_bw="22" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %p_Result_3 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %payload_in_keep_V_re, i32 42, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:19  %or_ln1356 = or i22 %p_Result_3, -16

]]></Node>
<StgValue><ssdm name="or_ln1356"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="42" op_2_bw="22">
<![CDATA[
:20  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i42.i22(i42 -1, i22 %or_ln1356)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  store i64 %p_Result_2, i64* @packet_out_reg_keep_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:22  store i1 %ret_V_15, i1* @packet_out_reg_last_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:23  store i1 true, i1* @packet_out_reg_valid, align 8

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:24  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %payload_in_keep_V_re, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:25  store i1 %tmp_2, i1* @IN_PACKET_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="ret_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %6

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %action_valid_V_read, label %7, label %._crit_edge1310

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="action_valid_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
:0  store i512 %payload_in_data_V_re, i512* @payload_in_reg_data_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="action_valid_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  store i64 %payload_in_keep_V_re, i64* @payload_in_reg_keep_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="action_valid_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 %payload_in_valid_V_r, i1* @payload_in_reg_valid, align 8

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="action_valid_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %payload_in_last_V_re, i1* @payload_in_reg_last_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="action_valid_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge1310

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1310:0  br i1 %rhs_V_1, label %8, label %9

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="rhs_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %and_ln1355 = and i1 %tmp, %payload_in_last_V_re

]]></Node>
<StgValue><ssdm name="and_ln1355"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="rhs_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_11 = and i1 %and_ln1355, %ret_V_14

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="rhs_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %ret_V_11, label %10, label %._crit_edge1311

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="rhs_V_1" val="0"/>
<literal name="ret_V_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @payloadin_pause_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="rhs_V_1" val="0"/>
<literal name="ret_V_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1311

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="rhs_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1311:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="rhs_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @payloadin_pause_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
<literal name="rhs_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="packet_out_ready_V_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge1306

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
._crit_edge1306:0  store i48 %myMac_V_read, i48* @myMac_reg_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1306:1  store i32 %myIP_V_read, i32* @myIP_reg_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0">
<![CDATA[
._crit_edge1306:2  ret void

]]></Node>
<StgValue><ssdm name="ret_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
