#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Apr 24 22:38:10 2016
# Process ID: 7522
# Log file: /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper.vdi
# Journal file: /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source metastable_ro_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 687 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc] for cell 'metastable_ro_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_processing_system7_0_0/metastable_ro_processing_system7_0_0.xdc] for cell 'metastable_ro_i/processing_system7_0/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_board.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0_board.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_0/metastable_ro_axi_gpio_0_0.xdc] for cell 'metastable_ro_i/fine_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_board.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0_board.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_rst_processing_system7_0_100M_0/metastable_ro_rst_processing_system7_0_100M_0.xdc] for cell 'metastable_ro_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_fine_delay_ctrl_0/metastable_ro_fine_delay_ctrl_0_board.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_fine_delay_ctrl_0/metastable_ro_fine_delay_ctrl_0_board.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_fine_delay_ctrl_0/metastable_ro_fine_delay_ctrl_0.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_fine_delay_ctrl_0/metastable_ro_fine_delay_ctrl_0.xdc] for cell 'metastable_ro_i/coarse_delay_ctrl/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_1/metastable_ro_axi_gpio_0_1_board.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_1/metastable_ro_axi_gpio_0_1_board.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_1/metastable_ro_axi_gpio_0_1.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_axi_gpio_0_1/metastable_ro_axi_gpio_0_1.xdc] for cell 'metastable_ro_i/axi_gpio_0/U0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'metastable_ro_i/ila_0'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'metastable_ro_i/ila_0'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_board.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0_board.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1646.668 ; gain = 452.500 ; free physical = 140 ; free virtual = 8498
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/sources_1/bd/metastable_ro/ip/metastable_ro_clk_wiz_0_0/metastable_ro_clk_wiz_0_0.xdc] for cell 'metastable_ro_i/clk_wiz_0/inst'
Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]
Finished Parsing XDC File [/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.srcs/constrs_1/new/meta.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 480 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 448 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1647.668 ; gain = 791.480 ; free physical = 156 ; free virtual = 8496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -511 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1655.680 ; gain = 6.996 ; free physical = 151 ; free virtual = 8492

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/srihari/Hardware_securiy/Ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "7dfff3d8".
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1668.680 ; gain = 0.000 ; free physical = 854 ; free virtual = 8616
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1278159de

Time (s): cpu = 00:00:32 ; elapsed = 00:01:26 . Memory (MB): peak = 1668.680 ; gain = 13.000 ; free physical = 851 ; free virtual = 8615
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: ef6d4a66

Time (s): cpu = 00:00:34 ; elapsed = 00:01:29 . Memory (MB): peak = 1671.680 ; gain = 16.000 ; free physical = 827 ; free virtual = 8609

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 127 inverter(s) to 127 load pin(s).
INFO: [Opt 31-10] Eliminated 833 cells.
Phase 3 Constant Propagation | Checksum: 205c50e37

Time (s): cpu = 00:00:36 ; elapsed = 00:01:31 . Memory (MB): peak = 1671.680 ; gain = 16.000 ; free physical = 824 ; free virtual = 8608

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1418 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 868 unconnected cells.
Phase 4 Sweep | Checksum: 1fa1a49d5

Time (s): cpu = 00:00:38 ; elapsed = 00:01:32 . Memory (MB): peak = 1671.680 ; gain = 16.000 ; free physical = 819 ; free virtual = 8605
Ending Logic Optimization Task | Checksum: 1fa1a49d5

Time (s): cpu = 00:00:38 ; elapsed = 00:01:32 . Memory (MB): peak = 1671.680 ; gain = 16.000 ; free physical = 820 ; free virtual = 8606
Implement Debug Cores | Checksum: 9f98ec2e
Logic Optimization | Checksum: 1fe94e0a7

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 134aa71fb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1672.680 ; gain = 0.000 ; free physical = 800 ; free virtual = 8594
Ending Power Optimization Task | Checksum: 134aa71fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1672.680 ; gain = 1.000 ; free physical = 800 ; free virtual = 8594
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:36 . Memory (MB): peak = 1672.680 ; gain = 25.012 ; free physical = 799 ; free virtual = 8594
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1688.688 ; gain = 0.000 ; free physical = 796 ; free virtual = 8594
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -511 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: dce0616c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1688.703 ; gain = 0.000 ; free physical = 772 ; free virtual = 8583

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1688.703 ; gain = 0.000 ; free physical = 771 ; free virtual = 8583
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1688.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 8585

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c9feb04f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1688.703 ; gain = 0.000 ; free physical = 769 ; free virtual = 8584
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c9feb04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 700 ; free virtual = 8565

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c9feb04f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 700 ; free virtual = 8565

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: f476298a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 700 ; free virtual = 8565
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15a26e14d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 700 ; free virtual = 8565

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 18564de92

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 662 ; free virtual = 8531
Phase 2.1.2.1 Place Init Design | Checksum: 1cb05309e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 648 ; free virtual = 8523
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1cb05309e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 648 ; free virtual = 8523

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1cb05309e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 648 ; free virtual = 8524
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1cb05309e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 648 ; free virtual = 8523
Phase 2.1 Placer Initialization Core | Checksum: 1cb05309e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 648 ; free virtual = 8523
Phase 2 Placer Initialization | Checksum: 1cb05309e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.699 ; gain = 57.996 ; free physical = 648 ; free virtual = 8523

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 125b32c93

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 590 ; free virtual = 8484

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 125b32c93

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 590 ; free virtual = 8484

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: f7bbf484

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 602 ; free virtual = 8494

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: f6a5daca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 601 ; free virtual = 8494

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: f6a5daca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 601 ; free virtual = 8494

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 154ff80db

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 600 ; free virtual = 8493

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 97ad13bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 600 ; free virtual = 8493

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1e87f1b56

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 605 ; free virtual = 8500
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1e87f1b56

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 604 ; free virtual = 8500

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1e87f1b56

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 604 ; free virtual = 8499

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1e87f1b56

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 603 ; free virtual = 8498
Phase 4.6 Small Shape Detail Placement | Checksum: 1e87f1b56

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 603 ; free virtual = 8498

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1e87f1b56

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 599 ; free virtual = 8496
Phase 4 Detail Placement | Checksum: 1e87f1b56

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 600 ; free virtual = 8496

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1f555c732

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 597 ; free virtual = 8494

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1f555c732

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 597 ; free virtual = 8494

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.563. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 160dda49f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 582 ; free virtual = 8482
Phase 5.2.2 Post Placement Optimization | Checksum: 160dda49f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 582 ; free virtual = 8482
Phase 5.2 Post Commit Optimization | Checksum: 160dda49f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 582 ; free virtual = 8482

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 160dda49f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 582 ; free virtual = 8482

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 160dda49f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 582 ; free virtual = 8482

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 160dda49f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 582 ; free virtual = 8482
Phase 5.5 Placer Reporting | Checksum: 160dda49f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 582 ; free virtual = 8482

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 13e320e80

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 582 ; free virtual = 8482
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 13e320e80

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 582 ; free virtual = 8482
Ending Placer Task | Checksum: eb3b07a3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.715 ; gain = 90.012 ; free physical = 583 ; free virtual = 8484
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1778.715 ; gain = 90.023 ; free physical = 582 ; free virtual = 8483
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1778.715 ; gain = 0.000 ; free physical = 586 ; free virtual = 8484
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1778.715 ; gain = 0.000 ; free physical = 587 ; free virtual = 8476
report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1778.715 ; gain = 0.000 ; free physical = 601 ; free virtual = 8491
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1778.715 ; gain = 0.000 ; free physical = 601 ; free virtual = 8491
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -511 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 53748731

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1862.387 ; gain = 83.672 ; free physical = 467 ; free virtual = 8385

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 53748731

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1866.387 ; gain = 87.672 ; free physical = 464 ; free virtual = 8383

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 53748731

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1881.387 ; gain = 102.672 ; free physical = 449 ; free virtual = 8368
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10c71c927

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 414 ; free virtual = 8331
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.76   | TNS=0      | WHS=-0.773 | THS=-254   |

Phase 2 Router Initialization | Checksum: 1ac262700

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 403 ; free virtual = 8321

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 83a1b96e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 400 ; free virtual = 8318

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 954
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 128ed7b21

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 397 ; free virtual = 8312
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.41   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18813d8c9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 397 ; free virtual = 8312
Phase 4 Rip-up And Reroute | Checksum: 18813d8c9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 397 ; free virtual = 8312

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1bbe62710

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 392 ; free virtual = 8308
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.52   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1bbe62710

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 392 ; free virtual = 8308

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1bbe62710

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 392 ; free virtual = 8308

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1845915c4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 387 ; free virtual = 8305
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.52   | TNS=0      | WHS=-1.4   | THS=-1.99  |

Phase 7 Post Hold Fix | Checksum: 2317865d5

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 386 ; free virtual = 8305

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.74174 %
  Global Horizontal Routing Utilization  = 1.9241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 23e969536

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 386 ; free virtual = 8304

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23e969536

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 385 ; free virtual = 8304

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 201fddbc7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 381 ; free virtual = 8305

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 201fddbc7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 380 ; free virtual = 8306
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.52   | TNS=0      | WHS=-1.4   | THS=-1.99  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 201fddbc7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 380 ; free virtual = 8306
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 382 ; free virtual = 8306
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1910.441 ; gain = 131.727 ; free physical = 382 ; free virtual = 8306
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.441 ; gain = 0.000 ; free physical = 361 ; free virtual = 8305
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/srihari/Hardware_securiy/Metastability_RO/metastable_ro/metastable_ro.runs/impl_1/metastable_ro_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets metastable_ro_i/processing_system7_0/inst/FCLK_RESET0_N]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 22:42:07 2016...
