<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>alinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ad9238_sample</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_RESET">adc_rst_n</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad9238_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ea5be215</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad9238_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16656b5a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_laser_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>laser_pulse_width_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>laser_pulse_delay_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ad.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9238_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9238_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9238_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c978d1b1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ad9238_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9238_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad9238_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ad9238_sample_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>alinx ad9238 sample ip</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ad9238_sample_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ad9238_sample_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>alinx</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.alinx.com</xilinx:vendorURL>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:ad9238_sample:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2025-05-06T03:48:47Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:ad9238_sample:1.0_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/ad9238/ad9238_sample/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="alinx.com:user:ad9238_sample:1.0_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/ad9238/ad9238_sample/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b3899d_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cab676c_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355d4c5c_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747b8963_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c070bb_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0f3d69_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7f3b25_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cde67e2_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f11bd15_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e68055_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4e3476_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d243e06_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328155ef_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6deb3_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d572474_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53537a99_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7481d62b_ARCHIVE_LOCATION">e:/XilinxPrj/AXU3EG/course_2020/course_s2/24_ad9238_dma_dp/vivado/repo/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39310409_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d97cab1_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71e9c7d4_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1666c89b_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1083d4_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ab73d45_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ef9ccf4_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4241eb64_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ccd586e_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2675dd70_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27f867ac_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@337945fa_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4af96cee_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36ed6f01_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fe67ef7_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62d8f29b_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@216d84b1_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79a241bc_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c465097_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d38718f_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e12be77_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e656c5a_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49fa814a_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4176b341_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@366636d1_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@627cc5c7_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75a9296c_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a840f82_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30b05d75_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5508533d_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@738d5ca5_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c123fda_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf3c182_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@524d834_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5560c69f_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24d8b4a2_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a5e8b13_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62ec7637_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7edd046a_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7326dbfa_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@536e945b_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@af99623_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2925289d_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac78dac_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1869b8dd_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f8d2040_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fcbd2e8_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67cd368f_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18441432_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1416eaf4_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@418163fd_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@543f395f_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@648b52df_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67938967_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@308cea2a_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@977d3f2_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@92b6f57_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@576cca35_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bc21f65_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dfb1cd5_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@496c8169_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2063cfc0_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@358289da_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d96e2b_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3acfc01f_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16fad803_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46d954a4_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28aef1f3_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7de637e7_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a1ebf3f_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@191d0f36_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4236de6a_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60ab8047_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6610a2a0_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7165e87c_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@750b568e_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e2ac4e4_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b9d61d9_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7032fd60_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c9b12d3_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6036e1b0_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f120a9a_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33cfa19_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@328cc7d_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68f2ecb5_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6224e76b_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@110d7501_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@585325e3_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6308339_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28527ee8_ARCHIVE_LOCATION">d:/AX7Z020B_2023.1/course_s2_vitis/26_ad9238_lwip/Vivado/auto_create_project/my_ip/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25880b09_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37bbe851_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2096fa10_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3121b765_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a56731c_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56071a77_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ced46e5_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63389db3_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76215958_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15e53af2_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6db24743_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7621b337_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45e1f1f1_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4855dde_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61641ad2_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@704b529c_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c986243_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6966d4ef_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45b91ea2_ARCHIVE_LOCATION">d:/DAS_200/ad9238_sample_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2024.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="cd38cb36"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="31ed5c65"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ee2eb860"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4e243c63"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
