----------------------------------------------------------------------------------

ALU_sys_HDL_BD		--> 	Final project Implemented as a ip_repo into the Block Design

Archived_Project 	-->	ALU_sys_HDL_BD Project Archived (Better to open this file)

Bitstream		-->	ALU_sys_HDL Bitstream

HLS			-->	HLS generated Design

ip_repo			-->	Our IP (HDL AXI4 generated with HLS and VHDL ALU substitution with scheduling and double cache)

py			-->	Python file for PYNQ hardware testing and an output of a test

----------------------------------------------------------------------------------
