// Seed: 544962855
module module_2 #(
    parameter id_10 = 32'd85,
    parameter id_11 = 32'd6
) (
    input wand id_0,
    input tri1 module_0,
    input wor  id_2
);
  reg id_4;
  always @(*) begin
    if (id_2) begin
      id_4 <= 1'b0;
    end
  end
  wire id_6;
  wire id_7, id_8;
  tri1 id_9;
  defparam id_10.id_11 = 1'b0 != id_9;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  wire  id_2,
    output uwire id_3,
    input  wor   id_4,
    input  wor   id_5
);
  wire id_7;
  module_0(
      id_0, id_5, id_5
  );
endmodule
