{"vcs1":{"timestamp_begin":1680373390.470389055, "rt":0.77, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1680373391.269280296, "rt":0.96, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680373392.249396291, "rt":0.23, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680373390.183514339}
{"VCS_COMP_START_TIME": 1680373390.183514339}
{"VCS_COMP_END_TIME": 1680373394.248742933}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338560}}
{"stitch_vcselab": {"peak_mem": 239012}}
