/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [6:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [25:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [32:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [23:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_6z ? celloutsig_1_16z[7] : celloutsig_1_16z[1];
  assign celloutsig_0_14z = celloutsig_0_12z[19] ? celloutsig_0_10z : celloutsig_0_0z[3];
  assign celloutsig_0_13z = ~(celloutsig_0_7z[5] & celloutsig_0_7z[19]);
  assign celloutsig_1_1z = !(celloutsig_1_0z[11] ? in_data[147] : in_data[191]);
  assign celloutsig_1_18z = ~(celloutsig_1_17z[4] | celloutsig_1_10z);
  assign celloutsig_0_6z = celloutsig_0_2z ^ in_data[58];
  assign celloutsig_0_18z = { celloutsig_0_3z[11:4], celloutsig_0_6z, celloutsig_0_14z } + { celloutsig_0_7z[22], _01_[8:5], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_12z[7:5], celloutsig_0_6z } + { celloutsig_0_7z[21:20], celloutsig_0_6z, celloutsig_0_6z };
  reg [3:0] _11_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 4'h0;
    else _11_ <= in_data[78:75];
  assign _01_[8:5] = _11_;
  reg [15:0] _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 16'h0000;
    else _12_ <= { celloutsig_0_31z[8:2], celloutsig_0_48z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_30z };
  assign out_data[15:0] = _12_;
  reg [6:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 7'h00;
    else _13_ <= { celloutsig_1_0z[7:3], celloutsig_1_1z, celloutsig_1_1z };
  assign { _02_[6:2], _00_, _02_[0] } = _13_;
  assign celloutsig_0_48z = celloutsig_0_31z[9:7] >= celloutsig_0_19z[3:1];
  assign celloutsig_1_9z = { in_data[170:164], celloutsig_1_5z } >= { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_7z[14:8], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >= { celloutsig_0_7z[32:25], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[122:117] > celloutsig_1_0z[10:5];
  assign celloutsig_0_22z = celloutsig_0_7z[9:7] > celloutsig_0_7z[2:0];
  assign celloutsig_0_24z = { celloutsig_0_21z[0], celloutsig_0_1z, celloutsig_0_13z } > { celloutsig_0_21z[2:1], celloutsig_0_22z };
  assign celloutsig_0_20z = celloutsig_0_18z[3:1] && { celloutsig_0_3z[2:1], celloutsig_0_17z };
  assign celloutsig_0_11z = ! { celloutsig_0_7z[32:11], celloutsig_0_8z };
  assign celloutsig_0_27z = ! { celloutsig_0_16z[7:0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_55z = celloutsig_0_12z[6] & ~(celloutsig_0_21z[1]);
  assign celloutsig_0_9z = celloutsig_0_7z[30] & ~(celloutsig_0_7z[16]);
  assign celloutsig_0_1z = in_data[20] & ~(in_data[37]);
  assign celloutsig_1_0z = in_data[158:135] % { 1'h1, in_data[177:155] };
  assign celloutsig_1_16z = celloutsig_1_0z[8:0] % { 1'h1, in_data[159:152] };
  assign celloutsig_0_19z = { celloutsig_0_3z[6:5], celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, celloutsig_0_12z[24:23], celloutsig_0_14z };
  assign celloutsig_0_7z = { in_data[83:65], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, _01_[8:5], celloutsig_0_6z, celloutsig_0_2z, _01_[8:5] } * { in_data[48:33], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[68:57], celloutsig_0_1z } * { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = - { in_data[189:187], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_16z = - { celloutsig_0_12z[19:6], celloutsig_0_11z };
  assign celloutsig_0_10z = | celloutsig_0_0z[4:2];
  assign celloutsig_0_30z = | { celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_5z = ~^ { _01_[6], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_2z = ~^ in_data[59:52];
  assign celloutsig_0_17z = ^ { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[92:88] >> in_data[29:25];
  assign celloutsig_1_4z = { celloutsig_1_1z, _02_[6:2], _00_, _02_[0] } >> { celloutsig_1_0z[23:17], celloutsig_1_1z };
  assign celloutsig_1_5z = { _02_[4:2], _00_, _02_[0], celloutsig_1_1z } >> { _02_[6:2], _00_ };
  assign celloutsig_0_12z = { celloutsig_0_7z[20:4], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z } >> { in_data[69:52], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_31z = { celloutsig_0_0z, _01_[8:5], celloutsig_0_27z } >> { celloutsig_0_18z[8:2], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_17z = celloutsig_1_4z >>> { celloutsig_1_9z, _02_[6:2], _00_, _02_[0] };
  assign celloutsig_0_21z = in_data[46:42] >>> { _01_[7], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_1_10z = ~((celloutsig_1_0z[8] & celloutsig_1_1z) | (in_data[163] & celloutsig_1_2z[1]));
  assign { _01_[9], _01_[4:0] } = { celloutsig_0_7z[22], celloutsig_0_0z };
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z };
endmodule
