{
  "fields":[
    {
      "description":"Reset open-drain fault output if there are no active faults in the system. Note that this bit is write-only. Any reads of this register return 0 in the FPINRST bit location. 0 = Do not care, 1 = Reset open-drain fault output.",
      "name":"FPINRST",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":7,
          "register_address":0
        }
      ]
    },
    {
      "description":"PWM phase shift setting for internal PWM generator.",
      "digital_physical_map":{
        "0":"180 deg phase shift between internally generated PWM signals",
        "1":"0 deg phase shift between internally generated PWM signals"
      },
      "name":"PWMPH",
      "register_location":[
        {
          "reg_end_bit":6,
          "reg_start_bit":6,
          "register_address":0
        }
      ]
    },
    {
      "description":"Software limp-home mode. The limp-home mode can be activated by writing to the register. The bit is also set high in case of communication failure. The bit has to be written to zero to return to normal operation.",
      "digital_physical_map":{
        "0":"Normal Operation",
        "1":"Operation in limp-home state"
      },
      "name":"LHSW",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":5,
          "register_address":0
        }
      ]
    },
    {
      "description":"Communication watch dog timer enable.",
      "digital_physical_map":{
        "0":"Disable communication watch dog timer",
        "1":"Enable communication watch dog timer"
      },
      "name":"CMWEN",
      "register_location":[
        {
          "reg_end_bit":4,
          "reg_start_bit":4,
          "register_address":0
        }
      ]
    },
    {
      "description":"This bit is used to enable internal PWM generator function for channel 2. UDIM2 input must be above V_UDIM2(UVLO).",
      "digital_physical_map":{
        "0":"LED current duty cycle of channel 2 controlled by the external signal connected to UDIM2 input",
        "1":"LED current duty cycle of channel 2 controlled by the internal PWM generator (registers PWMDIV and CH2PWM)"
      },
      "name":"CH2INTPWM",
      "register_location":[
        {
          "reg_end_bit":3,
          "reg_start_bit":3,
          "register_address":0
        }
      ]
    },
    {
      "description":"CH2 enable. This bit controls the operation of channel 2.",
      "digital_physical_map":{
        "0":"Disable LED channel 2",
        "1":"Enable LED channel 2"
      },
      "name":"CH2EN",
      "register_location":[
        {
          "reg_end_bit":2,
          "reg_start_bit":2,
          "register_address":0
        }
      ]
    },
    {
      "description":"This bit is used to enable internal PWM generator function for channel 1. UDIM1 input must be above V_UDIM1(UVLO).",
      "digital_physical_map":{
        "0":"LED current duty cycle of channel 1 controlled by external signal connected to UDIM1 input",
        "1":"LED current duty cycle of channel 1 controlled by internal PWM generator (registers PWMDIV and CH1PWM)"
      },
      "name":"CH1INTPWM",
      "register_location":[
        {
          "reg_end_bit":1,
          "reg_start_bit":1,
          "register_address":0
        }
      ]
    },
    {
      "description":"CH1 enable. This bit controls the operation of channel 1.",
      "digital_physical_map":{
        "0":"Disable LED channel 1",
        "1":"Enable LED channel 1"
      },
      "name":"CH1EN",
      "register_location":[
        {
          "reg_end_bit":0,
          "reg_start_bit":0,
          "register_address":0
        }
      ]
    },
    {
      "description":"IFT sets the counter limit for the fault timer.",
      "digital_physical_map":{
        "0":"3.6 ms fault timer",
        "1":"7.2 ms fault timer",
        "2":"14.4 ms fault timer",
        "3":"28.8 ms fault timer"
      },
      "name":"IFT",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":6,
          "register_address":1
        }
      ]
    },
    {
      "description":"Reserved bit.",
      "name":"SYSCFG2_RESERVED_5",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":5,
          "register_address":1
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 2 thermal shutdown fault response.",
      "digital_physical_map":{
        "0":"Channel 2 auto-restarts based on internal temperature hysteresis.",
        "1":"Channel 2 is latched off; CH2EN bit is reset and channel 2 is disabled until the CH2EN bit is programmed high by SPI command."
      },
      "name":"CH2TSFL",
      "register_location":[
        {
          "reg_end_bit":4,
          "reg_start_bit":4,
          "register_address":1
        }
      ]
    },
    {
      "description":"Channel 2 high-side FET current limit fault response.",
      "digital_physical_map":{
        "0":"Channel 2 auto-restarts after the ILIM fault timer has expired.",
        "1":"Channel 2 is latched off; CH2EN bit is reset and channel 2 is disabled until the CH2EN bit is programmed high by SPI command."
      },
      "name":"CH2HSILIMFL",
      "register_location":[
        {
          "reg_end_bit":3,
          "reg_start_bit":3,
          "register_address":1
        }
      ]
    },
    {
      "description":"Channel 2 low-side FET current limit fault response.",
      "digital_physical_map":{
        "0":"Channel 2 auto-restarts after the ILIM fault timer has expired.",
        "1":"Channel 2 is latched off; CH2EN bit is reset and channel 2 is disabled until the CH2EN bit is programmed high by SPI command."
      },
      "name":"CH2LSILIMFL",
      "register_location":[
        {
          "reg_end_bit":2,
          "reg_start_bit":2,
          "register_address":1
        }
      ]
    },
    {
      "description":"Channel 1 thermal shutdown fault response.",
      "digital_physical_map":{
        "0":"Channel 1 auto-restarts based on internal temperature hysteresis.",
        "1":"Channel 1 is latched off; CH1EN bit is reset and channel 1 is disabled until the CH1EN bit is programmed high by SPI command."
      },
      "name":"CH1TSFL",
      "register_location":[
        {
          "reg_end_bit":1,
          "reg_start_bit":1,
          "register_address":1
        }
      ]
    },
    {
      "description":"Channel 1 high side FET current limit fault response.",
      "digital_physical_map":{
        "0":"Channel 1 auto-restarts after the ILIM fault timer has expired.",
        "1":"Channel 1 is latched off; CH1EN bit is reset and channel 1 is disabled until the CH1EN bit is programmed high by SPI command."
      },
      "name":"CH1HSILIMFL",
      "register_location":[
        {
          "reg_end_bit":0,
          "reg_start_bit":0,
          "register_address":1
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"CMWTAP_RESERVED_7_4",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":4,
          "register_address":2
        }
      ],
      "reserved":true
    },
    {
      "description":"Mapping of CMWTAP bits to the tap points for the communication watchdog timer.",
      "digital_physical_map":{
        "0":"Tap point set to bit 16 corresponding to 6.1 ms (typical) watch dog period.",
        "1":"Tap point set to bit 17 corresponding to 12.1 ms (typical) watch dog period.",
        "10":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
        "11":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
        "12":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
        "13":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
        "14":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
        "15":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
        "2":"Tap point set to bit 18 corresponding to 24.3 ms (typical) watch dog period.",
        "3":"Tap point set to bit 19 corresponding to 48.5 ms (typical) watch dog period.",
        "4":"Tap point set to bit 20 corresponding to 97.1 ms (typical) watch dog period.",
        "5":"Tap point set to bit 21 corresponding to 194.2 ms (typical) watch dog period.",
        "6":"Tap point set to bit 22 corresponding to 388.3 ms (typical) watch dog period.",
        "7":"Tap point set to bit 23 corresponding to 776.7 ms (typical) watch dog period.",
        "8":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period.",
        "9":"Tap point set to bit 24 corresponding to 1.52 s (typical) watchdog period."
      },
      "name":"CMWTAP",
      "register_location":[
        {
          "reg_end_bit":3,
          "reg_start_bit":0,
          "register_address":2
        }
      ]
    },
    {
      "description":"Indicates low-side switch current limit fault on channel 2. Low-side switch current is greater than 1.5 A (typical). Read-to-clear.",
      "name":"CH2LSILIM",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":7,
          "register_address":3
        }
      ]
    },
    {
      "description":"Indicates high-side switch current limit fault on channel 2. High-side switch current is greater than 2.7 A (typical). Read-to-clear.",
      "name":"CH2HSILIM",
      "register_location":[
        {
          "reg_end_bit":6,
          "reg_start_bit":6,
          "register_address":3
        }
      ]
    },
    {
      "description":"Indicates output short circuit fault on channel 2. CSP pin voltage is below 2.45 V. Read-to-clear.",
      "name":"CH2SHORT",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":5,
          "register_address":3
        }
      ]
    },
    {
      "description":"Indicates overvoltage condition on COMP2 pin. COMP2 pin voltage is greater than 3.2 V. Read-to-clear.",
      "name":"CH2COMPOV",
      "register_location":[
        {
          "reg_end_bit":4,
          "reg_start_bit":4,
          "register_address":3
        }
      ]
    },
    {
      "description":"Indicates low-side switch current limit fault on channel 1. Low-side switch current is greater than 1.5 A (typical). Read-to-clear.",
      "name":"CH1LSILIM",
      "register_location":[
        {
          "reg_end_bit":3,
          "reg_start_bit":3,
          "register_address":3
        }
      ]
    },
    {
      "description":"Indicates high-side switch current limit fault on channel 1. High-side switch current is greater than 2.7 A (typical). Read-to-clear.",
      "name":"CH1HSILIM",
      "register_location":[
        {
          "reg_end_bit":2,
          "reg_start_bit":2,
          "register_address":3
        }
      ]
    },
    {
      "description":"Indicates output short circuit fault on channel 1. CSP pin voltage is below 2.45 V. Read-to-clear.",
      "name":"CH1SHORT",
      "register_location":[
        {
          "reg_end_bit":1,
          "reg_start_bit":1,
          "register_address":3
        }
      ]
    },
    {
      "description":"Indicates overvoltage condition on COMP1 pin. COMP1 pin voltage is greater than 3.2 V. Read-to-clear.",
      "name":"CH1COMPOV",
      "register_location":[
        {
          "reg_end_bit":0,
          "reg_start_bit":0,
          "register_address":3
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"STATUS2_RESERVED_7_6",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":6,
          "register_address":4
        }
      ],
      "reserved":true
    },
    {
      "description":"Indicates overtemperature thermal protection for channel 2. The channel automatically restarts when the bit is cleared to 0. Read-to-clear.",
      "name":"CH2TP",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":5,
          "register_address":4
        }
      ]
    },
    {
      "description":"Indicates bootstrap undervoltage fault condition on channel 2. BST2 pin voltage is less than 2.95 V. Read-to-clear.",
      "name":"CH2BSTUV",
      "register_location":[
        {
          "reg_end_bit":4,
          "reg_start_bit":4,
          "register_address":4
        }
      ]
    },
    {
      "description":"Indicates channel 2 operation at maximum duty cycle. Read-to-clear.",
      "name":"CH2TOFFMIN",
      "register_location":[
        {
          "reg_end_bit":3,
          "reg_start_bit":3,
          "register_address":4
        }
      ]
    },
    {
      "description":"Indicates overtemperature thermal protection for channel 1. The channel automatically restarts when the bit is cleared to 0. Read-to-clear.",
      "name":"CH1TP",
      "register_location":[
        {
          "reg_end_bit":2,
          "reg_start_bit":2,
          "register_address":4
        }
      ]
    },
    {
      "description":"Indicates bootstrap undervoltage fault condition on channel 1. BST1 pin voltage is less than 2.95 V. Read-to-clear.",
      "name":"CH1BSTUV",
      "register_location":[
        {
          "reg_end_bit":1,
          "reg_start_bit":1,
          "register_address":4
        }
      ]
    },
    {
      "description":"Indicates channel 1 operation at maximum duty cycle. Read-to-clear.",
      "name":"CH1TOFFMIN",
      "register_location":[
        {
          "reg_end_bit":0,
          "reg_start_bit":0,
          "register_address":4
        }
      ]
    },
    {
      "description":"Indicates standalone mode. This bit can be cleared by issuing the RESET or DETECT command (see RESET register). Read-only.",
      "name":"STANDALONE",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":7,
          "register_address":5
        }
      ]
    },
    {
      "description":"Indicates V5A undervoltage fault condition. Read-to-clear.",
      "name":"V5AUV",
      "register_location":[
        {
          "reg_end_bit":6,
          "reg_start_bit":6,
          "register_address":5
        }
      ]
    },
    {
      "description":"Indicates the number of times the communication watchdog timer has expired. Read-to-clear.",
      "digital_physical_map":{
        "0":"Default (normal operation)",
        "1":"Watchdog has expired 1 time.",
        "2":"Watchdog has expired 2 times.",
        "3":"Watchdog has expired 3 times. Device transitions into limp-home mode."
      },
      "name":"CMWTO",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":4,
          "register_address":5
        }
      ]
    },
    {
      "description":"Indicates overtemperature thermal warning. Read-to-clear.",
      "name":"TW",
      "register_location":[
        {
          "reg_end_bit":3,
          "reg_start_bit":3,
          "register_address":5
        }
      ]
    },
    {
      "description":"Power cycle bit is set at power up (reset value is 1) and is considered a fault. The PC bit must be cleared before the channels can be enabled. Read-to-clear.",
      "name":"PC",
      "register_location":[
        {
          "reg_end_bit":2,
          "reg_start_bit":2,
          "register_address":5
        }
      ]
    },
    {
      "description":"Logic OR of the fault bits for channel 2 excluding over temperature thermal warning. Read-to-clear.",
      "name":"CH2STATUS",
      "register_location":[
        {
          "reg_end_bit":1,
          "reg_start_bit":1,
          "register_address":5
        }
      ]
    },
    {
      "description":"Logic OR of the fault bits for channel 1 excluding over temperature thermal warning. Read-to-clear.",
      "name":"CH1STATUS",
      "register_location":[
        {
          "reg_end_bit":0,
          "reg_start_bit":0,
          "register_address":5
        }
      ]
    },
    {
      "description":"TWLMT[9:2] sets the Thermal Warning (TW) bit when the most significant 8 bits of the ADC reading of the TEMP value exceed the programmed value. The default value is 138 decimal, or 0x8Ah (corresponding to a temperature of 125 C). This register holds bits [9:2] of the 10-bit threshold.",
      "name":"TWLMT",
      "register_location":[
        {
          "field_end_bit":9,
          "field_start_bit":2,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":6
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"SLEEP_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":7
        }
      ],
      "reserved":true
    },
    {
      "description":"Device sleep mode. The low-power sleep mode can be activated by writing to the register.",
      "digital_physical_map":{
        "0":"Exit sleep mode and return to normal operation (SLEEP OFF).",
        "1":"Enter sleep mode (SLEEP ON).",
        "2":"No effect",
        "3":"No effect"
      },
      "name":"SLEEP",
      "register_location":[
        {
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":7
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"CH1IADJL_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":8
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 1 analog current control. 10-bit value set via CH1IADJL and CH1IADJH registers. Sets LED current based on Equation 5: I_LED = (V_DAC(FS) * value) / (14336 * R_CS) A, where V_DAC(FS) is typically 2.45V and R_CS is the external sense resistor.",
      "digital_physical_map":{
        "0":"I_LED = (V_DAC(FS) * value) / (14336 * R_CS) A"
      },
      "name":"CH1IADJ",
      "register_location":[
        {
          "field_end_bit":1,
          "field_start_bit":0,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":8
        },
        {
          "field_end_bit":9,
          "field_start_bit":2,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":9
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"CH2IADJL_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":10
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 2 analog current control. 10-bit value set via CH2IADJL and CH2IADJH registers. Sets LED current based on Equation 5: I_LED = (V_DAC(FS) * value) / (14336 * R_CS) A, where V_DAC(FS) is typically 2.45V and R_CS is the external sense resistor.",
      "digital_physical_map":{
        "0":"I_LED = (V_DAC(FS) * value) / (14336 * R_CS) A"
      },
      "name":"CH2IADJ",
      "register_location":[
        {
          "field_end_bit":1,
          "field_start_bit":0,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":10
        },
        {
          "field_end_bit":9,
          "field_start_bit":2,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":11
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"PWMDIV_RESERVED_7_3",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":3,
          "register_address":12
        }
      ],
      "reserved":true
    },
    {
      "description":"This 3-bit value selects the clock divider for the internal PWM generator. The PWM clock is derived based on typical oscillator frequency of 10.8 MHz. PWM Frequency = (10.8 MHz / Divisor) / 1024.",
      "digital_physical_map":{
        "0":"Divide oscillator clock by 7 (f_PWM = 1507 Hz)",
        "1":"Divide oscillator clock by 8 (f_PWM = 1318 Hz)",
        "2":"Divide oscillator clock by 10 (f_PWM = 1055 Hz)",
        "3":"Divide oscillator clock by 12 (f_PWM = 879 Hz)",
        "4":"Divide oscillator clock by 16 (f_PWM = 659 Hz)",
        "5":"Divide oscillator clock by 24 (f_PWM = 439 Hz)",
        "6":"Divide oscillator clock by 49 (f_PWM = 215 Hz)",
        "7":"Divide oscillator clock by 98 (f_PWM = 108 Hz)"
      },
      "name":"PWMDIV",
      "register_location":[
        {
          "reg_end_bit":2,
          "reg_start_bit":0,
          "register_address":12
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"CH1PWMH_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":14
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 1 PWM width control. 10-bit value set via CH1PWML and CH1PWMH registers. Sets internal PWM duty cycle. Duty Cycle = value / 1024.",
      "digital_physical_map":{
        "0":"Duty Cycle = value / 1024"
      },
      "name":"CH1PWM",
      "register_location":[
        {
          "field_end_bit":7,
          "field_start_bit":0,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":13
        },
        {
          "field_end_bit":9,
          "field_start_bit":8,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":14
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"CH2PWMH_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":16
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 2 PWM width control. 10-bit value set via CH2PWML and CH2PWMH registers. Sets internal PWM duty cycle. Duty Cycle = value / 1024.",
      "digital_physical_map":{
        "0":"Duty Cycle = value / 1024"
      },
      "name":"CH2PWM",
      "register_location":[
        {
          "field_end_bit":7,
          "field_start_bit":0,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":15
        },
        {
          "field_end_bit":9,
          "field_start_bit":8,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":16
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"CH1TON_RESERVED_7_6",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":6,
          "register_address":17
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 1 on-time control. The pseudo-fixed switching frequency for channel 1 is set by writing to this register. Default value (7) is set to ensure 437-kHz switching frequency. Equation 3: f_SW = (value + 1) / ((4e-8 * (value + 1)) + 18e-6) Hz.",
      "digital_physical_map":{
        "0":"f_SW = (value + 1) / ((4e-8 * (value + 1)) + 18e-6) Hz"
      },
      "name":"CH1TON",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":0,
          "register_address":17
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"CH2TON_RESERVED_7_6",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":6,
          "register_address":18
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 2 on-time control. The pseudo-fixed switching frequency for channel 2 is set by writing to this register. Default value (7) is set to ensure 437 kHz switching frequency. Equation 3: f_SW = (value + 1) / ((4e-8 * (value + 1)) + 18e-6) Hz.",
      "digital_physical_map":{
        "0":"f_SW = (value + 1) / ((4e-8 * (value + 1)) + 18e-6) Hz"
      },
      "name":"CH2TON",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":0,
          "register_address":18
        }
      ]
    },
    {
      "description":"ADC measurement of the drain voltage node for channel 1. The VIN1 pin voltage is internally attenuated by 0.037. V_IN1 = value * (65.0 / 255.0) V.",
      "digital_physical_map":{
        "0":"V_IN1 = value * (65.0 / 255.0) V"
      },
      "name":"CH1VIN_ADC",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":19
        }
      ]
    },
    {
      "description":"ADC measurement of the CSN1 node for channel 1. The CSN1 pin voltage is internally attenuated by 0.037. V_CSN1 = value * (65.0 / 255.0) V.",
      "digital_physical_map":{
        "0":"V_CSN1 = value * (65.0 / 255.0) V"
      },
      "name":"CH1VLED_ADC",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":20
        }
      ]
    },
    {
      "description":"ADC measurement of the CSN1 node for channel 1 before falling edge of PWM signal. V_CSN1_ON = value * (65.0 / 255.0) V.",
      "digital_physical_map":{
        "0":"V_CSN1_ON = value * (65.0 / 255.0) V"
      },
      "name":"CH1VLEDON_ADC",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":21
        }
      ]
    },
    {
      "description":"ADC measurement of the CSN1 node for channel 1 before rising edge of PWM signal. V_CSN1_OFF = value * (65.0 / 255.0) V.",
      "digital_physical_map":{
        "0":"V_CSN1_OFF = value * (65.0 / 255.0) V"
      },
      "name":"CH1VLEDOFF_ADC",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":22
        }
      ]
    },
    {
      "description":"ADC measurement of the drain voltage node for channel 2. The VIN2 pin voltage is internally attenuated by 0.037. V_IN2 = value * (65.0 / 255.0) V.",
      "digital_physical_map":{
        "0":"V_IN2 = value * (65.0 / 255.0) V"
      },
      "name":"CH2VIN_ADC",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":23
        }
      ]
    },
    {
      "description":"ADC measurement of the CSN2 node for channel 2. The CSN2 pin voltage is internally attenuated by 0.037. V_CSN2 = value * (65.0 / 255.0) V.",
      "digital_physical_map":{
        "0":"V_CSN2 = value * (65.0 / 255.0) V"
      },
      "name":"CH2VLED_ADC",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":24
        }
      ]
    },
    {
      "description":"ADC measurement of the CSN2 node for channel 2 before falling edge of PWM signal. V_CSN2_ON = value * (65.0 / 255.0) V.",
      "digital_physical_map":{
        "0":"V_CSN2_ON = value * (65.0 / 255.0) V"
      },
      "name":"CH2VLEDON_ADC",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":25
        }
      ]
    },
    {
      "description":"ADC measurement of the CSN2 node for channel 2 before rising edge of PWM signal. V_CSN2_OFF = value * (65.0 / 255.0) V.",
      "digital_physical_map":{
        "0":"V_CSN2_OFF = value * (65.0 / 255.0) V"
      },
      "name":"CH2VLEDOFF_ADC",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":26
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"TEMPL_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":27
        }
      ],
      "reserved":true
    },
    {
      "description":"ADC measurement of the junction temperature. 10-bit value read from TEMPL and TEMPH registers (TEMPL must be read first). Equation 13: TJ = (0.7168 * value) - 271.51 C.",
      "digital_physical_map":{
        "0":"TJ = (0.7168 * value) - 271.51 C"
      },
      "name":"TEMP",
      "register_location":[
        {
          "field_end_bit":1,
          "field_start_bit":0,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":27
        },
        {
          "field_end_bit":9,
          "field_start_bit":2,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":28
        }
      ]
    },
    {
      "description":"ADC measurement of the 5-V bias supply (V5D pin). The V5D pin voltage is internally attenuated by 0.45. V5D = value * (5.33 / 255.0) V.",
      "digital_physical_map":{
        "0":"V5D = value * (5.33 / 255.0) V"
      },
      "name":"V5D_ADC",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":29
        }
      ]
    },
    {
      "description":"PWM phase shift setting for internal PWM generator in limp-home mode.",
      "digital_physical_map":{
        "0":"180 deg phase shift between internally-generated PWM signals",
        "1":"0 deg phase shift between internally generated PWM signals"
      },
      "name":"LHPWMPH",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":7,
          "register_address":30
        }
      ]
    },
    {
      "description":"This bit is used to select between internal or external current reference set point in limp-home mode. The external reference is set by voltage on LHI pin.",
      "digital_physical_map":{
        "0":"Use internal LHxIADJ register as the CHxIADJ setting in limp-home mode.",
        "1":"Use external LHI reference (ADC value) as the CHxIADJ setting in limp-home mode."
      },
      "name":"LHEXTIADJ",
      "register_location":[
        {
          "reg_end_bit":6,
          "reg_start_bit":6,
          "register_address":30
        }
      ]
    },
    {
      "description":"Set channel 2 PWM duty cycle to 100% in limp-home mode.",
      "digital_physical_map":{
        "0":"LED current duty cycle based on internal or external command",
        "1":"LED current duty cycle set to 100%"
      },
      "name":"LH2100D",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":5,
          "register_address":30
        }
      ]
    },
    {
      "description":"This bit is used to enable internal PWM generator function for channel 2 in limp- home mode. UDIM2 input must be above V_UDIM2(UVLO) threshold.",
      "digital_physical_map":{
        "0":"LED current duty cycle of channel 2 controlled by an external signal connected to UDIM2 input",
        "1":"LED current duty cycle of channel 2 controlled by an internal PWM generator (registers PWMDIV and LH2PWM)."
      },
      "name":"LH2INTPWM",
      "register_location":[
        {
          "reg_end_bit":4,
          "reg_start_bit":4,
          "register_address":30
        }
      ]
    },
    {
      "description":"CH2 enable. This bit controls the operation of channel 2 in limp-home mode.",
      "digital_physical_map":{
        "0":"Disable LED channel 2.",
        "1":"Enable LED channel 2."
      },
      "name":"LH2EN",
      "register_location":[
        {
          "reg_end_bit":3,
          "reg_start_bit":3,
          "register_address":30
        }
      ]
    },
    {
      "description":"Set channel 1 PWM duty cycle to 100% in limp-home mode.",
      "digital_physical_map":{
        "0":"LED current duty cycle based on internal or external command",
        "1":"LED current duty cycle set to 100%"
      },
      "name":"LH1100D",
      "register_location":[
        {
          "reg_end_bit":2,
          "reg_start_bit":2,
          "register_address":30
        }
      ]
    },
    {
      "description":"This bit is used to enable internal PWM generator function for channel 1 in limp- home mode. UDIM1 input must be above V_UDIM1(UVLO) threshold.",
      "digital_physical_map":{
        "0":"LED current duty cycle of channel 1 controlled by external signal connected to UDIM1 input",
        "1":"LED current duty cycle of channel 1 controlled by internal PWM generator (registers PWMDIV and LH1PWM)."
      },
      "name":"LH1INTPWM",
      "register_location":[
        {
          "reg_end_bit":1,
          "reg_start_bit":1,
          "register_address":30
        }
      ]
    },
    {
      "description":"CH1 enable. This bit controls the operation of channel 1 in limp-home mode.",
      "digital_physical_map":{
        "0":"Disable LED channel 1.",
        "1":"Enable LED channel 1."
      },
      "name":"LH1EN",
      "register_location":[
        {
          "reg_end_bit":0,
          "reg_start_bit":0,
          "register_address":30
        }
      ]
    },
    {
      "description":"LHIFT sets the counter limit for the ILIM fault timer in limp-home mode.",
      "digital_physical_map":{
        "0":"3.6 ms fault timer",
        "1":"7.2 ms fault timer",
        "2":"14.4 ms fault timer",
        "3":"28.8 ms fault timer"
      },
      "name":"LHIFT",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":6,
          "register_address":31
        }
      ]
    },
    {
      "description":"Channel 2 thermal shutdown fault response in limp-home mode.",
      "digital_physical_map":{
        "0":"Channel 2 auto-restarts based on internal temperature hysteresis.",
        "1":"Channel 2 is latched off; CH2EN bit is reset and channel 2 is disabled until the CH2EN bit is programmed high by SPI command."
      },
      "name":"LH2TSFL",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":5,
          "register_address":31
        }
      ]
    },
    {
      "description":"Channel 2 high-side FET current limit fault response in limp-home mode.",
      "digital_physical_map":{
        "0":"Channel 2 auto-restarts after the ILIM fault timer has expired.",
        "1":"Channel 2 is latched off; CH2EN bit is reset and channel 2 is disabled until the CH2EN bit is programmed high by SPI command."
      },
      "name":"LH2HSILIMFL",
      "register_location":[
        {
          "reg_end_bit":4,
          "reg_start_bit":4,
          "register_address":31
        }
      ]
    },
    {
      "description":"Channel 2 low-side FET current limit fault response in limp-home mode.",
      "digital_physical_map":{
        "0":"Channel 2 auto-restarts after the ILIM fault timer has expired.",
        "1":"Channel 2 is latched off; CH2EN bit is reset and channel 2 is disabled until the CH2EN bit is programmed high by SPI command."
      },
      "name":"LH2LSILIMFL",
      "register_location":[
        {
          "reg_end_bit":3,
          "reg_start_bit":3,
          "register_address":31
        }
      ]
    },
    {
      "description":"Channel 1 thermal shutdown fault response in limp-home mode.",
      "digital_physical_map":{
        "0":"Channel 1 auto-restarts based on internal temperature hysteresis.",
        "1":"Channel 1 is latched off; CH1EN bit is reset and channel 1 is disabled until the CH1EN bit is programmed high by SPI command."
      },
      "name":"LH1TSFL",
      "register_location":[
        {
          "reg_end_bit":2,
          "reg_start_bit":2,
          "register_address":31
        }
      ]
    },
    {
      "description":"Channel 1 high-side FET current limit fault response in limp-home mode.",
      "digital_physical_map":{
        "0":"Channel 1 auto-restarts after the ILIM fault timer has expired.",
        "1":"Channel 1 is latched off; CH1EN bit is reset and channel 1 is disabled until the CH1EN bit is programmed high by SPI command."
      },
      "name":"LH1HSILIMFL",
      "register_location":[
        {
          "reg_end_bit":1,
          "reg_start_bit":1,
          "register_address":31
        }
      ]
    },
    {
      "description":"Channel 1 low-side FET current limit fault response in limp-home mode.",
      "digital_physical_map":{
        "0":"Channel 1 auto-restarts after the ILIM fault timer has expired.",
        "1":"Channel 1 is latched off; CH1EN bit is reset and channel 1 is disabled until the CH1EN bit is programmed high by SPI command."
      },
      "name":"LH1LSILIMFL",
      "register_location":[
        {
          "reg_end_bit":0,
          "reg_start_bit":0,
          "register_address":31
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"LHIL_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":32
        }
      ],
      "reserved":true
    },
    {
      "description":"External current reference set point in limp-home mode (ADC reading). The LHI input voltage is digitized to achieve a 10-bit reference with resolution of 2.45/1023 (V/dec). V_LHI = value * (2.45 / 1023.0) V. If LHEXTIADJ=1, this value sets the LED current.",
      "digital_physical_map":{
        "0":"V_LHI = value * (2.45 / 1023.0) V"
      },
      "name":"LHI_ADC",
      "register_location":[
        {
          "field_end_bit":1,
          "field_start_bit":0,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":32
        },
        {
          "field_end_bit":9,
          "field_start_bit":2,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":33
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"LHIFILTL_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":34
        }
      ],
      "reserved":true
    },
    {
      "description":"Filtered ADC measurement of LHI input. The register reports the 10-bit low-pass filtered LHI input voltage. Read LHIFILTH first, then LHIFILTL. V_LHI_filt = value * (2.45 / 1023.0) V.",
      "digital_physical_map":{
        "0":"V_LHI_filt = value * (2.45 / 1023.0) V"
      },
      "name":"LHIFILT_ADC",
      "register_location":[
        {
          "field_end_bit":1,
          "field_start_bit":0,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":34
        },
        {
          "field_end_bit":9,
          "field_start_bit":2,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":35
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"LH1IADJL_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":36
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 1 analog current control in limp-home mode. 10-bit value set via LH1IADJL and LH1IADJH registers. Sets LED current based on Equation 5: I_LED = (V_DAC(FS) * value) / (14336 * R_CS) A, where V_DAC(FS) is typically 2.45V and R_CS is the external sense resistor. Used if LHEXTIADJ=0.",
      "digital_physical_map":{
        "0":"I_LED = (V_DAC(FS) * value) / (14336 * R_CS) A"
      },
      "name":"LH1IADJ",
      "register_location":[
        {
          "field_end_bit":1,
          "field_start_bit":0,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":36
        },
        {
          "field_end_bit":9,
          "field_start_bit":2,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":37
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"LH2IADJL_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":38
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 2 analog current control in limp-home mode. 10-bit value set via LH2IADJL and LH2IADJH registers. Sets LED current based on Equation 5: I_LED = (V_DAC(FS) * value) / (14336 * R_CS) A, where V_DAC(FS) is typically 2.45V and R_CS is the external sense resistor. Used if LHEXTIADJ=0.",
      "digital_physical_map":{
        "0":"I_LED = (V_DAC(FS) * value) / (14336 * R_CS) A"
      },
      "name":"LH2IADJ",
      "register_location":[
        {
          "field_end_bit":1,
          "field_start_bit":0,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":38
        },
        {
          "field_end_bit":9,
          "field_start_bit":2,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":39
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"LH1PWMH_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":41
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 1 PWM width control in limp-home mode. 10-bit value set via LH1PWML and LH1PWMH registers. Sets internal PWM duty cycle. Duty Cycle = value / 1024.",
      "digital_physical_map":{
        "0":"Duty Cycle = value / 1024"
      },
      "name":"LH1PWM",
      "register_location":[
        {
          "field_end_bit":7,
          "field_start_bit":0,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":40
        },
        {
          "field_end_bit":9,
          "field_start_bit":8,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":41
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"LH2PWMH_RESERVED_7_2",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":2,
          "register_address":43
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 2 PWM width control in limp-home mode. 10-bit value set via LH2PWML and LH2PWMH registers. Sets internal PWM duty cycle. Duty Cycle = value / 1024.",
      "digital_physical_map":{
        "0":"Duty Cycle = value / 1024"
      },
      "name":"LH2PWM",
      "register_location":[
        {
          "field_end_bit":7,
          "field_start_bit":0,
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":42
        },
        {
          "field_end_bit":9,
          "field_start_bit":8,
          "reg_end_bit":1,
          "reg_start_bit":0,
          "register_address":43
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"LH1TON_RESERVED_7_6",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":6,
          "register_address":44
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 1 on-time control in limp-home mode. The pseudo-fixed switching frequency for channel 1 is set by writing to this register. Default value (7) is set to ensure 437-kHz switching frequency. Equation 3: f_SW = (value + 1) / ((4e-8 * (value + 1)) + 18e-6) Hz.",
      "digital_physical_map":{
        "0":"f_SW = (value + 1) / ((4e-8 * (value + 1)) + 18e-6) Hz"
      },
      "name":"LH1TON",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":0,
          "register_address":44
        }
      ]
    },
    {
      "description":"Reserved bits.",
      "name":"LH2TON_RESERVED_7_6",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":6,
          "register_address":45
        }
      ],
      "reserved":true
    },
    {
      "description":"Channel 2 on-time control in limp-home mode. The pseudo-fixed switching frequency for channel 2 is set by writing to this register. Default value (7) is set to ensure 437-kHz switching frequency. Equation 3: f_SW = (value + 1) / ((4e-8 * (value + 1)) + 18e-6) Hz.",
      "digital_physical_map":{
        "0":"f_SW = (value + 1) / ((4e-8 * (value + 1)) + 18e-6) Hz"
      },
      "name":"LH2TON",
      "register_location":[
        {
          "reg_end_bit":5,
          "reg_start_bit":0,
          "register_address":45
        }
      ]
    },
    {
      "description":"Write 0xC3 to reset all writable registers to their default values and return state machines to LOAD state (watchdog disabled). Write 0xD4 to reset all writable registers to default and return state machines to DETECT state (watchdog enabled, requires STATUS3 read first if in standalone). This register is write-only.",
      "digital_physical_map":{
        "195":"Reset to default values, state machine -> LOAD, watchdog disabled.",
        "212":"Reset to default values, state machine -> DETECT, watchdog enabled."
      },
      "name":"RESET",
      "register_location":[
        {
          "reg_end_bit":7,
          "reg_start_bit":0,
          "register_address":46
        }
      ]
    }
  ],
  "registers":[
    {
      "address":0,
      "bit_width":8,
      "init_value":16,
      "name":"SYSCFG1"
    },
    {
      "address":1,
      "bit_width":8,
      "init_value":0,
      "name":"SYSCFG2"
    },
    {
      "address":2,
      "bit_width":8,
      "init_value":8,
      "name":"CMWTAP"
    },
    {
      "address":3,
      "bit_width":8,
      "init_value":0,
      "name":"STATUS1",
      "read_only":true
    },
    {
      "address":4,
      "bit_width":8,
      "init_value":0,
      "name":"STATUS2",
      "read_only":true
    },
    {
      "address":5,
      "bit_width":8,
      "init_value":4,
      "name":"STATUS3",
      "read_only":true
    },
    {
      "address":6,
      "bit_width":8,
      "init_value":138,
      "name":"TWLMT"
    },
    {
      "address":7,
      "bit_width":8,
      "init_value":0,
      "name":"SLEEP"
    },
    {
      "address":8,
      "bit_width":8,
      "init_value":0,
      "name":"CH1IADJL"
    },
    {
      "address":9,
      "bit_width":8,
      "init_value":0,
      "name":"CH1IADJH"
    },
    {
      "address":10,
      "bit_width":8,
      "init_value":0,
      "name":"CH2IADJL"
    },
    {
      "address":11,
      "bit_width":8,
      "init_value":0,
      "name":"CH2IADJH"
    },
    {
      "address":12,
      "bit_width":8,
      "init_value":4,
      "name":"PWMDIV"
    },
    {
      "address":13,
      "bit_width":8,
      "init_value":0,
      "name":"CH1PWML"
    },
    {
      "address":14,
      "bit_width":8,
      "init_value":0,
      "name":"CH1PWMH"
    },
    {
      "address":15,
      "bit_width":8,
      "init_value":0,
      "name":"CH2PWML"
    },
    {
      "address":16,
      "bit_width":8,
      "init_value":0,
      "name":"CH2PWMH"
    },
    {
      "address":17,
      "bit_width":8,
      "init_value":7,
      "name":"CH1TON"
    },
    {
      "address":18,
      "bit_width":8,
      "init_value":7,
      "name":"CH2TON"
    },
    {
      "address":19,
      "bit_width":8,
      "init_value":0,
      "name":"CH1VIN",
      "read_only":true
    },
    {
      "address":20,
      "bit_width":8,
      "init_value":0,
      "name":"CH1VLED",
      "read_only":true
    },
    {
      "address":21,
      "bit_width":8,
      "init_value":0,
      "name":"CH1VLEDON",
      "read_only":true
    },
    {
      "address":22,
      "bit_width":8,
      "init_value":0,
      "name":"CH1VLEDOFF",
      "read_only":true
    },
    {
      "address":23,
      "bit_width":8,
      "init_value":0,
      "name":"CH2VIN",
      "read_only":true
    },
    {
      "address":24,
      "bit_width":8,
      "init_value":0,
      "name":"CH2VLED",
      "read_only":true
    },
    {
      "address":25,
      "bit_width":8,
      "init_value":0,
      "name":"CH2VLEDON",
      "read_only":true
    },
    {
      "address":26,
      "bit_width":8,
      "init_value":0,
      "name":"CH2VLEDOFF",
      "read_only":true
    },
    {
      "address":27,
      "bit_width":8,
      "init_value":0,
      "name":"TEMPL",
      "read_only":true
    },
    {
      "address":28,
      "bit_width":8,
      "init_value":0,
      "name":"TEMPH",
      "read_only":true
    },
    {
      "address":29,
      "bit_width":8,
      "init_value":0,
      "name":"V5D",
      "read_only":true
    },
    {
      "address":30,
      "bit_width":8,
      "init_value":0,
      "name":"LHCFG1"
    },
    {
      "address":31,
      "bit_width":8,
      "init_value":0,
      "name":"LHCFG2"
    },
    {
      "address":32,
      "bit_width":8,
      "init_value":0,
      "name":"LHIL",
      "read_only":true
    },
    {
      "address":33,
      "bit_width":8,
      "init_value":0,
      "name":"LHIH",
      "read_only":true
    },
    {
      "address":34,
      "bit_width":8,
      "init_value":0,
      "name":"LHIFILTL",
      "read_only":true
    },
    {
      "address":35,
      "bit_width":8,
      "init_value":0,
      "name":"LHIFILTH",
      "read_only":true
    },
    {
      "address":36,
      "bit_width":8,
      "init_value":0,
      "name":"LH1IADJL"
    },
    {
      "address":37,
      "bit_width":8,
      "init_value":0,
      "name":"LH1IADJH"
    },
    {
      "address":38,
      "bit_width":8,
      "init_value":0,
      "name":"LH2IADJL"
    },
    {
      "address":39,
      "bit_width":8,
      "init_value":0,
      "name":"LH2IADJH"
    },
    {
      "address":40,
      "bit_width":8,
      "init_value":0,
      "name":"LH1PWML"
    },
    {
      "address":41,
      "bit_width":8,
      "init_value":0,
      "name":"LH1PWMH"
    },
    {
      "address":42,
      "bit_width":8,
      "init_value":0,
      "name":"LH2PWML"
    },
    {
      "address":43,
      "bit_width":8,
      "init_value":0,
      "name":"LH2PWMH"
    },
    {
      "address":44,
      "bit_width":8,
      "init_value":7,
      "name":"LH1TON"
    },
    {
      "address":45,
      "bit_width":8,
      "init_value":7,
      "name":"LH2TON"
    },
    {
      "address":46,
      "bit_width":8,
      "init_value":0,
      "name":"RESET"
    }
  ]
}