<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › isdn › hardware › mISDN › hfc_multi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>hfc_multi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * see notice in hfc_multi.c</span>
<span class="cm"> */</span>

<span class="cp">#define DEBUG_HFCMULTI_FIFO	0x00010000</span>
<span class="cp">#define	DEBUG_HFCMULTI_CRC	0x00020000</span>
<span class="cp">#define	DEBUG_HFCMULTI_INIT	0x00040000</span>
<span class="cp">#define	DEBUG_HFCMULTI_PLXSD	0x00080000</span>
<span class="cp">#define	DEBUG_HFCMULTI_MODE	0x00100000</span>
<span class="cp">#define	DEBUG_HFCMULTI_MSG	0x00200000</span>
<span class="cp">#define	DEBUG_HFCMULTI_STATE	0x00400000</span>
<span class="cp">#define	DEBUG_HFCMULTI_FILL	0x00800000</span>
<span class="cp">#define	DEBUG_HFCMULTI_SYNC	0x01000000</span>
<span class="cp">#define	DEBUG_HFCMULTI_DTMF	0x02000000</span>
<span class="cp">#define	DEBUG_HFCMULTI_LOCK	0x80000000</span>

<span class="cp">#define	PCI_ENA_REGIO	0x01</span>
<span class="cp">#define	PCI_ENA_MEMIO	0x02</span>

<span class="cp">#define XHFC_IRQ	4		</span><span class="cm">/* SIU_IRQ2 */</span><span class="cp"></span>
<span class="cp">#define XHFC_MEMBASE	0xFE000000</span>
<span class="cp">#define XHFC_MEMSIZE    0x00001000</span>
<span class="cp">#define XHFC_OFFSET	0x00001000</span>
<span class="cp">#define PA_XHFC_A0	0x0020		</span><span class="cm">/* PA10 */</span><span class="cp"></span>
<span class="cp">#define PB_XHFC_IRQ1	0x00000100	</span><span class="cm">/* PB23 */</span><span class="cp"></span>
<span class="cp">#define PB_XHFC_IRQ2	0x00000200	</span><span class="cm">/* PB22 */</span><span class="cp"></span>
<span class="cp">#define PB_XHFC_IRQ3	0x00000400	</span><span class="cm">/* PB21 */</span><span class="cp"></span>
<span class="cp">#define PB_XHFC_IRQ4	0x00000800	</span><span class="cm">/* PB20 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * NOTE: some registers are assigned multiple times due to different modes</span>
<span class="cm"> *       also registers are assigned differen for HFC-4s/8s and HFC-E1</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm">  #define MAX_FRAME_SIZE	2048</span>
<span class="cm">*/</span>

<span class="k">struct</span> <span class="n">hfc_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dchannel</span>	<span class="o">*</span><span class="n">dch</span><span class="p">;</span>	<span class="cm">/* link if channel is a D-channel */</span>
	<span class="k">struct</span> <span class="n">bchannel</span>	<span class="o">*</span><span class="n">bch</span><span class="p">;</span>	<span class="cm">/* link if channel is a B-channel */</span>
	<span class="kt">int</span>		<span class="n">port</span><span class="p">;</span>	<span class="cm">/* the interface port this */</span>
				<span class="cm">/* channel is associated with */</span>
	<span class="kt">int</span>		<span class="n">nt_timer</span><span class="p">;</span> <span class="cm">/* -1 if off, 0 if elapsed, &gt;0 if running */</span>
	<span class="kt">int</span>		<span class="n">los</span><span class="p">,</span> <span class="n">ais</span><span class="p">,</span> <span class="n">slip_tx</span><span class="p">,</span> <span class="n">slip_rx</span><span class="p">,</span> <span class="n">rdi</span><span class="p">;</span> <span class="cm">/* current alarms */</span>
	<span class="kt">int</span>		<span class="n">jitter</span><span class="p">;</span>
	<span class="n">u_long</span>		<span class="n">cfg</span><span class="p">;</span>	<span class="cm">/* port configuration */</span>
	<span class="kt">int</span>		<span class="n">sync</span><span class="p">;</span>	<span class="cm">/* sync state (used by E1) */</span>
	<span class="n">u_int</span>		<span class="n">protocol</span><span class="p">;</span> <span class="cm">/* current protocol */</span>
	<span class="kt">int</span>		<span class="n">slot_tx</span><span class="p">;</span> <span class="cm">/* current pcm slot */</span>
	<span class="kt">int</span>		<span class="n">bank_tx</span><span class="p">;</span> <span class="cm">/* current pcm bank */</span>
	<span class="kt">int</span>		<span class="n">slot_rx</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">bank_rx</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">conf</span><span class="p">;</span>	<span class="cm">/* conference setting of TX slot */</span>
	<span class="kt">int</span>		<span class="n">txpending</span><span class="p">;</span>	<span class="cm">/* if there is currently data in */</span>
					<span class="cm">/* the FIFO 0=no, 1=yes, 2=splloop */</span>
	<span class="kt">int</span>		<span class="n">Zfill</span><span class="p">;</span>	<span class="cm">/* rx-fifo level on last hfcmulti_tx */</span>
	<span class="kt">int</span>		<span class="n">rx_off</span><span class="p">;</span> <span class="cm">/* set to turn fifo receive off */</span>
	<span class="kt">int</span>		<span class="n">coeff_count</span><span class="p">;</span> <span class="cm">/* curren coeff block */</span>
	<span class="n">s32</span>		<span class="o">*</span><span class="n">coeff</span><span class="p">;</span> <span class="cm">/* memory pointer to 8 coeff blocks */</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">hfcm_hw</span> <span class="p">{</span>
	<span class="n">u_char</span>	<span class="n">r_ctrl</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">r_irq_ctrl</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">r_cirm</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">r_ram_sz</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">r_pcm_md0</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">r_irqmsk_misc</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">r_dtmf</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">r_st_sync</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">r_sci_msk</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">r_tx0</span><span class="p">,</span> <span class="n">r_tx1</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">a_st_ctrl0</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">r_bert_wd_md</span><span class="p">;</span>
	<span class="n">timer_t</span>	<span class="n">timer</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/* for each stack these flags are used (cfg) */</span>
<span class="cp">#define	HFC_CFG_NONCAP_TX	1 </span><span class="cm">/* S/T TX interface has less capacity */</span><span class="cp"></span>
<span class="cp">#define	HFC_CFG_DIS_ECHANNEL	2 </span><span class="cm">/* disable E-channel processing */</span><span class="cp"></span>
<span class="cp">#define	HFC_CFG_REG_ECHANNEL	3 </span><span class="cm">/* register E-channel */</span><span class="cp"></span>
<span class="cp">#define	HFC_CFG_OPTICAL		4 </span><span class="cm">/* the E1 interface is optical */</span><span class="cp"></span>
<span class="cp">#define	HFC_CFG_REPORT_LOS	5 </span><span class="cm">/* the card should report loss of signal */</span><span class="cp"></span>
<span class="cp">#define	HFC_CFG_REPORT_AIS	6 </span><span class="cm">/* the card should report alarm ind. sign. */</span><span class="cp"></span>
<span class="cp">#define	HFC_CFG_REPORT_SLIP	7 </span><span class="cm">/* the card should report bit slips */</span><span class="cp"></span>
<span class="cp">#define	HFC_CFG_REPORT_RDI	8 </span><span class="cm">/* the card should report remote alarm */</span><span class="cp"></span>
<span class="cp">#define	HFC_CFG_DTMF		9 </span><span class="cm">/* enable DTMF-detection */</span><span class="cp"></span>
<span class="cp">#define	HFC_CFG_CRC4		10 </span><span class="cm">/* disable CRC-4 Multiframe mode, */</span><span class="cp"></span>
<span class="cm">/* use double frame instead. */</span>

<span class="cp">#define HFC_TYPE_E1		1 </span><span class="cm">/* controller is HFC-E1 */</span><span class="cp"></span>
<span class="cp">#define HFC_TYPE_4S		4 </span><span class="cm">/* controller is HFC-4S */</span><span class="cp"></span>
<span class="cp">#define HFC_TYPE_8S		8 </span><span class="cm">/* controller is HFC-8S */</span><span class="cp"></span>
<span class="cp">#define HFC_TYPE_XHFC		5 </span><span class="cm">/* controller is XHFC */</span><span class="cp"></span>

<span class="cp">#define	HFC_CHIP_EXRAM_128	0 </span><span class="cm">/* external ram 128k */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_EXRAM_512	1 </span><span class="cm">/* external ram 256k */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_REVISION0	2 </span><span class="cm">/* old fifo handling */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_PCM_SLAVE	3 </span><span class="cm">/* PCM is slave */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_PCM_MASTER	4 </span><span class="cm">/* PCM is master */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_RX_SYNC	5 </span><span class="cm">/* disable pll sync for pcm */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_DTMF		6 </span><span class="cm">/* DTMF decoding is enabled */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_CONF		7 </span><span class="cm">/* conference handling is enabled */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_ULAW		8 </span><span class="cm">/* ULAW mode */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_CLOCK2		9 </span><span class="cm">/* double clock mode */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_E1CLOCK_GET	10 </span><span class="cm">/* always get clock from E1 interface */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_E1CLOCK_PUT	11 </span><span class="cm">/* always put clock from E1 interface */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_WATCHDOG	12 </span><span class="cm">/* whether we should send signals */</span><span class="cp"></span>
<span class="cm">/* to the watchdog */</span>
<span class="cp">#define	HFC_CHIP_B410P		13 </span><span class="cm">/* whether we have a b410p with echocan in */</span><span class="cp"></span>
<span class="cm">/* hw */</span>
<span class="cp">#define	HFC_CHIP_PLXSD		14 </span><span class="cm">/* whether we have a Speech-Design PLX */</span><span class="cp"></span>
<span class="cp">#define	HFC_CHIP_EMBSD          15 </span><span class="cm">/* whether we have a SD Embedded board */</span><span class="cp"></span>

<span class="cp">#define HFC_IO_MODE_PCIMEM	0x00 </span><span class="cm">/* normal memory mapped IO */</span><span class="cp"></span>
<span class="cp">#define HFC_IO_MODE_REGIO	0x01 </span><span class="cm">/* PCI io access */</span><span class="cp"></span>
<span class="cp">#define HFC_IO_MODE_PLXSD	0x02 </span><span class="cm">/* access HFC via PLX9030 */</span><span class="cp"></span>
<span class="cp">#define HFC_IO_MODE_EMBSD	0x03 </span><span class="cm">/* direct access */</span><span class="cp"></span>

<span class="cm">/* table entry in the PCI devices list */</span>
<span class="k">struct</span> <span class="n">hm_map</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">vendor_name</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">card_name</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ports</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">clock2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">leds</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">opticalsupport</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dip_type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">io_mode</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">hfc_multi</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hm_map</span>	<span class="o">*</span><span class="n">mtyp</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">id</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">pcm</span><span class="p">;</span>	<span class="cm">/* id of pcm bus */</span>
	<span class="kt">int</span>		<span class="n">ctype</span><span class="p">;</span>	<span class="cm">/* controller type */</span>
	<span class="kt">int</span>		<span class="n">ports</span><span class="p">;</span>

	<span class="n">u_int</span>		<span class="n">irq</span><span class="p">;</span>	<span class="cm">/* irq used by card */</span>
	<span class="n">u_int</span>		<span class="n">irqcnt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>	<span class="o">*</span><span class="n">pci_dev</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">io_mode</span><span class="p">;</span> <span class="cm">/* selects mode */</span>
<span class="cp">#ifdef HFC_REGISTER_DEBUG</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_outb</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">,</span>
				    <span class="n">u_char</span> <span class="n">val</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">function</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_outb_nodebug</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">,</span>
					    <span class="n">u_char</span> <span class="n">val</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">function</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
	<span class="n">u_char</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_inb</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">,</span>
				   <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">function</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
	<span class="n">u_char</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_inb_nodebug</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">,</span>
					   <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">function</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
	<span class="n">u_short</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_inw</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">,</span>
				   <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">function</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
	<span class="n">u_short</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_inw_nodebug</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">,</span>
					   <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">function</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_wait</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span>
				    <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">function</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_wait_nodebug</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span>
					    <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">function</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_outb</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">,</span>
				    <span class="n">u_char</span> <span class="n">val</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_outb_nodebug</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">,</span>
					    <span class="n">u_char</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">u_char</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_inb</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">u_char</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_inb_nodebug</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">u_short</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_inw</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">u_short</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_inw_nodebug</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">reg</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_wait</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">HFC_wait_nodebug</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">read_fifo</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">len</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">write_fifo</span><span class="p">)(</span><span class="k">struct</span> <span class="n">hfc_multi</span> <span class="o">*</span><span class="n">hc</span><span class="p">,</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				      <span class="kt">int</span> <span class="n">len</span><span class="p">);</span>
	<span class="n">u_long</span>		<span class="n">pci_origmembase</span><span class="p">,</span> <span class="n">plx_origmembase</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">pci_membase</span><span class="p">;</span> <span class="cm">/* PCI memory */</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">plx_membase</span><span class="p">;</span> <span class="cm">/* PLX memory */</span>
	<span class="n">u_long</span>		<span class="n">xhfc_origmembase</span><span class="p">;</span>
	<span class="n">u_char</span>		<span class="o">*</span><span class="n">xhfc_membase</span><span class="p">;</span>
	<span class="n">u_long</span>		<span class="o">*</span><span class="n">xhfc_memaddr</span><span class="p">,</span> <span class="o">*</span><span class="n">xhfc_memdata</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_MISDN_HFCMULTI_8xx</span>
	<span class="k">struct</span> <span class="n">immap</span>	<span class="o">*</span><span class="n">immap</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u_long</span>		<span class="n">pb_irqmsk</span><span class="p">;</span>	<span class="cm">/* Portbit mask to check the IRQ line */</span>
	<span class="n">u_long</span>		<span class="n">pci_iobase</span><span class="p">;</span> <span class="cm">/* PCI IO */</span>
	<span class="k">struct</span> <span class="n">hfcm_hw</span>	<span class="n">hw</span><span class="p">;</span>	<span class="cm">/* remember data of write-only-registers */</span>

	<span class="n">u_long</span>		<span class="n">chip</span><span class="p">;</span>	<span class="cm">/* chip configuration */</span>
	<span class="kt">int</span>		<span class="n">masterclk</span><span class="p">;</span> <span class="cm">/* port that provides master clock -1=off */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">silence</span><span class="p">;</span><span class="cm">/* silence byte */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">silence_data</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span><span class="cm">/* silence block */</span>
	<span class="kt">int</span>		<span class="n">dtmf</span><span class="p">;</span>	<span class="cm">/* flag that dtmf is currently in process */</span>
	<span class="kt">int</span>		<span class="n">Flen</span><span class="p">;</span>	<span class="cm">/* F-buffer size */</span>
	<span class="kt">int</span>		<span class="n">Zlen</span><span class="p">;</span>	<span class="cm">/* Z-buffer size (must be int for calculation)*/</span>
	<span class="kt">int</span>		<span class="n">max_trans</span><span class="p">;</span> <span class="cm">/* maximum transparent fifo fill */</span>
	<span class="kt">int</span>		<span class="n">Zmin</span><span class="p">;</span>	<span class="cm">/* Z-buffer offset */</span>
	<span class="kt">int</span>		<span class="n">DTMFbase</span><span class="p">;</span> <span class="cm">/* base address of DTMF coefficients */</span>

	<span class="n">u_int</span>		<span class="n">slots</span><span class="p">;</span>	<span class="cm">/* number of PCM slots */</span>
	<span class="n">u_int</span>		<span class="n">leds</span><span class="p">;</span>	<span class="cm">/* type of leds */</span>
	<span class="n">u_long</span>		<span class="n">ledstate</span><span class="p">;</span> <span class="cm">/* save last state of leds */</span>
	<span class="kt">int</span>		<span class="n">opticalsupport</span><span class="p">;</span> <span class="cm">/* has the e1 board */</span>
					<span class="cm">/* an optical Interface */</span>

	<span class="n">u_int</span>		<span class="n">bmask</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span> <span class="cm">/* bitmask of bchannels for port */</span>
	<span class="n">u_char</span>		<span class="n">dnum</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span> <span class="cm">/* array of used dchannel numbers for port */</span>
	<span class="n">u_char</span>		<span class="n">created</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span> <span class="cm">/* what port is created */</span>
	<span class="n">u_int</span>		<span class="n">activity_tx</span><span class="p">;</span> <span class="cm">/* if there is data TX / RX */</span>
	<span class="n">u_int</span>		<span class="n">activity_rx</span><span class="p">;</span> <span class="cm">/* bitmask according to port number */</span>
				     <span class="cm">/* (will be cleared after */</span>
				     <span class="cm">/* showing led-states) */</span>
	<span class="n">u_int</span>		<span class="n">flash</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span> <span class="cm">/* counter for flashing 8 leds on activity */</span>

	<span class="n">u_long</span>		<span class="n">wdcount</span><span class="p">;</span>	<span class="cm">/* every 500 ms we need to */</span>
					<span class="cm">/* send the watchdog a signal */</span>
	<span class="n">u_char</span>		<span class="n">wdbyte</span><span class="p">;</span> <span class="cm">/* watchdog toggle byte */</span>
	<span class="kt">int</span>		<span class="n">e1_state</span><span class="p">;</span> <span class="cm">/* keep track of last state */</span>
	<span class="kt">int</span>		<span class="n">e1_getclock</span><span class="p">;</span> <span class="cm">/* if sync is retrieved from interface */</span>
	<span class="kt">int</span>		<span class="n">syncronized</span><span class="p">;</span> <span class="cm">/* keep track of existing sync interface */</span>
	<span class="kt">int</span>		<span class="n">e1_resync</span><span class="p">;</span> <span class="cm">/* resync jobs */</span>

	<span class="n">spinlock_t</span>	<span class="n">lock</span><span class="p">;</span>	<span class="cm">/* the lock */</span>

	<span class="k">struct</span> <span class="n">mISDNclock</span> <span class="o">*</span><span class="n">iclock</span><span class="p">;</span> <span class="cm">/* isdn clock support */</span>
	<span class="kt">int</span>		<span class="n">iclock_on</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * the channel index is counted from 0, regardless where the channel</span>
<span class="cm">	 * is located on the hfc-channel.</span>
<span class="cm">	 * the bch-&gt;channel is equvalent to the hfc-channel</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">hfc_chan</span>	<span class="n">chan</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="kt">signed</span> <span class="kt">char</span>	<span class="n">slot_owner</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span> <span class="cm">/* owner channel of slot */</span>
<span class="p">};</span>

<span class="cm">/* PLX GPIOs */</span>
<span class="cp">#define	PLX_GPIO4_DIR_BIT	13</span>
<span class="cp">#define	PLX_GPIO4_BIT		14</span>
<span class="cp">#define	PLX_GPIO5_DIR_BIT	16</span>
<span class="cp">#define	PLX_GPIO5_BIT		17</span>
<span class="cp">#define	PLX_GPIO6_DIR_BIT	19</span>
<span class="cp">#define	PLX_GPIO6_BIT		20</span>
<span class="cp">#define	PLX_GPIO7_DIR_BIT	22</span>
<span class="cp">#define	PLX_GPIO7_BIT		23</span>
<span class="cp">#define PLX_GPIO8_DIR_BIT	25</span>
<span class="cp">#define PLX_GPIO8_BIT		26</span>

<span class="cp">#define	PLX_GPIO4		(1 &lt;&lt; PLX_GPIO4_BIT)</span>
<span class="cp">#define	PLX_GPIO5		(1 &lt;&lt; PLX_GPIO5_BIT)</span>
<span class="cp">#define	PLX_GPIO6		(1 &lt;&lt; PLX_GPIO6_BIT)</span>
<span class="cp">#define	PLX_GPIO7		(1 &lt;&lt; PLX_GPIO7_BIT)</span>
<span class="cp">#define PLX_GPIO8		(1 &lt;&lt; PLX_GPIO8_BIT)</span>

<span class="cp">#define	PLX_GPIO4_DIR		(1 &lt;&lt; PLX_GPIO4_DIR_BIT)</span>
<span class="cp">#define	PLX_GPIO5_DIR		(1 &lt;&lt; PLX_GPIO5_DIR_BIT)</span>
<span class="cp">#define	PLX_GPIO6_DIR		(1 &lt;&lt; PLX_GPIO6_DIR_BIT)</span>
<span class="cp">#define	PLX_GPIO7_DIR		(1 &lt;&lt; PLX_GPIO7_DIR_BIT)</span>
<span class="cp">#define PLX_GPIO8_DIR		(1 &lt;&lt; PLX_GPIO8_DIR_BIT)</span>

<span class="cp">#define	PLX_TERM_ON			PLX_GPIO7</span>
<span class="cp">#define	PLX_SLAVE_EN_N		PLX_GPIO5</span>
<span class="cp">#define	PLX_MASTER_EN		PLX_GPIO6</span>
<span class="cp">#define	PLX_SYNC_O_EN		PLX_GPIO4</span>
<span class="cp">#define PLX_DSP_RES_N		PLX_GPIO8</span>
<span class="cm">/* GPIO4..8 Enable &amp; Set to OUT, SLAVE_EN_N = 1 */</span>
<span class="cp">#define PLX_GPIOC_INIT		(PLX_GPIO4_DIR | PLX_GPIO5_DIR | PLX_GPIO6_DIR \</span>
<span class="cp">				 | PLX_GPIO7_DIR | PLX_GPIO8_DIR | PLX_SLAVE_EN_N)</span>

<span class="cm">/* PLX Interrupt Control/STATUS */</span>
<span class="cp">#define PLX_INTCSR_LINTI1_ENABLE 0x01</span>
<span class="cp">#define PLX_INTCSR_LINTI1_STATUS 0x04</span>
<span class="cp">#define PLX_INTCSR_LINTI2_ENABLE 0x08</span>
<span class="cp">#define PLX_INTCSR_LINTI2_STATUS 0x20</span>
<span class="cp">#define PLX_INTCSR_PCIINT_ENABLE 0x40</span>

<span class="cm">/* PLX Registers */</span>
<span class="cp">#define PLX_INTCSR 0x4c</span>
<span class="cp">#define PLX_CNTRL  0x50</span>
<span class="cp">#define PLX_GPIOC  0x54</span>


<span class="cm">/*</span>
<span class="cm"> * REGISTER SETTING FOR HFC-4S/8S AND HFC-E1</span>
<span class="cm"> */</span>

<span class="cm">/* write only registers */</span>
<span class="cp">#define R_CIRM			0x00</span>
<span class="cp">#define R_CTRL			0x01</span>
<span class="cp">#define R_BRG_PCM_CFG		0x02</span>
<span class="cp">#define R_RAM_ADDR0		0x08</span>
<span class="cp">#define R_RAM_ADDR1		0x09</span>
<span class="cp">#define R_RAM_ADDR2		0x0A</span>
<span class="cp">#define R_FIRST_FIFO		0x0B</span>
<span class="cp">#define R_RAM_SZ		0x0C</span>
<span class="cp">#define R_FIFO_MD		0x0D</span>
<span class="cp">#define R_INC_RES_FIFO		0x0E</span>
<span class="cp">#define R_FSM_IDX		0x0F</span>
<span class="cp">#define R_FIFO			0x0F</span>
<span class="cp">#define R_SLOT			0x10</span>
<span class="cp">#define R_IRQMSK_MISC		0x11</span>
<span class="cp">#define R_SCI_MSK		0x12</span>
<span class="cp">#define R_IRQ_CTRL		0x13</span>
<span class="cp">#define R_PCM_MD0		0x14</span>
<span class="cp">#define R_PCM_MD1		0x15</span>
<span class="cp">#define R_PCM_MD2		0x15</span>
<span class="cp">#define R_SH0H			0x15</span>
<span class="cp">#define R_SH1H			0x15</span>
<span class="cp">#define R_SH0L			0x15</span>
<span class="cp">#define R_SH1L			0x15</span>
<span class="cp">#define R_SL_SEL0		0x15</span>
<span class="cp">#define R_SL_SEL1		0x15</span>
<span class="cp">#define R_SL_SEL2		0x15</span>
<span class="cp">#define R_SL_SEL3		0x15</span>
<span class="cp">#define R_SL_SEL4		0x15</span>
<span class="cp">#define R_SL_SEL5		0x15</span>
<span class="cp">#define R_SL_SEL6		0x15</span>
<span class="cp">#define R_SL_SEL7		0x15</span>
<span class="cp">#define R_ST_SEL		0x16</span>
<span class="cp">#define R_ST_SYNC		0x17</span>
<span class="cp">#define R_CONF_EN		0x18</span>
<span class="cp">#define R_TI_WD			0x1A</span>
<span class="cp">#define R_BERT_WD_MD		0x1B</span>
<span class="cp">#define R_DTMF			0x1C</span>
<span class="cp">#define R_DTMF_N		0x1D</span>
<span class="cp">#define R_E1_WR_STA		0x20</span>
<span class="cp">#define R_E1_RD_STA		0x20</span>
<span class="cp">#define R_LOS0			0x22</span>
<span class="cp">#define R_LOS1			0x23</span>
<span class="cp">#define R_RX0			0x24</span>
<span class="cp">#define R_RX_FR0		0x25</span>
<span class="cp">#define R_RX_FR1		0x26</span>
<span class="cp">#define R_TX0			0x28</span>
<span class="cp">#define R_TX1			0x29</span>
<span class="cp">#define R_TX_FR0		0x2C</span>

<span class="cp">#define R_TX_FR1		0x2D</span>
<span class="cp">#define R_TX_FR2		0x2E</span>
<span class="cp">#define R_JATT_ATT		0x2F </span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define A_ST_RD_STATE		0x30</span>
<span class="cp">#define A_ST_WR_STATE		0x30</span>
<span class="cp">#define R_RX_OFF		0x30</span>
<span class="cp">#define A_ST_CTRL0		0x31</span>
<span class="cp">#define R_SYNC_OUT		0x31</span>
<span class="cp">#define A_ST_CTRL1		0x32</span>
<span class="cp">#define A_ST_CTRL2		0x33</span>
<span class="cp">#define A_ST_SQ_WR		0x34</span>
<span class="cp">#define R_TX_OFF		0x34</span>
<span class="cp">#define R_SYNC_CTRL		0x35</span>
<span class="cp">#define A_ST_CLK_DLY		0x37</span>
<span class="cp">#define R_PWM0			0x38</span>
<span class="cp">#define R_PWM1			0x39</span>
<span class="cp">#define A_ST_B1_TX		0x3C</span>
<span class="cp">#define A_ST_B2_TX		0x3D</span>
<span class="cp">#define A_ST_D_TX		0x3E</span>
<span class="cp">#define R_GPIO_OUT0		0x40</span>
<span class="cp">#define R_GPIO_OUT1		0x41</span>
<span class="cp">#define R_GPIO_EN0		0x42</span>
<span class="cp">#define R_GPIO_EN1		0x43</span>
<span class="cp">#define R_GPIO_SEL		0x44</span>
<span class="cp">#define R_BRG_CTRL		0x45</span>
<span class="cp">#define R_PWM_MD		0x46</span>
<span class="cp">#define R_BRG_MD		0x47</span>
<span class="cp">#define R_BRG_TIM0		0x48</span>
<span class="cp">#define R_BRG_TIM1		0x49</span>
<span class="cp">#define R_BRG_TIM2		0x4A</span>
<span class="cp">#define R_BRG_TIM3		0x4B</span>
<span class="cp">#define R_BRG_TIM_SEL01		0x4C</span>
<span class="cp">#define R_BRG_TIM_SEL23		0x4D</span>
<span class="cp">#define R_BRG_TIM_SEL45		0x4E</span>
<span class="cp">#define R_BRG_TIM_SEL67		0x4F</span>
<span class="cp">#define A_SL_CFG		0xD0</span>
<span class="cp">#define A_CONF			0xD1</span>
<span class="cp">#define A_CH_MSK		0xF4</span>
<span class="cp">#define A_CON_HDLC		0xFA</span>
<span class="cp">#define A_SUBCH_CFG		0xFB</span>
<span class="cp">#define A_CHANNEL		0xFC</span>
<span class="cp">#define A_FIFO_SEQ		0xFD</span>
<span class="cp">#define A_IRQ_MSK		0xFF</span>

<span class="cm">/* read only registers */</span>
<span class="cp">#define A_Z12			0x04</span>
<span class="cp">#define A_Z1L			0x04</span>
<span class="cp">#define A_Z1			0x04</span>
<span class="cp">#define A_Z1H			0x05</span>
<span class="cp">#define A_Z2L			0x06</span>
<span class="cp">#define A_Z2			0x06</span>
<span class="cp">#define A_Z2H			0x07</span>
<span class="cp">#define A_F1			0x0C</span>
<span class="cp">#define A_F12			0x0C</span>
<span class="cp">#define A_F2			0x0D</span>
<span class="cp">#define R_IRQ_OVIEW		0x10</span>
<span class="cp">#define R_IRQ_MISC		0x11</span>
<span class="cp">#define R_IRQ_STATECH		0x12</span>
<span class="cp">#define R_CONF_OFLOW		0x14</span>
<span class="cp">#define R_RAM_USE		0x15</span>
<span class="cp">#define R_CHIP_ID		0x16</span>
<span class="cp">#define R_BERT_STA		0x17</span>
<span class="cp">#define R_F0_CNTL		0x18</span>
<span class="cp">#define R_F0_CNTH		0x19</span>
<span class="cp">#define R_BERT_EC		0x1A</span>
<span class="cp">#define R_BERT_ECL		0x1A</span>
<span class="cp">#define R_BERT_ECH		0x1B</span>
<span class="cp">#define R_STATUS		0x1C</span>
<span class="cp">#define R_CHIP_RV		0x1F</span>
<span class="cp">#define R_STATE			0x20</span>
<span class="cp">#define R_SYNC_STA		0x24</span>
<span class="cp">#define R_RX_SL0_0		0x25</span>
<span class="cp">#define R_RX_SL0_1		0x26</span>
<span class="cp">#define R_RX_SL0_2		0x27</span>
<span class="cp">#define R_JATT_DIR		0x2b </span><span class="cm">/* undocumented */</span><span class="cp"></span>
<span class="cp">#define R_SLIP			0x2c</span>
<span class="cp">#define A_ST_RD_STA		0x30</span>
<span class="cp">#define R_FAS_EC		0x30</span>
<span class="cp">#define R_FAS_ECL		0x30</span>
<span class="cp">#define R_FAS_ECH		0x31</span>
<span class="cp">#define R_VIO_EC		0x32</span>
<span class="cp">#define R_VIO_ECL		0x32</span>
<span class="cp">#define R_VIO_ECH		0x33</span>
<span class="cp">#define A_ST_SQ_RD		0x34</span>
<span class="cp">#define R_CRC_EC		0x34</span>
<span class="cp">#define R_CRC_ECL		0x34</span>
<span class="cp">#define R_CRC_ECH		0x35</span>
<span class="cp">#define R_E_EC			0x36</span>
<span class="cp">#define R_E_ECL			0x36</span>
<span class="cp">#define R_E_ECH			0x37</span>
<span class="cp">#define R_SA6_SA13_EC		0x38</span>
<span class="cp">#define R_SA6_SA13_ECL		0x38</span>
<span class="cp">#define R_SA6_SA13_ECH		0x39</span>
<span class="cp">#define R_SA6_SA23_EC		0x3A</span>
<span class="cp">#define R_SA6_SA23_ECL		0x3A</span>
<span class="cp">#define R_SA6_SA23_ECH		0x3B</span>
<span class="cp">#define A_ST_B1_RX		0x3C</span>
<span class="cp">#define A_ST_B2_RX		0x3D</span>
<span class="cp">#define A_ST_D_RX		0x3E</span>
<span class="cp">#define A_ST_E_RX		0x3F</span>
<span class="cp">#define R_GPIO_IN0		0x40</span>
<span class="cp">#define R_GPIO_IN1		0x41</span>
<span class="cp">#define R_GPI_IN0		0x44</span>
<span class="cp">#define R_GPI_IN1		0x45</span>
<span class="cp">#define R_GPI_IN2		0x46</span>
<span class="cp">#define R_GPI_IN3		0x47</span>
<span class="cp">#define R_INT_DATA		0x88</span>
<span class="cp">#define R_IRQ_FIFO_BL0		0xC8</span>
<span class="cp">#define R_IRQ_FIFO_BL1		0xC9</span>
<span class="cp">#define R_IRQ_FIFO_BL2		0xCA</span>
<span class="cp">#define R_IRQ_FIFO_BL3		0xCB</span>
<span class="cp">#define R_IRQ_FIFO_BL4		0xCC</span>
<span class="cp">#define R_IRQ_FIFO_BL5		0xCD</span>
<span class="cp">#define R_IRQ_FIFO_BL6		0xCE</span>
<span class="cp">#define R_IRQ_FIFO_BL7		0xCF</span>

<span class="cm">/* read and write registers */</span>
<span class="cp">#define A_FIFO_DATA0		0x80</span>
<span class="cp">#define A_FIFO_DATA1		0x80</span>
<span class="cp">#define A_FIFO_DATA2		0x80</span>
<span class="cp">#define A_FIFO_DATA0_NOINC	0x84</span>
<span class="cp">#define A_FIFO_DATA1_NOINC	0x84</span>
<span class="cp">#define A_FIFO_DATA2_NOINC	0x84</span>
<span class="cp">#define R_RAM_DATA		0xC0</span>


<span class="cm">/*</span>
<span class="cm"> * BIT SETTING FOR HFC-4S/8S AND HFC-E1</span>
<span class="cm"> */</span>

<span class="cm">/* chapter 2: universal bus interface */</span>
<span class="cm">/* R_CIRM */</span>
<span class="cp">#define V_IRQ_SEL		0x01</span>
<span class="cp">#define V_SRES			0x08</span>
<span class="cp">#define V_HFCRES		0x10</span>
<span class="cp">#define V_PCMRES		0x20</span>
<span class="cp">#define V_STRES			0x40</span>
<span class="cp">#define V_ETRES			0x40</span>
<span class="cp">#define V_RLD_EPR		0x80</span>
<span class="cm">/* R_CTRL */</span>
<span class="cp">#define V_FIFO_LPRIO		0x02</span>
<span class="cp">#define V_SLOW_RD		0x04</span>
<span class="cp">#define V_EXT_RAM		0x08</span>
<span class="cp">#define V_CLK_OFF		0x20</span>
<span class="cp">#define V_ST_CLK		0x40</span>
<span class="cm">/* R_RAM_ADDR0 */</span>
<span class="cp">#define V_RAM_ADDR2		0x01</span>
<span class="cp">#define V_ADDR_RES		0x40</span>
<span class="cp">#define V_ADDR_INC		0x80</span>
<span class="cm">/* R_RAM_SZ */</span>
<span class="cp">#define V_RAM_SZ		0x01</span>
<span class="cp">#define V_PWM0_16KHZ		0x10</span>
<span class="cp">#define V_PWM1_16KHZ		0x20</span>
<span class="cp">#define V_FZ_MD			0x80</span>
<span class="cm">/* R_CHIP_ID */</span>
<span class="cp">#define V_PNP_IRQ		0x01</span>
<span class="cp">#define V_CHIP_ID		0x10</span>

<span class="cm">/* chapter 3: data flow */</span>
<span class="cm">/* R_FIRST_FIFO */</span>
<span class="cp">#define V_FIRST_FIRO_DIR	0x01</span>
<span class="cp">#define V_FIRST_FIFO_NUM	0x02</span>
<span class="cm">/* R_FIFO_MD */</span>
<span class="cp">#define V_FIFO_MD		0x01</span>
<span class="cp">#define V_CSM_MD		0x04</span>
<span class="cp">#define V_FSM_MD		0x08</span>
<span class="cp">#define V_FIFO_SZ		0x10</span>
<span class="cm">/* R_FIFO */</span>
<span class="cp">#define V_FIFO_DIR		0x01</span>
<span class="cp">#define V_FIFO_NUM		0x02</span>
<span class="cp">#define V_REV			0x80</span>
<span class="cm">/* R_SLOT */</span>
<span class="cp">#define V_SL_DIR		0x01</span>
<span class="cp">#define V_SL_NUM		0x02</span>
<span class="cm">/* A_SL_CFG */</span>
<span class="cp">#define V_CH_DIR		0x01</span>
<span class="cp">#define V_CH_SEL		0x02</span>
<span class="cp">#define V_ROUTING		0x40</span>
<span class="cm">/* A_CON_HDLC */</span>
<span class="cp">#define V_IFF			0x01</span>
<span class="cp">#define V_HDLC_TRP		0x02</span>
<span class="cp">#define V_TRP_IRQ		0x04</span>
<span class="cp">#define V_DATA_FLOW		0x20</span>
<span class="cm">/* A_SUBCH_CFG */</span>
<span class="cp">#define V_BIT_CNT		0x01</span>
<span class="cp">#define V_START_BIT		0x08</span>
<span class="cp">#define V_LOOP_FIFO		0x40</span>
<span class="cp">#define V_INV_DATA		0x80</span>
<span class="cm">/* A_CHANNEL */</span>
<span class="cp">#define V_CH_DIR0		0x01</span>
<span class="cp">#define V_CH_NUM0		0x02</span>
<span class="cm">/* A_FIFO_SEQ */</span>
<span class="cp">#define V_NEXT_FIFO_DIR		0x01</span>
<span class="cp">#define V_NEXT_FIFO_NUM		0x02</span>
<span class="cp">#define V_SEQ_END		0x40</span>

<span class="cm">/* chapter 4: FIFO handling and HDLC controller */</span>
<span class="cm">/* R_INC_RES_FIFO */</span>
<span class="cp">#define V_INC_F			0x01</span>
<span class="cp">#define V_RES_F			0x02</span>
<span class="cp">#define V_RES_LOST		0x04</span>

<span class="cm">/* chapter 5: S/T interface */</span>
<span class="cm">/* R_SCI_MSK */</span>
<span class="cp">#define V_SCI_MSK_ST0		0x01</span>
<span class="cp">#define V_SCI_MSK_ST1		0x02</span>
<span class="cp">#define V_SCI_MSK_ST2		0x04</span>
<span class="cp">#define V_SCI_MSK_ST3		0x08</span>
<span class="cp">#define V_SCI_MSK_ST4		0x10</span>
<span class="cp">#define V_SCI_MSK_ST5		0x20</span>
<span class="cp">#define V_SCI_MSK_ST6		0x40</span>
<span class="cp">#define V_SCI_MSK_ST7		0x80</span>
<span class="cm">/* R_ST_SEL */</span>
<span class="cp">#define V_ST_SEL		0x01</span>
<span class="cp">#define V_MULT_ST		0x08</span>
<span class="cm">/* R_ST_SYNC */</span>
<span class="cp">#define V_SYNC_SEL		0x01</span>
<span class="cp">#define V_AUTO_SYNC		0x08</span>
<span class="cm">/* A_ST_WR_STA */</span>
<span class="cp">#define V_ST_SET_STA		0x01</span>
<span class="cp">#define V_ST_LD_STA		0x10</span>
<span class="cp">#define V_ST_ACT		0x20</span>
<span class="cp">#define V_SET_G2_G3		0x80</span>
<span class="cm">/* A_ST_CTRL0 */</span>
<span class="cp">#define V_B1_EN			0x01</span>
<span class="cp">#define V_B2_EN			0x02</span>
<span class="cp">#define V_ST_MD			0x04</span>
<span class="cp">#define V_D_PRIO		0x08</span>
<span class="cp">#define V_SQ_EN			0x10</span>
<span class="cp">#define V_96KHZ			0x20</span>
<span class="cp">#define V_TX_LI			0x40</span>
<span class="cp">#define V_ST_STOP		0x80</span>
<span class="cm">/* A_ST_CTRL1 */</span>
<span class="cp">#define V_G2_G3_EN		0x01</span>
<span class="cp">#define V_D_HI			0x04</span>
<span class="cp">#define V_E_IGNO		0x08</span>
<span class="cp">#define V_E_LO			0x10</span>
<span class="cp">#define V_B12_SWAP		0x80</span>
<span class="cm">/* A_ST_CTRL2 */</span>
<span class="cp">#define V_B1_RX_EN		0x01</span>
<span class="cp">#define V_B2_RX_EN		0x02</span>
<span class="cp">#define V_ST_TRIS		0x40</span>
<span class="cm">/* A_ST_CLK_DLY */</span>
<span class="cp">#define V_ST_CK_DLY		0x01</span>
<span class="cp">#define V_ST_SMPL		0x10</span>
<span class="cm">/* A_ST_D_TX */</span>
<span class="cp">#define V_ST_D_TX		0x40</span>
<span class="cm">/* R_IRQ_STATECH */</span>
<span class="cp">#define V_SCI_ST0		0x01</span>
<span class="cp">#define V_SCI_ST1		0x02</span>
<span class="cp">#define V_SCI_ST2		0x04</span>
<span class="cp">#define V_SCI_ST3		0x08</span>
<span class="cp">#define V_SCI_ST4		0x10</span>
<span class="cp">#define V_SCI_ST5		0x20</span>
<span class="cp">#define V_SCI_ST6		0x40</span>
<span class="cp">#define V_SCI_ST7		0x80</span>
<span class="cm">/* A_ST_RD_STA */</span>
<span class="cp">#define V_ST_STA		0x01</span>
<span class="cp">#define V_FR_SYNC_ST		0x10</span>
<span class="cp">#define V_TI2_EXP		0x20</span>
<span class="cp">#define V_INFO0			0x40</span>
<span class="cp">#define V_G2_G3			0x80</span>
<span class="cm">/* A_ST_SQ_RD */</span>
<span class="cp">#define V_ST_SQ			0x01</span>
<span class="cp">#define V_MF_RX_RDY		0x10</span>
<span class="cp">#define V_MF_TX_RDY		0x80</span>
<span class="cm">/* A_ST_D_RX */</span>
<span class="cp">#define V_ST_D_RX		0x40</span>
<span class="cm">/* A_ST_E_RX */</span>
<span class="cp">#define V_ST_E_RX		0x40</span>

<span class="cm">/* chapter 5: E1 interface */</span>
<span class="cm">/* R_E1_WR_STA */</span>
<span class="cm">/* R_E1_RD_STA */</span>
<span class="cp">#define V_E1_SET_STA		0x01</span>
<span class="cp">#define V_E1_LD_STA		0x10</span>
<span class="cm">/* R_RX0 */</span>
<span class="cp">#define V_RX_CODE		0x01</span>
<span class="cp">#define V_RX_FBAUD		0x04</span>
<span class="cp">#define V_RX_CMI		0x08</span>
<span class="cp">#define V_RX_INV_CMI		0x10</span>
<span class="cp">#define V_RX_INV_CLK		0x20</span>
<span class="cp">#define V_RX_INV_DATA		0x40</span>
<span class="cp">#define V_AIS_ITU		0x80</span>
<span class="cm">/* R_RX_FR0 */</span>
<span class="cp">#define V_NO_INSYNC		0x01</span>
<span class="cp">#define V_AUTO_RESYNC		0x02</span>
<span class="cp">#define V_AUTO_RECO		0x04</span>
<span class="cp">#define V_SWORD_COND		0x08</span>
<span class="cp">#define V_SYNC_LOSS		0x10</span>
<span class="cp">#define V_XCRC_SYNC		0x20</span>
<span class="cp">#define V_MF_RESYNC		0x40</span>
<span class="cp">#define V_RESYNC		0x80</span>
<span class="cm">/* R_RX_FR1 */</span>
<span class="cp">#define V_RX_MF			0x01</span>
<span class="cp">#define V_RX_MF_SYNC		0x02</span>
<span class="cp">#define V_RX_SL0_RAM		0x04</span>
<span class="cp">#define V_ERR_SIM		0x20</span>
<span class="cp">#define V_RES_NMF		0x40</span>
<span class="cm">/* R_TX0 */</span>
<span class="cp">#define V_TX_CODE		0x01</span>
<span class="cp">#define V_TX_FBAUD		0x04</span>
<span class="cp">#define V_TX_CMI_CODE		0x08</span>
<span class="cp">#define V_TX_INV_CMI_CODE	0x10</span>
<span class="cp">#define V_TX_INV_CLK		0x20</span>
<span class="cp">#define V_TX_INV_DATA		0x40</span>
<span class="cp">#define V_OUT_EN		0x80</span>
<span class="cm">/* R_TX1 */</span>
<span class="cp">#define V_INV_CLK		0x01</span>
<span class="cp">#define V_EXCHG_DATA_LI		0x02</span>
<span class="cp">#define V_AIS_OUT		0x04</span>
<span class="cp">#define V_ATX			0x20</span>
<span class="cp">#define V_NTRI			0x40</span>
<span class="cp">#define V_AUTO_ERR_RES		0x80</span>
<span class="cm">/* R_TX_FR0 */</span>
<span class="cp">#define V_TRP_FAS		0x01</span>
<span class="cp">#define V_TRP_NFAS		0x02</span>
<span class="cp">#define V_TRP_RAL		0x04</span>
<span class="cp">#define V_TRP_SA		0x08</span>
<span class="cm">/* R_TX_FR1 */</span>
<span class="cp">#define V_TX_FAS		0x01</span>
<span class="cp">#define V_TX_NFAS		0x02</span>
<span class="cp">#define V_TX_RAL		0x04</span>
<span class="cp">#define V_TX_SA			0x08</span>
<span class="cm">/* R_TX_FR2 */</span>
<span class="cp">#define V_TX_MF			0x01</span>
<span class="cp">#define V_TRP_SL0		0x02</span>
<span class="cp">#define V_TX_SL0_RAM		0x04</span>
<span class="cp">#define V_TX_E			0x10</span>
<span class="cp">#define V_NEG_E			0x20</span>
<span class="cp">#define V_XS12_ON		0x40</span>
<span class="cp">#define V_XS15_ON		0x80</span>
<span class="cm">/* R_RX_OFF */</span>
<span class="cp">#define V_RX_SZ			0x01</span>
<span class="cp">#define V_RX_INIT		0x04</span>
<span class="cm">/* R_SYNC_OUT */</span>
<span class="cp">#define V_SYNC_E1_RX		0x01</span>
<span class="cp">#define V_IPATS0		0x20</span>
<span class="cp">#define V_IPATS1		0x40</span>
<span class="cp">#define V_IPATS2		0x80</span>
<span class="cm">/* R_TX_OFF */</span>
<span class="cp">#define V_TX_SZ			0x01</span>
<span class="cp">#define V_TX_INIT		0x04</span>
<span class="cm">/* R_SYNC_CTRL */</span>
<span class="cp">#define V_EXT_CLK_SYNC		0x01</span>
<span class="cp">#define V_SYNC_OFFS		0x02</span>
<span class="cp">#define V_PCM_SYNC		0x04</span>
<span class="cp">#define V_NEG_CLK		0x08</span>
<span class="cp">#define V_HCLK			0x10</span>
<span class="cm">/*</span>
<span class="cm">  #define V_JATT_AUTO_DEL		0x20</span>
<span class="cm">  #define V_JATT_AUTO		0x40</span>
<span class="cm">*/</span>
<span class="cp">#define V_JATT_OFF		0x80</span>
<span class="cm">/* R_STATE */</span>
<span class="cp">#define V_E1_STA		0x01</span>
<span class="cp">#define V_ALT_FR_RX		0x40</span>
<span class="cp">#define V_ALT_FR_TX		0x80</span>
<span class="cm">/* R_SYNC_STA */</span>
<span class="cp">#define V_RX_STA		0x01</span>
<span class="cp">#define V_FR_SYNC_E1		0x04</span>
<span class="cp">#define V_SIG_LOS		0x08</span>
<span class="cp">#define V_MFA_STA		0x10</span>
<span class="cp">#define V_AIS			0x40</span>
<span class="cp">#define V_NO_MF_SYNC		0x80</span>
<span class="cm">/* R_RX_SL0_0 */</span>
<span class="cp">#define V_SI_FAS		0x01</span>
<span class="cp">#define V_SI_NFAS		0x02</span>
<span class="cp">#define V_A			0x04</span>
<span class="cp">#define V_CRC_OK		0x08</span>
<span class="cp">#define V_TX_E1			0x10</span>
<span class="cp">#define V_TX_E2			0x20</span>
<span class="cp">#define V_RX_E1			0x40</span>
<span class="cp">#define V_RX_E2			0x80</span>
<span class="cm">/* R_SLIP */</span>
<span class="cp">#define V_SLIP_RX		0x01</span>
<span class="cp">#define V_FOSLIP_RX		0x08</span>
<span class="cp">#define V_SLIP_TX		0x10</span>
<span class="cp">#define V_FOSLIP_TX		0x80</span>

<span class="cm">/* chapter 6: PCM interface */</span>
<span class="cm">/* R_PCM_MD0 */</span>
<span class="cp">#define V_PCM_MD		0x01</span>
<span class="cp">#define V_C4_POL		0x02</span>
<span class="cp">#define V_F0_NEG		0x04</span>
<span class="cp">#define V_F0_LEN		0x08</span>
<span class="cp">#define V_PCM_ADDR		0x10</span>
<span class="cm">/* R_SL_SEL0 */</span>
<span class="cp">#define V_SL_SEL0		0x01</span>
<span class="cp">#define V_SH_SEL0		0x80</span>
<span class="cm">/* R_SL_SEL1 */</span>
<span class="cp">#define V_SL_SEL1		0x01</span>
<span class="cp">#define V_SH_SEL1		0x80</span>
<span class="cm">/* R_SL_SEL2 */</span>
<span class="cp">#define V_SL_SEL2		0x01</span>
<span class="cp">#define V_SH_SEL2		0x80</span>
<span class="cm">/* R_SL_SEL3 */</span>
<span class="cp">#define V_SL_SEL3		0x01</span>
<span class="cp">#define V_SH_SEL3		0x80</span>
<span class="cm">/* R_SL_SEL4 */</span>
<span class="cp">#define V_SL_SEL4		0x01</span>
<span class="cp">#define V_SH_SEL4		0x80</span>
<span class="cm">/* R_SL_SEL5 */</span>
<span class="cp">#define V_SL_SEL5		0x01</span>
<span class="cp">#define V_SH_SEL5		0x80</span>
<span class="cm">/* R_SL_SEL6 */</span>
<span class="cp">#define V_SL_SEL6		0x01</span>
<span class="cp">#define V_SH_SEL6		0x80</span>
<span class="cm">/* R_SL_SEL7 */</span>
<span class="cp">#define V_SL_SEL7		0x01</span>
<span class="cp">#define V_SH_SEL7		0x80</span>
<span class="cm">/* R_PCM_MD1 */</span>
<span class="cp">#define V_ODEC_CON		0x01</span>
<span class="cp">#define V_PLL_ADJ		0x04</span>
<span class="cp">#define V_PCM_DR		0x10</span>
<span class="cp">#define V_PCM_LOOP		0x40</span>
<span class="cm">/* R_PCM_MD2 */</span>
<span class="cp">#define V_SYNC_PLL		0x02</span>
<span class="cp">#define V_SYNC_SRC		0x04</span>
<span class="cp">#define V_SYNC_OUT		0x08</span>
<span class="cp">#define V_ICR_FR_TIME		0x40</span>
<span class="cp">#define V_EN_PLL		0x80</span>

<span class="cm">/* chapter 7: pulse width modulation */</span>
<span class="cm">/* R_PWM_MD */</span>
<span class="cp">#define V_EXT_IRQ_EN		0x08</span>
<span class="cp">#define V_PWM0_MD		0x10</span>
<span class="cp">#define V_PWM1_MD		0x40</span>

<span class="cm">/* chapter 8: multiparty audio conferences */</span>
<span class="cm">/* R_CONF_EN */</span>
<span class="cp">#define V_CONF_EN		0x01</span>
<span class="cp">#define V_ULAW			0x80</span>
<span class="cm">/* A_CONF */</span>
<span class="cp">#define V_CONF_NUM		0x01</span>
<span class="cp">#define V_NOISE_SUPPR		0x08</span>
<span class="cp">#define V_ATT_LEV		0x20</span>
<span class="cp">#define V_CONF_SL		0x80</span>
<span class="cm">/* R_CONF_OFLOW */</span>
<span class="cp">#define V_CONF_OFLOW0		0x01</span>
<span class="cp">#define V_CONF_OFLOW1		0x02</span>
<span class="cp">#define V_CONF_OFLOW2		0x04</span>
<span class="cp">#define V_CONF_OFLOW3		0x08</span>
<span class="cp">#define V_CONF_OFLOW4		0x10</span>
<span class="cp">#define V_CONF_OFLOW5		0x20</span>
<span class="cp">#define V_CONF_OFLOW6		0x40</span>
<span class="cp">#define V_CONF_OFLOW7		0x80</span>

<span class="cm">/* chapter 9: DTMF contoller */</span>
<span class="cm">/* R_DTMF0 */</span>
<span class="cp">#define V_DTMF_EN		0x01</span>
<span class="cp">#define V_HARM_SEL		0x02</span>
<span class="cp">#define V_DTMF_RX_CH		0x04</span>
<span class="cp">#define V_DTMF_STOP		0x08</span>
<span class="cp">#define V_CHBL_SEL		0x10</span>
<span class="cp">#define V_RST_DTMF		0x40</span>
<span class="cp">#define V_ULAW_SEL		0x80</span>

<span class="cm">/* chapter 10: BERT */</span>
<span class="cm">/* R_BERT_WD_MD */</span>
<span class="cp">#define V_PAT_SEQ		0x01</span>
<span class="cp">#define V_BERT_ERR		0x08</span>
<span class="cp">#define V_AUTO_WD_RES		0x20</span>
<span class="cp">#define V_WD_RES		0x80</span>
<span class="cm">/* R_BERT_STA */</span>
<span class="cp">#define V_BERT_SYNC_SRC		0x01</span>
<span class="cp">#define V_BERT_SYNC		0x10</span>
<span class="cp">#define V_BERT_INV_DATA		0x20</span>

<span class="cm">/* chapter 11: auxiliary interface */</span>
<span class="cm">/* R_BRG_PCM_CFG */</span>
<span class="cp">#define V_BRG_EN		0x01</span>
<span class="cp">#define V_BRG_MD		0x02</span>
<span class="cp">#define V_PCM_CLK		0x20</span>
<span class="cp">#define V_ADDR_WRDLY		0x40</span>
<span class="cm">/* R_BRG_CTRL */</span>
<span class="cp">#define V_BRG_CS		0x01</span>
<span class="cp">#define V_BRG_ADDR		0x08</span>
<span class="cp">#define V_BRG_CS_SRC		0x80</span>
<span class="cm">/* R_BRG_MD */</span>
<span class="cp">#define V_BRG_MD0		0x01</span>
<span class="cp">#define V_BRG_MD1		0x02</span>
<span class="cp">#define V_BRG_MD2		0x04</span>
<span class="cp">#define V_BRG_MD3		0x08</span>
<span class="cp">#define V_BRG_MD4		0x10</span>
<span class="cp">#define V_BRG_MD5		0x20</span>
<span class="cp">#define V_BRG_MD6		0x40</span>
<span class="cp">#define V_BRG_MD7		0x80</span>
<span class="cm">/* R_BRG_TIM0 */</span>
<span class="cp">#define V_BRG_TIM0_IDLE		0x01</span>
<span class="cp">#define V_BRG_TIM0_CLK		0x10</span>
<span class="cm">/* R_BRG_TIM1 */</span>
<span class="cp">#define V_BRG_TIM1_IDLE		0x01</span>
<span class="cp">#define V_BRG_TIM1_CLK		0x10</span>
<span class="cm">/* R_BRG_TIM2 */</span>
<span class="cp">#define V_BRG_TIM2_IDLE		0x01</span>
<span class="cp">#define V_BRG_TIM2_CLK		0x10</span>
<span class="cm">/* R_BRG_TIM3 */</span>
<span class="cp">#define V_BRG_TIM3_IDLE		0x01</span>
<span class="cp">#define V_BRG_TIM3_CLK		0x10</span>
<span class="cm">/* R_BRG_TIM_SEL01 */</span>
<span class="cp">#define V_BRG_WR_SEL0		0x01</span>
<span class="cp">#define V_BRG_RD_SEL0		0x04</span>
<span class="cp">#define V_BRG_WR_SEL1		0x10</span>
<span class="cp">#define V_BRG_RD_SEL1		0x40</span>
<span class="cm">/* R_BRG_TIM_SEL23 */</span>
<span class="cp">#define V_BRG_WR_SEL2		0x01</span>
<span class="cp">#define V_BRG_RD_SEL2		0x04</span>
<span class="cp">#define V_BRG_WR_SEL3		0x10</span>
<span class="cp">#define V_BRG_RD_SEL3		0x40</span>
<span class="cm">/* R_BRG_TIM_SEL45 */</span>
<span class="cp">#define V_BRG_WR_SEL4		0x01</span>
<span class="cp">#define V_BRG_RD_SEL4		0x04</span>
<span class="cp">#define V_BRG_WR_SEL5		0x10</span>
<span class="cp">#define V_BRG_RD_SEL5		0x40</span>
<span class="cm">/* R_BRG_TIM_SEL67 */</span>
<span class="cp">#define V_BRG_WR_SEL6		0x01</span>
<span class="cp">#define V_BRG_RD_SEL6		0x04</span>
<span class="cp">#define V_BRG_WR_SEL7		0x10</span>
<span class="cp">#define V_BRG_RD_SEL7		0x40</span>

<span class="cm">/* chapter 12: clock, reset, interrupt, timer and watchdog */</span>
<span class="cm">/* R_IRQMSK_MISC */</span>
<span class="cp">#define V_STA_IRQMSK		0x01</span>
<span class="cp">#define V_TI_IRQMSK		0x02</span>
<span class="cp">#define V_PROC_IRQMSK		0x04</span>
<span class="cp">#define V_DTMF_IRQMSK		0x08</span>
<span class="cp">#define V_IRQ1S_MSK		0x10</span>
<span class="cp">#define V_SA6_IRQMSK		0x20</span>
<span class="cp">#define V_RX_EOMF_MSK		0x40</span>
<span class="cp">#define V_TX_EOMF_MSK		0x80</span>
<span class="cm">/* R_IRQ_CTRL */</span>
<span class="cp">#define V_FIFO_IRQ		0x01</span>
<span class="cp">#define V_GLOB_IRQ_EN		0x08</span>
<span class="cp">#define V_IRQ_POL		0x10</span>
<span class="cm">/* R_TI_WD */</span>
<span class="cp">#define V_EV_TS			0x01</span>
<span class="cp">#define V_WD_TS			0x10</span>
<span class="cm">/* A_IRQ_MSK */</span>
<span class="cp">#define V_IRQ			0x01</span>
<span class="cp">#define V_BERT_EN		0x02</span>
<span class="cp">#define V_MIX_IRQ		0x04</span>
<span class="cm">/* R_IRQ_OVIEW */</span>
<span class="cp">#define V_IRQ_FIFO_BL0		0x01</span>
<span class="cp">#define V_IRQ_FIFO_BL1		0x02</span>
<span class="cp">#define V_IRQ_FIFO_BL2		0x04</span>
<span class="cp">#define V_IRQ_FIFO_BL3		0x08</span>
<span class="cp">#define V_IRQ_FIFO_BL4		0x10</span>
<span class="cp">#define V_IRQ_FIFO_BL5		0x20</span>
<span class="cp">#define V_IRQ_FIFO_BL6		0x40</span>
<span class="cp">#define V_IRQ_FIFO_BL7		0x80</span>
<span class="cm">/* R_IRQ_MISC */</span>
<span class="cp">#define V_STA_IRQ		0x01</span>
<span class="cp">#define V_TI_IRQ		0x02</span>
<span class="cp">#define V_IRQ_PROC		0x04</span>
<span class="cp">#define V_DTMF_IRQ		0x08</span>
<span class="cp">#define V_IRQ1S			0x10</span>
<span class="cp">#define V_SA6_IRQ		0x20</span>
<span class="cp">#define V_RX_EOMF		0x40</span>
<span class="cp">#define V_TX_EOMF		0x80</span>
<span class="cm">/* R_STATUS */</span>
<span class="cp">#define V_BUSY			0x01</span>
<span class="cp">#define V_PROC			0x02</span>
<span class="cp">#define V_DTMF_STA		0x04</span>
<span class="cp">#define V_LOST_STA		0x08</span>
<span class="cp">#define V_SYNC_IN		0x10</span>
<span class="cp">#define V_EXT_IRQSTA		0x20</span>
<span class="cp">#define V_MISC_IRQSTA		0x40</span>
<span class="cp">#define V_FR_IRQSTA		0x80</span>
<span class="cm">/* R_IRQ_FIFO_BL0 */</span>
<span class="cp">#define V_IRQ_FIFO0_TX		0x01</span>
<span class="cp">#define V_IRQ_FIFO0_RX		0x02</span>
<span class="cp">#define V_IRQ_FIFO1_TX		0x04</span>
<span class="cp">#define V_IRQ_FIFO1_RX		0x08</span>
<span class="cp">#define V_IRQ_FIFO2_TX		0x10</span>
<span class="cp">#define V_IRQ_FIFO2_RX		0x20</span>
<span class="cp">#define V_IRQ_FIFO3_TX		0x40</span>
<span class="cp">#define V_IRQ_FIFO3_RX		0x80</span>
<span class="cm">/* R_IRQ_FIFO_BL1 */</span>
<span class="cp">#define V_IRQ_FIFO4_TX		0x01</span>
<span class="cp">#define V_IRQ_FIFO4_RX		0x02</span>
<span class="cp">#define V_IRQ_FIFO5_TX		0x04</span>
<span class="cp">#define V_IRQ_FIFO5_RX		0x08</span>
<span class="cp">#define V_IRQ_FIFO6_TX		0x10</span>
<span class="cp">#define V_IRQ_FIFO6_RX		0x20</span>
<span class="cp">#define V_IRQ_FIFO7_TX		0x40</span>
<span class="cp">#define V_IRQ_FIFO7_RX		0x80</span>
<span class="cm">/* R_IRQ_FIFO_BL2 */</span>
<span class="cp">#define V_IRQ_FIFO8_TX		0x01</span>
<span class="cp">#define V_IRQ_FIFO8_RX		0x02</span>
<span class="cp">#define V_IRQ_FIFO9_TX		0x04</span>
<span class="cp">#define V_IRQ_FIFO9_RX		0x08</span>
<span class="cp">#define V_IRQ_FIFO10_TX		0x10</span>
<span class="cp">#define V_IRQ_FIFO10_RX		0x20</span>
<span class="cp">#define V_IRQ_FIFO11_TX		0x40</span>
<span class="cp">#define V_IRQ_FIFO11_RX		0x80</span>
<span class="cm">/* R_IRQ_FIFO_BL3 */</span>
<span class="cp">#define V_IRQ_FIFO12_TX		0x01</span>
<span class="cp">#define V_IRQ_FIFO12_RX		0x02</span>
<span class="cp">#define V_IRQ_FIFO13_TX		0x04</span>
<span class="cp">#define V_IRQ_FIFO13_RX		0x08</span>
<span class="cp">#define V_IRQ_FIFO14_TX		0x10</span>
<span class="cp">#define V_IRQ_FIFO14_RX		0x20</span>
<span class="cp">#define V_IRQ_FIFO15_TX		0x40</span>
<span class="cp">#define V_IRQ_FIFO15_RX		0x80</span>
<span class="cm">/* R_IRQ_FIFO_BL4 */</span>
<span class="cp">#define V_IRQ_FIFO16_TX		0x01</span>
<span class="cp">#define V_IRQ_FIFO16_RX		0x02</span>
<span class="cp">#define V_IRQ_FIFO17_TX		0x04</span>
<span class="cp">#define V_IRQ_FIFO17_RX		0x08</span>
<span class="cp">#define V_IRQ_FIFO18_TX		0x10</span>
<span class="cp">#define V_IRQ_FIFO18_RX		0x20</span>
<span class="cp">#define V_IRQ_FIFO19_TX		0x40</span>
<span class="cp">#define V_IRQ_FIFO19_RX		0x80</span>
<span class="cm">/* R_IRQ_FIFO_BL5 */</span>
<span class="cp">#define V_IRQ_FIFO20_TX		0x01</span>
<span class="cp">#define V_IRQ_FIFO20_RX		0x02</span>
<span class="cp">#define V_IRQ_FIFO21_TX		0x04</span>
<span class="cp">#define V_IRQ_FIFO21_RX		0x08</span>
<span class="cp">#define V_IRQ_FIFO22_TX		0x10</span>
<span class="cp">#define V_IRQ_FIFO22_RX		0x20</span>
<span class="cp">#define V_IRQ_FIFO23_TX		0x40</span>
<span class="cp">#define V_IRQ_FIFO23_RX		0x80</span>
<span class="cm">/* R_IRQ_FIFO_BL6 */</span>
<span class="cp">#define V_IRQ_FIFO24_TX		0x01</span>
<span class="cp">#define V_IRQ_FIFO24_RX		0x02</span>
<span class="cp">#define V_IRQ_FIFO25_TX		0x04</span>
<span class="cp">#define V_IRQ_FIFO25_RX		0x08</span>
<span class="cp">#define V_IRQ_FIFO26_TX		0x10</span>
<span class="cp">#define V_IRQ_FIFO26_RX		0x20</span>
<span class="cp">#define V_IRQ_FIFO27_TX		0x40</span>
<span class="cp">#define V_IRQ_FIFO27_RX		0x80</span>
<span class="cm">/* R_IRQ_FIFO_BL7 */</span>
<span class="cp">#define V_IRQ_FIFO28_TX		0x01</span>
<span class="cp">#define V_IRQ_FIFO28_RX		0x02</span>
<span class="cp">#define V_IRQ_FIFO29_TX		0x04</span>
<span class="cp">#define V_IRQ_FIFO29_RX		0x08</span>
<span class="cp">#define V_IRQ_FIFO30_TX		0x10</span>
<span class="cp">#define V_IRQ_FIFO30_RX		0x20</span>
<span class="cp">#define V_IRQ_FIFO31_TX		0x40</span>
<span class="cp">#define V_IRQ_FIFO31_RX		0x80</span>

<span class="cm">/* chapter 13: general purpose I/O pins (GPIO) and input pins (GPI) */</span>
<span class="cm">/* R_GPIO_OUT0 */</span>
<span class="cp">#define V_GPIO_OUT0		0x01</span>
<span class="cp">#define V_GPIO_OUT1		0x02</span>
<span class="cp">#define V_GPIO_OUT2		0x04</span>
<span class="cp">#define V_GPIO_OUT3		0x08</span>
<span class="cp">#define V_GPIO_OUT4		0x10</span>
<span class="cp">#define V_GPIO_OUT5		0x20</span>
<span class="cp">#define V_GPIO_OUT6		0x40</span>
<span class="cp">#define V_GPIO_OUT7		0x80</span>
<span class="cm">/* R_GPIO_OUT1 */</span>
<span class="cp">#define V_GPIO_OUT8		0x01</span>
<span class="cp">#define V_GPIO_OUT9		0x02</span>
<span class="cp">#define V_GPIO_OUT10		0x04</span>
<span class="cp">#define V_GPIO_OUT11		0x08</span>
<span class="cp">#define V_GPIO_OUT12		0x10</span>
<span class="cp">#define V_GPIO_OUT13		0x20</span>
<span class="cp">#define V_GPIO_OUT14		0x40</span>
<span class="cp">#define V_GPIO_OUT15		0x80</span>
<span class="cm">/* R_GPIO_EN0 */</span>
<span class="cp">#define V_GPIO_EN0		0x01</span>
<span class="cp">#define V_GPIO_EN1		0x02</span>
<span class="cp">#define V_GPIO_EN2		0x04</span>
<span class="cp">#define V_GPIO_EN3		0x08</span>
<span class="cp">#define V_GPIO_EN4		0x10</span>
<span class="cp">#define V_GPIO_EN5		0x20</span>
<span class="cp">#define V_GPIO_EN6		0x40</span>
<span class="cp">#define V_GPIO_EN7		0x80</span>
<span class="cm">/* R_GPIO_EN1 */</span>
<span class="cp">#define V_GPIO_EN8		0x01</span>
<span class="cp">#define V_GPIO_EN9		0x02</span>
<span class="cp">#define V_GPIO_EN10		0x04</span>
<span class="cp">#define V_GPIO_EN11		0x08</span>
<span class="cp">#define V_GPIO_EN12		0x10</span>
<span class="cp">#define V_GPIO_EN13		0x20</span>
<span class="cp">#define V_GPIO_EN14		0x40</span>
<span class="cp">#define V_GPIO_EN15		0x80</span>
<span class="cm">/* R_GPIO_SEL */</span>
<span class="cp">#define V_GPIO_SEL0		0x01</span>
<span class="cp">#define V_GPIO_SEL1		0x02</span>
<span class="cp">#define V_GPIO_SEL2		0x04</span>
<span class="cp">#define V_GPIO_SEL3		0x08</span>
<span class="cp">#define V_GPIO_SEL4		0x10</span>
<span class="cp">#define V_GPIO_SEL5		0x20</span>
<span class="cp">#define V_GPIO_SEL6		0x40</span>
<span class="cp">#define V_GPIO_SEL7		0x80</span>
<span class="cm">/* R_GPIO_IN0 */</span>
<span class="cp">#define V_GPIO_IN0		0x01</span>
<span class="cp">#define V_GPIO_IN1		0x02</span>
<span class="cp">#define V_GPIO_IN2		0x04</span>
<span class="cp">#define V_GPIO_IN3		0x08</span>
<span class="cp">#define V_GPIO_IN4		0x10</span>
<span class="cp">#define V_GPIO_IN5		0x20</span>
<span class="cp">#define V_GPIO_IN6		0x40</span>
<span class="cp">#define V_GPIO_IN7		0x80</span>
<span class="cm">/* R_GPIO_IN1 */</span>
<span class="cp">#define V_GPIO_IN8		0x01</span>
<span class="cp">#define V_GPIO_IN9		0x02</span>
<span class="cp">#define V_GPIO_IN10		0x04</span>
<span class="cp">#define V_GPIO_IN11		0x08</span>
<span class="cp">#define V_GPIO_IN12		0x10</span>
<span class="cp">#define V_GPIO_IN13		0x20</span>
<span class="cp">#define V_GPIO_IN14		0x40</span>
<span class="cp">#define V_GPIO_IN15		0x80</span>
<span class="cm">/* R_GPI_IN0 */</span>
<span class="cp">#define V_GPI_IN0		0x01</span>
<span class="cp">#define V_GPI_IN1		0x02</span>
<span class="cp">#define V_GPI_IN2		0x04</span>
<span class="cp">#define V_GPI_IN3		0x08</span>
<span class="cp">#define V_GPI_IN4		0x10</span>
<span class="cp">#define V_GPI_IN5		0x20</span>
<span class="cp">#define V_GPI_IN6		0x40</span>
<span class="cp">#define V_GPI_IN7		0x80</span>
<span class="cm">/* R_GPI_IN1 */</span>
<span class="cp">#define V_GPI_IN8		0x01</span>
<span class="cp">#define V_GPI_IN9		0x02</span>
<span class="cp">#define V_GPI_IN10		0x04</span>
<span class="cp">#define V_GPI_IN11		0x08</span>
<span class="cp">#define V_GPI_IN12		0x10</span>
<span class="cp">#define V_GPI_IN13		0x20</span>
<span class="cp">#define V_GPI_IN14		0x40</span>
<span class="cp">#define V_GPI_IN15		0x80</span>
<span class="cm">/* R_GPI_IN2 */</span>
<span class="cp">#define V_GPI_IN16		0x01</span>
<span class="cp">#define V_GPI_IN17		0x02</span>
<span class="cp">#define V_GPI_IN18		0x04</span>
<span class="cp">#define V_GPI_IN19		0x08</span>
<span class="cp">#define V_GPI_IN20		0x10</span>
<span class="cp">#define V_GPI_IN21		0x20</span>
<span class="cp">#define V_GPI_IN22		0x40</span>
<span class="cp">#define V_GPI_IN23		0x80</span>
<span class="cm">/* R_GPI_IN3 */</span>
<span class="cp">#define V_GPI_IN24		0x01</span>
<span class="cp">#define V_GPI_IN25		0x02</span>
<span class="cp">#define V_GPI_IN26		0x04</span>
<span class="cp">#define V_GPI_IN27		0x08</span>
<span class="cp">#define V_GPI_IN28		0x10</span>
<span class="cp">#define V_GPI_IN29		0x20</span>
<span class="cp">#define V_GPI_IN30		0x40</span>
<span class="cp">#define V_GPI_IN31		0x80</span>

<span class="cm">/* map of all registers, used for debugging */</span>

<span class="cp">#ifdef HFC_REGISTER_DEBUG</span>
<span class="k">struct</span> <span class="n">hfc_register_names</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="n">u_char</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span> <span class="n">hfc_register_names</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* write registers */</span>
	<span class="p">{</span><span class="s">&quot;R_CIRM&quot;</span><span class="p">,</span>		<span class="mh">0x00</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_CTRL&quot;</span><span class="p">,</span>		<span class="mh">0x01</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_PCM_CFG &quot;</span><span class="p">,</span>	<span class="mh">0x02</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RAM_ADDR0&quot;</span><span class="p">,</span>		<span class="mh">0x08</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RAM_ADDR1&quot;</span><span class="p">,</span>		<span class="mh">0x09</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RAM_ADDR2&quot;</span><span class="p">,</span>		<span class="mh">0x0A</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_FIRST_FIFO&quot;</span><span class="p">,</span>	<span class="mh">0x0B</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RAM_SZ&quot;</span><span class="p">,</span>		<span class="mh">0x0C</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_FIFO_MD&quot;</span><span class="p">,</span>		<span class="mh">0x0D</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_INC_RES_FIFO&quot;</span><span class="p">,</span>	<span class="mh">0x0E</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_FIFO / R_FSM_IDX&quot;</span><span class="p">,</span>	<span class="mh">0x0F</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_SLOT&quot;</span><span class="p">,</span>		<span class="mh">0x10</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQMSK_MISC&quot;</span><span class="p">,</span>	<span class="mh">0x11</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_SCI_MSK&quot;</span><span class="p">,</span>		<span class="mh">0x12</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_CTRL&quot;</span><span class="p">,</span>		<span class="mh">0x13</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_PCM_MD0&quot;</span><span class="p">,</span>		<span class="mh">0x14</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_0x15&quot;</span><span class="p">,</span>		<span class="mh">0x15</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_ST_SEL&quot;</span><span class="p">,</span>		<span class="mh">0x16</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_ST_SYNC&quot;</span><span class="p">,</span>		<span class="mh">0x17</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_CONF_EN&quot;</span><span class="p">,</span>		<span class="mh">0x18</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_TI_WD&quot;</span><span class="p">,</span>		<span class="mh">0x1A</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BERT_WD_MD&quot;</span><span class="p">,</span>	<span class="mh">0x1B</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_DTMF&quot;</span><span class="p">,</span>		<span class="mh">0x1C</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_DTMF_N&quot;</span><span class="p">,</span>		<span class="mh">0x1D</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_E1_XX_STA&quot;</span><span class="p">,</span>		<span class="mh">0x20</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_LOS0&quot;</span><span class="p">,</span>		<span class="mh">0x22</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_LOS1&quot;</span><span class="p">,</span>		<span class="mh">0x23</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RX0&quot;</span><span class="p">,</span>		<span class="mh">0x24</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RX_FR0&quot;</span><span class="p">,</span>		<span class="mh">0x25</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RX_FR1&quot;</span><span class="p">,</span>		<span class="mh">0x26</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_TX0&quot;</span><span class="p">,</span>		<span class="mh">0x28</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_TX1&quot;</span><span class="p">,</span>		<span class="mh">0x29</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_TX_FR0&quot;</span><span class="p">,</span>		<span class="mh">0x2C</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_TX_FR1&quot;</span><span class="p">,</span>		<span class="mh">0x2D</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_TX_FR2&quot;</span><span class="p">,</span>		<span class="mh">0x2E</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_JATT_ATT&quot;</span><span class="p">,</span>		<span class="mh">0x2F</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_xx_STA/R_RX_OFF&quot;</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_CTRL0/R_SYNC_OUT&quot;</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_CTRL1&quot;</span><span class="p">,</span>		<span class="mh">0x32</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_CTRL2&quot;</span><span class="p">,</span>		<span class="mh">0x33</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_SQ_WR&quot;</span><span class="p">,</span>		<span class="mh">0x34</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_TX_OFF&quot;</span><span class="p">,</span>		<span class="mh">0x34</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_SYNC_CTRL&quot;</span><span class="p">,</span>		<span class="mh">0x35</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_CLK_DLY&quot;</span><span class="p">,</span>	<span class="mh">0x37</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_PWM0&quot;</span><span class="p">,</span>		<span class="mh">0x38</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_PWM1&quot;</span><span class="p">,</span>		<span class="mh">0x39</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_B1_TX&quot;</span><span class="p">,</span>		<span class="mh">0x3C</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_B2_TX&quot;</span><span class="p">,</span>		<span class="mh">0x3D</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_D_TX&quot;</span><span class="p">,</span>		<span class="mh">0x3E</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPIO_OUT0&quot;</span><span class="p">,</span>		<span class="mh">0x40</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPIO_OUT1&quot;</span><span class="p">,</span>		<span class="mh">0x41</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPIO_EN0&quot;</span><span class="p">,</span>		<span class="mh">0x42</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPIO_EN1&quot;</span><span class="p">,</span>		<span class="mh">0x43</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPIO_SEL&quot;</span><span class="p">,</span>		<span class="mh">0x44</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_CTRL&quot;</span><span class="p">,</span>		<span class="mh">0x45</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_PWM_MD&quot;</span><span class="p">,</span>		<span class="mh">0x46</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_MD&quot;</span><span class="p">,</span>		<span class="mh">0x47</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_TIM0&quot;</span><span class="p">,</span>		<span class="mh">0x48</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_TIM1&quot;</span><span class="p">,</span>		<span class="mh">0x49</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_TIM2&quot;</span><span class="p">,</span>		<span class="mh">0x4A</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_TIM3&quot;</span><span class="p">,</span>		<span class="mh">0x4B</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_TIM_SEL01&quot;</span><span class="p">,</span>	<span class="mh">0x4C</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_TIM_SEL23&quot;</span><span class="p">,</span>	<span class="mh">0x4D</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_TIM_SEL45&quot;</span><span class="p">,</span>	<span class="mh">0x4E</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BRG_TIM_SEL67&quot;</span><span class="p">,</span>	<span class="mh">0x4F</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_FIFO_DATA0-2&quot;</span><span class="p">,</span>	<span class="mh">0x80</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_FIFO_DATA0-2_NOINC&quot;</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RAM_DATA&quot;</span><span class="p">,</span>		<span class="mh">0xC0</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_SL_CFG&quot;</span><span class="p">,</span>		<span class="mh">0xD0</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_CONF&quot;</span><span class="p">,</span>		<span class="mh">0xD1</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_CH_MSK&quot;</span><span class="p">,</span>		<span class="mh">0xF4</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_CON_HDLC&quot;</span><span class="p">,</span>		<span class="mh">0xFA</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_SUBCH_CFG&quot;</span><span class="p">,</span>		<span class="mh">0xFB</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_CHANNEL&quot;</span><span class="p">,</span>		<span class="mh">0xFC</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_FIFO_SEQ&quot;</span><span class="p">,</span>		<span class="mh">0xFD</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_IRQ_MSK&quot;</span><span class="p">,</span>		<span class="mh">0xFF</span><span class="p">},</span>
	<span class="p">{</span><span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>

	<span class="cm">/* read registers */</span>
	<span class="p">{</span><span class="s">&quot;A_Z1&quot;</span><span class="p">,</span>		<span class="mh">0x04</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_Z1H&quot;</span><span class="p">,</span>		<span class="mh">0x05</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_Z2&quot;</span><span class="p">,</span>		<span class="mh">0x06</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_Z2H&quot;</span><span class="p">,</span>		<span class="mh">0x07</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_F1&quot;</span><span class="p">,</span>		<span class="mh">0x0C</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_F2&quot;</span><span class="p">,</span>		<span class="mh">0x0D</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_OVIEW&quot;</span><span class="p">,</span>		<span class="mh">0x10</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_MISC&quot;</span><span class="p">,</span>		<span class="mh">0x11</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_STATECH&quot;</span><span class="p">,</span>	<span class="mh">0x12</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_CONF_OFLOW&quot;</span><span class="p">,</span>	<span class="mh">0x14</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RAM_USE&quot;</span><span class="p">,</span>		<span class="mh">0x15</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_CHIP_ID&quot;</span><span class="p">,</span>		<span class="mh">0x16</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BERT_STA&quot;</span><span class="p">,</span>		<span class="mh">0x17</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_F0_CNTL&quot;</span><span class="p">,</span>		<span class="mh">0x18</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_F0_CNTH&quot;</span><span class="p">,</span>		<span class="mh">0x19</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BERT_ECL&quot;</span><span class="p">,</span>		<span class="mh">0x1A</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_BERT_ECH&quot;</span><span class="p">,</span>		<span class="mh">0x1B</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_STATUS&quot;</span><span class="p">,</span>		<span class="mh">0x1C</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_CHIP_RV&quot;</span><span class="p">,</span>		<span class="mh">0x1F</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_STATE&quot;</span><span class="p">,</span>		<span class="mh">0x20</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_SYNC_STA&quot;</span><span class="p">,</span>		<span class="mh">0x24</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RX_SL0_0&quot;</span><span class="p">,</span>		<span class="mh">0x25</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RX_SL0_1&quot;</span><span class="p">,</span>		<span class="mh">0x26</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RX_SL0_2&quot;</span><span class="p">,</span>		<span class="mh">0x27</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_JATT_DIR&quot;</span><span class="p">,</span>		<span class="mh">0x2b</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_SLIP&quot;</span><span class="p">,</span>		<span class="mh">0x2c</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_RD_STA&quot;</span><span class="p">,</span>		<span class="mh">0x30</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_FAS_ECL&quot;</span><span class="p">,</span>		<span class="mh">0x30</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_FAS_ECH&quot;</span><span class="p">,</span>		<span class="mh">0x31</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_VIO_ECL&quot;</span><span class="p">,</span>		<span class="mh">0x32</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_VIO_ECH&quot;</span><span class="p">,</span>		<span class="mh">0x33</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_CRC_ECL / A_ST_SQ_RD&quot;</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_CRC_ECH&quot;</span><span class="p">,</span>		<span class="mh">0x35</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_E_ECL&quot;</span><span class="p">,</span>		<span class="mh">0x36</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_E_ECH&quot;</span><span class="p">,</span>		<span class="mh">0x37</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_SA6_SA13_ECL&quot;</span><span class="p">,</span>	<span class="mh">0x38</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_SA6_SA13_ECH&quot;</span><span class="p">,</span>	<span class="mh">0x39</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_SA6_SA23_ECL&quot;</span><span class="p">,</span>	<span class="mh">0x3A</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_SA6_SA23_ECH&quot;</span><span class="p">,</span>	<span class="mh">0x3B</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_B1_RX&quot;</span><span class="p">,</span>		<span class="mh">0x3C</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_B2_RX&quot;</span><span class="p">,</span>		<span class="mh">0x3D</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_D_RX&quot;</span><span class="p">,</span>		<span class="mh">0x3E</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_ST_E_RX&quot;</span><span class="p">,</span>		<span class="mh">0x3F</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPIO_IN0&quot;</span><span class="p">,</span>		<span class="mh">0x40</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPIO_IN1&quot;</span><span class="p">,</span>		<span class="mh">0x41</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPI_IN0&quot;</span><span class="p">,</span>		<span class="mh">0x44</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPI_IN1&quot;</span><span class="p">,</span>		<span class="mh">0x45</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPI_IN2&quot;</span><span class="p">,</span>		<span class="mh">0x46</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_GPI_IN3&quot;</span><span class="p">,</span>		<span class="mh">0x47</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_FIFO_DATA0-2&quot;</span><span class="p">,</span>	<span class="mh">0x80</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;A_FIFO_DATA0-2_NOINC&quot;</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_INT_DATA&quot;</span><span class="p">,</span>		<span class="mh">0x88</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_RAM_DATA&quot;</span><span class="p">,</span>		<span class="mh">0xC0</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_FIFO_BL0&quot;</span><span class="p">,</span>	<span class="mh">0xC8</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_FIFO_BL1&quot;</span><span class="p">,</span>	<span class="mh">0xC9</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_FIFO_BL2&quot;</span><span class="p">,</span>	<span class="mh">0xCA</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_FIFO_BL3&quot;</span><span class="p">,</span>	<span class="mh">0xCB</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_FIFO_BL4&quot;</span><span class="p">,</span>	<span class="mh">0xCC</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_FIFO_BL5&quot;</span><span class="p">,</span>	<span class="mh">0xCD</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_FIFO_BL6&quot;</span><span class="p">,</span>	<span class="mh">0xCE</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;R_IRQ_FIFO_BL7&quot;</span><span class="p">,</span>	<span class="mh">0xCF</span><span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* HFC_REGISTER_DEBUG */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
