// [Asm] pre_assigned_registers: Insn(iref=%3) -> v6, Self(fref=f0) -> v0, BlockParam(bref=b3, bpref=$b.0) -> v9, Insn(iref=%2) -> v5, Mem(fref=f0, mref=m0) -> v2, Insn(iref=%1) -> v4, Insn(iref=%6) -> v10, Insn(iref=%5) -> v8, Insn(iref=%0) -> v3, Insn(iref=%4) -> v7
// [Asm] skipping Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=3)])
// [Asm] defs: [v17]
// [Asm] live_set: [v17]
// [Asm] move_origin: []
// [Asm] defined: v17 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v9]
// [Asm] move_origin: [v17]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [v9]
// [Asm] move_origin: []
// [Asm] defs: [v6]
// [Asm] live_set: [v6]
// [Asm] move_origin: []
// [Asm] defined: v6 is X
// [Asm] defs: [v14]
// [Asm] live_set: [v14, v6]
// [Asm] move_origin: []
// [Asm] defined: v14 is X
// [Asm] defs: [v7]
// [Asm] live_set: [v7]
// [Asm] move_origin: []
// [Asm] defined: v7 is X
// [Asm] defs: [v12]
// [Asm] live_set: [v12, v7]
// [Asm] move_origin: []
// [Asm] defined: v12 is X
// [Asm] defs: [v8]
// [Asm] live_set: [v8]
// [Asm] move_origin: []
// [Asm] defined: v8 is X
// [Asm] defs: [v9]
// [Asm] live_set: [v9]
// [Asm] move_origin: [v8]
// [Asm] defined: v9 is X
// [Asm] defs: []
// [Asm] live_set: [s11]
// [Asm] move_origin: []
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defined: v2 is X
// [Asm] defs: [s11]
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defined: s11 is X
// [Asm] defs: [v21]
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defined: v21 is X
// [Asm] defs: []
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v21, v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [v4]
// [Asm] live_set: [v4, v2]
// [Asm] move_origin: []
// [Asm] defined: v4 is X
// [Asm] defs: [v18]
// [Asm] live_set: [v4, v18, v2]
// [Asm] move_origin: []
// [Asm] defined: v18 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: [v9]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v9]
// [Asm] defined: a0 is X
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v10]
// [Asm] live_set: [v10]
// [Asm] move_origin: [a0]
// [Asm] defined: v10 is X
// [Asm] defs: []
// [Asm] live_set: [v10]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v10]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] subst   addi v2, s11, -40 ->   addi a0, s11, -40
// [Asm] subst   andi s11, v2, -8 ->   andi s11, a0, -8
// [Asm] subst   li v21, 3 ->   li a1, 3
// [Asm] subst   sw v21, 0(v2) ->   sw a1, 0(a0)
// [Asm] subst   sw v21, 4(v2) ->   sw a1, 4(a0)
// [Asm] subst   sw v21, 8(v2) ->   sw a1, 8(a0)
// [Asm] subst   sw v21, 12(v2) ->   sw a1, 12(a0)
// [Asm] subst   sw v21, 16(v2) ->   sw a1, 16(a0)
// [Asm] subst   sw v21, 20(v2) ->   sw a1, 20(a0)
// [Asm] subst   sw v21, 24(v2) ->   sw a1, 24(a0)
// [Asm] subst   sw v21, 28(v2) ->   sw a1, 28(a0)
// [Asm] subst   sw v21, 32(v2) ->   sw a1, 32(a0)
// [Asm] subst   sw v21, 36(v2) ->   sw a1, 36(a0)
// [Asm] subst   lw v4, 0(v2) ->   lw a1, 0(a0)
// [Asm] subst   li v18, 3 ->   li a2, 3
// [Asm] subst   bne v4, v18, .main1.15_2 ->   bne a1, a2, .main1.15_2
// [Asm] subst   lw v6, 4(v2) ->   lw a0, 4(a0)
// [Asm] subst   li v14, 12345 ->   li a1, 12345
// [Asm] subst   add v7, v14, v6 ->   add a0, a1, a0
// [Asm] subst   li v12, 67890 ->   li a1, 67890
// [Asm] subst   add v8, v7, v12 ->   add a0, a0, a1
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   ret ->   ret
// [Asm] subst   li v17, 7 ->   li a0, 7
// [Asm] subst   j .main1.15_3 ->   j .main1.15_3
// [Asm] pre_assigned_registers: Self(fref=f2) -> v0, Insn(iref=%0) -> v2
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] defs: [t0, t1, t2, t3, t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, ft0, ft1, ft2, ft3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move_origin: [a0]
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] move_origin: []
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move_origin: [v2]
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] move_origin: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] move_origin: []
// [Asm] subst   call main1.15 ->   call main1.15
// [Asm] subst   ret ->   ret
// [Asm] before colored: # leaf false
// [Asm] T$start:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v2], uses: [a0, v2], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: []
// [Asm] # block parameters: []
// [Asm] .T$start_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   call main1.15  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, s0, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, s0, ra, s11, a0], upward_exposed: [s0, ra, s11], params_defs: []
// [Asm] # live_in: [s0, ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -32  # live: [s0, ra, s11]
// [Asm]   sd ra, 0(sp)  # live: [s0, s11]
// [Asm]   sd s0, 8(sp)  # live: [s11]
// [Asm]   sd s11, 16(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   mv s0, sp  # live: [s0]
// [Asm]   la sp, large_stack_end  # live: [s0]
// [Asm]   call T$start  # live: [s0, a0]
// [Asm]   mv sp, s0  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s0, 8(sp)  # live: [a0]
// [Asm]   ld s11, 16(sp)  # live: [a0]
// [Asm]   addi sp, sp, 32  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] main1.15:
// [Asm] # block info: defs: [v4, s11, v21, v18, v2], uses: [v4, s11, v21, v18, v2], upward_exposed: [s11], params_defs: []
// [Asm] # live_in: [s11], live_out: [v2]
// [Asm] # block parameters: []
// [Asm] .main1.15_0:
// [Asm]   # save_ctx1  # live: [s11]
// [Asm]   addi v2, s11, -40  # live: [v2]
// [Asm]   andi s11, v2, -8  # live: [v2]
// [Asm]   li v21, 3  # live: [v21, v2]
// [Asm]   sw v21, 0(v2)  # live: [v21, v2]
// [Asm]   sw v21, 4(v2)  # live: [v21, v2]
// [Asm]   sw v21, 8(v2)  # live: [v21, v2]
// [Asm]   sw v21, 12(v2)  # live: [v21, v2]
// [Asm]   sw v21, 16(v2)  # live: [v21, v2]
// [Asm]   sw v21, 20(v2)  # live: [v21, v2]
// [Asm]   sw v21, 24(v2)  # live: [v21, v2]
// [Asm]   sw v21, 28(v2)  # live: [v21, v2]
// [Asm]   sw v21, 32(v2)  # live: [v21, v2]
// [Asm]   sw v21, 36(v2)  # live: [v2]
// [Asm]   lw v4, 0(v2)  # live: [v4, v2]
// [Asm] # control
// [Asm]   li v18, 3  # live: [v4, v18, v2]
// [Asm]   bne v4, v18, .main1.15_2  # live: [v2]
// [Asm] 
// [Asm] # block info: defs: [v8, v6, v14, v12, v9, v7], uses: [v7, v8, v14, v6, v12, v2], upward_exposed: [v2], params_defs: []
// [Asm] # live_in: [v2], live_out: [v9]
// [Asm] # block parameters: []
// [Asm] .main1.15_1:
// [Asm]   lw v6, 4(v2)  # live: [v6]
// [Asm]   li v14, 12345  # live: [v14, v6]
// [Asm]   add v7, v14, v6  # live: [v7]
// [Asm]   li v12, 67890  # live: [v12, v7]
// [Asm]   add v8, v7, v12  # live: [v8]
// [Asm] # control
// [Asm]   mv v9, v8  # live: [v9]
// [Asm] 
// [Asm] # block info: defs: [t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, v10, a5, fa4, a0, ft2, a2, a3, ft8, t3, a7, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [v10, v9, a0], upward_exposed: [v9], params_defs: [v9]
// [Asm] # live_in: [v9], live_out: []
// [Asm] # block parameters: [v9]
// [Asm] .main1.15_3:
// [Asm]   # save_ctx2  # live: [v9]
// [Asm]   mv a0, v9  # live: [a0]
// [Asm]   call minimbt_print_int  # live: [a0]
// [Asm]   mv v10, a0  # live: [v10]
// [Asm]   # restore_ctx2  # live: [v10]
// [Asm] # control
// [Asm]   mv a0, v10  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # block info: defs: [v17, v9], uses: [v17], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: [v9]
// [Asm] # block parameters: []
// [Asm] .main1.15_2:
// [Asm] # control
// [Asm]   li v17, 7  # live: [v17]
// [Asm]   mv v9, v17  # live: [v9]
// [Asm]   j .main1.15_3  # live: [v9]
// [Asm] 
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Knf] build_knf: LetRec({name: ("main", Var({val: Some(Unit)})), args: [], body: LetRec({name: ("f", Int), args: [], body: Int(12345)}, Let(("y", Var({val: Some(Array(Int))})), Array(Int(10), Int(3)), Let(("x", Var({val: Some(Int)})), Int(67890), App(Var("print_int"), [If(Eq(Get(Var("y"), Int(0)), Int(3)), Prim(Prim(App(Var("f"), []), Get(Var("y"), Int(1)), Add, kind=Some(Int)), Var("x"), Add, kind=Some(Int)), Int(7))]))))}, App(Var("main"), []))
// [Knf] build_knf: LetRec({name: ("f", Int), args: [], body: Int(12345)}, Let(("y", Var({val: Some(Array(Int))})), Array(Int(10), Int(3)), Let(("x", Var({val: Some(Int)})), Int(67890), App(Var("print_int"), [If(Eq(Get(Var("y"), Int(0)), Int(3)), Prim(Prim(App(Var("f"), []), Get(Var("y"), Int(1)), Add, kind=Some(Int)), Var("x"), Add, kind=Some(Int)), Int(7))]))))
// [Knf] build_knf: Int(12345)
// [Knf] build_knf: Let(("y", Var({val: Some(Array(Int))})), Array(Int(10), Int(3)), Let(("x", Var({val: Some(Int)})), Int(67890), App(Var("print_int"), [If(Eq(Get(Var("y"), Int(0)), Int(3)), Prim(Prim(App(Var("f"), []), Get(Var("y"), Int(1)), Add, kind=Some(Int)), Var("x"), Add, kind=Some(Int)), Int(7))])))
// [Knf] build_knf: Array(Int(10), Int(3))
// [Knf] build_knf: Int(10)
// [Knf] build_knf: Int(3)
// [Knf] build_knf: Let(("x", Var({val: Some(Int)})), Int(67890), App(Var("print_int"), [If(Eq(Get(Var("y"), Int(0)), Int(3)), Prim(Prim(App(Var("f"), []), Get(Var("y"), Int(1)), Add, kind=Some(Int)), Var("x"), Add, kind=Some(Int)), Int(7))]))
// [Knf] build_knf: Int(67890)
// [Knf] build_knf: App(Var("print_int"), [If(Eq(Get(Var("y"), Int(0)), Int(3)), Prim(Prim(App(Var("f"), []), Get(Var("y"), Int(1)), Add, kind=Some(Int)), Var("x"), Add, kind=Some(Int)), Int(7))])
// [Knf] build_knf: If(Eq(Get(Var("y"), Int(0)), Int(3)), Prim(Prim(App(Var("f"), []), Get(Var("y"), Int(1)), Add, kind=Some(Int)), Var("x"), Add, kind=Some(Int)), Int(7))
// [Knf] build_knf: Get(Var("y"), Int(0))
// [Knf] build_knf: Var("y")
// [Knf] build_knf: Int(0)
// [Knf] build_knf: Int(3)
// [Knf] build_knf: Prim(Prim(App(Var("f"), []), Get(Var("y"), Int(1)), Add, kind=Some(Int)), Var("x"), Add, kind=Some(Int))
// [Knf] build_knf: Prim(App(Var("f"), []), Get(Var("y"), Int(1)), Add, kind=Some(Int))
// [Knf] build_knf: App(Var("f"), [])
// [Knf] build_knf: Var("f")
// [Knf] build_knf: Get(Var("y"), Int(1))
// [Knf] build_knf: Var("y")
// [Knf] build_knf: Int(1)
// [Knf] build_knf: Var("x")
// [Knf] build_knf: Int(7)
// [Knf] build_knf: App(Var("main"), [])
// [Knf] build_knf: Var("main")
// [Main]   .option arch, +xtheadba, +xtheadfmemidx, +xtheadmemidx
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 1610612736
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 268435456
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl T$start
// [Main]   .type T$start, @function
// [Main] # leaf false
// [Main] T$start:
// [Main] .T$start_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   call main1.15
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -32
// [Main]   sd ra, 0(sp)
// [Main]   sd s0, 8(sp)
// [Main]   sd s11, 16(sp)
// [Main]   la s11, large_heap_end
// [Main]   mv s0, sp
// [Main]   la sp, large_stack_end
// [Main]   call T$start
// [Main]   mv sp, s0
// [Main]   ld ra, 0(sp)
// [Main]   ld s0, 8(sp)
// [Main]   ld s11, 16(sp)
// [Main]   addi sp, sp, 32
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main1.15
// [Main]   .type main1.15, @function
// [Main] # leaf false
// [Main] main1.15:
// [Main] .main1.15_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   addi a0, s11, -40
// [Main]   andi s11, a0, -8
// [Main]   li a1, 3
// [Main]   sw a1, 0(a0)
// [Main]   sw a1, 4(a0)
// [Main]   sw a1, 8(a0)
// [Main]   sw a1, 12(a0)
// [Main]   sw a1, 16(a0)
// [Main]   sw a1, 20(a0)
// [Main]   sw a1, 24(a0)
// [Main]   sw a1, 28(a0)
// [Main]   sw a1, 32(a0)
// [Main]   sw a1, 36(a0)
// [Main]   lw a1, 0(a0)
// [Main]   li a2, 3
// [Main]   bne a1, a2, .main1.15_2
// [Main] 
// [Main] .main1.15_1:
// [Main]   lw a0, 4(a0)
// [Main]   li a1, 12345
// [Main]   add a0, a1, a0
// [Main]   li a1, 67890
// [Main]   add a0, a0, a1
// [Main] 
// [Main] .main1.15_3:
// [Main]   call minimbt_print_int
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] .main1.15_2:
// [Main]   li a0, 7
// [Main]   j .main1.15_3
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Wasm] Lowering function main1.15
// [Wasm] Lowering insn ExtCall(ty=Unit, ext_f="minimbt_print_int", args=[BlockParam(bref=b3, bpref=$b.0)])
// [Wasm] Get Local name BlockParam(bref=b3, bpref=$b.0) -> $b3.$b.0
// [Wasm] Lowering control Return(args=[Insn(iref=%6)])
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f0, mref=m0), index=1, width=@32))
// [Wasm] Get Local name Mem(fref=f0, mref=m0) -> $f0.m0
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Int32(val=12345), Insn(iref=%3)])
// [Wasm] Get Local name Insn(iref=%3) -> $%3
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Lowering insn Op(ty=Int32, op=Add, args=[Insn(iref=%4), Int32(val=67890)])
// [Wasm] Get Local name Insn(iref=%4) -> $%4
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Lowering control Jump(target=b3, args=[Insn(iref=%5)])
// [Wasm] Get Local name Insn(iref=%5) -> $%5
// [Wasm] Get Local name BlockParam(bref=b3, bpref=$b.0) -> $b3.$b.0
// [Wasm] Lowering control Jump(target=b3, args=[Int32(val=7)])
// [Wasm] Get Local name BlockParam(bref=b3, bpref=$b.0) -> $b3.$b.0
// [Wasm] Lowering insn Alloc(ty=Array(elem=Int32), mref=m0, fills=[Init(val=Int32(val=3))])
// [Wasm] Get Local name Mem(fref=f0, mref=m0) -> $f0.m0
// [Wasm] Lowering insn Load(ty=Int32, ma=Field(ty=Int32, val=Mem(fref=f0, mref=m0), index=0, width=@32))
// [Wasm] Get Local name Mem(fref=f0, mref=m0) -> $f0.m0
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Lowering insn Op(ty=Bool, op=Eq, args=[Insn(iref=%1), Int32(val=3)])
// [Wasm] Get Local name Insn(iref=%1) -> $%1
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Lowering control Branch(cond=Insn(iref=%2), t=b1, t_args=[], f=b2, f_args=[])
// [Wasm] Get Local name Insn(iref=%2) -> $%2
// [Wasm] Local Mem(fref=f0, mref=m0) -> $f0.m0
// [Wasm] Local Insn(iref=%2) -> $%2
// [Wasm] Local Insn(iref=%1) -> $%1
// [Wasm] Local Insn(iref=%3) -> $%3
// [Wasm] Local Insn(iref=%5) -> $%5
// [Wasm] Local BlockParam(bref=b3, bpref=$b.0) -> $b3.$b.0
// [Wasm] Local Insn(iref=%4) -> $%4
// [Wasm] Lowered function main1.15 to wasm
// [Wasm] Lowering function T$start
// [Wasm] Lowering insn Call(ty=Unit, f=f0, args=[])
// [Wasm] Lowering control Return(args=[Insn(iref=%0)])
// [Wasm] Lowered function T$start to wasm
// [KnfOpt] freq: {main1: Once, f2: Once}
// [KnfOpt] Knf inline Some(f2)
// [KnfOpt] Numbers of let rec: 1 1 0
// [Parser] flags: []
// [CoreOpt] Call frequnce: FnCallFreq({f0: Once, f2: Once})
