{
	"identifier": "CVE-2021-1104",
	"description": "The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service.",
	"type": "network",
	"severity": "high",
	"state": "published",
	"datetime": "2021-08-13T15:15:07Z",
	"is_edited": false,
	"hardware": [],
	"software": [],
	"products": [
		{
			"name": "instruction-set-manual",
			"version": "any",
			"architecture": "any",
			"vendor": "risc-v",
			"type": "software",
			"is_edited": false,
			"aliases": []
		}
	],
	"references": [
		"https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"
	],
	"weaknesses": [
		"CWE-908"
	]
}