

================================================================
== Vivado HLS Report for 'HLS_accel'
================================================================
* Date:           Fri Feb 22 16:24:39 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_wrapped_mmult_prj
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  19615|  19615|  19615|  19615|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   1024|   1024|         2|          1|          1|  1024|    yes   |
        |- Loop 2  |   1024|   1024|         2|          1|          1|  1024|    yes   |
        |- L1_L2   |  16534|  16534|       167|         16|          1|  1024|    yes   |
        |- Loop 4  |   1025|   1025|         3|          1|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 16, depth = 167
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 179
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 16, D = 167, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 }
  Pipeline-3 : II = 1, D = 3, States = { 176 177 178 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond_flatten8)
	6  / (!exitcond_flatten8)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	175  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	8  / true
175 --> 
	176  / true
176 --> 
	179  / (exitcond_flatten2)
	177  / (!exitcond_flatten2)
177 --> 
	178  / true
178 --> 
	176  / true
179 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_data_V), !map !55"
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_keep_V), !map !61"
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_strb_V), !map !65"
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_user_V), !map !69"
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_last_V), !map !73"
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_id_V), !map !77"
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_dest_V), !map !81"
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_data_V), !map !85"
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_keep_V), !map !91"
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_strb_V), !map !95"
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_user_V), !map !99"
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_last_V), !map !103"
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_id_V), !map !107"
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_dest_V), !map !111"
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%a = alloca [1024 x float], align 4" [./mmult.h:129->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%b = alloca [1024 x float], align 4" [./mmult.h:130->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%out = alloca [1024 x float], align 4" [./mmult.h:131->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @HLS_accel_str) nounwind"
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mmult_accel.cpp:23]
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 201 [1/1] (1.76ns)   --->   "br label %.preheader8.i" [./mmult.h:136->mmult_accel.cpp:36]

 <State 2> : 4.62ns
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.preheader8.preheader.i ]"
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader8.preheader.i ]" [./mmult.h:141->mmult_accel.cpp:36]
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ 0, %0 ], [ %j, %.preheader8.preheader.i ]"
ST_2 : Operation 205 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (1.97ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader6.i.preheader, label %.preheader8.preheader.i"
ST_2 : Operation 208 [1/1] (1.82ns)   --->   "%i = add i6 %i_0_i, 1" [./mmult.h:136->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (1.42ns)   --->   "%exitcond4_i = icmp eq i6 %j_0_i, -32" [./mmult.h:137->mmult_accel.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (1.37ns)   --->   "%j_0_i_mid2 = select i1 %exitcond4_i, i6 0, i6 %j_0_i" [./mmult.h:137->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (1.37ns)   --->   "%tmp_1_mid2_v = select i1 %exitcond4_i, i6 %i, i6 %i_0_i" [./mmult.h:141->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [2/2] (0.00ns)   --->   "%empty_21 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 213 [1/1] (1.82ns)   --->   "%j = add i6 %j_0_i_mid2, 1" [./mmult.h:137->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 5.23ns
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_1_mid2_v, i5 0)" [./mmult.h:141->mmult_accel.cpp:36]
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i11 %tmp to i12" [./mmult.h:138->mmult_accel.cpp:36]
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [./mmult.h:138->mmult_accel.cpp:36]
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:139->mmult_accel.cpp:36]
ST_3 : Operation 219 [1/2] (0.00ns)   --->   "%empty_21 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%INPUT_STREAM_data_V_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_21, 0"
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %INPUT_STREAM_data_V_s to float" [./mmult.h:82->./mmult.h:141->mmult_accel.cpp:36]
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i6 %j_0_i_mid2 to i12" [./mmult.h:141->mmult_accel.cpp:36]
ST_3 : Operation 223 [1/1] (1.97ns)   --->   "%tmp_2 = add i12 %tmp_7_cast, %tmp_1_cast" [./mmult.h:141->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i12 %tmp_2 to i64" [./mmult.h:141->mmult_accel.cpp:36]
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_2_cast" [./mmult.h:141->mmult_accel.cpp:36]
ST_3 : Operation 226 [1/1] (3.25ns)   --->   "store float %ret, float* %a_addr, align 4" [./mmult.h:141->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s)" [./mmult.h:143->mmult_accel.cpp:36]
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader8.i" [./mmult.h:137->mmult_accel.cpp:36]

 <State 4> : 1.77ns
ST_4 : Operation 229 [1/1] (1.76ns)   --->   "br label %.preheader6.i" [./mmult.h:146->mmult_accel.cpp:36]

 <State 5> : 4.62ns
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]"
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%i1_0_i = phi i6 [ %tmp_3_mid2_v, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]" [./mmult.h:151->mmult_accel.cpp:36]
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%j2_0_i = phi i6 [ %j_1, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]"
ST_5 : Operation 233 [1/1] (1.88ns)   --->   "%exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -1024"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (1.97ns)   --->   "%indvar_flatten_next7 = add i11 %indvar_flatten6, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader.preheader, label %.preheader7.i"
ST_5 : Operation 236 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i1_0_i, 1" [./mmult.h:146->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (1.42ns)   --->   "%exitcond2_i = icmp eq i6 %j2_0_i, -32" [./mmult.h:147->mmult_accel.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (1.37ns)   --->   "%j2_0_i_mid2 = select i1 %exitcond2_i, i6 0, i6 %j2_0_i" [./mmult.h:147->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (1.37ns)   --->   "%tmp_3_mid2_v = select i1 %exitcond2_i, i6 %i_1, i6 %i1_0_i" [./mmult.h:151->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 240 [2/2] (0.00ns)   --->   "%empty_24 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 241 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j2_0_i_mid2, 1" [./mmult.h:147->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.23ns
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_3_mid2_v, i5 0)" [./mmult.h:151->mmult_accel.cpp:36]
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i11 %tmp_3 to i12" [./mmult.h:148->mmult_accel.cpp:36]
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [./mmult.h:148->mmult_accel.cpp:36]
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:149->mmult_accel.cpp:36]
ST_6 : Operation 247 [1/2] (0.00ns)   --->   "%empty_24 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%INPUT_STREAM_data_V_1 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_24, 0"
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%ret_1 = bitcast i32 %INPUT_STREAM_data_V_1 to float" [./mmult.h:82->./mmult.h:151->mmult_accel.cpp:36]
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i6 %j2_0_i_mid2 to i12" [./mmult.h:151->mmult_accel.cpp:36]
ST_6 : Operation 251 [1/1] (1.97ns)   --->   "%tmp_8 = add i12 %tmp_6_cast, %tmp_5_cast" [./mmult.h:151->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i12 %tmp_8 to i64" [./mmult.h:151->mmult_accel.cpp:36]
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_8_cast" [./mmult.h:151->mmult_accel.cpp:36]
ST_6 : Operation 254 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_addr, align 4" [./mmult.h:151->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4)" [./mmult.h:152->mmult_accel.cpp:36]
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "br label %.preheader6.i" [./mmult.h:147->mmult_accel.cpp:36]

 <State 7> : 1.77ns
ST_7 : Operation 257 [1/1] (1.76ns)   --->   "br label %.preheader.preheader"

 <State 8> : 7.92ns
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader.preheader.preheader ]"
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%ia_0_i_i = phi i6 [ %p_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%ib_0_i_i = phi i6 [ %ib, %.preheader ], [ 0, %.preheader.preheader.preheader ]"
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %ia_0_i_i, i5 0)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_1 = or i11 %tmp_9, 1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_1)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_6 = or i11 %tmp_9, 2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_6)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_13 = or i11 %tmp_9, 3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_13)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_16 = or i11 %tmp_9, 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_16)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_18 = or i11 %tmp_9, 5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_18)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_20 = or i11 %tmp_9, 6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_20)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_22 = or i11 %tmp_9, 7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_22)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_24 = or i11 %tmp_9, 8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_24)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_26 = or i11 %tmp_9, 9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_26)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_28 = or i11 %tmp_9, 10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_28)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_30 = or i11 %tmp_9, 11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_30)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_32 = or i11 %tmp_9, 12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_32)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_34 = or i11 %tmp_9, 13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_34)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_36 = or i11 %tmp_9, 14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_36)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_38 = or i11 %tmp_9, 15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_38)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_40 = or i11 %tmp_9, 16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_40)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_42 = or i11 %tmp_9, 17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_42)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_44 = or i11 %tmp_9, 18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_44)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_46 = or i11 %tmp_9, 19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_46)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_48 = or i11 %tmp_9, 20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_48)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_50 = or i11 %tmp_9, 21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_50)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_52 = or i11 %tmp_9, 22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_52)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_54 = or i11 %tmp_9, 23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_54)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_56 = or i11 %tmp_9, 24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_56)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_58 = or i11 %tmp_9, 25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_58)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_60 = or i11 %tmp_9, 26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_60)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_62 = or i11 %tmp_9, 27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_62)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_64 = or i11 %tmp_9, 28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_65 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_64)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_66 = or i11 %tmp_9, 29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_67 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_66)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_68 = or i11 %tmp_9, 30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_69 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_68)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_70 = or i11 %tmp_9, 31" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_71 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_70)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 324 [1/1] (1.88ns)   --->   "%exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -1024"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [1/1] (1.97ns)   --->   "%indvar_flatten_next1 = add i11 %indvar_flatten1, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader.i.preheader, label %.preheader"
ST_8 : Operation 327 [1/1] (1.82ns)   --->   "%ia = add i6 %ia_0_i_i, 1" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [1/1] (1.42ns)   --->   "%exitcond1_i_i = icmp eq i6 %ib_0_i_i, -32" [./mmult.h:54->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (1.37ns)   --->   "%ib_0_i_i_mid2 = select i1 %exitcond1_i_i, i6 0, i6 %ib_0_i_i" [./mmult.h:54->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_72 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %ia, i5 0)" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node a_load_1_mid2)   --->   "%tmp_73 = or i11 %tmp_72, 1" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node a_load_1_mid2)   --->   "%tmp_74 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_73)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node a_load_2_mid2)   --->   "%tmp_75 = or i11 %tmp_72, 2" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node a_load_2_mid2)   --->   "%tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_75)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node a_load_3_mid2)   --->   "%tmp_77 = or i11 %tmp_72, 3" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node a_load_3_mid2)   --->   "%tmp_78 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_77)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node a_load_4_mid2)   --->   "%tmp_79 = or i11 %tmp_72, 4" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node a_load_4_mid2)   --->   "%tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_79)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node a_load_5_mid2)   --->   "%tmp_81 = or i11 %tmp_72, 5" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node a_load_5_mid2)   --->   "%tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_81)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node a_load_6_mid2)   --->   "%tmp_83 = or i11 %tmp_72, 6" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node a_load_6_mid2)   --->   "%tmp_84 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_83)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node a_load_7_mid2)   --->   "%tmp_85 = or i11 %tmp_72, 7" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node a_load_7_mid2)   --->   "%tmp_86 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_85)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node a_load_8_mid2)   --->   "%tmp_87 = or i11 %tmp_72, 8" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node a_load_8_mid2)   --->   "%tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_87)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node a_load_9_mid2)   --->   "%tmp_89 = or i11 %tmp_72, 9" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node a_load_9_mid2)   --->   "%tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_89)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node a_load_10_mid2)   --->   "%tmp_91 = or i11 %tmp_72, 10" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node a_load_10_mid2)   --->   "%tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_91)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node a_load_11_mid2)   --->   "%tmp_93 = or i11 %tmp_72, 11" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node a_load_11_mid2)   --->   "%tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_93)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node a_load_12_mid2)   --->   "%tmp_95 = or i11 %tmp_72, 12" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node a_load_12_mid2)   --->   "%tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_95)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node a_load_13_mid2)   --->   "%tmp_97 = or i11 %tmp_72, 13" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node a_load_13_mid2)   --->   "%tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_97)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node a_load_14_mid2)   --->   "%tmp_99 = or i11 %tmp_72, 14" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node a_load_14_mid2)   --->   "%tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_99)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node a_load_15_mid2)   --->   "%tmp_101 = or i11 %tmp_72, 15" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node a_load_15_mid2)   --->   "%tmp_102 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_101)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node a_load_16_mid2)   --->   "%tmp_103 = or i11 %tmp_72, 16" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node a_load_16_mid2)   --->   "%tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_103)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node a_load_17_mid2)   --->   "%tmp_105 = or i11 %tmp_72, 17" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node a_load_17_mid2)   --->   "%tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_105)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node a_load_18_mid2)   --->   "%tmp_107 = or i11 %tmp_72, 18" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node a_load_18_mid2)   --->   "%tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_107)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node a_load_19_mid2)   --->   "%tmp_109 = or i11 %tmp_72, 19" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node a_load_19_mid2)   --->   "%tmp_110 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_109)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node a_load_20_mid2)   --->   "%tmp_111 = or i11 %tmp_72, 20" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node a_load_20_mid2)   --->   "%tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_111)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node a_load_21_mid2)   --->   "%tmp_113 = or i11 %tmp_72, 21" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node a_load_21_mid2)   --->   "%tmp_114 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_113)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node a_load_22_mid2)   --->   "%tmp_115 = or i11 %tmp_72, 22" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node a_load_22_mid2)   --->   "%tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_115)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node a_load_23_mid2)   --->   "%tmp_117 = or i11 %tmp_72, 23" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node a_load_23_mid2)   --->   "%tmp_118 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_117)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node a_load_24_mid2)   --->   "%tmp_119 = or i11 %tmp_72, 24" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node a_load_24_mid2)   --->   "%tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_119)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node a_load_25_mid2)   --->   "%tmp_121 = or i11 %tmp_72, 25" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node a_load_25_mid2)   --->   "%tmp_122 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_121)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node a_load_26_mid2)   --->   "%tmp_123 = or i11 %tmp_72, 26" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node a_load_26_mid2)   --->   "%tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_123)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node a_load_27_mid2)   --->   "%tmp_125 = or i11 %tmp_72, 27" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node a_load_27_mid2)   --->   "%tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_125)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node a_load_28_mid2)   --->   "%tmp_127 = or i11 %tmp_72, 28" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node a_load_28_mid2)   --->   "%tmp_128 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_127)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node a_load_29_mid2)   --->   "%tmp_129 = or i11 %tmp_72, 29" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node a_load_29_mid2)   --->   "%tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_129)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node a_load_30_mid2)   --->   "%tmp_131 = or i11 %tmp_72, 30" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node a_load_30_mid2)   --->   "%tmp_132 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_131)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node a_load_31_mid2)   --->   "%tmp_133 = or i11 %tmp_72, 31" [./mmult.h:53->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node a_load_31_mid2)   --->   "%tmp_134 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_133)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 393 [1/1] (1.37ns)   --->   "%p_v = select i1 %exitcond1_i_i, i6 %ia, i6 %ia_0_i_i" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (1.37ns)   --->   "%a_load_mid2_v = select i1 %exitcond1_i_i, i11 %tmp_72, i11 %tmp_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%a_load_mid2 = zext i11 %a_load_mid2_v to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 397 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr_1, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 398 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_1_mid2 = select i1 %exitcond1_i_i, i64 %tmp_74, i64 %tmp_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_1_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 400 [2/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_2, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 401 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_2_mid2 = select i1 %exitcond1_i_i, i64 %tmp_76, i64 %tmp_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 402 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_3_mid2 = select i1 %exitcond1_i_i, i64 %tmp_78, i64 %tmp_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_4_mid2 = select i1 %exitcond1_i_i, i64 %tmp_80, i64 %tmp_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 404 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_5_mid2 = select i1 %exitcond1_i_i, i64 %tmp_82, i64 %tmp_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 405 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_6_mid2 = select i1 %exitcond1_i_i, i64 %tmp_84, i64 %tmp_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 406 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_7_mid2 = select i1 %exitcond1_i_i, i64 %tmp_86, i64 %tmp_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 407 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_8_mid2 = select i1 %exitcond1_i_i, i64 %tmp_88, i64 %tmp_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 408 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_9_mid2 = select i1 %exitcond1_i_i, i64 %tmp_90, i64 %tmp_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 409 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_10_mid2 = select i1 %exitcond1_i_i, i64 %tmp_92, i64 %tmp_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 410 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_11_mid2 = select i1 %exitcond1_i_i, i64 %tmp_94, i64 %tmp_31" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 411 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_12_mid2 = select i1 %exitcond1_i_i, i64 %tmp_96, i64 %tmp_33" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 412 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_13_mid2 = select i1 %exitcond1_i_i, i64 %tmp_98, i64 %tmp_35" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 413 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_14_mid2 = select i1 %exitcond1_i_i, i64 %tmp_100, i64 %tmp_37" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 414 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_15_mid2 = select i1 %exitcond1_i_i, i64 %tmp_102, i64 %tmp_39" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 415 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_16_mid2 = select i1 %exitcond1_i_i, i64 %tmp_104, i64 %tmp_41" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 416 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_17_mid2 = select i1 %exitcond1_i_i, i64 %tmp_106, i64 %tmp_43" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 417 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_18_mid2 = select i1 %exitcond1_i_i, i64 %tmp_108, i64 %tmp_45" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 418 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_19_mid2 = select i1 %exitcond1_i_i, i64 %tmp_110, i64 %tmp_47" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 419 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_20_mid2 = select i1 %exitcond1_i_i, i64 %tmp_112, i64 %tmp_49" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 420 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_21_mid2 = select i1 %exitcond1_i_i, i64 %tmp_114, i64 %tmp_51" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 421 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_22_mid2 = select i1 %exitcond1_i_i, i64 %tmp_116, i64 %tmp_53" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 422 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_23_mid2 = select i1 %exitcond1_i_i, i64 %tmp_118, i64 %tmp_55" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 423 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_24_mid2 = select i1 %exitcond1_i_i, i64 %tmp_120, i64 %tmp_57" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 424 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_25_mid2 = select i1 %exitcond1_i_i, i64 %tmp_122, i64 %tmp_59" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 425 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_26_mid2 = select i1 %exitcond1_i_i, i64 %tmp_124, i64 %tmp_61" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 426 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_27_mid2 = select i1 %exitcond1_i_i, i64 %tmp_126, i64 %tmp_63" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 427 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_28_mid2 = select i1 %exitcond1_i_i, i64 %tmp_128, i64 %tmp_65" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 428 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_29_mid2 = select i1 %exitcond1_i_i, i64 %tmp_130, i64 %tmp_67" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 429 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_30_mid2 = select i1 %exitcond1_i_i, i64 %tmp_132, i64 %tmp_69" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 430 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_load_31_mid2 = select i1 %exitcond1_i_i, i64 %tmp_134, i64 %tmp_71" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_11 = zext i6 %ib_0_i_i_mid2 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i6 %ib_0_i_i_mid2 to i7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 434 [1/1] (1.87ns)   --->   "%tmp_136 = add i7 %tmp_11_cast, 32" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_142_cast = zext i7 %tmp_136 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_142_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_8 : Operation 437 [2/2] (3.25ns)   --->   "%b_load = load float* %b_addr_1, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 438 [2/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_2, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 9> : 5.17ns
ST_9 : Operation 439 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr_1, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 440 [1/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_2, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_2_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_9 : Operation 442 [2/2] (3.25ns)   --->   "%a_load_2 = load float* %a_addr_3, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_3_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_9 : Operation 444 [2/2] (3.25ns)   --->   "%a_load_3 = load float* %a_addr_4, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_11_cast130_cast1 = zext i6 %ib_0_i_i_mid2 to i8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_137 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_137" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_9 : Operation 448 [1/1] (1.91ns)   --->   "%tmp_138 = add i8 %tmp_11_cast130_cast1, 96" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_144_cast = zext i8 %tmp_138 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_144_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_9 : Operation 451 [1/2] (3.25ns)   --->   "%b_load = load float* %b_addr_1, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 452 [1/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_2, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 453 [2/2] (3.25ns)   --->   "%b_load_2 = load float* %b_addr_3, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 454 [2/2] (3.25ns)   --->   "%b_load_3 = load float* %b_addr_4, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 10> : 5.70ns
ST_10 : Operation 455 [1/2] (3.25ns)   --->   "%a_load_2 = load float* %a_addr_3, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 456 [1/2] (3.25ns)   --->   "%a_load_3 = load float* %a_addr_4, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_4_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_10 : Operation 458 [2/2] (3.25ns)   --->   "%a_load_4 = load float* %a_addr_5, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_5_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_10 : Operation 460 [2/2] (3.25ns)   --->   "%a_load_5 = load float* %a_addr_6, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_139 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_10 : Operation 462 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_139" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_10 : Operation 463 [1/1] (1.91ns)   --->   "%tmp_140 = add i8 %tmp_11_cast130_cast1, -96" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_146_cast = zext i8 %tmp_140 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_146_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_10 : Operation 466 [4/4] (5.70ns)   --->   "%tmp_12 = fmul float %a_load, %b_load" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 467 [4/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 468 [1/2] (3.25ns)   --->   "%b_load_2 = load float* %b_addr_3, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 469 [1/2] (3.25ns)   --->   "%b_load_3 = load float* %b_addr_4, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 470 [2/2] (3.25ns)   --->   "%b_load_4 = load float* %b_addr_5, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 471 [2/2] (3.25ns)   --->   "%b_load_5 = load float* %b_addr_6, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 11> : 5.70ns
ST_11 : Operation 472 [1/2] (3.25ns)   --->   "%a_load_4 = load float* %a_addr_5, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 473 [1/2] (3.25ns)   --->   "%a_load_5 = load float* %a_addr_6, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_6_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_11 : Operation 475 [2/2] (3.25ns)   --->   "%a_load_6 = load float* %a_addr_7, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_7_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_11 : Operation 477 [2/2] (3.25ns)   --->   "%a_load_7 = load float* %a_addr_8, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_11_cast130_cast = zext i6 %ib_0_i_i_mid2 to i9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_141 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_141" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_11 : Operation 481 [1/1] (1.93ns)   --->   "%tmp_142 = add i9 %tmp_11_cast130_cast, 224" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_148_cast = zext i9 %tmp_142 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_148_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_11 : Operation 484 [3/4] (5.70ns)   --->   "%tmp_12 = fmul float %a_load, %b_load" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 485 [3/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 486 [4/4] (5.70ns)   --->   "%tmp_15_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 487 [4/4] (5.70ns)   --->   "%tmp_15_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 488 [1/2] (3.25ns)   --->   "%b_load_4 = load float* %b_addr_5, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 489 [1/2] (3.25ns)   --->   "%b_load_5 = load float* %b_addr_6, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 490 [2/2] (3.25ns)   --->   "%b_load_6 = load float* %b_addr_7, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 491 [2/2] (3.25ns)   --->   "%b_load_7 = load float* %b_addr_8, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 12> : 5.70ns
ST_12 : Operation 492 [1/2] (3.25ns)   --->   "%a_load_6 = load float* %a_addr_7, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 493 [1/2] (3.25ns)   --->   "%a_load_7 = load float* %a_addr_8, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_8_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_12 : Operation 495 [2/2] (3.25ns)   --->   "%a_load_8 = load float* %a_addr_9, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 496 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_9_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_12 : Operation 497 [2/2] (3.25ns)   --->   "%a_load_9 = load float* %a_addr_10, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_143 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 4, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_12 : Operation 499 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_143" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_12 : Operation 500 [1/1] (1.93ns)   --->   "%tmp_144 = add i9 %tmp_11_cast130_cast, -224" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_150_cast = zext i9 %tmp_144 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_150_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_12 : Operation 503 [2/4] (5.70ns)   --->   "%tmp_12 = fmul float %a_load, %b_load" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [2/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 505 [3/4] (5.70ns)   --->   "%tmp_15_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 506 [3/4] (5.70ns)   --->   "%tmp_15_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 507 [4/4] (5.70ns)   --->   "%tmp_15_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 508 [4/4] (5.70ns)   --->   "%tmp_15_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 509 [1/2] (3.25ns)   --->   "%b_load_6 = load float* %b_addr_7, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 510 [1/2] (3.25ns)   --->   "%b_load_7 = load float* %b_addr_8, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 511 [2/2] (3.25ns)   --->   "%b_load_8 = load float* %b_addr_9, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 512 [2/2] (3.25ns)   --->   "%b_load_9 = load float* %b_addr_10, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 13> : 5.70ns
ST_13 : Operation 513 [1/2] (3.25ns)   --->   "%a_load_8 = load float* %a_addr_9, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 514 [1/2] (3.25ns)   --->   "%a_load_9 = load float* %a_addr_10, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_10_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_13 : Operation 516 [2/2] (3.25ns)   --->   "%a_load_10 = load float* %a_addr_11, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_11_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_13 : Operation 518 [2/2] (3.25ns)   --->   "%a_load_11 = load float* %a_addr_12, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_145 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 5, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_145" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_13 : Operation 521 [1/1] (1.93ns)   --->   "%tmp_146 = add i9 %tmp_11_cast130_cast, -160" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_152_cast = zext i9 %tmp_146 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_152_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_13 : Operation 524 [1/4] (5.70ns)   --->   "%tmp_12 = fmul float %a_load, %b_load" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 525 [1/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %a_load_1, %b_load_1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 526 [2/4] (5.70ns)   --->   "%tmp_15_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 527 [2/4] (5.70ns)   --->   "%tmp_15_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 528 [3/4] (5.70ns)   --->   "%tmp_15_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 529 [3/4] (5.70ns)   --->   "%tmp_15_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 530 [4/4] (5.70ns)   --->   "%tmp_15_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 531 [4/4] (5.70ns)   --->   "%tmp_15_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 532 [1/2] (3.25ns)   --->   "%b_load_8 = load float* %b_addr_9, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 533 [1/2] (3.25ns)   --->   "%b_load_9 = load float* %b_addr_10, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 534 [2/2] (3.25ns)   --->   "%b_load_10 = load float* %b_addr_11, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 535 [2/2] (3.25ns)   --->   "%b_load_11 = load float* %b_addr_12, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 14> : 7.26ns
ST_14 : Operation 536 [1/2] (3.25ns)   --->   "%a_load_10 = load float* %a_addr_11, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 537 [1/2] (3.25ns)   --->   "%a_load_11 = load float* %a_addr_12, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 538 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_12_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_14 : Operation 539 [2/2] (3.25ns)   --->   "%a_load_12 = load float* %a_addr_13, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_13_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_14 : Operation 541 [2/2] (3.25ns)   --->   "%a_load_13 = load float* %a_addr_14, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_147 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 6, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_14 : Operation 543 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_147" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_14 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_154_cast1 = sext i8 %tmp_140 to i9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_14 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_154_cast = zext i9 %tmp_154_cast1 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_14 : Operation 546 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_154_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_14 : Operation 547 [5/5] (7.25ns)   --->   "%sum = fadd float %tmp_12, 0.000000e+00" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 548 [1/4] (5.70ns)   --->   "%tmp_15_2 = fmul float %a_load_2, %b_load_2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 549 [1/4] (5.70ns)   --->   "%tmp_15_3 = fmul float %a_load_3, %b_load_3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 550 [2/4] (5.70ns)   --->   "%tmp_15_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 551 [2/4] (5.70ns)   --->   "%tmp_15_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 552 [3/4] (5.70ns)   --->   "%tmp_15_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 553 [3/4] (5.70ns)   --->   "%tmp_15_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 554 [4/4] (5.70ns)   --->   "%tmp_15_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 555 [4/4] (5.70ns)   --->   "%tmp_15_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 556 [1/2] (3.25ns)   --->   "%b_load_10 = load float* %b_addr_11, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 557 [1/2] (3.25ns)   --->   "%b_load_11 = load float* %b_addr_12, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 558 [2/2] (3.25ns)   --->   "%b_load_12 = load float* %b_addr_13, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 559 [2/2] (3.25ns)   --->   "%b_load_13 = load float* %b_addr_14, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 15> : 7.26ns
ST_15 : Operation 560 [1/2] (3.25ns)   --->   "%a_load_12 = load float* %a_addr_13, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 561 [1/2] (3.25ns)   --->   "%a_load_13 = load float* %a_addr_14, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 562 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_14_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_15 : Operation 563 [2/2] (3.25ns)   --->   "%a_load_14 = load float* %a_addr_15, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 564 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_15_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_15 : Operation 565 [2/2] (3.25ns)   --->   "%a_load_15 = load float* %a_addr_16, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_11_cast3 = zext i6 %ib_0_i_i_mid2 to i10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_15 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_148 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 7, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_148" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_15 : Operation 569 [1/1] (1.95ns)   --->   "%tmp_149 = add i10 %tmp_11_cast3, 480" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_156_cast = zext i10 %tmp_149 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_15 : Operation 571 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_156_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_15 : Operation 572 [4/5] (7.25ns)   --->   "%sum = fadd float %tmp_12, 0.000000e+00" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 573 [1/4] (5.70ns)   --->   "%tmp_15_4 = fmul float %a_load_4, %b_load_4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 574 [1/4] (5.70ns)   --->   "%tmp_15_5 = fmul float %a_load_5, %b_load_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 575 [2/4] (5.70ns)   --->   "%tmp_15_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 576 [2/4] (5.70ns)   --->   "%tmp_15_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 577 [3/4] (5.70ns)   --->   "%tmp_15_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 578 [3/4] (5.70ns)   --->   "%tmp_15_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 579 [4/4] (5.70ns)   --->   "%tmp_15_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 580 [4/4] (5.70ns)   --->   "%tmp_15_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 581 [1/2] (3.25ns)   --->   "%b_load_12 = load float* %b_addr_13, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 582 [1/2] (3.25ns)   --->   "%b_load_13 = load float* %b_addr_14, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 583 [2/2] (3.25ns)   --->   "%b_load_14 = load float* %b_addr_15, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 584 [2/2] (3.25ns)   --->   "%b_load_15 = load float* %b_addr_16, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 16> : 7.26ns
ST_16 : Operation 585 [1/2] (3.25ns)   --->   "%a_load_14 = load float* %a_addr_15, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 586 [1/2] (3.25ns)   --->   "%a_load_15 = load float* %a_addr_16, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 587 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_16_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_16 : Operation 588 [2/2] (3.25ns)   --->   "%a_load_16 = load float* %a_addr_17, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 589 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_17_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_16 : Operation 590 [2/2] (3.25ns)   --->   "%a_load_17 = load float* %a_addr_18, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 8, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_150" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_16 : Operation 593 [1/1] (1.95ns)   --->   "%tmp_151 = add i10 %tmp_11_cast3, -480" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_158_cast = zext i10 %tmp_151 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_16 : Operation 595 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_158_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_16 : Operation 596 [3/5] (7.25ns)   --->   "%sum = fadd float %tmp_12, 0.000000e+00" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 597 [1/4] (5.70ns)   --->   "%tmp_15_6 = fmul float %a_load_6, %b_load_6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 598 [1/4] (5.70ns)   --->   "%tmp_15_7 = fmul float %a_load_7, %b_load_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 599 [2/4] (5.70ns)   --->   "%tmp_15_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 600 [2/4] (5.70ns)   --->   "%tmp_15_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 601 [3/4] (5.70ns)   --->   "%tmp_15_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 602 [3/4] (5.70ns)   --->   "%tmp_15_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 603 [4/4] (5.70ns)   --->   "%tmp_15_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 604 [4/4] (5.70ns)   --->   "%tmp_15_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 605 [1/2] (3.25ns)   --->   "%b_load_14 = load float* %b_addr_15, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 606 [1/2] (3.25ns)   --->   "%b_load_15 = load float* %b_addr_16, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 607 [2/2] (3.25ns)   --->   "%b_load_16 = load float* %b_addr_17, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 608 [2/2] (3.25ns)   --->   "%b_load_17 = load float* %b_addr_18, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 17> : 7.26ns
ST_17 : Operation 609 [1/2] (3.25ns)   --->   "%a_load_16 = load float* %a_addr_17, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 610 [1/2] (3.25ns)   --->   "%a_load_17 = load float* %a_addr_18, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 611 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_18_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_17 : Operation 612 [2/2] (3.25ns)   --->   "%a_load_18 = load float* %a_addr_19, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 613 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_19_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_17 : Operation 614 [2/2] (3.25ns)   --->   "%a_load_19 = load float* %a_addr_20, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_152 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 9, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_17 : Operation 616 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_152" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_17 : Operation 617 [1/1] (1.95ns)   --->   "%tmp_153 = add i10 %tmp_11_cast3, -416" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_160_cast = zext i10 %tmp_153 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_160_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_17 : Operation 620 [2/5] (7.25ns)   --->   "%sum = fadd float %tmp_12, 0.000000e+00" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 621 [1/4] (5.70ns)   --->   "%tmp_15_8 = fmul float %a_load_8, %b_load_8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 622 [1/4] (5.70ns)   --->   "%tmp_15_9 = fmul float %a_load_9, %b_load_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 623 [2/4] (5.70ns)   --->   "%tmp_15_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 624 [2/4] (5.70ns)   --->   "%tmp_15_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 625 [3/4] (5.70ns)   --->   "%tmp_15_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 626 [3/4] (5.70ns)   --->   "%tmp_15_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 627 [4/4] (5.70ns)   --->   "%tmp_15_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 628 [4/4] (5.70ns)   --->   "%tmp_15_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 629 [1/2] (3.25ns)   --->   "%b_load_16 = load float* %b_addr_17, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 630 [1/2] (3.25ns)   --->   "%b_load_17 = load float* %b_addr_18, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 631 [2/2] (3.25ns)   --->   "%b_load_18 = load float* %b_addr_19, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 632 [2/2] (3.25ns)   --->   "%b_load_19 = load float* %b_addr_20, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 18> : 7.26ns
ST_18 : Operation 633 [1/2] (3.25ns)   --->   "%a_load_18 = load float* %a_addr_19, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 634 [1/2] (3.25ns)   --->   "%a_load_19 = load float* %a_addr_20, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 635 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_20_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_18 : Operation 636 [2/2] (3.25ns)   --->   "%a_load_20 = load float* %a_addr_21, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 637 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_21_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_18 : Operation 638 [2/2] (3.25ns)   --->   "%a_load_21 = load float* %a_addr_22, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_154 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 10, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_18 : Operation 640 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_154" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_18 : Operation 641 [1/1] (1.95ns)   --->   "%tmp_155 = add i10 %tmp_11_cast3, -352" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_162_cast = zext i10 %tmp_155 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_18 : Operation 643 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_162_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_18 : Operation 644 [1/5] (7.25ns)   --->   "%sum = fadd float %tmp_12, 0.000000e+00" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 645 [1/4] (5.70ns)   --->   "%tmp_15_s = fmul float %a_load_10, %b_load_10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 646 [1/4] (5.70ns)   --->   "%tmp_15_10 = fmul float %a_load_11, %b_load_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 647 [2/4] (5.70ns)   --->   "%tmp_15_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 648 [2/4] (5.70ns)   --->   "%tmp_15_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 649 [3/4] (5.70ns)   --->   "%tmp_15_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 650 [3/4] (5.70ns)   --->   "%tmp_15_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 651 [4/4] (5.70ns)   --->   "%tmp_15_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 652 [4/4] (5.70ns)   --->   "%tmp_15_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 653 [1/2] (3.25ns)   --->   "%b_load_18 = load float* %b_addr_19, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 654 [1/2] (3.25ns)   --->   "%b_load_19 = load float* %b_addr_20, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 655 [2/2] (3.25ns)   --->   "%b_load_20 = load float* %b_addr_21, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 656 [2/2] (3.25ns)   --->   "%b_load_21 = load float* %b_addr_22, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 19> : 7.26ns
ST_19 : Operation 657 [1/2] (3.25ns)   --->   "%a_load_20 = load float* %a_addr_21, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 658 [1/2] (3.25ns)   --->   "%a_load_21 = load float* %a_addr_22, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 659 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_22_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_19 : Operation 660 [2/2] (3.25ns)   --->   "%a_load_22 = load float* %a_addr_23, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 661 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_23_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_19 : Operation 662 [2/2] (3.25ns)   --->   "%a_load_23 = load float* %a_addr_24, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_156 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 11, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_19 : Operation 664 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_156" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_19 : Operation 665 [1/1] (1.95ns)   --->   "%tmp_157 = add i10 %tmp_11_cast3, -288" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_164_cast = zext i10 %tmp_157 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_19 : Operation 667 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_164_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_19 : Operation 668 [5/5] (7.25ns)   --->   "%sum_1 = fadd float %sum, %tmp_15_1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 669 [1/4] (5.70ns)   --->   "%tmp_15_11 = fmul float %a_load_12, %b_load_12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 670 [1/4] (5.70ns)   --->   "%tmp_15_12 = fmul float %a_load_13, %b_load_13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 671 [2/4] (5.70ns)   --->   "%tmp_15_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 672 [2/4] (5.70ns)   --->   "%tmp_15_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 673 [3/4] (5.70ns)   --->   "%tmp_15_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 674 [3/4] (5.70ns)   --->   "%tmp_15_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 675 [4/4] (5.70ns)   --->   "%tmp_15_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 676 [4/4] (5.70ns)   --->   "%tmp_15_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 677 [1/2] (3.25ns)   --->   "%b_load_20 = load float* %b_addr_21, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 678 [1/2] (3.25ns)   --->   "%b_load_21 = load float* %b_addr_22, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 679 [2/2] (3.25ns)   --->   "%b_load_22 = load float* %b_addr_23, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 680 [2/2] (3.25ns)   --->   "%b_load_23 = load float* %b_addr_24, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 20> : 7.26ns
ST_20 : Operation 681 [1/2] (3.25ns)   --->   "%a_load_22 = load float* %a_addr_23, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 682 [1/2] (3.25ns)   --->   "%a_load_23 = load float* %a_addr_24, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 683 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_24_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_20 : Operation 684 [2/2] (3.25ns)   --->   "%a_load_24 = load float* %a_addr_25, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 685 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_25_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_20 : Operation 686 [2/2] (3.25ns)   --->   "%a_load_25 = load float* %a_addr_26, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_158 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 12, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_20 : Operation 688 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_158" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_20 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_166_cast1 = sext i9 %tmp_144 to i10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_20 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_166_cast = zext i10 %tmp_166_cast1 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_20 : Operation 691 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_166_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_20 : Operation 692 [4/5] (7.25ns)   --->   "%sum_1 = fadd float %sum, %tmp_15_1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 693 [1/4] (5.70ns)   --->   "%tmp_15_13 = fmul float %a_load_14, %b_load_14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 694 [1/4] (5.70ns)   --->   "%tmp_15_14 = fmul float %a_load_15, %b_load_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 695 [2/4] (5.70ns)   --->   "%tmp_15_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 696 [2/4] (5.70ns)   --->   "%tmp_15_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 697 [3/4] (5.70ns)   --->   "%tmp_15_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 698 [3/4] (5.70ns)   --->   "%tmp_15_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 699 [4/4] (5.70ns)   --->   "%tmp_15_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 700 [4/4] (5.70ns)   --->   "%tmp_15_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 701 [1/2] (3.25ns)   --->   "%b_load_22 = load float* %b_addr_23, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 702 [1/2] (3.25ns)   --->   "%b_load_23 = load float* %b_addr_24, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 703 [2/2] (3.25ns)   --->   "%b_load_24 = load float* %b_addr_25, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 704 [2/2] (3.25ns)   --->   "%b_load_25 = load float* %b_addr_26, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 21> : 7.26ns
ST_21 : Operation 705 [1/2] (3.25ns)   --->   "%a_load_24 = load float* %a_addr_25, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 706 [1/2] (3.25ns)   --->   "%a_load_25 = load float* %a_addr_26, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 707 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_26_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_21 : Operation 708 [2/2] (3.25ns)   --->   "%a_load_26 = load float* %a_addr_27, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 709 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_27_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_21 : Operation 710 [2/2] (3.25ns)   --->   "%a_load_27 = load float* %a_addr_28, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_159 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 13, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_21 : Operation 712 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_159" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_21 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_168_cast1 = sext i9 %tmp_146 to i10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_21 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_168_cast = zext i10 %tmp_168_cast1 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_21 : Operation 715 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_168_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_21 : Operation 716 [3/5] (7.25ns)   --->   "%sum_1 = fadd float %sum, %tmp_15_1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 717 [1/4] (5.70ns)   --->   "%tmp_15_15 = fmul float %a_load_16, %b_load_16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 718 [1/4] (5.70ns)   --->   "%tmp_15_16 = fmul float %a_load_17, %b_load_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 719 [2/4] (5.70ns)   --->   "%tmp_15_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 720 [2/4] (5.70ns)   --->   "%tmp_15_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 721 [3/4] (5.70ns)   --->   "%tmp_15_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 722 [3/4] (5.70ns)   --->   "%tmp_15_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 723 [4/4] (5.70ns)   --->   "%tmp_15_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 724 [4/4] (5.70ns)   --->   "%tmp_15_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 725 [1/2] (3.25ns)   --->   "%b_load_24 = load float* %b_addr_25, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 726 [1/2] (3.25ns)   --->   "%b_load_25 = load float* %b_addr_26, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 727 [2/2] (3.25ns)   --->   "%b_load_26 = load float* %b_addr_27, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 728 [2/2] (3.25ns)   --->   "%b_load_27 = load float* %b_addr_28, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 22> : 7.26ns
ST_22 : Operation 729 [1/2] (3.25ns)   --->   "%a_load_26 = load float* %a_addr_27, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 730 [1/2] (3.25ns)   --->   "%a_load_27 = load float* %a_addr_28, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 731 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_28_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_22 : Operation 732 [2/2] (3.25ns)   --->   "%a_load_28 = load float* %a_addr_29, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 733 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_29_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_22 : Operation 734 [2/2] (3.25ns)   --->   "%a_load_29 = load float* %a_addr_30, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_160 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 14, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_22 : Operation 736 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_160" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_22 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_170_cast1 = sext i8 %tmp_140 to i10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_22 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_170_cast = zext i10 %tmp_170_cast1 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_22 : Operation 739 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_170_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_22 : Operation 740 [2/5] (7.25ns)   --->   "%sum_1 = fadd float %sum, %tmp_15_1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 741 [1/4] (5.70ns)   --->   "%tmp_15_17 = fmul float %a_load_18, %b_load_18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 742 [1/4] (5.70ns)   --->   "%tmp_15_18 = fmul float %a_load_19, %b_load_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 743 [2/4] (5.70ns)   --->   "%tmp_15_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 744 [2/4] (5.70ns)   --->   "%tmp_15_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 745 [3/4] (5.70ns)   --->   "%tmp_15_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 746 [3/4] (5.70ns)   --->   "%tmp_15_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 747 [4/4] (5.70ns)   --->   "%tmp_15_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 748 [4/4] (5.70ns)   --->   "%tmp_15_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 749 [1/2] (3.25ns)   --->   "%b_load_26 = load float* %b_addr_27, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 750 [1/2] (3.25ns)   --->   "%b_load_27 = load float* %b_addr_28, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 751 [2/2] (3.25ns)   --->   "%b_load_28 = load float* %b_addr_29, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 752 [2/2] (3.25ns)   --->   "%b_load_29 = load float* %b_addr_30, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 23> : 7.26ns
ST_23 : Operation 753 [1/2] (3.25ns)   --->   "%a_load_28 = load float* %a_addr_29, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 754 [1/2] (3.25ns)   --->   "%a_load_29 = load float* %a_addr_30, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 755 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_30_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_23 : Operation 756 [2/2] (3.25ns)   --->   "%a_load_30 = load float* %a_addr_31, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 757 [1/1] (0.00ns)   --->   "%a_addr_32 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_31_mid2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_23 : Operation 758 [2/2] (3.25ns)   --->   "%a_load_31 = load float* %a_addr_32, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_11_cast2 = zext i6 %ib_0_i_i_mid2 to i11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_23 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_161 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 15, i6 %ib_0_i_i_mid2)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_23 : Operation 761 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_161" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_23 : Operation 762 [1/1] (1.97ns)   --->   "%tmp_162 = add i11 %tmp_11_cast2, 992" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_172_cast = zext i11 %tmp_162 to i64" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_23 : Operation 764 [1/1] (0.00ns)   --->   "%b_addr_32 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_172_cast" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_23 : Operation 765 [1/5] (7.25ns)   --->   "%sum_1 = fadd float %sum, %tmp_15_1" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 766 [1/4] (5.70ns)   --->   "%tmp_15_19 = fmul float %a_load_20, %b_load_20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 767 [1/4] (5.70ns)   --->   "%tmp_15_20 = fmul float %a_load_21, %b_load_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 768 [2/4] (5.70ns)   --->   "%tmp_15_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 769 [2/4] (5.70ns)   --->   "%tmp_15_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 770 [3/4] (5.70ns)   --->   "%tmp_15_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 771 [3/4] (5.70ns)   --->   "%tmp_15_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 772 [4/4] (5.70ns)   --->   "%tmp_15_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 773 [4/4] (5.70ns)   --->   "%tmp_15_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 774 [1/2] (3.25ns)   --->   "%b_load_28 = load float* %b_addr_29, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 775 [1/2] (3.25ns)   --->   "%b_load_29 = load float* %b_addr_30, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 776 [2/2] (3.25ns)   --->   "%b_load_30 = load float* %b_addr_31, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 777 [2/2] (3.25ns)   --->   "%b_load_31 = load float* %b_addr_32, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 778 [1/1] (1.82ns)   --->   "%ib = add i6 %ib_0_i_i_mid2, 1" [./mmult.h:54->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 7.26ns
ST_24 : Operation 779 [1/2] (3.25ns)   --->   "%a_load_30 = load float* %a_addr_31, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 780 [1/2] (3.25ns)   --->   "%a_load_31 = load float* %a_addr_32, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 781 [5/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15_2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 782 [1/4] (5.70ns)   --->   "%tmp_15_21 = fmul float %a_load_22, %b_load_22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 783 [1/4] (5.70ns)   --->   "%tmp_15_22 = fmul float %a_load_23, %b_load_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 784 [2/4] (5.70ns)   --->   "%tmp_15_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 785 [2/4] (5.70ns)   --->   "%tmp_15_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 786 [3/4] (5.70ns)   --->   "%tmp_15_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 787 [3/4] (5.70ns)   --->   "%tmp_15_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 788 [4/4] (5.70ns)   --->   "%tmp_15_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 789 [4/4] (5.70ns)   --->   "%tmp_15_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 790 [1/2] (3.25ns)   --->   "%b_load_30 = load float* %b_addr_31, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 791 [1/2] (3.25ns)   --->   "%b_load_31 = load float* %b_addr_32, align 4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

 <State 25> : 7.26ns
ST_25 : Operation 792 [4/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15_2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 793 [1/4] (5.70ns)   --->   "%tmp_15_23 = fmul float %a_load_24, %b_load_24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 794 [1/4] (5.70ns)   --->   "%tmp_15_24 = fmul float %a_load_25, %b_load_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 795 [2/4] (5.70ns)   --->   "%tmp_15_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 796 [2/4] (5.70ns)   --->   "%tmp_15_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 797 [3/4] (5.70ns)   --->   "%tmp_15_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 798 [3/4] (5.70ns)   --->   "%tmp_15_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 799 [4/4] (5.70ns)   --->   "%tmp_15_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 800 [4/4] (5.70ns)   --->   "%tmp_15_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 7.26ns
ST_26 : Operation 801 [3/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15_2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 802 [1/4] (5.70ns)   --->   "%tmp_15_25 = fmul float %a_load_26, %b_load_26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 803 [1/4] (5.70ns)   --->   "%tmp_15_26 = fmul float %a_load_27, %b_load_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 804 [2/4] (5.70ns)   --->   "%tmp_15_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 805 [2/4] (5.70ns)   --->   "%tmp_15_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 806 [3/4] (5.70ns)   --->   "%tmp_15_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 807 [3/4] (5.70ns)   --->   "%tmp_15_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.26ns
ST_27 : Operation 808 [2/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15_2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 809 [1/4] (5.70ns)   --->   "%tmp_15_27 = fmul float %a_load_28, %b_load_28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 810 [1/4] (5.70ns)   --->   "%tmp_15_28 = fmul float %a_load_29, %b_load_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 811 [2/4] (5.70ns)   --->   "%tmp_15_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 812 [2/4] (5.70ns)   --->   "%tmp_15_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 7.26ns
ST_28 : Operation 813 [1/5] (7.25ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_15_2" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 814 [1/4] (5.70ns)   --->   "%tmp_15_29 = fmul float %a_load_30, %b_load_30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 815 [1/4] (5.70ns)   --->   "%tmp_15_30 = fmul float %a_load_31, %b_load_31" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 7.26ns
ST_29 : Operation 816 [5/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_15_3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 7.26ns
ST_30 : Operation 817 [4/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_15_3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 7.26ns
ST_31 : Operation 818 [3/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_15_3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 7.26ns
ST_32 : Operation 819 [2/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_15_3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 7.26ns
ST_33 : Operation 820 [1/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_15_3" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 7.26ns
ST_34 : Operation 821 [5/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_3, %tmp_15_4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 7.26ns
ST_35 : Operation 822 [4/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_3, %tmp_15_4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 7.26ns
ST_36 : Operation 823 [3/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_3, %tmp_15_4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 7.26ns
ST_37 : Operation 824 [2/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_3, %tmp_15_4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 7.26ns
ST_38 : Operation 825 [1/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_3, %tmp_15_4" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 7.26ns
ST_39 : Operation 826 [5/5] (7.25ns)   --->   "%sum_5 = fadd float %sum_4, %tmp_15_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 7.26ns
ST_40 : Operation 827 [4/5] (7.25ns)   --->   "%sum_5 = fadd float %sum_4, %tmp_15_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 7.26ns
ST_41 : Operation 828 [3/5] (7.25ns)   --->   "%sum_5 = fadd float %sum_4, %tmp_15_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 7.26ns
ST_42 : Operation 829 [2/5] (7.25ns)   --->   "%sum_5 = fadd float %sum_4, %tmp_15_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 7.26ns
ST_43 : Operation 830 [1/5] (7.25ns)   --->   "%sum_5 = fadd float %sum_4, %tmp_15_5" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 7.26ns
ST_44 : Operation 831 [5/5] (7.25ns)   --->   "%sum_6 = fadd float %sum_5, %tmp_15_6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 7.26ns
ST_45 : Operation 832 [4/5] (7.25ns)   --->   "%sum_6 = fadd float %sum_5, %tmp_15_6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 7.26ns
ST_46 : Operation 833 [3/5] (7.25ns)   --->   "%sum_6 = fadd float %sum_5, %tmp_15_6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 7.26ns
ST_47 : Operation 834 [2/5] (7.25ns)   --->   "%sum_6 = fadd float %sum_5, %tmp_15_6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 7.26ns
ST_48 : Operation 835 [1/5] (7.25ns)   --->   "%sum_6 = fadd float %sum_5, %tmp_15_6" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 7.26ns
ST_49 : Operation 836 [5/5] (7.25ns)   --->   "%sum_7 = fadd float %sum_6, %tmp_15_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 7.26ns
ST_50 : Operation 837 [4/5] (7.25ns)   --->   "%sum_7 = fadd float %sum_6, %tmp_15_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 7.26ns
ST_51 : Operation 838 [3/5] (7.25ns)   --->   "%sum_7 = fadd float %sum_6, %tmp_15_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 7.26ns
ST_52 : Operation 839 [2/5] (7.25ns)   --->   "%sum_7 = fadd float %sum_6, %tmp_15_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 7.26ns
ST_53 : Operation 840 [1/5] (7.25ns)   --->   "%sum_7 = fadd float %sum_6, %tmp_15_7" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 7.26ns
ST_54 : Operation 841 [5/5] (7.25ns)   --->   "%sum_8 = fadd float %sum_7, %tmp_15_8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 7.26ns
ST_55 : Operation 842 [4/5] (7.25ns)   --->   "%sum_8 = fadd float %sum_7, %tmp_15_8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 7.26ns
ST_56 : Operation 843 [3/5] (7.25ns)   --->   "%sum_8 = fadd float %sum_7, %tmp_15_8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 7.26ns
ST_57 : Operation 844 [2/5] (7.25ns)   --->   "%sum_8 = fadd float %sum_7, %tmp_15_8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 7.26ns
ST_58 : Operation 845 [1/5] (7.25ns)   --->   "%sum_8 = fadd float %sum_7, %tmp_15_8" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 7.26ns
ST_59 : Operation 846 [5/5] (7.25ns)   --->   "%sum_9 = fadd float %sum_8, %tmp_15_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 7.26ns
ST_60 : Operation 847 [4/5] (7.25ns)   --->   "%sum_9 = fadd float %sum_8, %tmp_15_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 7.26ns
ST_61 : Operation 848 [3/5] (7.25ns)   --->   "%sum_9 = fadd float %sum_8, %tmp_15_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 7.26ns
ST_62 : Operation 849 [2/5] (7.25ns)   --->   "%sum_9 = fadd float %sum_8, %tmp_15_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 7.26ns
ST_63 : Operation 850 [1/5] (7.25ns)   --->   "%sum_9 = fadd float %sum_8, %tmp_15_9" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 7.26ns
ST_64 : Operation 851 [5/5] (7.25ns)   --->   "%sum_s = fadd float %sum_9, %tmp_15_s" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 7.26ns
ST_65 : Operation 852 [4/5] (7.25ns)   --->   "%sum_s = fadd float %sum_9, %tmp_15_s" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 7.26ns
ST_66 : Operation 853 [3/5] (7.25ns)   --->   "%sum_s = fadd float %sum_9, %tmp_15_s" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 7.26ns
ST_67 : Operation 854 [2/5] (7.25ns)   --->   "%sum_s = fadd float %sum_9, %tmp_15_s" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 7.26ns
ST_68 : Operation 855 [1/5] (7.25ns)   --->   "%sum_s = fadd float %sum_9, %tmp_15_s" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 7.26ns
ST_69 : Operation 856 [5/5] (7.25ns)   --->   "%sum_10 = fadd float %sum_s, %tmp_15_10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 7.26ns
ST_70 : Operation 857 [4/5] (7.25ns)   --->   "%sum_10 = fadd float %sum_s, %tmp_15_10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 7.26ns
ST_71 : Operation 858 [3/5] (7.25ns)   --->   "%sum_10 = fadd float %sum_s, %tmp_15_10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 7.26ns
ST_72 : Operation 859 [2/5] (7.25ns)   --->   "%sum_10 = fadd float %sum_s, %tmp_15_10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 7.26ns
ST_73 : Operation 860 [1/5] (7.25ns)   --->   "%sum_10 = fadd float %sum_s, %tmp_15_10" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 7.26ns
ST_74 : Operation 861 [5/5] (7.25ns)   --->   "%sum_11 = fadd float %sum_10, %tmp_15_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 7.26ns
ST_75 : Operation 862 [4/5] (7.25ns)   --->   "%sum_11 = fadd float %sum_10, %tmp_15_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 7.26ns
ST_76 : Operation 863 [3/5] (7.25ns)   --->   "%sum_11 = fadd float %sum_10, %tmp_15_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 7.26ns
ST_77 : Operation 864 [2/5] (7.25ns)   --->   "%sum_11 = fadd float %sum_10, %tmp_15_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 78> : 7.26ns
ST_78 : Operation 865 [1/5] (7.25ns)   --->   "%sum_11 = fadd float %sum_10, %tmp_15_11" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 79> : 7.26ns
ST_79 : Operation 866 [5/5] (7.25ns)   --->   "%sum_12 = fadd float %sum_11, %tmp_15_12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 80> : 7.26ns
ST_80 : Operation 867 [4/5] (7.25ns)   --->   "%sum_12 = fadd float %sum_11, %tmp_15_12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 81> : 7.26ns
ST_81 : Operation 868 [3/5] (7.25ns)   --->   "%sum_12 = fadd float %sum_11, %tmp_15_12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 82> : 7.26ns
ST_82 : Operation 869 [2/5] (7.25ns)   --->   "%sum_12 = fadd float %sum_11, %tmp_15_12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 83> : 7.26ns
ST_83 : Operation 870 [1/5] (7.25ns)   --->   "%sum_12 = fadd float %sum_11, %tmp_15_12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 84> : 7.26ns
ST_84 : Operation 871 [5/5] (7.25ns)   --->   "%sum_13 = fadd float %sum_12, %tmp_15_13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 85> : 7.26ns
ST_85 : Operation 872 [4/5] (7.25ns)   --->   "%sum_13 = fadd float %sum_12, %tmp_15_13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 7.26ns
ST_86 : Operation 873 [3/5] (7.25ns)   --->   "%sum_13 = fadd float %sum_12, %tmp_15_13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 7.26ns
ST_87 : Operation 874 [2/5] (7.25ns)   --->   "%sum_13 = fadd float %sum_12, %tmp_15_13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 88> : 7.26ns
ST_88 : Operation 875 [1/5] (7.25ns)   --->   "%sum_13 = fadd float %sum_12, %tmp_15_13" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 89> : 7.26ns
ST_89 : Operation 876 [5/5] (7.25ns)   --->   "%sum_14 = fadd float %sum_13, %tmp_15_14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 90> : 7.26ns
ST_90 : Operation 877 [4/5] (7.25ns)   --->   "%sum_14 = fadd float %sum_13, %tmp_15_14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 91> : 7.26ns
ST_91 : Operation 878 [3/5] (7.25ns)   --->   "%sum_14 = fadd float %sum_13, %tmp_15_14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 92> : 7.26ns
ST_92 : Operation 879 [2/5] (7.25ns)   --->   "%sum_14 = fadd float %sum_13, %tmp_15_14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 93> : 7.26ns
ST_93 : Operation 880 [1/5] (7.25ns)   --->   "%sum_14 = fadd float %sum_13, %tmp_15_14" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 94> : 7.26ns
ST_94 : Operation 881 [5/5] (7.25ns)   --->   "%sum_15 = fadd float %sum_14, %tmp_15_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 95> : 7.26ns
ST_95 : Operation 882 [4/5] (7.25ns)   --->   "%sum_15 = fadd float %sum_14, %tmp_15_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 96> : 7.26ns
ST_96 : Operation 883 [3/5] (7.25ns)   --->   "%sum_15 = fadd float %sum_14, %tmp_15_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 97> : 7.26ns
ST_97 : Operation 884 [2/5] (7.25ns)   --->   "%sum_15 = fadd float %sum_14, %tmp_15_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 98> : 7.26ns
ST_98 : Operation 885 [1/5] (7.25ns)   --->   "%sum_15 = fadd float %sum_14, %tmp_15_15" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 99> : 7.26ns
ST_99 : Operation 886 [5/5] (7.25ns)   --->   "%sum_16 = fadd float %sum_15, %tmp_15_16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 100> : 7.26ns
ST_100 : Operation 887 [4/5] (7.25ns)   --->   "%sum_16 = fadd float %sum_15, %tmp_15_16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 101> : 7.26ns
ST_101 : Operation 888 [3/5] (7.25ns)   --->   "%sum_16 = fadd float %sum_15, %tmp_15_16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 102> : 7.26ns
ST_102 : Operation 889 [2/5] (7.25ns)   --->   "%sum_16 = fadd float %sum_15, %tmp_15_16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 103> : 7.26ns
ST_103 : Operation 890 [1/5] (7.25ns)   --->   "%sum_16 = fadd float %sum_15, %tmp_15_16" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 104> : 7.26ns
ST_104 : Operation 891 [5/5] (7.25ns)   --->   "%sum_17 = fadd float %sum_16, %tmp_15_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 105> : 7.26ns
ST_105 : Operation 892 [4/5] (7.25ns)   --->   "%sum_17 = fadd float %sum_16, %tmp_15_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 106> : 7.26ns
ST_106 : Operation 893 [3/5] (7.25ns)   --->   "%sum_17 = fadd float %sum_16, %tmp_15_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 107> : 7.26ns
ST_107 : Operation 894 [2/5] (7.25ns)   --->   "%sum_17 = fadd float %sum_16, %tmp_15_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 108> : 7.26ns
ST_108 : Operation 895 [1/5] (7.25ns)   --->   "%sum_17 = fadd float %sum_16, %tmp_15_17" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 109> : 7.26ns
ST_109 : Operation 896 [5/5] (7.25ns)   --->   "%sum_18 = fadd float %sum_17, %tmp_15_18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 110> : 7.26ns
ST_110 : Operation 897 [4/5] (7.25ns)   --->   "%sum_18 = fadd float %sum_17, %tmp_15_18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 111> : 7.26ns
ST_111 : Operation 898 [3/5] (7.25ns)   --->   "%sum_18 = fadd float %sum_17, %tmp_15_18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 112> : 7.26ns
ST_112 : Operation 899 [2/5] (7.25ns)   --->   "%sum_18 = fadd float %sum_17, %tmp_15_18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 113> : 7.26ns
ST_113 : Operation 900 [1/5] (7.25ns)   --->   "%sum_18 = fadd float %sum_17, %tmp_15_18" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 114> : 7.26ns
ST_114 : Operation 901 [5/5] (7.25ns)   --->   "%sum_19 = fadd float %sum_18, %tmp_15_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 115> : 7.26ns
ST_115 : Operation 902 [4/5] (7.25ns)   --->   "%sum_19 = fadd float %sum_18, %tmp_15_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 116> : 7.26ns
ST_116 : Operation 903 [3/5] (7.25ns)   --->   "%sum_19 = fadd float %sum_18, %tmp_15_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 117> : 7.26ns
ST_117 : Operation 904 [2/5] (7.25ns)   --->   "%sum_19 = fadd float %sum_18, %tmp_15_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 118> : 7.26ns
ST_118 : Operation 905 [1/5] (7.25ns)   --->   "%sum_19 = fadd float %sum_18, %tmp_15_19" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 119> : 7.26ns
ST_119 : Operation 906 [5/5] (7.25ns)   --->   "%sum_20 = fadd float %sum_19, %tmp_15_20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 120> : 7.26ns
ST_120 : Operation 907 [4/5] (7.25ns)   --->   "%sum_20 = fadd float %sum_19, %tmp_15_20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 121> : 7.26ns
ST_121 : Operation 908 [3/5] (7.25ns)   --->   "%sum_20 = fadd float %sum_19, %tmp_15_20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 122> : 7.26ns
ST_122 : Operation 909 [2/5] (7.25ns)   --->   "%sum_20 = fadd float %sum_19, %tmp_15_20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 123> : 7.26ns
ST_123 : Operation 910 [1/5] (7.25ns)   --->   "%sum_20 = fadd float %sum_19, %tmp_15_20" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 124> : 7.26ns
ST_124 : Operation 911 [5/5] (7.25ns)   --->   "%sum_21 = fadd float %sum_20, %tmp_15_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 125> : 7.26ns
ST_125 : Operation 912 [4/5] (7.25ns)   --->   "%sum_21 = fadd float %sum_20, %tmp_15_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 126> : 7.26ns
ST_126 : Operation 913 [3/5] (7.25ns)   --->   "%sum_21 = fadd float %sum_20, %tmp_15_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 127> : 7.26ns
ST_127 : Operation 914 [2/5] (7.25ns)   --->   "%sum_21 = fadd float %sum_20, %tmp_15_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 128> : 7.26ns
ST_128 : Operation 915 [1/5] (7.25ns)   --->   "%sum_21 = fadd float %sum_20, %tmp_15_21" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 129> : 7.26ns
ST_129 : Operation 916 [5/5] (7.25ns)   --->   "%sum_22 = fadd float %sum_21, %tmp_15_22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 130> : 7.26ns
ST_130 : Operation 917 [4/5] (7.25ns)   --->   "%sum_22 = fadd float %sum_21, %tmp_15_22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 131> : 7.26ns
ST_131 : Operation 918 [3/5] (7.25ns)   --->   "%sum_22 = fadd float %sum_21, %tmp_15_22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 132> : 7.26ns
ST_132 : Operation 919 [2/5] (7.25ns)   --->   "%sum_22 = fadd float %sum_21, %tmp_15_22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 133> : 7.26ns
ST_133 : Operation 920 [1/5] (7.25ns)   --->   "%sum_22 = fadd float %sum_21, %tmp_15_22" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 134> : 7.26ns
ST_134 : Operation 921 [5/5] (7.25ns)   --->   "%sum_23 = fadd float %sum_22, %tmp_15_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 135> : 7.26ns
ST_135 : Operation 922 [4/5] (7.25ns)   --->   "%sum_23 = fadd float %sum_22, %tmp_15_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 136> : 7.26ns
ST_136 : Operation 923 [3/5] (7.25ns)   --->   "%sum_23 = fadd float %sum_22, %tmp_15_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 137> : 7.26ns
ST_137 : Operation 924 [2/5] (7.25ns)   --->   "%sum_23 = fadd float %sum_22, %tmp_15_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 138> : 7.26ns
ST_138 : Operation 925 [1/5] (7.25ns)   --->   "%sum_23 = fadd float %sum_22, %tmp_15_23" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 139> : 7.26ns
ST_139 : Operation 926 [5/5] (7.25ns)   --->   "%sum_24 = fadd float %sum_23, %tmp_15_24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 140> : 7.26ns
ST_140 : Operation 927 [4/5] (7.25ns)   --->   "%sum_24 = fadd float %sum_23, %tmp_15_24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 141> : 7.26ns
ST_141 : Operation 928 [3/5] (7.25ns)   --->   "%sum_24 = fadd float %sum_23, %tmp_15_24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 142> : 7.26ns
ST_142 : Operation 929 [2/5] (7.25ns)   --->   "%sum_24 = fadd float %sum_23, %tmp_15_24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 143> : 7.26ns
ST_143 : Operation 930 [1/5] (7.25ns)   --->   "%sum_24 = fadd float %sum_23, %tmp_15_24" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 144> : 7.26ns
ST_144 : Operation 931 [5/5] (7.25ns)   --->   "%sum_25 = fadd float %sum_24, %tmp_15_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 145> : 7.26ns
ST_145 : Operation 932 [4/5] (7.25ns)   --->   "%sum_25 = fadd float %sum_24, %tmp_15_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 146> : 7.26ns
ST_146 : Operation 933 [3/5] (7.25ns)   --->   "%sum_25 = fadd float %sum_24, %tmp_15_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 147> : 7.26ns
ST_147 : Operation 934 [2/5] (7.25ns)   --->   "%sum_25 = fadd float %sum_24, %tmp_15_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 148> : 7.26ns
ST_148 : Operation 935 [1/5] (7.25ns)   --->   "%sum_25 = fadd float %sum_24, %tmp_15_25" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 149> : 7.26ns
ST_149 : Operation 936 [5/5] (7.25ns)   --->   "%sum_26 = fadd float %sum_25, %tmp_15_26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 150> : 7.26ns
ST_150 : Operation 937 [4/5] (7.25ns)   --->   "%sum_26 = fadd float %sum_25, %tmp_15_26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 151> : 7.26ns
ST_151 : Operation 938 [3/5] (7.25ns)   --->   "%sum_26 = fadd float %sum_25, %tmp_15_26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 152> : 7.26ns
ST_152 : Operation 939 [2/5] (7.25ns)   --->   "%sum_26 = fadd float %sum_25, %tmp_15_26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 153> : 7.26ns
ST_153 : Operation 940 [1/5] (7.25ns)   --->   "%sum_26 = fadd float %sum_25, %tmp_15_26" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 154> : 7.26ns
ST_154 : Operation 941 [5/5] (7.25ns)   --->   "%sum_27 = fadd float %sum_26, %tmp_15_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 155> : 7.26ns
ST_155 : Operation 942 [4/5] (7.25ns)   --->   "%sum_27 = fadd float %sum_26, %tmp_15_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 156> : 7.26ns
ST_156 : Operation 943 [3/5] (7.25ns)   --->   "%sum_27 = fadd float %sum_26, %tmp_15_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 157> : 7.26ns
ST_157 : Operation 944 [2/5] (7.25ns)   --->   "%sum_27 = fadd float %sum_26, %tmp_15_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 158> : 7.26ns
ST_158 : Operation 945 [1/5] (7.25ns)   --->   "%sum_27 = fadd float %sum_26, %tmp_15_27" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 159> : 7.26ns
ST_159 : Operation 946 [5/5] (7.25ns)   --->   "%sum_28 = fadd float %sum_27, %tmp_15_28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 160> : 7.26ns
ST_160 : Operation 947 [4/5] (7.25ns)   --->   "%sum_28 = fadd float %sum_27, %tmp_15_28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 161> : 7.26ns
ST_161 : Operation 948 [3/5] (7.25ns)   --->   "%sum_28 = fadd float %sum_27, %tmp_15_28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 162> : 7.26ns
ST_162 : Operation 949 [2/5] (7.25ns)   --->   "%sum_28 = fadd float %sum_27, %tmp_15_28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 163> : 7.26ns
ST_163 : Operation 950 [1/5] (7.25ns)   --->   "%sum_28 = fadd float %sum_27, %tmp_15_28" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 164> : 7.26ns
ST_164 : Operation 951 [5/5] (7.25ns)   --->   "%sum_29 = fadd float %sum_28, %tmp_15_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 165> : 7.26ns
ST_165 : Operation 952 [4/5] (7.25ns)   --->   "%sum_29 = fadd float %sum_28, %tmp_15_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 166> : 7.26ns
ST_166 : Operation 953 [3/5] (7.25ns)   --->   "%sum_29 = fadd float %sum_28, %tmp_15_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 167> : 7.26ns
ST_167 : Operation 954 [2/5] (7.25ns)   --->   "%sum_29 = fadd float %sum_28, %tmp_15_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 168> : 7.26ns
ST_168 : Operation 955 [1/5] (7.25ns)   --->   "%sum_29 = fadd float %sum_28, %tmp_15_29" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 169> : 7.26ns
ST_169 : Operation 956 [5/5] (7.25ns)   --->   "%sum_30 = fadd float %sum_29, %tmp_15_30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 170> : 7.26ns
ST_170 : Operation 957 [4/5] (7.25ns)   --->   "%sum_30 = fadd float %sum_29, %tmp_15_30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 171> : 7.26ns
ST_171 : Operation 958 [3/5] (7.25ns)   --->   "%sum_30 = fadd float %sum_29, %tmp_15_30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 172> : 7.26ns
ST_172 : Operation 959 [2/5] (7.25ns)   --->   "%sum_30 = fadd float %sum_29, %tmp_15_30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 173> : 7.26ns
ST_173 : Operation 960 [1/5] (7.25ns)   --->   "%sum_30 = fadd float %sum_29, %tmp_15_30" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 174> : 5.23ns
ST_174 : Operation 961 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"
ST_174 : Operation 962 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"
ST_174 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_135 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %p_v, i5 0)" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_174 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_141_cast = zext i11 %tmp_135 to i12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_174 : Operation 965 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str9) nounwind" [./mmult.h:55->./mmult.h:155->mmult_accel.cpp:36]
ST_174 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str9)" [./mmult.h:55->./mmult.h:155->mmult_accel.cpp:36]
ST_174 : Operation 967 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:56->./mmult.h:155->mmult_accel.cpp:36]
ST_174 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_11_cast1 = zext i6 %ib_0_i_i_mid2 to i12" [./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36]
ST_174 : Operation 969 [1/1] (1.97ns)   --->   "%tmp_163 = add i12 %tmp_141_cast, %tmp_11_cast1" [./mmult.h:60->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_173_cast = zext i12 %tmp_163 to i64" [./mmult.h:60->./mmult.h:155->mmult_accel.cpp:36]
ST_174 : Operation 971 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_173_cast" [./mmult.h:60->./mmult.h:155->mmult_accel.cpp:36]
ST_174 : Operation 972 [1/1] (3.25ns)   --->   "store float %sum_30, float* %out_addr, align 4" [./mmult.h:60->./mmult.h:155->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 973 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str9, i32 %tmp_10)" [./mmult.h:61->./mmult.h:155->mmult_accel.cpp:36]
ST_174 : Operation 974 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"

 <State 175> : 1.77ns
ST_175 : Operation 975 [1/1] (1.76ns)   --->   "br label %.preheader.i" [./mmult.h:158->mmult_accel.cpp:36]

 <State 176> : 8.42ns
ST_176 : Operation 976 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i11 [ %indvar_flatten_next2, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]"
ST_176 : Operation 977 [1/1] (0.00ns)   --->   "%i4_0_i = phi i6 [ %tmp_8_mid2_v_v, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]" [./mmult.h:162->mmult_accel.cpp:36]
ST_176 : Operation 978 [1/1] (0.00ns)   --->   "%j5_0_i = phi i6 [ %j_2, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]"
ST_176 : Operation 979 [1/1] (1.88ns)   --->   "%exitcond_flatten2 = icmp eq i11 %indvar_flatten2, -1024"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 980 [1/1] (1.97ns)   --->   "%indvar_flatten_next2 = add i11 %indvar_flatten2, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 981 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %"wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>.exit", label %"mmult_hw<float, 32>.exit.i""
ST_176 : Operation 982 [1/1] (1.82ns)   --->   "%i_2 = add i6 1, %i4_0_i" [./mmult.h:158->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 983 [1/1] (1.42ns)   --->   "%exitcond_i = icmp eq i6 %j5_0_i, -32" [./mmult.h:159->mmult_accel.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 984 [1/1] (1.37ns)   --->   "%j5_0_i_mid2 = select i1 %exitcond_i, i6 0, i6 %j5_0_i" [./mmult.h:159->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 985 [1/1] (1.37ns)   --->   "%tmp_8_mid2_v_v = select i1 %exitcond_i, i6 %i_2, i6 %i4_0_i" [./mmult.h:162->mmult_accel.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_164 = trunc i6 %tmp_8_mid2_v_v to i5" [./mmult.h:162->mmult_accel.cpp:36]
ST_176 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_8_mid2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_164, i5 0)" [./mmult.h:162->mmult_accel.cpp:36]
ST_176 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_165 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_8_mid2_v_v, i5 0)" [./mmult.h:162->mmult_accel.cpp:36]
ST_176 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_176_cast = zext i11 %tmp_165 to i12" [./mmult.h:159->mmult_accel.cpp:36]
ST_176 : Operation 990 [1/1] (0.00ns)   --->   "%j5_0_i_cast2 = zext i6 %j5_0_i_mid2 to i10" [./mmult.h:159->mmult_accel.cpp:36]
ST_176 : Operation 991 [1/1] (1.95ns)   --->   "%k = add i10 %j5_0_i_cast2, %tmp_8_mid2" [./mmult.h:162->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i6 %j5_0_i_mid2 to i12" [./mmult.h:163->mmult_accel.cpp:36]
ST_176 : Operation 993 [1/1] (1.97ns)   --->   "%tmp_166 = add i12 %tmp_176_cast, %tmp_13_cast" [./mmult.h:163->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_177_cast = zext i12 %tmp_166 to i64" [./mmult.h:163->mmult_accel.cpp:36]
ST_176 : Operation 995 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_177_cast" [./mmult.h:163->mmult_accel.cpp:36]
ST_176 : Operation 996 [1/1] (1.77ns)   --->   "%last_assign = icmp eq i10 %k, -1" [./mmult.h:163->mmult_accel.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 997 [2/2] (3.25ns)   --->   "%out_load = load float* %out_addr_1, align 4" [./mmult.h:105->./mmult.h:163->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 998 [1/1] (1.82ns)   --->   "%j_2 = add i6 1, %j5_0_i_mid2" [./mmult.h:159->mmult_accel.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 177> : 3.25ns
ST_177 : Operation 999 [1/2] (3.25ns)   --->   "%out_load = load float* %out_addr_1, align 4" [./mmult.h:105->./mmult.h:163->mmult_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 1000 [1/1] (0.00ns)   --->   "%val_assign = bitcast float %out_load to i32" [./mmult.h:105->./mmult.h:163->mmult_accel.cpp:36]
ST_177 : Operation 1001 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [./mmult.h:105->./mmult.h:163->mmult_accel.cpp:36]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 178> : 0.00ns
ST_178 : Operation 1002 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"
ST_178 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [./mmult.h:160->mmult_accel.cpp:36]
ST_178 : Operation 1004 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./mmult.h:161->mmult_accel.cpp:36]
ST_178 : Operation 1005 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [./mmult.h:105->./mmult.h:163->mmult_accel.cpp:36]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_178 : Operation 1006 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_14)" [./mmult.h:164->mmult_accel.cpp:36]
ST_178 : Operation 1007 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./mmult.h:159->mmult_accel.cpp:36]

 <State 179> : 0.00ns
ST_179 : Operation 1008 [1/1] (0.00ns)   --->   "ret void" [mmult_accel.cpp:38]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [38]  (1.77 ns)

 <State 2>: 4.62ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./mmult.h:137->mmult_accel.cpp:36) [40]  (0 ns)
	'icmp' operation ('exitcond4_i', ./mmult.h:137->mmult_accel.cpp:36) [47]  (1.43 ns)
	'select' operation ('j_0_i_mid2', ./mmult.h:137->mmult_accel.cpp:36) [48]  (1.37 ns)
	'add' operation ('j', ./mmult.h:137->mmult_accel.cpp:36) [63]  (1.83 ns)

 <State 3>: 5.23ns
The critical path consists of the following:
	'add' operation ('tmp_2', ./mmult.h:141->mmult_accel.cpp:36) [58]  (1.98 ns)
	'getelementptr' operation ('a_addr', ./mmult.h:141->mmult_accel.cpp:36) [60]  (0 ns)
	'store' operation (./mmult.h:141->mmult_accel.cpp:36) of variable 'ret', ./mmult.h:82->./mmult.h:141->mmult_accel.cpp:36 on array 'a', ./mmult.h:129->mmult_accel.cpp:36 [61]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [68]  (1.77 ns)

 <State 5>: 4.62ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./mmult.h:147->mmult_accel.cpp:36) [70]  (0 ns)
	'icmp' operation ('exitcond2_i', ./mmult.h:147->mmult_accel.cpp:36) [77]  (1.43 ns)
	'select' operation ('j2_0_i_mid2', ./mmult.h:147->mmult_accel.cpp:36) [78]  (1.37 ns)
	'add' operation ('j', ./mmult.h:147->mmult_accel.cpp:36) [93]  (1.83 ns)

 <State 6>: 5.23ns
The critical path consists of the following:
	'add' operation ('tmp_8', ./mmult.h:151->mmult_accel.cpp:36) [88]  (1.98 ns)
	'getelementptr' operation ('b_addr', ./mmult.h:151->mmult_accel.cpp:36) [90]  (0 ns)
	'store' operation (./mmult.h:151->mmult_accel.cpp:36) of variable 'ret', ./mmult.h:82->./mmult.h:151->mmult_accel.cpp:36 on array 'b', ./mmult.h:130->mmult_accel.cpp:36 [91]  (3.25 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [98]  (1.77 ns)

 <State 8>: 7.92ns
The critical path consists of the following:
	'phi' operation ('ib') with incoming values : ('ib', ./mmult.h:54->./mmult.h:155->mmult_accel.cpp:36) [100]  (0 ns)
	'icmp' operation ('exitcond1_i_i', ./mmult.h:54->./mmult.h:155->mmult_accel.cpp:36) [171]  (1.43 ns)
	'select' operation ('ib_0_i_i_mid2', ./mmult.h:54->./mmult.h:155->mmult_accel.cpp:36) [172]  (1.37 ns)
	'add' operation ('tmp_136', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [347]  (1.87 ns)
	'getelementptr' operation ('b_addr_2', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [349]  (0 ns)
	'load' operation ('b_load_1', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) on array 'b', ./mmult.h:130->mmult_accel.cpp:36 [431]  (3.25 ns)

 <State 9>: 5.17ns
The critical path consists of the following:
	'add' operation ('tmp_138', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [352]  (1.92 ns)
	'getelementptr' operation ('b_addr_4', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [354]  (0 ns)
	'load' operation ('b_load_3', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) on array 'b', ./mmult.h:130->mmult_accel.cpp:36 [437]  (3.25 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [429]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [429]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [429]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [429]  (5.7 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_1', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_3', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_4', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_6', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_7', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_8', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_10', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_11', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_13', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_14', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_15', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_16', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_17', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_18', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_19', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_20', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_21', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_22', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_23', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_24', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [508]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [508]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [508]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [508]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_25', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [508]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [511]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [511]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [511]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [511]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_26', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [511]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [514]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [514]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [514]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [514]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_27', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [514]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [517]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [517]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [517]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [517]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_28', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [517]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [520]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [520]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [520]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [520]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_29', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [520]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [523]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [523]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [523]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [523]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_30', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36) [523]  (7.26 ns)

 <State 174>: 5.23ns
The critical path consists of the following:
	'add' operation ('tmp_163', ./mmult.h:60->./mmult.h:155->mmult_accel.cpp:36) [425]  (1.98 ns)
	'getelementptr' operation ('out_addr', ./mmult.h:60->./mmult.h:155->mmult_accel.cpp:36) [427]  (0 ns)
	'store' operation (./mmult.h:60->./mmult.h:155->mmult_accel.cpp:36) of variable 'sum_30', ./mmult.h:59->./mmult.h:155->mmult_accel.cpp:36 on array 'out', ./mmult.h:131->mmult_accel.cpp:36 [524]  (3.25 ns)

 <State 175>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next2') [531]  (1.77 ns)

 <State 176>: 8.42ns
The critical path consists of the following:
	'phi' operation ('i4_0_i', ./mmult.h:162->mmult_accel.cpp:36) with incoming values : ('tmp_8_mid2_v_v', ./mmult.h:162->mmult_accel.cpp:36) [532]  (0 ns)
	'add' operation ('i', ./mmult.h:158->mmult_accel.cpp:36) [538]  (1.83 ns)
	'select' operation ('tmp_8_mid2_v_v', ./mmult.h:162->mmult_accel.cpp:36) [542]  (1.37 ns)
	'add' operation ('tmp_166', ./mmult.h:163->mmult_accel.cpp:36) [552]  (1.98 ns)
	'getelementptr' operation ('v', ./mmult.h:163->mmult_accel.cpp:36) [554]  (0 ns)
	'load' operation ('out_load', ./mmult.h:105->./mmult.h:163->mmult_accel.cpp:36) on array 'out', ./mmult.h:131->mmult_accel.cpp:36 [556]  (3.25 ns)

 <State 177>: 3.25ns
The critical path consists of the following:
	'load' operation ('out_load', ./mmult.h:105->./mmult.h:163->mmult_accel.cpp:36) on array 'out', ./mmult.h:131->mmult_accel.cpp:36 [556]  (3.25 ns)

 <State 178>: 0ns
The critical path consists of the following:

 <State 179>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
