static void T_1 F_1 ( void )\r\n{\r\nT_2 V_1 ;\r\nT_3 V_2 , V_3 ;\r\nunsigned V_4 ;\r\nif ( V_5 . V_6 < 0x10 )\r\nreturn;\r\nV_1 = V_7 ;\r\nF_2 ( V_1 , V_3 ) ;\r\nif ( ! ( V_3 & V_8 ) )\r\nreturn;\r\nV_2 = V_3 & ( V_9 << V_10 ) ;\r\nV_4 = ( V_3 >> V_11 ) &\r\nV_12 ;\r\nV_13 = V_2 ;\r\nV_14 = V_2 + ( 1ULL << ( V_4 + 20 ) ) - 1 ;\r\n}\r\nstatic int T_1 F_3 ( void )\r\n{\r\nint V_15 ;\r\nint V_16 ;\r\nunsigned V_17 ;\r\nunsigned V_18 ;\r\nint V_19 ;\r\nint V_20 ;\r\nint V_21 ;\r\nint V_22 ;\r\nstruct V_23 * V_24 ;\r\nT_2 V_25 ;\r\nstruct V_26 * V_27 ;\r\nT_3 V_28 ;\r\nT_3 V_29 ;\r\nstruct V_30 V_30 [ V_31 ] ;\r\nT_3 V_32 ;\r\nT_2 V_1 ;\r\nbool V_33 ;\r\nif ( ! F_4 () )\r\nreturn - 1 ;\r\nV_33 = false ;\r\nfor ( V_15 = 0 ; V_15 < F_5 ( V_34 ) ; V_15 ++ ) {\r\nT_2 V_35 ;\r\nT_4 V_36 ;\r\nT_4 V_37 ;\r\nV_17 = V_34 [ V_15 ] . V_17 ;\r\nV_18 = V_34 [ V_15 ] . V_18 ;\r\nV_35 = F_6 ( V_17 , V_18 , 0 , V_38 ) ;\r\nV_37 = V_35 & 0xffff ;\r\nV_36 = ( V_35 >> 16 ) & 0xffff ;\r\nif ( V_34 [ V_15 ] . V_37 == V_37 &&\r\nV_34 [ V_15 ] . V_36 == V_36 ) {\r\nV_33 = true ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_33 )\r\nreturn 0 ;\r\nV_39 = 0 ;\r\nfor ( V_15 = 0 ; V_15 < 4 ; V_15 ++ ) {\r\nint V_40 ;\r\nint V_41 ;\r\nV_25 = F_6 ( V_17 , V_18 , 1 , 0xe0 + ( V_15 << 2 ) ) ;\r\nif ( ( V_25 & 7 ) != 3 )\r\ncontinue;\r\nV_40 = ( V_25 >> 16 ) & 0xff ;\r\nV_41 = ( V_25 >> 24 ) & 0xff ;\r\nV_19 = ( V_25 >> 4 ) & 0x07 ;\r\n#ifdef F_7\r\nfor ( V_16 = V_40 ; V_16 <= V_41 ; V_16 ++ )\r\nF_8 ( V_16 , V_19 ) ;\r\n#endif\r\nV_20 = ( V_25 >> 8 ) & 0x03 ;\r\nV_24 = & V_23 [ V_39 ] ;\r\nV_24 -> V_42 = V_40 ;\r\nV_24 -> V_43 = V_41 ;\r\nV_24 -> V_19 = V_19 ;\r\nV_24 -> V_20 = V_20 ;\r\nsprintf ( V_24 -> V_44 , L_1 , V_40 ) ;\r\nV_39 ++ ;\r\n}\r\nV_25 = F_6 ( V_17 , V_18 , 0 , 0x60 ) ;\r\nV_21 = ( V_25 >> 8 ) & 0x07 ;\r\nV_25 = F_6 ( V_17 , V_18 , 0 , 0x64 ) ;\r\nV_22 = ( V_25 >> 8 ) & 0x03 ;\r\nmemset ( V_30 , 0 , sizeof( V_30 ) ) ;\r\nF_9 ( V_30 , V_31 , 0 , 0 , 0xffff + 1 ) ;\r\nfor ( V_15 = 0 ; V_15 < 4 ; V_15 ++ ) {\r\nV_25 = F_6 ( V_17 , V_18 , 1 , 0xc0 + ( V_15 << 3 ) ) ;\r\nif ( ! ( V_25 & 3 ) )\r\ncontinue;\r\nV_28 = V_25 & 0xfff000 ;\r\nV_25 = F_6 ( V_17 , V_18 , 1 , 0xc4 + ( V_15 << 3 ) ) ;\r\nV_19 = V_25 & 0x07 ;\r\nV_20 = ( V_25 >> 4 ) & 0x03 ;\r\nV_29 = ( V_25 & 0xfff000 ) | 0xfff ;\r\nfor ( V_16 = 0 ; V_16 < V_39 ; V_16 ++ ) {\r\nV_24 = & V_23 [ V_16 ] ;\r\nif ( V_24 -> V_19 == V_19 && V_24 -> V_20 == V_20 )\r\nbreak;\r\n}\r\nif ( V_16 == V_39 )\r\ncontinue;\r\nV_24 = & V_23 [ V_16 ] ;\r\nF_10 ( V_45 L_2 ,\r\nV_19 , V_20 , V_28 , V_29 ) ;\r\nif ( V_29 > 0xffff )\r\nV_29 = 0xffff ;\r\nF_11 ( V_24 , V_28 , V_29 , V_46 , 1 ) ;\r\nF_12 ( V_30 , V_31 , V_28 , V_29 + 1 ) ;\r\n}\r\nfor ( V_16 = 0 ; V_16 < V_39 ; V_16 ++ ) {\r\nV_24 = & V_23 [ V_16 ] ;\r\nif ( V_24 -> V_19 == V_21 && V_24 -> V_20 == V_22 )\r\nbreak;\r\n}\r\nif ( V_16 < V_39 ) {\r\nV_24 = & V_23 [ V_16 ] ;\r\nfor ( V_15 = 0 ; V_15 < V_31 ; V_15 ++ ) {\r\nif ( ! V_30 [ V_15 ] . V_29 )\r\ncontinue;\r\nF_11 ( V_24 , V_30 [ V_15 ] . V_28 , V_30 [ V_15 ] . V_29 - 1 ,\r\nV_46 , 1 ) ;\r\n}\r\n}\r\nmemset ( V_30 , 0 , sizeof( V_30 ) ) ;\r\nV_29 = F_13 ( ( 0xfdULL << 32 ) - 1 ) ;\r\nV_29 ++ ;\r\nF_9 ( V_30 , V_31 , 0 , 0 , V_29 ) ;\r\nV_1 = V_47 ;\r\nF_2 ( V_1 , V_32 ) ;\r\nV_29 = ( V_32 & 0xffffff800000ULL ) ;\r\nF_10 ( V_48 L_3 , V_29 , V_29 >> 20 ) ;\r\nif ( V_29 < ( 1ULL << 32 ) )\r\nF_12 ( V_30 , V_31 , 0 , V_29 ) ;\r\nF_1 () ;\r\nif ( V_14 ) {\r\nF_10 ( V_45 L_4 , V_13 , V_14 ) ;\r\nF_12 ( V_30 , V_31 , V_13 ,\r\nV_14 + 1 ) ;\r\n}\r\nfor ( V_15 = 0 ; V_15 < 8 ; V_15 ++ ) {\r\nV_25 = F_6 ( V_17 , V_18 , 1 , 0x80 + ( V_15 << 3 ) ) ;\r\nif ( ! ( V_25 & 3 ) )\r\ncontinue;\r\nV_28 = V_25 & 0xffffff00 ;\r\nV_28 <<= 8 ;\r\nV_25 = F_6 ( V_17 , V_18 , 1 , 0x84 + ( V_15 << 3 ) ) ;\r\nV_19 = V_25 & 0x07 ;\r\nV_20 = ( V_25 >> 4 ) & 0x03 ;\r\nV_29 = ( V_25 & 0xffffff00 ) ;\r\nV_29 <<= 8 ;\r\nV_29 |= 0xffff ;\r\nfor ( V_16 = 0 ; V_16 < V_39 ; V_16 ++ ) {\r\nV_24 = & V_23 [ V_16 ] ;\r\nif ( V_24 -> V_19 == V_19 && V_24 -> V_20 == V_20 )\r\nbreak;\r\n}\r\nif ( V_16 == V_39 )\r\ncontinue;\r\nV_24 = & V_23 [ V_16 ] ;\r\nF_10 ( V_45 L_5 ,\r\nV_19 , V_20 , V_28 , V_29 ) ;\r\nif ( V_14 ) {\r\nint V_49 = 0 ;\r\nT_3 V_50 = 0 ;\r\nif ( V_28 >= V_13 &&\r\nV_28 <= V_14 ) {\r\nV_28 = V_14 + 1 ;\r\nV_49 = 1 ;\r\n}\r\nif ( V_29 >= V_13 &&\r\nV_29 <= V_14 ) {\r\nV_29 = V_13 - 1 ;\r\nV_49 = 1 ;\r\n}\r\nif ( V_28 < V_13 &&\r\nV_29 > V_14 ) {\r\nV_50 = V_13 - 1 ;\r\nF_11 ( V_24 , V_28 , V_50 , V_51 , 0 ) ;\r\nF_12 ( V_30 , V_31 , V_28 ,\r\nV_50 + 1 ) ;\r\nF_10 ( V_52 L_6 , V_28 , V_50 ) ;\r\nV_28 = V_14 + 1 ;\r\nV_49 = 1 ;\r\n}\r\nif ( V_49 ) {\r\nif ( V_28 <= V_29 ) {\r\nF_10 ( V_52 L_7 , V_50 ? L_8 : L_9 , V_28 , V_29 ) ;\r\n} else {\r\nF_10 ( V_52 L_10 , V_50 ? L_11 : L_12 ) ;\r\ncontinue;\r\n}\r\n}\r\n}\r\nF_11 ( V_24 , F_13 ( V_28 ) , F_13 ( V_29 ) ,\r\nV_51 , 1 ) ;\r\nF_12 ( V_30 , V_31 , V_28 , V_29 + 1 ) ;\r\nF_10 ( V_52 L_13 ) ;\r\n}\r\nV_1 = V_53 ;\r\nF_2 ( V_1 , V_32 ) ;\r\nif ( V_32 & ( 1 << 21 ) ) {\r\nV_1 = V_54 ;\r\nF_2 ( V_1 , V_32 ) ;\r\nV_29 = ( V_32 & 0xffffff800000ULL ) ;\r\nF_10 ( V_48 L_14 , V_29 , V_29 >> 20 ) ;\r\nF_12 ( V_30 , V_31 , 1ULL << 32 , V_29 ) ;\r\n}\r\nfor ( V_16 = 0 ; V_16 < V_39 ; V_16 ++ ) {\r\nV_24 = & V_23 [ V_16 ] ;\r\nif ( V_24 -> V_19 == V_21 && V_24 -> V_20 == V_22 )\r\nbreak;\r\n}\r\nif ( V_16 < V_39 ) {\r\nV_24 = & V_23 [ V_16 ] ;\r\nfor ( V_15 = 0 ; V_15 < V_31 ; V_15 ++ ) {\r\nif ( ! V_30 [ V_15 ] . V_29 )\r\ncontinue;\r\nF_11 ( V_24 , F_13 ( V_30 [ V_15 ] . V_28 ) ,\r\nF_13 ( V_30 [ V_15 ] . V_29 - 1 ) ,\r\nV_51 , 1 ) ;\r\n}\r\n}\r\nfor ( V_15 = 0 ; V_15 < V_39 ; V_15 ++ ) {\r\nint V_55 ;\r\nint V_56 ;\r\nV_24 = & V_23 [ V_15 ] ;\r\nV_55 = V_24 -> V_55 ;\r\nV_56 = V_24 -> V_42 ;\r\nF_10 ( V_45 L_15 ,\r\nV_24 -> V_42 , V_24 -> V_43 , V_24 -> V_19 , V_24 -> V_20 ) ;\r\nfor ( V_16 = 0 ; V_16 < V_55 ; V_16 ++ ) {\r\nV_27 = & V_24 -> V_27 [ V_16 ] ;\r\nF_10 ( V_45 L_16 ,\r\nV_56 , V_16 , V_27 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_5 F_14 ( void * V_57 )\r\n{\r\nT_3 V_25 ;\r\nF_2 ( V_58 , V_25 ) ;\r\nif ( ! ( V_25 & V_59 ) ) {\r\nV_25 |= V_59 ;\r\nF_15 ( V_58 , V_25 ) ;\r\n}\r\n}\r\nstatic int T_5 F_16 ( struct V_60 * V_61 ,\r\nunsigned long V_62 , void * V_63 )\r\n{\r\nint V_64 = ( long ) V_63 ;\r\nswitch ( V_62 ) {\r\ncase V_65 :\r\ncase V_66 :\r\nF_17 ( V_64 , F_14 , NULL , 0 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_67 ;\r\n}\r\nstatic void T_1 F_18 ( void )\r\n{\r\n#ifdef F_19\r\nunsigned int V_15 , V_68 ;\r\nfor ( V_68 = V_15 = 0 ; ! V_68 && V_69 [ V_15 ] . V_70 ; ++ V_15 ) {\r\nT_6 V_17 = V_69 [ V_15 ] . V_17 ;\r\nT_6 V_18 = V_69 [ V_15 ] . V_71 ;\r\nT_6 V_72 = V_69 [ V_15 ] . V_70 ;\r\nfor (; V_18 < V_72 ; ++ V_18 ) {\r\nT_2 V_32 = F_6 ( V_17 , V_18 , 3 , 0 ) ;\r\nif ( ! F_20 ( V_32 ) )\r\ncontinue;\r\nV_32 = F_6 ( V_17 , V_18 , 3 , 0x8c ) ;\r\nif ( ! ( V_32 & ( V_59 >> 32 ) ) ) {\r\nV_32 |= V_59 >> 32 ;\r\nF_21 ( V_17 , V_18 , 3 , 0x8c , V_32 ) ;\r\n}\r\n++ V_68 ;\r\n}\r\n}\r\nF_22 ( L_17 , V_68 ) ;\r\n#endif\r\n}\r\nstatic int T_1 F_23 ( void )\r\n{\r\nint V_64 ;\r\nif ( V_5 . V_6 < 0x10 )\r\nreturn 0 ;\r\nif ( F_4 () )\r\nF_18 () ;\r\nF_24 ( & V_73 ) ;\r\nF_25 (cpu)\r\nF_16 ( & V_73 , ( unsigned long ) V_65 ,\r\n( void * ) ( long ) V_64 ) ;\r\nV_74 |= V_75 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_26 ( void )\r\n{\r\nif ( V_5 . V_76 != V_77 )\r\nreturn 0 ;\r\nF_3 () ;\r\nF_23 () ;\r\nreturn 0 ;\r\n}
