// Seed: 99443385
module module_0 (
    id_1
);
  inout supply1 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (id_4);
  input wire id_1;
  assign id_8[1 :-1'b0] = id_8;
endmodule
