LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY Fig1C
	PORT ( In:STD_LOGIC;
			 OUT:STD_LOGIC);
END ENTITY;

ARCHITECTURE OF Fig1C IS
		SIGNAL

	BEGIN

	END
