
---------- Begin Simulation Statistics ----------
final_tick                                15350655320                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187102                       # Simulator instruction rate (inst/s)
host_mem_usage                                 787048                       # Number of bytes of host memory used
host_op_rate                                   187101                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    79.63                       # Real time elapsed on the host
host_tick_rate                              192777833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14898646                       # Number of instructions simulated
sim_ops                                      14898646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015351                       # Number of seconds simulated
sim_ticks                                 15350655320                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.978218                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1767104                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1767489                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            488411                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2429134                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14489                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14600                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              111                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2931719                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            488388                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1825091                       # Number of branches committed
system.cpu.commit.bw_lim_events                 98721                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         6895196                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             14898646                       # Number of instructions committed
system.cpu.commit.committedOps               14898646                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14279626                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.043350                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.461224                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6876978     48.16%     48.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4024594     28.18%     76.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1364149      9.55%     85.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       935674      6.55%     92.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       553322      3.87%     96.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       248284      1.74%     98.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       151072      1.06%     99.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26832      0.19%     99.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        98721      0.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14279626                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18732                       # Number of function calls committed.
system.cpu.commit.int_insts                  14595636                       # Number of committed integer instructions.
system.cpu.commit.loads                       6641073                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6124352     41.11%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     41.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6641073     44.58%     85.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2133221     14.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14898646                       # Class of committed instruction
system.cpu.commit.refs                        8774294                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    14898646                       # Number of Instructions Simulated
system.cpu.committedOps                      14898646                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.029310                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.029310                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                762413                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    27                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1718804                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               24199385                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3269988                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  10642272                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 489015                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                    36                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                169512                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2931719                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2775745                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      11899831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 99325                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       25129209                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  978076                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.191174                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2944331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1781593                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.638649                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15333200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.638876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.631119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3544769     23.12%     23.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5323918     34.72%     57.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3332950     21.74%     79.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1332042      8.69%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1183296      7.72%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    79749      0.52%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   140208      0.91%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       56      0.00%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   396212      2.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15333200                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            2121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               502323                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2054014                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.242550                       # Inst execution rate
system.cpu.iew.exec_refs                     11441894                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2404935                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  564590                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9945340                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            220813                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3178558                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            21792114                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9036959                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            723716                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19054901                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                118965                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 489015                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                117779                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2546370                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        71785                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      3304267                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1045337                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            679                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       224585                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         277738                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14658071                       # num instructions consuming a value
system.cpu.iew.wb_count                      18395961                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.903940                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13250022                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.199581                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18480103                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 23002299                       # number of integer regfile reads
system.cpu.int_regfile_writes                14032124                       # number of integer regfile writes
system.cpu.ipc                               0.971525                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.971525                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7746283     39.16%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     39.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9385643     47.45%     86.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2646690     13.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19778617                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      113360                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005731                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     442      0.39%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 112097     98.89%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   821      0.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19891976                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           55020833                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18395961                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          28686251                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   21792113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19778617                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6893467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17039                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined      4454335                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15333200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.289921                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.256077                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5305426     34.60%     34.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4102789     26.76%     61.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3261649     21.27%     82.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1701663     11.10%     93.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              781397      5.10%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              161732      1.05%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16772      0.11%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1515      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 257      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15333200                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.289743                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1990165                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           781184                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9945340                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3178558                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.numCycles                         15335321                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  681643                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10949701                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    343                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3606958                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  83350                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups              29016223                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               23507258                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            17314154                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  10415284                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                 489015                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                140133                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6364453                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         29016223                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            167                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  1                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    150319                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              1                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     35974747                       # The number of ROB reads
system.cpu.rob.rob_writes                    44642462                       # The number of ROB writes
system.cpu.timesIdled                              36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        11904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           29                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          24863                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               29                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           54                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           52                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4168                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         8410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       270720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  270720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4178                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4444440                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           22316884                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               12922                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11952                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                35                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 37                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                37                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          12922                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           62                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37760                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   37822                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1588992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1590976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                83                       # Total snoops (count)
system.l2bus.snoopTraffic                        3328                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              13042                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002224                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.047104                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    13013     99.78%     99.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                       29      0.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                13042                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             48711663                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            38822784                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               93093                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1001                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst      2775694                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2775694                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2775694                       # number of overall hits
system.cpu.icache.overall_hits::total         2775694                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4949945                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4949945                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4949945                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4949945                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2775745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2775745                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2775745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2775745                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97057.745098                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97057.745098                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97057.745098                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97057.745098                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      3259256                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3259256                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      3259256                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3259256                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105137.290323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105137.290323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105137.290323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105137.290323                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2775694                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2775694                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4949945                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4949945                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2775745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2775745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97057.745098                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97057.745098                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      3259256                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3259256                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105137.290323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105137.290323                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            26.612046                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2775725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          89539.516129                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107107                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    26.612046                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.103953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.103953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5551521                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5551521                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      8580449                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8580449                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8580449                       # number of overall hits
system.cpu.dcache.overall_hits::total         8580449                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        43351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          43351                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        43351                       # number of overall misses
system.cpu.dcache.overall_misses::total         43351                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1972244274                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1972244274                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1972244274                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1972244274                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8623800                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8623800                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8623800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8623800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005027                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005027                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45494.781528                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45494.781528                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45494.781528                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45494.781528                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11900                       # number of writebacks
system.cpu.dcache.writebacks::total             11900                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30423                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30423                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12928                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12928                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    626204579                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    626204579                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    626204579                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    626204579                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001499                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001499                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48437.854192                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48437.854192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48437.854192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48437.854192                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11904                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6447292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6447292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        43287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1968918952                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1968918952                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6490579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6490579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45485.225403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45485.225403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        30396                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30396                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    624404781                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    624404781                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48437.264836                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48437.264836                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2133157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2133157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           64                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3325322                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3325322                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2133221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2133221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51958.156250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51958.156250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1799798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1799798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48643.189189                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48643.189189                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.059228                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8593377                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            664.710473                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            349349                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.059228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1016                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17260528                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17260528                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  15350655320                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.data            8781                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8781                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.data           8781                       # number of overall hits
system.l2cache.overall_hits::total               8781                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            31                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4147                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4178                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           31                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4147                       # number of overall misses
system.l2cache.overall_misses::total             4178                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      3166163                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    402395994                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    405562157                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      3166163                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    402395994                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    405562157                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12928                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           12959                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12928                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          12959                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.320777                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.322401                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.320777                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.322401                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 102134.290323                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 97033.034483                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 97070.884873                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 102134.290323                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 97033.034483                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 97070.884873                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             52                       # number of writebacks
system.l2cache.writebacks::total                   52                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4147                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4178                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4147                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4178                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2545543                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    319373054                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    321918597                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2545543                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    319373054                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    321918597                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.320777                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.322401                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.320777                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.322401                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82114.290323                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 77013.034483                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 77050.884873                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82114.290323                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 77013.034483                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 77050.884873                       # average overall mshr miss latency
system.l2cache.replacements                        83                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        11900                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11900                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           27                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               27                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           10                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             10                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       986986                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       986986                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           37                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.270270                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.270270                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 98698.600000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 98698.600000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       786786                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       786786                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.270270                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.270270                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 78678.600000                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78678.600000                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.data         8754                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8754                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4137                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4168                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      3166163                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    401409008                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    404575171                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        12891                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        12922                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.320922                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.322551                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 102134.290323                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 97029.008460                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97066.979607                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4137                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4168                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2545543                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    318586268                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    321131811                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.320922                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.322551                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82114.290323                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77009.008460                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77046.979607                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3943.754481                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  24863                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4179                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.949509                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86086                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.306508                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     2.755895                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3940.692078                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000075                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000673                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.962083                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.962831                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         4059                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               203083                       # Number of tag accesses
system.l2cache.tags.data_accesses              203083                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          265408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              267392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3328                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3328                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4147                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4178                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            52                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  52                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             129245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           17289685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               17418931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        129245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            129245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          216799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                216799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          216799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            129245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          17289685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              17635729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      4115.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.009677866666                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             1                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             1                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                12281                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  17                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4178                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          52                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        52                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                296                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                265                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               257                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               256                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  7                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 7                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.28                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       17.90                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      29879244                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    20730000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                107616744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       7206.76                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 25956.76                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      3516                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       14                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.80                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 29.17                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   4178                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    52                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3996                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      148                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          632                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     421.468354                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    264.982861                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    359.802969                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           143     22.63%     22.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          157     24.84%     47.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           53      8.39%     55.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            7      1.11%     56.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          108     17.09%     74.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           30      4.75%     78.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.47%     79.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      1.11%     80.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          124     19.62%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           632                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            4135                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    4135.000000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev            nan                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              1                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev            nan                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              1                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  265344                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2048                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     1152                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   267392                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  3328                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         17.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      17.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.14                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.14                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    15350622287                       # Total gap between requests
system.mem_ctrl.avgGap                     3628988.72                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst         1984                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       263360                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 129245.296610568417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 17156270.824273839593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 75045.656096459075                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst           31                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4147                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           52                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst       951231                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    106665513                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  73446764520                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30684.87                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     25721.13                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1412437779.23                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     84.17                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               1606500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy                853875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             14629860                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               46980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1211455440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         533734890                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        5445191040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          7207518585                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         469.525140                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  14151053010                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    512460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT    687142310                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               2920260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1544565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             14972580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               46980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1211455440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         605899170                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        5384421120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          7221260115                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         470.420315                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  13990843937                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    512460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT    847351383                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  15350655320                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
