<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p138" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_138{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_138{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_138{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_138{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_138{left:530px;bottom:998px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6_138{left:530px;bottom:976px;letter-spacing:-0.1px;}
#t7_138{left:530px;bottom:959px;letter-spacing:-0.11px;}
#t8_138{left:530px;bottom:943px;letter-spacing:-0.11px;}
#t9_138{left:530px;bottom:926px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_138{left:530px;bottom:909px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_138{left:530px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#tc_138{left:530px;bottom:871px;letter-spacing:-0.11px;}
#td_138{left:530px;bottom:849px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_138{left:530px;bottom:833px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tf_138{left:189px;bottom:808px;letter-spacing:-0.15px;}
#tg_138{left:530px;bottom:808px;letter-spacing:-0.14px;}
#th_138{left:81px;bottom:784px;letter-spacing:-0.15px;}
#ti_138{left:138px;bottom:784px;letter-spacing:-0.15px;}
#tj_138{left:189px;bottom:784px;letter-spacing:-0.16px;}
#tk_138{left:437px;bottom:784px;letter-spacing:-0.14px;}
#tl_138{left:530px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tm_138{left:530px;bottom:762px;letter-spacing:-0.11px;}
#tn_138{left:530px;bottom:745px;letter-spacing:-0.11px;}
#to_138{left:189px;bottom:721px;letter-spacing:-0.14px;}
#tp_138{left:530px;bottom:721px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tq_138{left:530px;bottom:700px;letter-spacing:-0.11px;}
#tr_138{left:530px;bottom:683px;letter-spacing:-0.11px;}
#ts_138{left:530px;bottom:666px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tt_138{left:530px;bottom:649px;letter-spacing:-0.11px;}
#tu_138{left:530px;bottom:628px;letter-spacing:-0.11px;}
#tv_138{left:530px;bottom:606px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_138{left:530px;bottom:590px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_138{left:189px;bottom:565px;letter-spacing:-0.15px;}
#ty_138{left:530px;bottom:565px;letter-spacing:-0.14px;}
#tz_138{left:81px;bottom:541px;letter-spacing:-0.16px;}
#t10_138{left:138px;bottom:541px;letter-spacing:-0.16px;}
#t11_138{left:189px;bottom:541px;letter-spacing:-0.15px;}
#t12_138{left:437px;bottom:541px;letter-spacing:-0.15px;}
#t13_138{left:530px;bottom:541px;letter-spacing:-0.12px;}
#t14_138{left:530px;bottom:524px;letter-spacing:-0.12px;}
#t15_138{left:189px;bottom:499px;}
#t16_138{left:530px;bottom:499px;letter-spacing:-0.13px;}
#t17_138{left:530px;bottom:478px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t18_138{left:530px;bottom:461px;letter-spacing:-0.12px;}
#t19_138{left:189px;bottom:437px;letter-spacing:-0.14px;}
#t1a_138{left:530px;bottom:437px;letter-spacing:-0.14px;}
#t1b_138{left:189px;bottom:412px;letter-spacing:-0.13px;}
#t1c_138{left:202px;bottom:412px;letter-spacing:-0.13px;}
#t1d_138{left:530px;bottom:412px;letter-spacing:-0.14px;}
#t1e_138{left:530px;bottom:391px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t1f_138{left:530px;bottom:374px;letter-spacing:-0.12px;}
#t1g_138{left:189px;bottom:350px;letter-spacing:-0.12px;}
#t1h_138{left:530px;bottom:350px;letter-spacing:-0.14px;}
#t1i_138{left:75px;bottom:325px;letter-spacing:-0.17px;}
#t1j_138{left:132px;bottom:325px;letter-spacing:-0.16px;}
#t1k_138{left:189px;bottom:325px;letter-spacing:-0.14px;}
#t1l_138{left:437px;bottom:325px;letter-spacing:-0.15px;}
#t1m_138{left:530px;bottom:325px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_138{left:530px;bottom:304px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1o_138{left:75px;bottom:279px;letter-spacing:-0.17px;}
#t1p_138{left:132px;bottom:279px;letter-spacing:-0.17px;}
#t1q_138{left:189px;bottom:279px;letter-spacing:-0.15px;}
#t1r_138{left:437px;bottom:279px;letter-spacing:-0.14px;}
#t1s_138{left:530px;bottom:279px;letter-spacing:-0.12px;}
#t1t_138{left:530px;bottom:258px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1u_138{left:75px;bottom:234px;letter-spacing:-0.17px;}
#t1v_138{left:132px;bottom:234px;letter-spacing:-0.17px;}
#t1w_138{left:189px;bottom:234px;letter-spacing:-0.14px;}
#t1x_138{left:437px;bottom:234px;letter-spacing:-0.16px;}
#t1y_138{left:530px;bottom:234px;letter-spacing:-0.11px;}
#t1z_138{left:189px;bottom:209px;}
#t20_138{left:530px;bottom:209px;letter-spacing:-0.14px;}
#t21_138{left:189px;bottom:185px;}
#t22_138{left:530px;bottom:185px;letter-spacing:-0.15px;}
#t23_138{left:189px;bottom:160px;}
#t24_138{left:530px;bottom:160px;letter-spacing:-0.2px;}
#t25_138{left:189px;bottom:136px;}
#t26_138{left:530px;bottom:136px;letter-spacing:-0.13px;}
#t27_138{left:189px;bottom:111px;letter-spacing:-0.1px;}
#t28_138{left:530px;bottom:111px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t29_138{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2a_138{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2b_138{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2c_138{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2d_138{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2e_138{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t2f_138{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2g_138{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2h_138{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_138{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_138{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_138{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_138{font-size:14px;font-family:TimesNewRoman_158;color:#000;}
.s5_138{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_138{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts138" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_158;
	src: url("fonts/TimesNewRoman_158.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg138Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg138" style="-webkit-user-select: none;"><object width="935" height="1210" data="138/138.svg" type="image/svg+xml" id="pdf138" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_138" class="t s1_138">2-122 </span><span id="t2_138" class="t s1_138">Vol. 4 </span>
<span id="t3_138" class="t s2_138">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_138" class="t s3_138">N-1:0 </span><span id="t5_138" class="t s3_138">LOG_PROC_STATE (SMM-RO) </span>
<span id="t6_138" class="t s3_138">Each bit represents a processor core of its state in a </span>
<span id="t7_138" class="t s3_138">long flow of internal operation which delays servicing </span>
<span id="t8_138" class="t s3_138">an interrupt. The corresponding bit will be set at the </span>
<span id="t9_138" class="t s3_138">start of long events such as: Microcode Update Load, </span>
<span id="ta_138" class="t s3_138">C6, WBINVD, Ratio Change, Throttle. </span>
<span id="tb_138" class="t s3_138">The bit is automatically cleared at the end of each long </span>
<span id="tc_138" class="t s3_138">event. The reset value of this field is 0. </span>
<span id="td_138" class="t s3_138">Only bit positions below N = CPUID.(EAX=0BH, </span>
<span id="te_138" class="t s3_138">ECX=PKG_LVL):EBX[15:0] can be updated. </span>
<span id="tf_138" class="t s3_138">63:N </span><span id="tg_138" class="t s3_138">Reserved </span>
<span id="th_138" class="t s3_138">4E3H </span><span id="ti_138" class="t s3_138">1251 </span><span id="tj_138" class="t s3_138">MSR_SMM_BLOCKED </span><span id="tk_138" class="t s3_138">Package </span><span id="tl_138" class="t s3_138">SMM Blocked (SMM-RO) </span>
<span id="tm_138" class="t s3_138">Reports the blocked state of all logical processors in </span>
<span id="tn_138" class="t s3_138">the package. Available only while in SMM. </span>
<span id="to_138" class="t s3_138">N-1:0 </span><span id="tp_138" class="t s3_138">LOG_PROC_STATE (SMM-RO) </span>
<span id="tq_138" class="t s3_138">Each bit represents a processor core of its blocked </span>
<span id="tr_138" class="t s3_138">state to service an SMI. The corresponding bit will be </span>
<span id="ts_138" class="t s3_138">set if the logical processor is in one of the following </span>
<span id="tt_138" class="t s3_138">states: Wait For SIPI or SENTER Sleep. </span>
<span id="tu_138" class="t s3_138">The reset value of this field is 0FFFH. </span>
<span id="tv_138" class="t s3_138">Only bit positions below N = CPUID.(EAX=0BH, </span>
<span id="tw_138" class="t s3_138">ECX=PKG_LVL):EBX[15:0] can be updated. </span>
<span id="tx_138" class="t s3_138">63:N </span><span id="ty_138" class="t s3_138">Reserved </span>
<span id="tz_138" class="t s3_138">500H </span><span id="t10_138" class="t s3_138">1280 </span><span id="t11_138" class="t s3_138">IA32_SGX_SVN_STATUS </span><span id="t12_138" class="t s3_138">Core </span><span id="t13_138" class="t s3_138">Status and SVN Threshold of SGX Support for ACM </span>
<span id="t14_138" class="t s3_138">(R/O) </span>
<span id="t15_138" class="t s3_138">0 </span><span id="t16_138" class="t s3_138">Lock </span>
<span id="t17_138" class="t s3_138">See Section 39.11.3, “Interactions with Authenticated </span>
<span id="t18_138" class="t s3_138">Code Modules (ACMs).” </span>
<span id="t19_138" class="t s3_138">15:1 </span><span id="t1a_138" class="t s3_138">Reserved </span>
<span id="t1b_138" class="t s4_138">23</span><span id="t1c_138" class="t s3_138">:16 </span><span id="t1d_138" class="t s3_138">SGX_SVN_SINIT </span>
<span id="t1e_138" class="t s3_138">See Section 39.11.3, “Interactions with Authenticated </span>
<span id="t1f_138" class="t s3_138">Code Modules (ACMs).” </span>
<span id="t1g_138" class="t s3_138">63:24 </span><span id="t1h_138" class="t s3_138">Reserved </span>
<span id="t1i_138" class="t s3_138">560H </span><span id="t1j_138" class="t s3_138">1376 </span><span id="t1k_138" class="t s3_138">IA32_RTIT_OUTPUT_BASE </span><span id="t1l_138" class="t s3_138">Core </span><span id="t1m_138" class="t s3_138">Trace Output Base Register (R/W) </span>
<span id="t1n_138" class="t s3_138">See Table 2-2. </span>
<span id="t1o_138" class="t s3_138">561H </span><span id="t1p_138" class="t s3_138">1377 </span><span id="t1q_138" class="t s3_138">IA32_RTIT_OUTPUT_MASK_PTRS </span><span id="t1r_138" class="t s3_138">Core </span><span id="t1s_138" class="t s3_138">Trace Output Mask Pointers Register (R/W) </span>
<span id="t1t_138" class="t s3_138">See Table 2-2. </span>
<span id="t1u_138" class="t s3_138">570H </span><span id="t1v_138" class="t s3_138">1392 </span><span id="t1w_138" class="t s3_138">IA32_RTIT_CTL </span><span id="t1x_138" class="t s3_138">Core </span><span id="t1y_138" class="t s3_138">Trace Control Register (R/W) </span>
<span id="t1z_138" class="t s3_138">0 </span><span id="t20_138" class="t s3_138">TraceEn </span>
<span id="t21_138" class="t s3_138">1 </span><span id="t22_138" class="t s3_138">CYCEn </span>
<span id="t23_138" class="t s3_138">2 </span><span id="t24_138" class="t s3_138">OS </span>
<span id="t25_138" class="t s3_138">3 </span><span id="t26_138" class="t s3_138">User </span>
<span id="t27_138" class="t s3_138">6:4 </span><span id="t28_138" class="t s3_138">Reserved, must be zero. </span>
<span id="t29_138" class="t s5_138">Table 2-12. </span><span id="t2a_138" class="t s5_138">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2b_138" class="t s6_138">Register </span>
<span id="t2c_138" class="t s6_138">Address </span><span id="t2d_138" class="t s6_138">Register Name / Bit Fields </span><span id="t2e_138" class="t s6_138">Scope </span><span id="t2f_138" class="t s6_138">Bit Description </span>
<span id="t2g_138" class="t s6_138">Hex </span><span id="t2h_138" class="t s6_138">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
