// Seed: 1174615183
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output reg id_2
);
  always @(posedge 1'b0)
    if (id_1) begin
      id_2 = 1;
    end else id_2 <= 1;
endmodule
