[0m[[0m[0mdebug[0m] [0m[0m> Exec(run, Some(619182d1-feae-4e45-bc09-c300657cecb3), Some(CommandSource(console0)))[0m
[0m[[0m[0mdebug[0m] [0m[0mEvaluating tasks: Compile / run[0m
[0m[[0m[0mdebug[0m] [0m[0mRunning task... Cancel: Signal, check cycles: false, forcegc: true[0m
[0m[[0m[0minfo[0m] [0m[0mcompiling 1 Scala source to /home/ddddddd/learning/ic_design/chisel-template/target/scala-2.13/classes ...[0m
[0m[[0m[31merror[0m] [0m[0m/home/ddddddd/learning/ic_design/chisel-template/src/main/scala/mips_cpu/my_cpu_top.scala:425:65: value m_axi_wid is not a member of chisel3.Bundle{val aclk: chisel3.UInt; val aresetn: chisel3.UInt; val s_axi_awid: chisel3.UInt; val s_axi_awaddr: chisel3.UInt; val s_axi_awlen: chisel3.UInt; val s_axi_awsize: chisel3.UInt; val s_axi_awburst: chisel3.UInt; val s_axi_awlock: chisel3.UInt; val s_axi_awcache: chisel3.UInt; val s_axi_awprot: chisel3.UInt; val s_axi_awqos: chisel3.UInt; val s_axi_awvalid: chisel3.UInt; val s_axi_awready: chisel3.UInt; val s_axi_wid: chisel3.UInt; val s_axi_wdata: chisel3.UInt; val s_axi_wstrb: chisel3.UInt; val s_axi_wlast: chisel3.UInt; val s_axi_wvalid: chisel3.UInt; val s_axi_wready: chisel3.UInt; val s_axi_bid: chisel3.UInt; val s_axi_bresp: chisel3.UInt; val s_axi_bvalid: chisel3.UInt; val s_axi_bready: chisel3.UInt; val s_axi_arid: chisel3.UInt; val s_axi_araddr: chisel3.UInt; val s_axi_arlen: chisel3.UInt; val s_axi_arsize: chisel3.UInt; val s_axi_arburst: chisel3.UInt; val s_axi_arlock: chisel3.UInt; val s_axi_arcache: chisel3.UInt; val s_axi_arprot: chisel3.UInt; val s_axi_arqos: chisel3.UInt; val s_axi_arvalid: chisel3.UInt; val s_axi_arready: chisel3.UInt; val s_axi_rid: chisel3.UInt; val s_axi_rdata: chisel3.UInt; val s_axi_rresp: chisel3.UInt; val s_axi_rlast: chisel3.UInt; val s_axi_rvalid: chisel3.UInt; val s_axi_rready: chisel3.UInt; val m_axi_awid: chisel3.UInt; val m_axi_awaddr: chisel3.UInt; val m_axi_awlen: chisel3.UInt; val m_axi_awsize: chisel3.UInt; val m_axi_awburst: chisel3.UInt; val m_axi_awlock: chisel3.UInt; val m_axi_awcache: chisel3.UInt; val m_axi_awprot: chisel3.UInt; val m_axi_awqos: chisel3.UInt; val m_axi_awvalid: chisel3.UInt; val m_axi_awready: chisel3.UInt; val m_axi_wdata: chisel3.UInt; val m_axi_wstrb: chisel3.UInt; val m_axi_wlast: chisel3.UInt; val m_axi_wvalid: chisel3.UInt; val m_axi_wready: chisel3.UInt; val m_axi_bid: chisel3.UInt; val m_axi_bresp: chisel3.UInt; val m_axi_bvalid: chisel3.UInt; val m_axi_bready: chisel3.UInt; val m_axi_arid: chisel3.UInt; val m_axi_araddr: chisel3.UInt; val m_axi_arlen: chisel3.UInt; val m_axi_arsize: chisel3.UInt; val m_axi_arburst: chisel3.UInt; val m_axi_arlock: chisel3.UInt; val m_axi_arcache: chisel3.UInt; val m_axi_arprot: chisel3.UInt; val m_axi_arqos: chisel3.UInt; val m_axi_arvalid: chisel3.UInt; val m_axi_rready: chisel3.UInt; val m_axi_arready: chisel3.UInt; val m_axi_rid: chisel3.UInt; val m_axi_rdata: chisel3.UInt; val m_axi_rresp: chisel3.UInt; val m_axi_rlast: chisel3.UInt; val m_axi_rvalid: chisel3.UInt}[0m
[0m[[0m[31merror[0m] [0m[0mdid you mean m_axi_arid, m_axi_awid, m_axi_bid, or m_axi_rid?[0m
[0m[[0m[31merror[0m] [0m[0m    wid                                 :=u_axi_cache_bridge.io.m_axi_wid        [0m
[0m[[0m[31merror[0m] [0m[0m                                                                ^[0m
[0m[[0m[31merror[0m] [0m[0mone error found[0m
[0m[[0m[31merror[0m] [0m[0m(Compile / [31mcompileIncremental[0m) Compilation failed[0m
[0m[[0m[31merror[0m] [0m[0mTotal time: 1 s, completed Jun 21, 2022, 2:10:29 PM[0m
[0m[[0m[0mdebug[0m] [0m[0m> Exec(shell, None, None)[0m
