[
  {
    "figure_id": "30.1.1",
    "figure_num": 1,
    "caption": "Motivations, design challenges, and solutions of the proposed MXFP- CIM.",
    "image_path": "images/30.1/fig_1.png"
  },
  {
    "figure_id": "30.1.2",
    "figure_num": 2,
    "caption": "Conﬁguration table, overall structure and dual-bit sliding computation ﬂow. 513 30 preserving near-lossless end-to-end model accuracy.",
    "image_path": "images/30.1/fig_2.png"
  },
  {
    "figure_id": "30.1.3",
    "figure_num": 3,
    "caption": "Details of SDBS FP-MAC ﬂow, implementations of the DBSU, the product compressor, and the channel-wise adder tree.",
    "image_path": "images/30.1/fig_3.png"
  },
  {
    "figure_id": "30.1.4",
    "figure_num": 4,
    "caption": "Mapping scheme for MXFP6 and MXFP8 reconﬁguration, hierarchical hidden-bit decoder and layer-group twin-stage allocation scheme.",
    "image_path": "images/30.1/fig_4.png"
  },
  {
    "figure_id": "30.1.5",
    "figure_num": 5,
    "caption": "Simulated performance of the proposed work.",
    "image_path": "images/30.1/fig_5.png"
  },
  {
    "figure_id": "30.1.6",
    "figure_num": 6,
    "caption": "Measurement results and comparison table.",
    "image_path": "images/30.1/fig_6.png"
  },
  {
    "figure_id": "30.1.7",
    "figure_num": 7,
    "caption": "Die micrograph and chip summary table.",
    "image_path": "images/30.1/fig_7.png"
  }
]