SSB_CHIPCO_PMU_CTL,VAR_0
SSB_CHIPCO_PMU_CTL_PLL_UPD,VAR_1
SSB_PMU1_PLLCTL0,VAR_2
SSB_PMU1_PLLCTL1,VAR_3
SSB_PMU1_PLLCTL2,VAR_4
SSB_PMU1_PLLCTL3,VAR_5
SSB_PMU1_PLLCTL4,VAR_6
SSB_PMU1_PLLCTL5,VAR_7
chipco_set32,FUNC_0
dev_err,FUNC_1
ssb_chipco_pll_write,FUNC_2
ssb_pmu_spuravoid_pllupdate,FUNC_3
cc,VAR_8
spuravoid,VAR_9
pmu_ctl,VAR_10
