{
  "module_name": "icp_qat_hw_20_comp.h",
  "hash_id": "62ba2d3d242b012063c27d92ce5ddc6692a0d4cbd47b0236b8f4dd06d8c7b2f2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_common/icp_qat_hw_20_comp.h",
  "human_readable_source": " \n \n#ifndef _ICP_QAT_HW_20_COMP_H_\n#define _ICP_QAT_HW_20_COMP_H_\n\n#include \"icp_qat_hw_20_comp_defs.h\"\n#include \"icp_qat_fw.h\"\n\nstruct icp_qat_hw_comp_20_config_csr_lower {\n\tenum icp_qat_hw_comp_20_extended_delay_match_mode edmm;\n\tenum icp_qat_hw_comp_20_hw_comp_format algo;\n\tenum icp_qat_hw_comp_20_search_depth sd;\n\tenum icp_qat_hw_comp_20_hbs_control hbs;\n\tenum icp_qat_hw_comp_20_abd abd;\n\tenum icp_qat_hw_comp_20_lllbd_ctrl lllbd;\n\tenum icp_qat_hw_comp_20_min_match_control mmctrl;\n\tenum icp_qat_hw_comp_20_skip_hash_collision hash_col;\n\tenum icp_qat_hw_comp_20_skip_hash_update hash_update;\n\tenum icp_qat_hw_comp_20_byte_skip skip_ctrl;\n};\n\nstatic inline __u32\nICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER(struct icp_qat_hw_comp_20_config_csr_lower csr)\n{\n\tu32 val32 = 0;\n\n\tQAT_FIELD_SET(val32, csr.algo,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_HW_COMP_FORMAT_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_HW_COMP_FORMAT_MASK);\n\tQAT_FIELD_SET(val32, csr.sd,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SEARCH_DEPTH_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SEARCH_DEPTH_MASK);\n\tQAT_FIELD_SET(val32, csr.edmm,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_EXTENDED_DELAY_MATCH_MODE_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_EXTENDED_DELAY_MATCH_MODE_MASK);\n\tQAT_FIELD_SET(val32, csr.hbs,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_HBS_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_HBS_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.lllbd,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_LLLBD_CTRL_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_LLLBD_CTRL_MASK);\n\tQAT_FIELD_SET(val32, csr.mmctrl,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.hash_col,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_COLLISION_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_COLLISION_MASK);\n\tQAT_FIELD_SET(val32, csr.hash_update,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_UPDATE_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_UPDATE_MASK);\n\tQAT_FIELD_SET(val32, csr.skip_ctrl,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_BYTE_SKIP_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_BYTE_SKIP_MASK);\n\tQAT_FIELD_SET(val32, csr.abd, ICP_QAT_HW_COMP_20_CONFIG_CSR_ABD_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_ABD_MASK);\n\n\treturn __builtin_bswap32(val32);\n}\n\nstruct icp_qat_hw_comp_20_config_csr_upper {\n\tenum icp_qat_hw_comp_20_scb_control scb_ctrl;\n\tenum icp_qat_hw_comp_20_rmb_control rmb_ctrl;\n\tenum icp_qat_hw_comp_20_som_control som_ctrl;\n\tenum icp_qat_hw_comp_20_skip_hash_rd_control skip_hash_ctrl;\n\tenum icp_qat_hw_comp_20_scb_unload_control scb_unload_ctrl;\n\tenum icp_qat_hw_comp_20_disable_token_fusion_control disable_token_fusion_ctrl;\n\tenum icp_qat_hw_comp_20_lbms lbms;\n\tenum icp_qat_hw_comp_20_scb_mode_reset_mask scb_mode_reset;\n\t__u16 lazy;\n\t__u16 nice;\n};\n\nstatic inline __u32\nICP_QAT_FW_COMP_20_BUILD_CONFIG_UPPER(struct icp_qat_hw_comp_20_config_csr_upper csr)\n{\n\tu32 val32 = 0;\n\n\tQAT_FIELD_SET(val32, csr.scb_ctrl,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.rmb_ctrl,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_RMB_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_RMB_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.som_ctrl,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SOM_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SOM_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.skip_hash_ctrl,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_RD_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_RD_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.scb_unload_ctrl,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_UNLOAD_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_UNLOAD_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.disable_token_fusion_ctrl,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_DISABLE_TOKEN_FUSION_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_DISABLE_TOKEN_FUSION_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.lbms,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_LBMS_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_LBMS_MASK);\n\tQAT_FIELD_SET(val32, csr.scb_mode_reset,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_MODE_RESET_MASK_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_MODE_RESET_MASK_MASK);\n\tQAT_FIELD_SET(val32, csr.lazy,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_LAZY_PARAM_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_LAZY_PARAM_MASK);\n\tQAT_FIELD_SET(val32, csr.nice,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_NICE_PARAM_BITPOS,\n\t\t      ICP_QAT_HW_COMP_20_CONFIG_CSR_NICE_PARAM_MASK);\n\n\treturn __builtin_bswap32(val32);\n}\n\nstruct icp_qat_hw_decomp_20_config_csr_lower {\n\tenum icp_qat_hw_decomp_20_hbs_control hbs;\n\tenum icp_qat_hw_decomp_20_lbms lbms;\n\tenum icp_qat_hw_decomp_20_hw_comp_format algo;\n\tenum icp_qat_hw_decomp_20_min_match_control mmctrl;\n\tenum icp_qat_hw_decomp_20_lz4_block_checksum_present lbc;\n};\n\nstatic inline __u32\nICP_QAT_FW_DECOMP_20_BUILD_CONFIG_LOWER(struct icp_qat_hw_decomp_20_config_csr_lower csr)\n{\n\tu32 val32 = 0;\n\n\tQAT_FIELD_SET(val32, csr.hbs,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HBS_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HBS_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.lbms,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LBMS_BITPOS,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LBMS_MASK);\n\tQAT_FIELD_SET(val32, csr.algo,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HW_DECOMP_FORMAT_BITPOS,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HW_DECOMP_FORMAT_MASK);\n\tQAT_FIELD_SET(val32, csr.mmctrl,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.lbc,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LZ4_BLOCK_CHECKSUM_PRESENT_BITPOS,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LZ4_BLOCK_CHECKSUM_PRESENT_MASK);\n\n\treturn __builtin_bswap32(val32);\n}\n\nstruct icp_qat_hw_decomp_20_config_csr_upper {\n\tenum icp_qat_hw_decomp_20_speculative_decoder_control sdc;\n\tenum icp_qat_hw_decomp_20_mini_cam_control mcc;\n};\n\nstatic inline __u32\nICP_QAT_FW_DECOMP_20_BUILD_CONFIG_UPPER(struct icp_qat_hw_decomp_20_config_csr_upper csr)\n{\n\tu32 val32 = 0;\n\n\tQAT_FIELD_SET(val32, csr.sdc,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_SPECULATIVE_DECODER_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_SPECULATIVE_DECODER_CONTROL_MASK);\n\tQAT_FIELD_SET(val32, csr.mcc,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MINI_CAM_CONTROL_BITPOS,\n\t\t      ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MINI_CAM_CONTROL_MASK);\n\n\treturn __builtin_bswap32(val32);\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}