#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 10 15:24:24 2024
# Process ID: 20920
# Current directory: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.runs/accel_matprod_0_3_synth_1
# Command line: vivado.exe -log accel_matprod_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accel_matprod_0_3.tcl
# Log file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.runs/accel_matprod_0_3_synth_1/accel_matprod_0_3.vds
# Journal file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.runs/accel_matprod_0_3_synth_1\vivado.jou
# Running On: DESKTOP-8GAVNOH, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16705 MB
#-----------------------------------------------------------
source accel_matprod_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:matprod:1.0'. The one found in IP location 'c:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/ips/xilinx_com_hls_matprod_1_0' will take precedence over the same IP in location c:/Users/catia/Rui/MSc_Dissertation/SoC/accelerator/ips/first_accel_ip
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accel_matprod_0_3
Command: synth_design -top accel_matprod_0_3 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13892
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.340 ; gain = 406.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'accel_matprod_0_3' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ip/accel_matprod_0_3/synth/accel_matprod_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'matprod' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod.v:10]
INFO: [Synth 8-6157] synthesizing module 'matprod_m1_buffer_RAM_AUTO_1R1W' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matprod_m1_buffer_RAM_AUTO_1R1W' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'matprod_matprod_Pipeline_1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'matprod_flow_control_loop_pipe_sequential_init' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matprod_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matprod_matprod_Pipeline_1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'matprod_matprod_Pipeline_2' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'matprod_matprod_Pipeline_2' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'matprod_matprod_Pipeline_VITIS_LOOP_26_1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'matprod_fadd_32ns_32ns_32_4_full_dsp_1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/ip/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/ip/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matprod_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matprod_fmul_32ns_32ns_32_2_max_dsp_1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/ip/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/ip/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matprod_fmul_32ns_32ns_32_2_max_dsp_1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matprod_mac_muladd_10s_10s_10s_10_4_1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matprod_mac_muladd_10s_10s_10s_10_4_1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'matprod_mac_muladd_10s_10s_10ns_10_4_1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matprod_mac_muladd_10s_10s_10ns_10_4_1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'matprod_matprod_Pipeline_VITIS_LOOP_26_1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_26_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'matprod_matprod_Pipeline_4' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'matprod_matprod_Pipeline_4' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'matprod_BUS1_s_axi' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_BUS1_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_BUS1_s_axi.v:244]
INFO: [Synth 8-6155] done synthesizing module 'matprod_BUS1_s_axi' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_BUS1_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_store' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_fifo' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_srl' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_srl' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_fifo' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_fifo__parameterized0' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_mem' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_mem' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_fifo__parameterized1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_srl__parameterized0' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_srl__parameterized0' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_fifo__parameterized2' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_srl__parameterized1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_srl__parameterized1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_store' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_load' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_fifo__parameterized3' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_mem__parameterized0' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_mem__parameterized0' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_load' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_write' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_reg_slice' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_reg_slice' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_fifo__parameterized4' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_srl__parameterized2' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_srl__parameterized2' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_throttle' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_reg_slice__parameterized0' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_fifo__parameterized5' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_srl__parameterized3' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_srl__parameterized3' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_fifo__parameterized6' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_srl__parameterized4' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_srl__parameterized4' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_fifo__parameterized6' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_throttle' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_reg_slice__parameterized1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_write' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_read' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'matprod_gmem_m_axi_reg_slice__parameterized2' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi_read' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'matprod_gmem_m_axi' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'matprod_mul_32s_32s_32_1_1' [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mul_32s_32s_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matprod_mul_32s_32s_32_1_1' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mul_32s_32s_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matprod' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod.v:10]
INFO: [Synth 8-6155] done synthesizing module 'accel_matprod_0_3' (0#1) [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ip/accel_matprod_0_3/synth/accel_matprod_0_3.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_BUS1_s_axi.v:334]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module matprod_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module matprod_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module matprod_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module matprod_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module matprod_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module matprod_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module matprod_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module matprod_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module matprod_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module matprod_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[61] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[60] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[59] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[58] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[57] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[56] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[55] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[54] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[53] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[52] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[51] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[50] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[49] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[48] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[47] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[46] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[45] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[44] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[43] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[42] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[41] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[40] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[39] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[38] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[37] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[36] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[35] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[34] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[33] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[32] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[31] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[30] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[29] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[28] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[27] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_cast3_cast[26] in module matprod_matprod_Pipeline_4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1450.512 ; gain = 625.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1450.512 ; gain = 625.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1450.512 ; gain = 625.977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1450.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ip/accel_matprod_0_3/constraints/matprod_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ip/accel_matprod_0_3/constraints/matprod_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.runs/accel_matprod_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.runs/accel_matprod_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1450.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1450.512 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.512 ; gain = 625.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.512 ; gain = 625.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.runs/accel_matprod_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1450.512 ; gain = 625.977
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index9_load_reg_149_reg' and it is trimmed from '62' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_1.v:257]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index3_load_reg_149_reg' and it is trimmed from '62' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_matprod_Pipeline_2.v:257]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matprod_BUS1_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matprod_BUS1_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matprod_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matprod_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matprod_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matprod_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matprod_BUS1_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matprod_BUS1_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matprod_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matprod_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matprod_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matprod_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1450.512 ; gain = 625.977
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fadd_32ns_32ns_32_4_full_dsp_1_U9/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fadd_32ns_32ns_32_4_full_dsp_1_U9/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fadd_32ns_32ns_32_4_full_dsp_1_U9/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fadd_32ns_32ns_32_4_full_dsp_1_U9/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fadd_32ns_32ns_32_4_full_dsp_1_U9/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fadd_32ns_32ns_32_4_full_dsp_1_U9/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fmul_32ns_32ns_32_2_max_dsp_1_U10/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fmul_32ns_32ns_32_2_max_dsp_1_U10/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fmul_32ns_32ns_32_2_max_dsp_1_U10/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/fmul_32ns_32ns_32_2_max_dsp_1_U10/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U11/matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U11/matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U11/matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U13/matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U13/matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U12/matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U12/matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U12/matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U12/matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U13/matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U11/matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.gen/sources_1/bd/accel/ipshared/5754/hdl/verilog/matprod_mac_muladd_10s_10s_10s_10_4_1.v:31]
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module matprod_BUS1_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module matprod_BUS1_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1450.512 ; gain = 625.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1450.512 ; gain = 625.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 1484.297 ; gain = 659.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:05 . Memory (MB): peak = 1500.680 ; gain = 676.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 1518.125 ; gain = 693.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 1518.125 ; gain = 693.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1518.125 ; gain = 693.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1518.125 ; gain = 693.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1518.164 ; gain = 693.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1518.164 ; gain = 693.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                                | Dynamic          | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0                | C+A*B            | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                | A*B              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2                | PCIN>>17+A*B     | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3                | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1 | (C'+(A''*B'')')' | 30     | 18     | 10     | -      | 10     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1 | (C'+(A''*B'')')' | 30     | 18     | 10     | -      | 10     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0  | (C'+(A'*B'')')'  | 30     | 18     | 48     | -      | 10     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|matprod                                        | A'*B'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matprod                                        | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matprod                                        | PCIN>>17+A'*B'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matprod                                        | A'*B'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matprod                                        | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matprod                                        | PCIN>>17+A'*B'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matprod                                        | A'*B'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matprod                                        | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|matprod                                        | PCIN>>17+A'*B'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   305|
|2     |DSP48E1  |    17|
|10    |LUT1     |    94|
|11    |LUT2     |   321|
|12    |LUT3     |   811|
|13    |LUT4     |   576|
|14    |LUT5     |   351|
|15    |LUT6     |   508|
|16    |MUXCY    |    74|
|17    |MUXF7    |     2|
|18    |RAMB18E1 |     2|
|20    |RAMB36E1 |     3|
|21    |SRL16E   |   299|
|22    |XORCY    |    25|
|23    |FDE      |    11|
|24    |FDRE     |  3616|
|25    |FDSE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1518.164 ; gain = 693.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 413 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 1518.164 ; gain = 693.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 1518.164 ; gain = 693.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1518.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1533.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 11 instances

Synth Design complete, checksum: d0a3334a
INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 1533.879 ; gain = 1105.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.runs/accel_matprod_0_3_synth_1/accel_matprod_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP accel_matprod_0_3, cache-ID = 8cc1756d9c719333
INFO: [Coretcl 2-1174] Renamed 146 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.runs/accel_matprod_0_3_synth_1/accel_matprod_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accel_matprod_0_3_utilization_synth.rpt -pb accel_matprod_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 15:26:01 2024...
