Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: animation.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "animation.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "animation"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : animation
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v" into library work
Parsing module <switches>.
Parsing module <sw_mode>.
Parsing module <time_mode>.
Parsing module <frame_counter>.
Parsing module <next_frame>.
Parsing module <animation>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <animation>.

Elaborating module <switches>.

Elaborating module <sw_mode>.

Elaborating module <time_mode>.
WARNING:HDLCompiler:91 - "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v" Line 57: Signal <tm_counter> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v" Line 58: Signal <tm_value> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v" Line 60: Signal <tm_counter> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v" Line 60: Result of 32-bit expression is truncated to fit in 27-bit target.

Elaborating module <frame_counter>.
WARNING:HDLCompiler:413 - "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v" Line 78: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <next_frame>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <animation>.
    Related source file is "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v".
    Summary:
	no macro.
Unit <animation> synthesized.

Synthesizing Unit <switches>.
    Related source file is "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v".
    Summary:
	no macro.
Unit <switches> synthesized.

Synthesizing Unit <sw_mode>.
    Related source file is "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v".
    Found 27-bit register for signal <time_reg>.
    Found 4x27-bit Read Only RAM for signal <sw_state[1]_GND_3_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  27 D-type flip-flop(s).
Unit <sw_mode> synthesized.

Synthesizing Unit <time_mode>.
    Related source file is "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit subtractor for signal <GND_4_o_GND_4_o_sub_5_OUT<26:0>> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <time_mode> synthesized.

Synthesizing Unit <frame_counter>.
    Related source file is "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v".
    Found 5-bit register for signal <counter>.
    Found 5-bit adder for signal <counter[4]_GND_5_o_add_3_OUT> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_counter> synthesized.

Synthesizing Unit <next_frame>.
    Related source file is "/home/maar/stdy/Schema/lab1_v2/lab1_v2/led.v".
    Found 16-bit register for signal <frame>.
    Found 32x16-bit Read Only RAM for signal <fm_no[4]_PWR_7_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <next_frame> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x16-bit single-port Read Only RAM                   : 1
 4x27-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 27-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Registers                                            : 3
 16-bit register                                       : 1
 27-bit register                                       : 1
 5-bit register                                        : 1
# Multiplexers                                         : 1
 27-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <frame_counter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <frame_counter> synthesized (advanced).

Synthesizing (advanced) Unit <next_frame>.
INFO:Xst:3231 - The small RAM <Mram_fm_no[4]_PWR_7_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fm_no>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <next_frame> synthesized (advanced).

Synthesizing (advanced) Unit <sw_mode>.
INFO:Xst:3231 - The small RAM <Mram_sw_state[1]_GND_3_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sw_state>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sw_mode> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x16-bit single-port distributed Read Only RAM       : 1
 4x27-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 27-bit subtractor                                     : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Multiplexers                                         : 1
 27-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <time_reg_26> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_25> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_24> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_23> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_22> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_21> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_20> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_19> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_18> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_17> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_16> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_15> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_14> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_11> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_5> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_2> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_1> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <time_reg_0> (without init value) has a constant value of 0 in block <sw_mode>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <time_reg_4> in Unit <sw_mode> is equivalent to the following FF/Latch, which will be removed : <time_reg_10> 
INFO:Xst:2261 - The FF/Latch <time_reg_3> in Unit <sw_mode> is equivalent to the following FF/Latch, which will be removed : <time_reg_12> 
INFO:Xst:2261 - The FF/Latch <time_reg_8> in Unit <sw_mode> is equivalent to the following FF/Latch, which will be removed : <time_reg_9> 
WARNING:Xst:2170 - Unit animation : the following signal(s) form a combinatorial loop: fc_clk, time_mode/tm_counter<26>, time_mode/GND_4_o_GND_4_o_equal_4_o.

Optimizing unit <animation> ...

Optimizing unit <sw_mode> ...

Optimizing unit <next_frame> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block animation, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : animation.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 141
#      GND                         : 1
#      INV                         : 26
#      LUT2                        : 24
#      LUT3                        : 9
#      LUT4                        : 1
#      LUT5                        : 19
#      LUT6                        : 7
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 27
#      FD                          : 27
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  126800     0%  
 Number of Slice LUTs:                   86  out of  63400     0%  
    Number used as Logic:                86  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     88
   Number with an unused Flip Flop:      61  out of     88    69%  
   Number with an unused LUT:             2  out of     88     2%  
   Number of fully used LUT-FF pairs:    25  out of     88    28%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 51.137ns (Maximum Frequency: 19.555MHz)
   Minimum input arrival time before clock: 1.813ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 51.137ns (frequency: 19.555MHz)
  Total number of paths / destination ports: 73195616 / 21
-------------------------------------------------------------------------
Delay:               51.137ns (Levels of Logic = 95)
  Source:            sw_mode/time_reg_3 (FF)
  Destination:       frame_counter/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sw_mode/time_reg_3 to frame_counter/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.427  sw_mode/time_reg_3 (sw_mode/time_reg_3)
     LUT3:I2->O            2   0.124   0.405  time_mode/Mmux_tm_counter211 (time_mode/tm_counter<3>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<3>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<3>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<3> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<3>)
     XORCY:CI->O           1   0.510   0.536  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<4> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<4>)
     LUT3:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter221 (time_mode/tm_counter<4>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<4>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<4>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<4> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<4>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<5> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<5>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter231 (time_mode/tm_counter<5>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<5>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<5>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<5> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<5>)
     XORCY:CI->O           1   0.510   0.536  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<6> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<6>)
     LUT3:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter241 (time_mode/tm_counter<6>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<6>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<6>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<6> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<6>)
     XORCY:CI->O           1   0.510   0.536  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<7> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<7>)
     LUT3:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter251 (time_mode/tm_counter<7>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<7>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<7>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<7> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<7>)
     XORCY:CI->O           1   0.510   0.536  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<8> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<8>)
     LUT3:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter261 (time_mode/tm_counter<8>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<8>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<8>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<8> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<8>)
     XORCY:CI->O           1   0.510   0.536  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<9> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<9>)
     LUT3:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter271 (time_mode/tm_counter<9>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<9>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<9>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<9> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<9>)
     XORCY:CI->O           1   0.510   0.536  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<10> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<10>)
     LUT3:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter21 (time_mode/tm_counter<10>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<10>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<10>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<10> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<10>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<11> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<11>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter31 (time_mode/tm_counter<11>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<11>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<11>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<11> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<11>)
     XORCY:CI->O           1   0.510   0.536  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<12> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<12>)
     LUT3:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter41 (time_mode/tm_counter<12>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<12>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<12>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<12> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<12>)
     XORCY:CI->O           1   0.510   0.536  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<13> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<13>)
     LUT3:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter51 (time_mode/tm_counter<13>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<13>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<13>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<13> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<13>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<14> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<14>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter61 (time_mode/tm_counter<14>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<14>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<14>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<14> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<14>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<15> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<15>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter71 (time_mode/tm_counter<15>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<15>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<15>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<15> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<15>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<16> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<16>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter81 (time_mode/tm_counter<16>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<16>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<16>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<16> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<16>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<17> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<17>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter91 (time_mode/tm_counter<17>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<17>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<17>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<17> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<17>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<18> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<18>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter101 (time_mode/tm_counter<18>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<18>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<18>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<18> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<18>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<19> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<19>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter111 (time_mode/tm_counter<19>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<19>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<19>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<19> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<19>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<20> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<20>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter131 (time_mode/tm_counter<20>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<20>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<20>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<20> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<20>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<21> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<21>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter141 (time_mode/tm_counter<21>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<21>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<21>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<21> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<21>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<22> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<22>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter151 (time_mode/tm_counter<22>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<22>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<22>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<22> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<22>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<23> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<23>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter161 (time_mode/tm_counter<23>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<23>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<23>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<23> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<23>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<24> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<24>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter171 (time_mode/tm_counter<24>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<24>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<24>)
     MUXCY:S->O            1   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<24> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<24>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<25> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<25>)
     LUT2:I1->O            2   0.124   0.405  time_mode/Mmux_tm_counter181 (time_mode/tm_counter<25>)
     INV:I->O              1   0.146   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<25>_INV_0 (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_lut<25>)
     MUXCY:S->O            0   0.472   0.000  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<25> (time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_cy<25>)
     XORCY:CI->O           1   0.510   0.421  time_mode/Msub_GND_4_o_GND_4_o_sub_5_OUT<26:0>_xor<26> (time_mode/GND_4_o_GND_4_o_sub_5_OUT<26>)
     LUT2:I1->O            2   0.124   0.542  time_mode/Mmux_tm_counter191 (time_mode/tm_counter<26>)
     LUT2:I0->O           33   0.124   0.574  time_mode/GND_4_o_GND_4_o_equal_4_o<26>6 (time_mode/GND_4_o_GND_4_o_equal_4_o)
     LUT4:I3->O            1   0.124   0.000  frame_counter/counter_0_rstpot (frame_counter/counter_0_rstpot)
     FD:D                      0.030          frame_counter/counter_0
    ----------------------------------------
    Total                     51.137ns (29.676ns logic, 21.461ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20 / 11
-------------------------------------------------------------------------
Offset:              1.813ns (Levels of Logic = 3)
  Source:            sw0 (PAD)
  Destination:       frame_counter/counter_3 (FF)
  Destination Clock: clk rising

  Data Path: sw0 to frame_counter/counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.589  sw0_IBUF (sw0_IBUF)
     LUT2:I0->O            2   0.124   0.945  sw_mode/Mram_sw_state[1]_GND_3_o_wide_mux_2_OUT91 (allow_count)
     LUT6:I0->O            1   0.124   0.000  frame_counter/counter_3_rstpot (frame_counter/counter_3_rstpot)
     FD:D                      0.030          frame_counter/counter_3
    ----------------------------------------
    Total                      1.813ns (0.279ns logic, 1.534ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            next_frame/frame_15 (FF)
  Destination:       led<15> (PAD)
  Source Clock:      clk rising

  Data Path: next_frame/frame_15 to led<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.399  next_frame/frame_15 (next_frame/frame_15)
     OBUF:I->O                 0.000          led_15_OBUF (led<15>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   51.137|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 15.37 secs
 
--> 


Total memory usage is 507960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    5 (   0 filtered)

