Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 24 18:23:02 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file EggD_timing_summary_routed.rpt -rpx EggD_timing_summary_routed.rpx
| Design       : EggD
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_min/Q1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_min/Q2_bar_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_sec/Q1_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_sec/Q2_bar_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[0]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[2]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[2]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[2]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[5]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[5]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_min_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_min_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INPUT_min_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INPUT_min_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INPUT_min_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INPUT_min_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_sec_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INPUT_sec_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INPUT_sec_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INPUT_sec_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INPUT_sec_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INPUT_sec_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_sec/Q1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_sec/Q2_bar_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk1_2hz/clk_out_reg/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: clk1hz/clk_out_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 418 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 101 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 12 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.647        0.000                      0                  231        0.028        0.000                      0                  231        3.000        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        192.647        0.000                      0                  165        0.345        0.000                      0                  165       13.360        0.000                       0                   103  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      192.675        0.000                      0                  165        0.345        0.000                      0                  165       13.360        0.000                       0                   103  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        192.647        0.000                      0                  165        0.028        0.000                      0                  165  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      192.647        0.000                      0                  165        0.028        0.000                      0                  165  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0        195.006        0.000                      0                   66        0.973        0.000                      0                   66  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        195.006        0.000                      0                   66        0.656        0.000                      0                   66  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      195.006        0.000                      0                   66        0.656        0.000                      0                   66  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1      195.034        0.000                      0                   66        0.973        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.647ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 2.502ns (35.251%)  route 4.596ns (64.749%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.180 r  clk1hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.180    clk1hz/counter_reg[28]_i_1_n_6
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                192.647    

Slack (MET) :             192.668ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 2.481ns (35.059%)  route 4.596ns (64.941%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.159 r  clk1hz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.159    clk1hz/counter_reg[28]_i_1_n_4
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[31]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                192.668    

Slack (MET) :             192.736ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.388ns (34.194%)  route 4.596ns (65.806%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.066 r  clk1hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.066    clk1hz/counter_reg[24]_i_1_n_6
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[25]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                192.736    

Slack (MET) :             192.742ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.407ns (34.372%)  route 4.596ns (65.628%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.085 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.085    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                192.742    

Slack (MET) :             192.757ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 2.367ns (33.995%)  route 4.596ns (66.005%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.045 r  clk1hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.045    clk1hz/counter_reg[24]_i_1_n_4
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[27]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                192.757    

Slack (MET) :             192.758ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.391ns (34.222%)  route 4.596ns (65.778%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.069 r  clk1hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.069    clk1hz/counter_reg[28]_i_1_n_7
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[28]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                192.758    

Slack (MET) :             192.831ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.293ns (33.286%)  route 4.596ns (66.714%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.971 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.971    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                192.831    

Slack (MET) :             192.847ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.277ns (33.131%)  route 4.596ns (66.869%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.955 r  clk1hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.955    clk1hz/counter_reg[24]_i_1_n_7
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[24]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                192.847    

Slack (MET) :             192.851ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 2.274ns (33.102%)  route 4.596ns (66.898%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 198.481 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.952 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.952    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.502   198.481    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.577   199.058    
                         clock uncertainty           -0.318   198.740    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)        0.062   198.802    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.802    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                192.851    

Slack (MET) :             192.872ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.253ns (32.897%)  route 4.596ns (67.103%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 198.481 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.931 r  clk1hz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.931    clk1hz/counter_reg[20]_i_1_n_4
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.502   198.481    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[23]/C
                         clock pessimism              0.577   199.058    
                         clock uncertainty           -0.318   198.740    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)        0.062   198.802    clk1hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.802    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                192.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.513ns (70.257%)  route 0.217ns (29.743%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573    -0.591    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.388    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg_n_0_[15]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.228 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.228    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.189 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.189    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.124 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.155     0.031    SET_COOK_TIME/debounce_min/SLOW_CLK/data0[23]
    SLICE_X30Y100        LUT2 (Prop_lut2_I0_O)        0.108     0.139 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.139    SET_COOK_TIME/debounce_min/SLOW_CLK/counter[23]
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.121    -0.206    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.624%)  route 0.322ns (63.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.322    -0.135    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q1_reg
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.090 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.090    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1__0_n_0
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.091    -0.507    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.499ns (63.675%)  route 0.285ns (36.325%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573    -0.591    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.388    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg_n_0_[15]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.228 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.228    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.137 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.223     0.085    SET_COOK_TIME/debounce_min/SLOW_CLK/data0[18]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.107     0.192 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.192    SET_COOK_TIME/debounce_min/SLOW_CLK/counter[18]
    SLICE_X28Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.091    -0.236    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.543%)  route 0.363ns (63.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.599    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.363    -0.072    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.027    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.837    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.599    
    SLICE_X34Y101        FDCE (Hold_fdce_C_D)         0.120    -0.479    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.251ns (42.846%)  route 0.335ns (57.154%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[18]/Q
                         net (fo=4, routed)           0.335    -0.126    clk1hz/counter_reg[18]
    SLICE_X40Y106        LUT6 (Prop_lut6_I4_O)        0.045    -0.081 r  clk1hz/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.081    clk1hz/counter[20]_i_4_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.016 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.016    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X40Y106        FDCE (Hold_fdce_C_D)         0.105    -0.481    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clk1hz/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.966%)  route 0.314ns (58.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.563    -0.601    clk1hz/clk_out1
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  clk1hz/clk_out_reg/Q
                         net (fo=4, routed)           0.253    -0.220    clk1hz/CLK1HZ
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.099    -0.121 r  clk1hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.061    -0.060    clk1hz/clk_out_i_1__0_n_0
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/C
                         clock pessimism              0.237    -0.601    
    SLICE_X40Y102        FDCE (Hold_fdce_C_D)         0.075    -0.526    clk1hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.249ns (43.531%)  route 0.323ns (56.469%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.323    -0.138    clk1hz/counter_reg[15]
    SLICE_X40Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.093 r  clk1hz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.093    clk1hz/counter[12]_i_2_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.030 r  clk1hz/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.030    clk1hz/counter_reg[12]_i_1_n_4
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X40Y104        FDCE (Hold_fdce_C_D)         0.105    -0.497    clk1hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.249ns (43.286%)  route 0.326ns (56.714%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.563    -0.601    clk1hz/clk_out1
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clk1hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.326    -0.134    clk1hz/counter_reg[3]
    SLICE_X40Y101        LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  clk1hz/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.089    clk1hz/counter[0]_i_3_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.026 r  clk1hz/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.026    clk1hz/counter_reg[0]_i_1_n_4
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X40Y101        FDCE (Hold_fdce_C_D)         0.105    -0.496    clk1hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.294ns (50.335%)  route 0.290ns (49.665%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.364    clk1hz/counter_reg[11]
    SLICE_X41Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.319 f  clk1hz/clk_out_i_3/O
                         net (fo=21, routed)          0.193    -0.126    clk1hz/clk_out_i_3_n_0
    SLICE_X40Y103        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  clk1hz/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.081    clk1hz/counter[8]_i_2_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.018 r  clk1hz/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.018    clk1hz/counter_reg[8]_i_1_n_4
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X40Y103        FDCE (Hold_fdce_C_D)         0.105    -0.497    clk1hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.249ns (42.420%)  route 0.338ns (57.580%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.338    -0.123    clk1hz/counter_reg[19]
    SLICE_X40Y105        LUT4 (Prop_lut4_I0_O)        0.045    -0.078 r  clk1hz/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.078    clk1hz/counter[16]_i_2_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.015 r  clk1hz/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.015    clk1hz/counter_reg[16]_i_1_n_4
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X40Y105        FDCE (Hold_fdce_C_D)         0.105    -0.497    clk1hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y94     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X30Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.675ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 2.502ns (35.251%)  route 4.596ns (64.749%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.180 r  clk1hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.180    clk1hz/counter_reg[28]_i_1_n_6
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.289   198.793    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.855    clk1hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.855    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                192.675    

Slack (MET) :             192.696ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 2.481ns (35.059%)  route 4.596ns (64.941%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.159 r  clk1hz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.159    clk1hz/counter_reg[28]_i_1_n_4
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[31]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.289   198.793    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.855    clk1hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.855    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                192.696    

Slack (MET) :             192.764ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.388ns (34.194%)  route 4.596ns (65.806%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.066 r  clk1hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.066    clk1hz/counter_reg[24]_i_1_n_6
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[25]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.289   198.768    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.830    clk1hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                192.764    

Slack (MET) :             192.770ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.407ns (34.372%)  route 4.596ns (65.628%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.085 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.085    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.289   198.793    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.855    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.855    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                192.770    

Slack (MET) :             192.785ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 2.367ns (33.995%)  route 4.596ns (66.005%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.045 r  clk1hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.045    clk1hz/counter_reg[24]_i_1_n_4
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[27]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.289   198.768    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.830    clk1hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                192.785    

Slack (MET) :             192.786ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.391ns (34.222%)  route 4.596ns (65.778%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.069 r  clk1hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.069    clk1hz/counter_reg[28]_i_1_n_7
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[28]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.289   198.793    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.855    clk1hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.855    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                192.786    

Slack (MET) :             192.859ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.293ns (33.286%)  route 4.596ns (66.714%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.971 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.971    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.289   198.768    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.830    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                192.859    

Slack (MET) :             192.875ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.277ns (33.131%)  route 4.596ns (66.869%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.955 r  clk1hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.955    clk1hz/counter_reg[24]_i_1_n_7
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[24]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.289   198.768    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.830    clk1hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.830    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                192.875    

Slack (MET) :             192.879ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 2.274ns (33.102%)  route 4.596ns (66.898%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 198.481 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.952 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.952    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.502   198.481    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.577   199.058    
                         clock uncertainty           -0.289   198.769    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)        0.062   198.831    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                192.879    

Slack (MET) :             192.900ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.253ns (32.897%)  route 4.596ns (67.103%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 198.481 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.931 r  clk1hz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.931    clk1hz/counter_reg[20]_i_1_n_4
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.502   198.481    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[23]/C
                         clock pessimism              0.577   199.058    
                         clock uncertainty           -0.289   198.769    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)        0.062   198.831    clk1hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                192.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.513ns (70.257%)  route 0.217ns (29.743%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573    -0.591    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.388    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg_n_0_[15]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.228 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.228    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.189 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.189    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.124 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.155     0.031    SET_COOK_TIME/debounce_min/SLOW_CLK/data0[23]
    SLICE_X30Y100        LUT2 (Prop_lut2_I0_O)        0.108     0.139 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.139    SET_COOK_TIME/debounce_min/SLOW_CLK/counter[23]
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.121    -0.206    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.624%)  route 0.322ns (63.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.322    -0.135    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q1_reg
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.090 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.090    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1__0_n_0
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.091    -0.507    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.499ns (63.675%)  route 0.285ns (36.325%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573    -0.591    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.388    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg_n_0_[15]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.228 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.228    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.137 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.223     0.085    SET_COOK_TIME/debounce_min/SLOW_CLK/data0[18]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.107     0.192 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.192    SET_COOK_TIME/debounce_min/SLOW_CLK/counter[18]
    SLICE_X28Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.091    -0.236    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.543%)  route 0.363ns (63.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.599    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.363    -0.072    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.027    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.837    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.599    
    SLICE_X34Y101        FDCE (Hold_fdce_C_D)         0.120    -0.479    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.251ns (42.846%)  route 0.335ns (57.154%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[18]/Q
                         net (fo=4, routed)           0.335    -0.126    clk1hz/counter_reg[18]
    SLICE_X40Y106        LUT6 (Prop_lut6_I4_O)        0.045    -0.081 r  clk1hz/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.081    clk1hz/counter[20]_i_4_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.016 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.016    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X40Y106        FDCE (Hold_fdce_C_D)         0.105    -0.481    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 clk1hz/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.966%)  route 0.314ns (58.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.563    -0.601    clk1hz/clk_out1
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  clk1hz/clk_out_reg/Q
                         net (fo=4, routed)           0.253    -0.220    clk1hz/CLK1HZ
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.099    -0.121 r  clk1hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.061    -0.060    clk1hz/clk_out_i_1__0_n_0
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/C
                         clock pessimism              0.237    -0.601    
    SLICE_X40Y102        FDCE (Hold_fdce_C_D)         0.075    -0.526    clk1hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.249ns (43.531%)  route 0.323ns (56.469%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.323    -0.138    clk1hz/counter_reg[15]
    SLICE_X40Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.093 r  clk1hz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.093    clk1hz/counter[12]_i_2_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.030 r  clk1hz/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.030    clk1hz/counter_reg[12]_i_1_n_4
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X40Y104        FDCE (Hold_fdce_C_D)         0.105    -0.497    clk1hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.249ns (43.286%)  route 0.326ns (56.714%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.563    -0.601    clk1hz/clk_out1
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clk1hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.326    -0.134    clk1hz/counter_reg[3]
    SLICE_X40Y101        LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  clk1hz/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.089    clk1hz/counter[0]_i_3_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.026 r  clk1hz/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.026    clk1hz/counter_reg[0]_i_1_n_4
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X40Y101        FDCE (Hold_fdce_C_D)         0.105    -0.496    clk1hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.294ns (50.335%)  route 0.290ns (49.665%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.364    clk1hz/counter_reg[11]
    SLICE_X41Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.319 f  clk1hz/clk_out_i_3/O
                         net (fo=21, routed)          0.193    -0.126    clk1hz/clk_out_i_3_n_0
    SLICE_X40Y103        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  clk1hz/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.081    clk1hz/counter[8]_i_2_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.018 r  clk1hz/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.018    clk1hz/counter_reg[8]_i_1_n_4
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X40Y103        FDCE (Hold_fdce_C_D)         0.105    -0.497    clk1hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.249ns (42.420%)  route 0.338ns (57.580%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.338    -0.123    clk1hz/counter_reg[19]
    SLICE_X40Y105        LUT4 (Prop_lut4_I0_O)        0.045    -0.078 r  clk1hz/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.078    clk1hz/counter[16]_i_2_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.015 r  clk1hz/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.015    clk1hz/counter_reg[16]_i_1_n_4
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X40Y105        FDCE (Hold_fdce_C_D)         0.105    -0.497    clk1hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X28Y94     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X30Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y99     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y97     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X30Y100    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.647ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 2.502ns (35.251%)  route 4.596ns (64.749%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.180 r  clk1hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.180    clk1hz/counter_reg[28]_i_1_n_6
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                192.647    

Slack (MET) :             192.668ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 2.481ns (35.059%)  route 4.596ns (64.941%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.159 r  clk1hz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.159    clk1hz/counter_reg[28]_i_1_n_4
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[31]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                192.668    

Slack (MET) :             192.736ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.388ns (34.194%)  route 4.596ns (65.806%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.066 r  clk1hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.066    clk1hz/counter_reg[24]_i_1_n_6
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[25]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                192.736    

Slack (MET) :             192.742ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.407ns (34.372%)  route 4.596ns (65.628%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.085 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.085    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                192.742    

Slack (MET) :             192.757ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 2.367ns (33.995%)  route 4.596ns (66.005%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.045 r  clk1hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.045    clk1hz/counter_reg[24]_i_1_n_4
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[27]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                192.757    

Slack (MET) :             192.758ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.391ns (34.222%)  route 4.596ns (65.778%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.069 r  clk1hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.069    clk1hz/counter_reg[28]_i_1_n_7
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[28]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                192.758    

Slack (MET) :             192.831ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.293ns (33.286%)  route 4.596ns (66.714%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.971 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.971    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                192.831    

Slack (MET) :             192.847ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.277ns (33.131%)  route 4.596ns (66.869%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.955 r  clk1hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.955    clk1hz/counter_reg[24]_i_1_n_7
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[24]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                192.847    

Slack (MET) :             192.851ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 2.274ns (33.102%)  route 4.596ns (66.898%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 198.481 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.952 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.952    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.502   198.481    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.577   199.058    
                         clock uncertainty           -0.318   198.740    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)        0.062   198.802    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.802    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                192.851    

Slack (MET) :             192.872ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.253ns (32.897%)  route 4.596ns (67.103%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 198.481 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.931 r  clk1hz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.931    clk1hz/counter_reg[20]_i_1_n_4
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.502   198.481    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[23]/C
                         clock pessimism              0.577   199.058    
                         clock uncertainty           -0.318   198.740    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)        0.062   198.802    clk1hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.802    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                192.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.513ns (70.257%)  route 0.217ns (29.743%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573    -0.591    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.388    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg_n_0_[15]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.228 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.228    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.189 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.189    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.124 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.155     0.031    SET_COOK_TIME/debounce_min/SLOW_CLK/data0[23]
    SLICE_X30Y100        LUT2 (Prop_lut2_I0_O)        0.108     0.139 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.139    SET_COOK_TIME/debounce_min/SLOW_CLK/counter[23]
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.318    -0.010    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.121     0.111    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.624%)  route 0.322ns (63.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.322    -0.135    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q1_reg
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.090 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.090    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1__0_n_0
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.318    -0.280    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.091    -0.189    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.499ns (63.675%)  route 0.285ns (36.325%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573    -0.591    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.388    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg_n_0_[15]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.228 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.228    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.137 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.223     0.085    SET_COOK_TIME/debounce_min/SLOW_CLK/data0[18]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.107     0.192 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.192    SET_COOK_TIME/debounce_min/SLOW_CLK/counter[18]
    SLICE_X28Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.318    -0.010    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.091     0.081    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.543%)  route 0.363ns (63.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.599    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.363    -0.072    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.027    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.837    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.318    -0.281    
    SLICE_X34Y101        FDCE (Hold_fdce_C_D)         0.120    -0.161    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.251ns (42.846%)  route 0.335ns (57.154%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[18]/Q
                         net (fo=4, routed)           0.335    -0.126    clk1hz/counter_reg[18]
    SLICE_X40Y106        LUT6 (Prop_lut6_I4_O)        0.045    -0.081 r  clk1hz/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.081    clk1hz/counter[20]_i_4_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.016 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.016    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.318    -0.268    
    SLICE_X40Y106        FDCE (Hold_fdce_C_D)         0.105    -0.163    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clk1hz/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.966%)  route 0.314ns (58.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.563    -0.601    clk1hz/clk_out1
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  clk1hz/clk_out_reg/Q
                         net (fo=4, routed)           0.253    -0.220    clk1hz/CLK1HZ
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.099    -0.121 r  clk1hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.061    -0.060    clk1hz/clk_out_i_1__0_n_0
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.318    -0.283    
    SLICE_X40Y102        FDCE (Hold_fdce_C_D)         0.075    -0.208    clk1hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.249ns (43.531%)  route 0.323ns (56.469%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.323    -0.138    clk1hz/counter_reg[15]
    SLICE_X40Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.093 r  clk1hz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.093    clk1hz/counter[12]_i_2_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.030 r  clk1hz/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.030    clk1hz/counter_reg[12]_i_1_n_4
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.318    -0.284    
    SLICE_X40Y104        FDCE (Hold_fdce_C_D)         0.105    -0.179    clk1hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.249ns (43.286%)  route 0.326ns (56.714%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.563    -0.601    clk1hz/clk_out1
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clk1hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.326    -0.134    clk1hz/counter_reg[3]
    SLICE_X40Y101        LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  clk1hz/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.089    clk1hz/counter[0]_i_3_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.026 r  clk1hz/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.026    clk1hz/counter_reg[0]_i_1_n_4
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.318    -0.283    
    SLICE_X40Y101        FDCE (Hold_fdce_C_D)         0.105    -0.178    clk1hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.294ns (50.335%)  route 0.290ns (49.665%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.364    clk1hz/counter_reg[11]
    SLICE_X41Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.319 f  clk1hz/clk_out_i_3/O
                         net (fo=21, routed)          0.193    -0.126    clk1hz/clk_out_i_3_n_0
    SLICE_X40Y103        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  clk1hz/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.081    clk1hz/counter[8]_i_2_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.018 r  clk1hz/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.018    clk1hz/counter_reg[8]_i_1_n_4
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.318    -0.284    
    SLICE_X40Y103        FDCE (Hold_fdce_C_D)         0.105    -0.179    clk1hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.249ns (42.420%)  route 0.338ns (57.580%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.338    -0.123    clk1hz/counter_reg[19]
    SLICE_X40Y105        LUT4 (Prop_lut4_I0_O)        0.045    -0.078 r  clk1hz/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.078    clk1hz/counter[16]_i_2_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.015 r  clk1hz/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.015    clk1hz/counter_reg[16]_i_1_n_4
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.318    -0.284    
    SLICE_X40Y105        FDCE (Hold_fdce_C_D)         0.105    -0.179    clk1hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.647ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 2.502ns (35.251%)  route 4.596ns (64.749%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.180 r  clk1hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.180    clk1hz/counter_reg[28]_i_1_n_6
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                192.647    

Slack (MET) :             192.668ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 2.481ns (35.059%)  route 4.596ns (64.941%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.159 r  clk1hz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.159    clk1hz/counter_reg[28]_i_1_n_4
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[31]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                192.668    

Slack (MET) :             192.736ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.388ns (34.194%)  route 4.596ns (65.806%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.066 r  clk1hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.066    clk1hz/counter_reg[24]_i_1_n_6
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[25]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                192.736    

Slack (MET) :             192.742ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.407ns (34.372%)  route 4.596ns (65.628%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.085 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.085    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                192.742    

Slack (MET) :             192.757ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 2.367ns (33.995%)  route 4.596ns (66.005%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.045 r  clk1hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.045    clk1hz/counter_reg[24]_i_1_n_4
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[27]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                192.757    

Slack (MET) :             192.758ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.391ns (34.222%)  route 4.596ns (65.778%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.846 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.846    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.069 r  clk1hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.069    clk1hz/counter_reg[28]_i_1_n_7
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[28]/C
                         clock pessimism              0.602   199.082    
                         clock uncertainty           -0.318   198.764    
    SLICE_X40Y108        FDCE (Setup_fdce_C_D)        0.062   198.826    clk1hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                192.758    

Slack (MET) :             192.831ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.293ns (33.286%)  route 4.596ns (66.714%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.971 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.971    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                192.831    

Slack (MET) :             192.847ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.277ns (33.131%)  route 4.596ns (66.869%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 198.480 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.732 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.732    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.955 r  clk1hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.955    clk1hz/counter_reg[24]_i_1_n_7
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.501   198.480    clk1hz/clk_out1
    SLICE_X40Y107        FDCE                                         r  clk1hz/counter_reg[24]/C
                         clock pessimism              0.577   199.057    
                         clock uncertainty           -0.318   198.739    
    SLICE_X40Y107        FDCE (Setup_fdce_C_D)        0.062   198.801    clk1hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.801    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                192.847    

Slack (MET) :             192.851ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 2.274ns (33.102%)  route 4.596ns (66.898%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 198.481 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.952 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.952    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.502   198.481    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.577   199.058    
                         clock uncertainty           -0.318   198.740    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)        0.062   198.802    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.802    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                192.851    

Slack (MET) :             192.872ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.253ns (32.897%)  route 4.596ns (67.103%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 198.481 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.622    -0.918    clk1hz/clk_out1
    SLICE_X40Y108        FDCE                                         r  clk1hz/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456    -0.462 r  clk1hz/counter_reg[29]/Q
                         net (fo=2, routed)           1.635     1.173    clk1hz/counter_reg[29]
    SLICE_X41Y106        LUT5 (Prop_lut5_I4_O)        0.124     1.297 r  clk1hz/counter[16]_i_9/O
                         net (fo=1, routed)           0.575     1.872    clk1hz/counter[16]_i_9_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124     1.996 r  clk1hz/counter[16]_i_6/O
                         net (fo=5, routed)           1.008     3.004    clk1hz/counter[16]_i_6_n_0
    SLICE_X41Y106        LUT4 (Prop_lut4_I3_O)        0.124     3.128 f  clk1hz/clk_out_i_4/O
                         net (fo=21, routed)          1.378     4.506    clk1hz/clk_out_i_4_n_0
    SLICE_X40Y101        LUT4 (Prop_lut4_I3_O)        0.124     4.630 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.630    clk1hz/counter[0]_i_6_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.162 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.162    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.276 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.276    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.390 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.390    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.504 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.618 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.618    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.931 r  clk1hz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.931    clk1hz/counter_reg[20]_i_1_n_4
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.502   198.481    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[23]/C
                         clock pessimism              0.577   199.058    
                         clock uncertainty           -0.318   198.740    
    SLICE_X40Y106        FDCE (Setup_fdce_C_D)        0.062   198.802    clk1hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.802    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                192.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.513ns (70.257%)  route 0.217ns (29.743%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573    -0.591    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.388    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg_n_0_[15]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.228 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.228    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.189 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.189    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.124 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.155     0.031    SET_COOK_TIME/debounce_min/SLOW_CLK/data0[23]
    SLICE_X30Y100        LUT2 (Prop_lut2_I0_O)        0.108     0.139 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.139    SET_COOK_TIME/debounce_min/SLOW_CLK/counter[23]
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.318    -0.010    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.121     0.111    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.624%)  route 0.322ns (63.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.322    -0.135    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q1_reg
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.045    -0.090 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.090    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1__0_n_0
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.318    -0.280    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.091    -0.189    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.499ns (63.675%)  route 0.285ns (36.325%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.573    -0.591    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.388    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg_n_0_[15]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.228 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.228    SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.137 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.223     0.085    SET_COOK_TIME/debounce_min/SLOW_CLK/data0[18]
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.107     0.192 r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.192    SET_COOK_TIME/debounce_min/SLOW_CLK/counter[18]
    SLICE_X28Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.318    -0.010    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.091     0.081    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.543%)  route 0.363ns (63.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.599    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.363    -0.072    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.027    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.837    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.318    -0.281    
    SLICE_X34Y101        FDCE (Hold_fdce_C_D)         0.120    -0.161    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.251ns (42.846%)  route 0.335ns (57.154%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[18]/Q
                         net (fo=4, routed)           0.335    -0.126    clk1hz/counter_reg[18]
    SLICE_X40Y106        LUT6 (Prop_lut6_I4_O)        0.045    -0.081 r  clk1hz/counter[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.081    clk1hz/counter[20]_i_4_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.016 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.016    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y106        FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.318    -0.268    
    SLICE_X40Y106        FDCE (Hold_fdce_C_D)         0.105    -0.163    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clk1hz/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.966%)  route 0.314ns (58.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.563    -0.601    clk1hz/clk_out1
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  clk1hz/clk_out_reg/Q
                         net (fo=4, routed)           0.253    -0.220    clk1hz/CLK1HZ
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.099    -0.121 r  clk1hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.061    -0.060    clk1hz/clk_out_i_1__0_n_0
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X40Y102        FDCE                                         r  clk1hz/clk_out_reg/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.318    -0.283    
    SLICE_X40Y102        FDCE (Hold_fdce_C_D)         0.075    -0.208    clk1hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.249ns (43.531%)  route 0.323ns (56.469%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.323    -0.138    clk1hz/counter_reg[15]
    SLICE_X40Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.093 r  clk1hz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.093    clk1hz/counter[12]_i_2_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.030 r  clk1hz/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.030    clk1hz/counter_reg[12]_i_1_n_4
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y104        FDCE                                         r  clk1hz/counter_reg[15]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.318    -0.284    
    SLICE_X40Y104        FDCE (Hold_fdce_C_D)         0.105    -0.179    clk1hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.249ns (43.286%)  route 0.326ns (56.714%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.563    -0.601    clk1hz/clk_out1
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  clk1hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.326    -0.134    clk1hz/counter_reg[3]
    SLICE_X40Y101        LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  clk1hz/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.089    clk1hz/counter[0]_i_3_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.026 r  clk1hz/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.026    clk1hz/counter_reg[0]_i_1_n_4
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.838    clk1hz/clk_out1
    SLICE_X40Y101        FDCE                                         r  clk1hz/counter_reg[3]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.318    -0.283    
    SLICE_X40Y101        FDCE (Hold_fdce_C_D)         0.105    -0.178    clk1hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.294ns (50.335%)  route 0.290ns (49.665%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.097    -0.364    clk1hz/counter_reg[11]
    SLICE_X41Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.319 f  clk1hz/clk_out_i_3/O
                         net (fo=21, routed)          0.193    -0.126    clk1hz/clk_out_i_3_n_0
    SLICE_X40Y103        LUT4 (Prop_lut4_I2_O)        0.045    -0.081 r  clk1hz/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.081    clk1hz/counter[8]_i_2_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.018 r  clk1hz/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.018    clk1hz/counter_reg[8]_i_1_n_4
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y103        FDCE                                         r  clk1hz/counter_reg[11]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.318    -0.284    
    SLICE_X40Y103        FDCE (Hold_fdce_C_D)         0.105    -0.179    clk1hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.249ns (42.420%)  route 0.338ns (57.580%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.562    -0.602    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  clk1hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.338    -0.123    clk1hz/counter_reg[19]
    SLICE_X40Y105        LUT4 (Prop_lut4_I0_O)        0.045    -0.078 r  clk1hz/counter[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.078    clk1hz/counter[16]_i_2_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.015 r  clk1hz/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.015    clk1hz/counter_reg[16]_i_1_n_4
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.839    clk1hz/clk_out1
    SLICE_X40Y105        FDCE                                         r  clk1hz/counter_reg[19]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.318    -0.284    
    SLICE_X40Y105        FDCE (Hold_fdce_C_D)         0.105    -0.179    clk1hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.006ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.580ns (13.659%)  route 3.666ns (86.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.230     3.332    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y100        FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.505   198.484    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.577   199.061    
                         clock uncertainty           -0.318   198.743    
    SLICE_X32Y100        FDCE (Recov_fdce_C_CLR)     -0.405   198.338    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                        198.338    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                195.006    

Slack (MET) :             195.159ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.303    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.159    

Slack (MET) :             195.159ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.303    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.159    

Slack (MET) :             195.159ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.303    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.159    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.345    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.201    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.345    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.201    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.345    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.201    

Slack (MET) :             195.292ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.318   198.663    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.258    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.292    

Slack (MET) :             195.292ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.318   198.663    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.258    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.292    

Slack (MET) :             195.292ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.318   198.663    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.258    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.656%)  route 0.760ns (80.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.208     0.348    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X34Y101        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.837    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.186ns (14.679%)  route 1.081ns (85.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.529     0.669    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y97         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  1.082    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.006ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.580ns (13.659%)  route 3.666ns (86.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.230     3.332    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y100        FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.505   198.484    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.577   199.061    
                         clock uncertainty           -0.318   198.743    
    SLICE_X32Y100        FDCE (Recov_fdce_C_CLR)     -0.405   198.338    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                        198.338    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                195.006    

Slack (MET) :             195.159ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.303    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.159    

Slack (MET) :             195.159ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.303    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.159    

Slack (MET) :             195.159ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.303    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.159    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.345    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.201    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.345    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.201    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.345    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.201    

Slack (MET) :             195.292ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.318   198.663    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.258    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.292    

Slack (MET) :             195.292ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.318   198.663    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.258    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.292    

Slack (MET) :             195.292ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.318   198.663    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.258    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.264    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.331    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.264    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.331    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.264    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.331    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.264    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.331    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.656%)  route 0.760ns (80.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.208     0.348    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X34Y101        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.837    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.318    -0.244    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.311    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.186ns (14.679%)  route 1.081ns (85.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.529     0.669    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y97         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.006ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.580ns (13.659%)  route 3.666ns (86.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.230     3.332    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y100        FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.505   198.484    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.577   199.061    
                         clock uncertainty           -0.318   198.743    
    SLICE_X32Y100        FDCE (Recov_fdce_C_CLR)     -0.405   198.338    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                        198.338    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                195.006    

Slack (MET) :             195.159ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.303    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.159    

Slack (MET) :             195.159ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.303    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.159    

Slack (MET) :             195.159ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.303    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.159    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.345    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.201    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.345    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.201    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.318   198.664    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.345    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.201    

Slack (MET) :             195.292ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.318   198.663    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.258    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.292    

Slack (MET) :             195.292ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.318   198.663    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.258    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.292    

Slack (MET) :             195.292ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.318   198.663    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.258    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.264    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.331    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.264    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.331    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.264    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.331    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.264    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.331    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.656%)  route 0.760ns (80.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.208     0.348    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X34Y101        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.837    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.318    -0.244    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.311    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.186ns (14.679%)  route 1.081ns (85.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.529     0.669    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y97         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.318    -0.004    
    SLICE_X28Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.580ns (13.659%)  route 3.666ns (86.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 198.484 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.230     3.332    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y100        FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.505   198.484    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y100        FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.577   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X32Y100        FDCE (Recov_fdce_C_CLR)     -0.405   198.367    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                        198.367    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.187ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.289   198.692    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.331    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.187    

Slack (MET) :             195.187ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.289   198.692    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.331    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.187    

Slack (MET) :             195.187ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.289   198.692    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361   198.331    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.187    

Slack (MET) :             195.229ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.289   198.692    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.373    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.373    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.229    

Slack (MET) :             195.229ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.289   198.692    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.373    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.373    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.229    

Slack (MET) :             195.229ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.580ns (14.293%)  route 3.478ns (85.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          2.042     3.144    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X30Y99         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.521   198.501    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X30Y99         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/C
                         clock pessimism              0.480   198.981    
                         clock uncertainty           -0.289   198.692    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319   198.373    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.373    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                195.229    

Slack (MET) :             195.320ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.289   198.691    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.286    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.286    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.320    

Slack (MET) :             195.320ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.289   198.691    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.286    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        198.286    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.320    

Slack (MET) :             195.320ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.626    -0.914    CLK5MHZ
    SLICE_X32Y101        FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.458 f  state_reg[0]/Q
                         net (fo=54, routed)          1.436     0.978    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[0]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.124     1.102 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.864     2.966    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X32Y95         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.520   198.500    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X32Y95         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/C
                         clock pessimism              0.480   198.980    
                         clock uncertainty           -0.289   198.691    
    SLICE_X32Y95         FDCE (Recov_fdce_C_CLR)     -0.405   198.286    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        198.286    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                195.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.168%)  route 0.736ns (79.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.184     0.324    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X30Y100        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.836    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X30Y100        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.656%)  route 0.760ns (80.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.208     0.348    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X34Y101        FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.837    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y101        FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.629    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.938%)  route 0.981ns (84.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.429     0.569    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y99         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y99         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.186ns (14.679%)  route 1.081ns (85.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.598    CLK5MHZ
    SLICE_X32Y101        FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  state_reg[1]/Q
                         net (fo=54, routed)          0.552     0.095    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q[1]
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.045     0.140 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.529     0.669    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X28Y97         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.830    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X28Y97         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X28Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  1.082    





