Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 11:56:59 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_top_timing_summary_routed.rpt -pb stopwatch_top_timing_summary_routed.pb -rpx stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     16          
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (12)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_divider/slow_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: digit_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: digit_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.665        0.000                      0                   43        0.252        0.000                      0                   43        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.665        0.000                      0                   43        0.252        0.000                      0                   43        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.994ns (29.639%)  route 2.360ns (70.361%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clk_divider/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  clk_divider/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.797     6.472    clk_divider/COUNT[3]
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.150     6.622 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.562     8.184    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.326     8.510 r  clk_divider/COUNT[15]_i_1/O
                         net (fo=1, routed)           0.000     8.510    clk_divider/COUNT_0[15]
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[15]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.079    15.175    clk_divider/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 2.171ns (65.819%)  route 1.127ns (34.181%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clk_divider/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  clk_divider/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.484     6.158    clk_divider/COUNT[2]
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.832 r  clk_divider/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.832    clk_divider/COUNT0_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.946 r  clk_divider/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    clk_divider/COUNT0_carry__0_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  clk_divider/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.060    clk_divider/COUNT0_carry__1_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  clk_divider/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.174    clk_divider/COUNT0_carry__2_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.508 r  clk_divider/COUNT0_carry__3/O[1]
                         net (fo=1, routed)           0.644     8.152    clk_divider/data0[18]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.303     8.455 r  clk_divider/COUNT[18]_i_1/O
                         net (fo=1, routed)           0.000     8.455    clk_divider/COUNT_0[18]
    SLICE_X4Y7           FDCE                                         r  clk_divider/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  clk_divider/COUNT_reg[18]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.031    15.126    clk_divider/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.671    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.994ns (30.019%)  route 2.317ns (69.981%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clk_divider/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  clk_divider/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.797     6.472    clk_divider/COUNT[3]
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.150     6.622 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.520     8.142    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.326     8.468 r  clk_divider/COUNT[12]_i_1/O
                         net (fo=1, routed)           0.000     8.468    clk_divider/COUNT_0[12]
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  clk_divider/COUNT_reg[12]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.077    15.172    clk_divider/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.994ns (30.091%)  route 2.309ns (69.909%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clk_divider/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  clk_divider/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.797     6.472    clk_divider/COUNT[3]
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.150     6.622 r  clk_divider/COUNT[19]_i_2/O
                         net (fo=20, routed)          1.512     8.134    clk_divider/COUNT[19]_i_2_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.326     8.460 r  clk_divider/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_divider/slow_clk_i_1_n_0
    SLICE_X6Y7           FDCE                                         r  clk_divider/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  clk_divider/slow_clk_reg/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.081    15.176    clk_divider/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 display_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.766ns (23.255%)  route 2.528ns (76.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  display_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.518     5.674 f  display_counter_reg[11]/Q
                         net (fo=2, routed)           0.889     6.564    display_counter_reg_n_0_[11]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.688 r  display_counter[15]_i_5/O
                         net (fo=17, routed)          1.638     8.326    display_counter[15]_i_5_n_0
    SLICE_X6Y1           LUT5 (Prop_lut5_I3_O)        0.124     8.450 r  display_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.450    display_counter[1]
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[1]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y1           FDCE (Setup_fdce_C_D)        0.081    15.178    display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.704ns (21.727%)  route 2.536ns (78.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  clk_divider/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clk_divider/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.862     6.474    clk_divider/COUNT[11]
    SLICE_X4Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.598 r  clk_divider/COUNT[19]_i_5/O
                         net (fo=20, routed)          1.674     8.273    clk_divider/COUNT[19]_i_5_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I3_O)        0.124     8.397 r  clk_divider/COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     8.397    clk_divider/COUNT_0[7]
    SLICE_X4Y3           FDCE                                         r  clk_divider/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  clk_divider/COUNT_reg[7]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y3           FDCE (Setup_fdce_C_D)        0.032    15.128    clk_divider/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.704ns (21.735%)  route 2.535ns (78.265%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  clk_divider/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  clk_divider/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.862     6.474    clk_divider/COUNT[11]
    SLICE_X4Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.598 r  clk_divider/COUNT[19]_i_5/O
                         net (fo=20, routed)          1.673     8.271    clk_divider/COUNT[19]_i_5_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I3_O)        0.124     8.395 r  clk_divider/COUNT[4]_i_1/O
                         net (fo=1, routed)           0.000     8.395    clk_divider/COUNT_0[4]
    SLICE_X4Y3           FDCE                                         r  clk_divider/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  clk_divider/COUNT_reg[4]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y3           FDCE (Setup_fdce_C_D)        0.031    15.127    clk_divider/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.923ns (58.612%)  route 1.358ns (41.388%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  display_counter_reg[1]/Q
                         net (fo=2, routed)           0.644     6.320    display_counter_reg_n_0_[1]
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.976 r  display_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.976    display_counter_reg[4]_i_2_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  display_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    display_counter_reg[8]_i_2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  display_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.204    display_counter_reg[12]_i_2_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.426 r  display_counter_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.714     8.139    display_counter_reg[15]_i_6_n_7
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.299     8.438 r  display_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.438    display_counter[13]
    SLICE_X6Y5           FDCE                                         r  display_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  display_counter_reg[13]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y5           FDCE (Setup_fdce_C_D)        0.077    15.173    display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.941ns (59.902%)  route 1.299ns (40.098%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clk_divider/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  clk_divider/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.484     6.158    clk_divider/COUNT[2]
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.832 r  clk_divider/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.832    clk_divider/COUNT0_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.946 r  clk_divider/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    clk_divider/COUNT0_carry__0_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  clk_divider/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.060    clk_divider/COUNT0_carry__1_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.282 r  clk_divider/COUNT0_carry__2/O[0]
                         net (fo=1, routed)           0.816     8.098    clk_divider/data0[13]
    SLICE_X6Y6           LUT6 (Prop_lut6_I5_O)        0.299     8.397 r  clk_divider/COUNT[13]_i_1/O
                         net (fo=1, routed)           0.000     8.397    clk_divider/COUNT_0[13]
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[13]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.077    15.173    clk_divider/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 clk_divider/COUNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 2.039ns (64.031%)  route 1.145ns (35.970%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clk_divider/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  clk_divider/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.484     6.158    clk_divider/COUNT[2]
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.832 r  clk_divider/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.832    clk_divider/COUNT0_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.946 r  clk_divider/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    clk_divider/COUNT0_carry__0_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  clk_divider/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.060    clk_divider/COUNT0_carry__1_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.373 r  clk_divider/COUNT0_carry__2/O[3]
                         net (fo=1, routed)           0.662     8.035    clk_divider/data0[16]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.306     8.341 r  clk_divider/COUNT[16]_i_1/O
                         net (fo=1, routed)           0.000     8.341    clk_divider/COUNT_0[16]
    SLICE_X4Y6           FDCE                                         r  clk_divider/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  clk_divider/COUNT_reg[16]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    15.127    clk_divider/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  6.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 start_stop_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounced_start_stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.261%)  route 0.157ns (45.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  start_stop_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  start_stop_sync_reg[2]/Q
                         net (fo=1, routed)           0.157     1.777    start_stop_sync[2]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045     1.822 r  debounced_start_stop_i_1/O
                         net (fo=1, routed)           0.000     1.822    debounced_start_stop_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  debounced_start_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  debounced_start_stop_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.091     1.570    debounced_start_stop_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 start_stop_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_stop_sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.242%)  route 0.185ns (56.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  start_stop_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  start_stop_sync_reg[1]/Q
                         net (fo=2, routed)           0.185     1.805    start_stop_sync[1]
    SLICE_X0Y1           FDCE                                         r  start_stop_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  start_stop_sync_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.070     1.549    start_stop_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.210ns (49.702%)  route 0.213ns (50.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  display_counter_reg[0]/Q
                         net (fo=3, routed)           0.213     1.854    display_counter_reg_n_0_[0]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.046     1.900 r  display_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    display_counter[0]
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.133     1.610    display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.223%)  route 0.200ns (51.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.200     1.817    digit_select_reg_n_0_[1]
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    digit_select[1]_i_1_n_0
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.092     1.568    digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 start_stop_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_stop_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.950%)  route 0.241ns (63.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  start_stop_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  start_stop_sync_reg[0]/Q
                         net (fo=2, routed)           0.241     1.861    start_stop_sync[0]
    SLICE_X0Y1           FDCE                                         r  start_stop_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  start_stop_sync_reg[1]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.066     1.561    start_stop_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.981%)  route 0.210ns (53.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.210     1.827    digit_select_reg_n_0_[0]
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.045     1.872 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    digit_select[0]_i_1_n_0
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.092     1.568    digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 clk_divider/COUNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.363%)  route 0.275ns (59.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  clk_divider/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 f  clk_divider/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.275     1.892    clk_divider/COUNT[0]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.045     1.937 r  clk_divider/COUNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    clk_divider/COUNT_0[0]
    SLICE_X4Y3           FDCE                                         r  clk_divider/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  clk_divider/COUNT_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.091     1.567    clk_divider/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 display_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.231ns (43.838%)  route 0.296ns (56.162%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  display_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 f  display_counter_reg[9]/Q
                         net (fo=2, routed)           0.173     1.790    display_counter_reg_n_0_[9]
    SLICE_X6Y4           LUT4 (Prop_lut4_I0_O)        0.045     1.835 r  display_counter[15]_i_5/O
                         net (fo=17, routed)          0.123     1.958    display_counter[15]_i_5_n_0
    SLICE_X6Y4           LUT5 (Prop_lut5_I3_O)        0.045     2.003 r  display_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.003    display_counter[12]
    SLICE_X6Y4           FDCE                                         r  display_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  display_counter_reg[12]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.121     1.613    display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 clk_divider/COUNT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/COUNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.254ns (48.337%)  route 0.271ns (51.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  clk_divider/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.146     1.786    clk_divider/COUNT[14]
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  clk_divider/COUNT[19]_i_3/O
                         net (fo=20, routed)          0.125     1.957    clk_divider/COUNT[19]_i_3_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.045     2.002 r  clk_divider/COUNT[15]_i_1/O
                         net (fo=1, routed)           0.000     2.002    clk_divider/COUNT_0[15]
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y6           FDCE (Hold_fdce_C_D)         0.121     1.597    clk_divider/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 display_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.304%)  route 0.283ns (52.696%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 f  display_counter_reg[2]/Q
                         net (fo=2, routed)           0.156     1.797    display_counter_reg_n_0_[2]
    SLICE_X6Y1           LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  display_counter[15]_i_3/O
                         net (fo=17, routed)          0.127     1.969    display_counter[15]_i_3_n_0
    SLICE_X6Y1           LUT5 (Prop_lut5_I1_O)        0.045     2.014 r  display_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    display_counter[1]
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.121     1.598    display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.416    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     debounced_start_stop_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     digit_select_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     digit_select_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y1     display_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     display_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     display_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     display_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     display_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     display_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     debounced_start_stop_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     debounced_start_stop_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     digit_select_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     digit_select_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     digit_select_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     digit_select_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y1     display_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y1     display_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     display_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     display_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     debounced_start_stop_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     debounced_start_stop_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     digit_select_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     digit_select_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     digit_select_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     digit_select_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y1     display_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y1     display_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     display_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y4     display_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            time_count_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.445ns  (logic 1.827ns (21.637%)  route 6.618ns (78.363%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_IBUF[0]_inst/O
                         net (fo=7, routed)           4.129     5.584    mode_IBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     5.708 r  time_count[11]_i_5/O
                         net (fo=6, routed)           1.231     6.939    time_count[11]_i_5_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.063 r  time_count[11]_i_3/O
                         net (fo=1, routed)           0.309     7.372    time_count[11]_i_3_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.496 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.948     8.445    time_count[11]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  time_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_decoder/disp_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 4.274ns (51.303%)  route 4.057ns (48.697%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           LDCE                         0.000     0.000 r  bcd_decoder/disp_reg[6]/G
    SLICE_X5Y5           LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  bcd_decoder/disp_reg[6]/Q
                         net (fo=1, routed)           4.057     4.820    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.330 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.330    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            time_count_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 1.827ns (22.021%)  route 6.470ns (77.979%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_IBUF[0]_inst/O
                         net (fo=7, routed)           4.129     5.584    mode_IBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     5.708 r  time_count[11]_i_5/O
                         net (fo=6, routed)           1.231     6.939    time_count[11]_i_5_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.063 r  time_count[11]_i_3/O
                         net (fo=1, routed)           0.309     7.372    time_count[11]_i_3_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.496 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.801     8.297    time_count[11]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  time_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_decoder/disp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 4.365ns (52.902%)  route 3.886ns (47.098%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           LDCE                         0.000     0.000 r  bcd_decoder/disp_reg[3]/G
    SLICE_X2Y5           LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  bcd_decoder/disp_reg[3]/Q
                         net (fo=1, routed)           3.886     4.715    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.250 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.250    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_decoder/disp_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 4.292ns (52.412%)  route 3.897ns (47.588%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           LDCE                         0.000     0.000 r  bcd_decoder/disp_reg[5]/G
    SLICE_X5Y5           LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  bcd_decoder/disp_reg[5]/Q
                         net (fo=1, routed)           3.897     4.660    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.189 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.189    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_decoder/disp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 4.333ns (52.917%)  route 3.856ns (47.083%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           LDCE                         0.000     0.000 r  bcd_decoder/disp_reg[1]/G
    SLICE_X2Y5           LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  bcd_decoder/disp_reg[1]/Q
                         net (fo=1, routed)           3.856     4.685    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.189 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.189    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_decoder/disp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.174ns  (logic 4.298ns (52.582%)  route 3.876ns (47.418%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           LDCE                         0.000     0.000 r  bcd_decoder/disp_reg[4]/G
    SLICE_X5Y5           LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  bcd_decoder/disp_reg[4]/Q
                         net (fo=1, routed)           3.876     4.639    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.174 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.174    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            time_count_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 1.827ns (22.404%)  route 6.329ns (77.596%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_IBUF[0]_inst/O
                         net (fo=7, routed)           4.129     5.584    mode_IBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     5.708 r  time_count[11]_i_5/O
                         net (fo=6, routed)           1.231     6.939    time_count[11]_i_5_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.063 r  time_count[11]_i_3/O
                         net (fo=1, routed)           0.309     7.372    time_count[11]_i_3_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.496 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.660     8.156    time_count[11]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  time_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            time_count_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 1.827ns (22.404%)  route 6.329ns (77.596%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_IBUF[0]_inst/O
                         net (fo=7, routed)           4.129     5.584    mode_IBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     5.708 r  time_count[11]_i_5/O
                         net (fo=6, routed)           1.231     6.939    time_count[11]_i_5_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.063 r  time_count[11]_i_3/O
                         net (fo=1, routed)           0.309     7.372    time_count[11]_i_3_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     7.496 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.660     8.156    time_count[11]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  time_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_decoder/disp_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 4.349ns (53.762%)  route 3.740ns (46.238%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           LDCE                         0.000     0.000 r  bcd_decoder/disp_reg[2]/G
    SLICE_X2Y5           LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  bcd_decoder/disp_reg[2]/Q
                         net (fo=1, routed)           3.740     4.569    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.089 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.089    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 time_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE                         0.000     0.000 r  time_count_reg[4]/C
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_count_reg[4]/Q
                         net (fo=8, routed)           0.114     0.255    p_0_in[0]
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.045     0.300 r  time_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.300    p_1_in[6]
    SLICE_X2Y4           FDCE                                         r  time_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE                         0.000     0.000 r  time_count_reg[4]/C
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_count_reg[4]/Q
                         net (fo=8, routed)           0.114     0.255    p_0_in[0]
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.048     0.303 r  time_count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.303    p_1_in[7]
    SLICE_X2Y4           FDCE                                         r  time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.227ns (67.823%)  route 0.108ns (32.177%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  time_count_reg[12]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  time_count_reg[12]/Q
                         net (fo=10, routed)          0.108     0.236    time_count_reg_n_0_[12]
    SLICE_X0Y6           LUT6 (Prop_lut6_I4_O)        0.099     0.335 r  time_count[14]_i_1/O
                         net (fo=1, routed)           0.000     0.335    p_1_in[14]
    SLICE_X0Y6           FDCE                                         r  time_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.478%)  route 0.168ns (47.522%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  time_count_reg[8]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_count_reg[8]/Q
                         net (fo=11, routed)          0.168     0.309    time_count_reg_n_0_[8]
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  time_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.354    p_1_in[10]
    SLICE_X1Y7           FDCE                                         r  time_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  time_count_reg[0]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_count_reg[0]/Q
                         net (fo=9, routed)           0.181     0.322    time_count_reg_n_0_[0]
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.043     0.365 r  time_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    p_1_in[3]
    SLICE_X1Y4           FDCE                                         r  time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE                         0.000     0.000 r  time_count_reg[4]/C
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  time_count_reg[4]/Q
                         net (fo=8, routed)           0.179     0.320    p_0_in[0]
    SLICE_X3Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  time_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_1_in[4]
    SLICE_X3Y4           FDCE                                         r  time_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  time_count_reg[11]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_count_reg[11]/Q
                         net (fo=8, routed)           0.180     0.321    time_count_reg_n_0_[11]
    SLICE_X1Y6           LUT6 (Prop_lut6_I4_O)        0.045     0.366 r  time_count[11]_i_2/O
                         net (fo=1, routed)           0.000     0.366    p_1_in[11]
    SLICE_X1Y6           FDCE                                         r  time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  time_count_reg[0]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_count_reg[0]/Q
                         net (fo=9, routed)           0.181     0.322    time_count_reg_n_0_[0]
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.045     0.367 r  time_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    p_1_in[2]
    SLICE_X1Y4           FDCE                                         r  time_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  time_count_reg[15]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_count_reg[15]/Q
                         net (fo=7, routed)           0.197     0.338    time_count_reg_n_0_[15]
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  time_count[15]_i_2/O
                         net (fo=1, routed)           0.000     0.383    p_1_in[15]
    SLICE_X0Y5           FDCE                                         r  time_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.757%)  route 0.203ns (52.243%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  time_count_reg[8]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  time_count_reg[8]/Q
                         net (fo=11, routed)          0.203     0.344    time_count_reg_n_0_[8]
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.045     0.389 r  time_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.389    p_1_in[8]
    SLICE_X1Y7           FDCE                                         r  time_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 4.309ns (45.456%)  route 5.170ns (54.544%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.300     6.912    digit_select_reg_n_0_[1]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.146     7.058 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.870    10.929    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    14.635 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.635    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.223ns  (logic 4.079ns (44.227%)  route 5.144ns (55.773%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.300     6.912    digit_select_reg_n_0_[1]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.036 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.844    10.880    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.379 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.379    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.073ns  (logic 4.103ns (45.220%)  route 4.970ns (54.780%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.131     6.743    digit_select_reg_n_0_[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.840    10.707    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.230 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.230    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 4.342ns (49.538%)  route 4.423ns (50.462%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.131     6.743    digit_select_reg_n_0_[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I1_O)        0.152     6.895 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.293    10.188    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.922 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.922    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 4.099ns (67.180%)  route 2.002ns (32.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     5.579 r  running_reg/Q
                         net (fo=12, routed)          2.002     7.582    debug_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.680    11.261 r  debug_OBUF_inst/O
                         net (fo=0)                   0.000    11.261    debug
    U16                                                               r  debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.753ns  (logic 0.966ns (20.322%)  route 3.787ns (79.678%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     5.579 f  running_reg/Q
                         net (fo=12, routed)          1.299     6.878    debug_OBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.299     7.177 r  time_count[11]_i_5/O
                         net (fo=6, routed)           1.231     8.408    time_count[11]_i_5_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.532 r  time_count[11]_i_3/O
                         net (fo=1, routed)           0.309     8.841    time_count[11]_i_3_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.965 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.948     9.914    time_count[11]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  time_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.606ns  (logic 0.966ns (20.972%)  route 3.640ns (79.028%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     5.579 f  running_reg/Q
                         net (fo=12, routed)          1.299     6.878    debug_OBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.299     7.177 r  time_count[11]_i_5/O
                         net (fo=6, routed)           1.231     8.408    time_count[11]_i_5_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.532 r  time_count[11]_i_3/O
                         net (fo=1, routed)           0.309     8.841    time_count[11]_i_3_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.965 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.801     9.766    time_count[11]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  time_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.464ns  (logic 0.966ns (21.637%)  route 3.498ns (78.363%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     5.579 f  running_reg/Q
                         net (fo=12, routed)          1.299     6.878    debug_OBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.299     7.177 r  time_count[11]_i_5/O
                         net (fo=6, routed)           1.231     8.408    time_count[11]_i_5_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.532 r  time_count[11]_i_3/O
                         net (fo=1, routed)           0.309     8.841    time_count[11]_i_3_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.965 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.660     9.625    time_count[11]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  time_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.464ns  (logic 0.966ns (21.637%)  route 3.498ns (78.363%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     5.579 f  running_reg/Q
                         net (fo=12, routed)          1.299     6.878    debug_OBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.299     7.177 r  time_count[11]_i_5/O
                         net (fo=6, routed)           1.231     8.408    time_count[11]_i_5_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.532 r  time_count[11]_i_3/O
                         net (fo=1, routed)           0.309     8.841    time_count[11]_i_3_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.965 r  time_count[11]_i_1/O
                         net (fo=4, routed)           0.660     9.625    time_count[11]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  time_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.266ns  (logic 0.966ns (22.643%)  route 3.300ns (77.357%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     5.579 f  running_reg/Q
                         net (fo=12, routed)          1.299     6.878    debug_OBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.299     7.177 r  time_count[11]_i_5/O
                         net (fo=6, routed)           0.884     8.062    time_count[11]_i_5_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  time_count[15]_i_3/O
                         net (fo=1, routed)           0.418     8.604    time_count[15]_i_3_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.728 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.698     9.426    time_count[15]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  time_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.231ns (37.816%)  route 0.380ns (62.184%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.228     1.845    bcd_decoder/disp_reg[6]_i_1_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.890 r  bcd_decoder/disp_reg[6]_i_3/O
                         net (fo=7, routed)           0.152     2.042    bcd_decoder/current_digit[0]
    SLICE_X2Y6           LUT4 (Prop_lut4_I0_O)        0.045     2.087 r  bcd_decoder/disp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.087    bcd_decoder/disp_reg[0]_i_1_n_0
    SLICE_X2Y6           LDCE                                         r  bcd_decoder/disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.231ns (34.074%)  route 0.447ns (65.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.173     1.790    bcd_decoder/disp_reg[6]_i_1_1
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  bcd_decoder/disp_reg[6]_i_6/O
                         net (fo=8, routed)           0.219     2.054    bcd_decoder/current_digit[1]
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.045     2.099 r  bcd_decoder/disp_reg[1]_i_1/O
                         net (fo=1, routed)           0.055     2.154    bcd_decoder/disp_reg[1]_i_1_n_0
    SLICE_X2Y5           LDCE                                         r  bcd_decoder/disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.227ns (33.565%)  route 0.449ns (66.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     1.607 r  running_reg/Q
                         net (fo=12, routed)          0.449     2.056    debug_OBUF
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.099     2.155 r  time_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.155    p_1_in[8]
    SLICE_X1Y7           FDCE                                         r  time_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.231ns (33.994%)  route 0.449ns (66.006%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.173     1.790    bcd_decoder/disp_reg[6]_i_1_1
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.835 f  bcd_decoder/disp_reg[6]_i_6/O
                         net (fo=8, routed)           0.220     2.055    bcd_decoder/current_digit[1]
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.045     2.100 r  bcd_decoder/disp_reg[2]_i_1/O
                         net (fo=1, routed)           0.056     2.156    bcd_decoder/disp_reg[2]_i_1_n_0
    SLICE_X2Y5           LDCE                                         r  bcd_decoder/disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.234ns (34.163%)  route 0.451ns (65.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.173     1.790    bcd_decoder/disp_reg[6]_i_1_1
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  bcd_decoder/disp_reg[6]_i_6/O
                         net (fo=8, routed)           0.219     2.054    bcd_decoder/current_digit[1]
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.048     2.102 r  bcd_decoder/disp_reg[3]_i_1/O
                         net (fo=1, routed)           0.059     2.161    bcd_decoder/disp_reg[3]_i_1_n_0
    SLICE_X2Y5           LDCE                                         r  bcd_decoder/disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.227ns (30.137%)  route 0.526ns (69.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     1.607 r  running_reg/Q
                         net (fo=12, routed)          0.526     2.133    debug_OBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.099     2.232 r  time_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.232    p_1_in[13]
    SLICE_X0Y6           FDCE                                         r  time_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.272ns (30.811%)  route 0.611ns (69.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     1.607 r  running_reg/Q
                         net (fo=12, routed)          0.292     1.899    debug_OBUF
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.099     1.998 r  time_count[15]_i_4/O
                         net (fo=4, routed)           0.121     2.119    time_count[15]_i_4_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.045     2.164 r  time_count[15]_i_1/O
                         net (fo=4, routed)           0.197     2.362    time_count[15]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  time_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.231ns (25.738%)  route 0.667ns (74.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.173     1.790    bcd_decoder/disp_reg[6]_i_1_1
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  bcd_decoder/disp_reg[6]_i_6/O
                         net (fo=8, routed)           0.217     2.052    bcd_decoder/current_digit[1]
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.045     2.097 r  bcd_decoder/disp_reg[5]_i_1/O
                         net (fo=1, routed)           0.276     2.374    bcd_decoder/disp_reg[5]_i_1_n_0
    SLICE_X5Y5           LDCE                                         r  bcd_decoder/disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_decoder/disp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.235ns (25.968%)  route 0.670ns (74.032%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.173     1.790    bcd_decoder/disp_reg[6]_i_1_1
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  bcd_decoder/disp_reg[6]_i_6/O
                         net (fo=8, routed)           0.220     2.055    bcd_decoder/current_digit[1]
    SLICE_X3Y5           LUT4 (Prop_lut4_I3_O)        0.049     2.104 r  bcd_decoder/disp_reg[4]_i_1/O
                         net (fo=1, routed)           0.277     2.381    bcd_decoder/disp_reg[4]_i_1_n_0
    SLICE_X5Y5           LDCE                                         r  bcd_decoder/disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.272ns (30.035%)  route 0.634ns (69.965%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     1.607 r  running_reg/Q
                         net (fo=12, routed)          0.292     1.899    debug_OBUF
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.099     1.998 r  time_count[15]_i_4/O
                         net (fo=4, routed)           0.214     2.213    time_count[15]_i_4_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.045     2.258 r  time_count[7]_i_1/O
                         net (fo=4, routed)           0.127     2.385    time_count[7]_i_1_n_0
    SLICE_X3Y5           FDCE                                         r  time_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debounced_start_stop_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 1.441ns (36.268%)  route 2.533ns (63.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.533     3.974    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  debounced_start_stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  debounced_start_stop_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            running_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 1.441ns (36.268%)  route 2.533ns (63.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.533     3.974    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  running_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  running_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            start_stop_sync_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 1.441ns (36.268%)  route 2.533ns (63.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.533     3.974    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  start_stop_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  start_stop_sync_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            start_stop_sync_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 1.441ns (36.268%)  route 2.533ns (63.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.533     3.974    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  start_stop_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  start_stop_sync_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            start_stop_sync_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.827ns  (logic 1.441ns (37.665%)  route 2.385ns (62.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.385     3.827    reset_IBUF
    SLICE_X0Y2           FDCE                                         f  start_stop_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.520     4.861    clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  start_stop_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 1.441ns (37.890%)  route 2.363ns (62.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.363     3.804    reset_IBUF
    SLICE_X6Y1           FDCE                                         f  display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 1.441ns (37.890%)  route 2.363ns (62.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.363     3.804    reset_IBUF
    SLICE_X6Y1           FDCE                                         f  display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 1.441ns (37.890%)  route 2.363ns (62.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.363     3.804    reset_IBUF
    SLICE_X6Y1           FDCE                                         f  display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 1.441ns (37.890%)  route 2.363ns (62.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.363     3.804    reset_IBUF
    SLICE_X6Y1           FDCE                                         f  display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  display_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.663ns  (logic 1.441ns (39.347%)  route 2.222ns (60.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.222     3.663    reset_IBUF
    SLICE_X6Y2           FDCE                                         f  display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  display_counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_stop
                            (input port)
  Destination:            start_stop_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.222ns (29.674%)  route 0.526ns (70.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  start_stop (IN)
                         net (fo=0)                   0.000     0.000    start_stop
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  start_stop_IBUF_inst/O
                         net (fo=1, routed)           0.526     0.748    start_stop_IBUF
    SLICE_X0Y2           FDCE                                         r  start_stop_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  start_stop_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.210ns (26.320%)  route 0.587ns (73.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.587     0.796    clk_divider/AR[0]
    SLICE_X4Y7           FDCE                                         f  clk_divider/COUNT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  clk_divider/COUNT_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.210ns (26.320%)  route 0.587ns (73.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.587     0.796    clk_divider/AR[0]
    SLICE_X4Y7           FDCE                                         f  clk_divider/COUNT_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  clk_divider/COUNT_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.210ns (26.320%)  route 0.587ns (73.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.587     0.796    clk_divider/AR[0]
    SLICE_X4Y7           FDCE                                         f  clk_divider/COUNT_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  clk_divider/COUNT_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.210ns (24.652%)  route 0.640ns (75.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.640     0.850    clk_divider/AR[0]
    SLICE_X4Y6           FDCE                                         f  clk_divider/COUNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  clk_divider/COUNT_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.210ns (24.652%)  route 0.640ns (75.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.640     0.850    clk_divider/AR[0]
    SLICE_X4Y6           FDCE                                         f  clk_divider/COUNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  clk_divider/COUNT_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.210ns (24.652%)  route 0.640ns (75.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.640     0.850    clk_divider/AR[0]
    SLICE_X4Y6           FDCE                                         f  clk_divider/COUNT_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  clk_divider/COUNT_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.210ns (24.544%)  route 0.644ns (75.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.644     0.854    clk_divider/AR[0]
    SLICE_X6Y6           FDCE                                         f  clk_divider/COUNT_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.210ns (24.544%)  route 0.644ns (75.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.644     0.854    clk_divider/AR[0]
    SLICE_X6Y6           FDCE                                         f  clk_divider/COUNT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_divider/COUNT_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.210ns (24.544%)  route 0.644ns (75.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.644     0.854    clk_divider/AR[0]
    SLICE_X6Y6           FDCE                                         f  clk_divider/COUNT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    clk_divider/clk_IBUF_BUFG
    SLICE_X6Y6           FDCE                                         r  clk_divider/COUNT_reg[15]/C





