<profile>

<section name = "Vitis HLS Report for 'matrixmul_Pipeline_Row_r_Col_r'" level="0">
<item name = "Date">Wed Feb 14 00:39:52 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hls_matriz</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-csg325-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.901 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_r_Col_r">5, 5, 3, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 131, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 42, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 34, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_6s_8_1_1_U9">mul_8s_6s_8_1_1, 0, 0, 0, 42, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln81_1_fu_156_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln81_fu_168_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln82_fu_283_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln83_fu_206_p2">+, 0, 0, 10, 2, 2</column>
<column name="sub_ln83_1_fu_307_p2">-, 0, 0, 14, 1, 6</column>
<column name="sub_ln83_fu_257_p2">-, 0, 0, 16, 1, 9</column>
<column name="icmp_ln81_fu_150_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="icmp_ln82_fu_174_p2">icmp, 0, 0, 11, 2, 3</column>
<column name="select_ln81_1_fu_188_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln81_fu_180_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln83_1_fu_221_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln83_2_fu_320_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln83_3_fu_237_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln83_fu_229_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten34_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 2, 4</column>
<column name="i_fu_74">9, 2, 2, 4</column>
<column name="indvar_flatten34_fu_78">9, 2, 3, 6</column>
<column name="j_fu_70">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_74">2, 0, 2, 0</column>
<column name="indvar_flatten34_fu_78">3, 0, 3, 0</column>
<column name="j_fu_70">2, 0, 2, 0</column>
<column name="mul_ln83_reg_387">8, 0, 8, 0</column>
<column name="tmp_5_reg_377">5, 0, 5, 0</column>
<column name="tmp_reg_372">1, 0, 1, 0</column>
<column name="trunc_ln83_4_reg_382">4, 0, 4, 0</column>
<column name="zext_ln83_reg_362">2, 0, 64, 62</column>
<column name="zext_ln83_reg_362_pp0_iter1_reg">2, 0, 64, 62</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_r_Col_r, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_r_Col_r, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_r_Col_r, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_r_Col_r, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_r_Col_r, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_r_Col_r, return value</column>
<column name="b_address0">out, 2, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="r_address0">out, 2, ap_memory, r, array</column>
<column name="r_ce0">out, 1, ap_memory, r, array</column>
<column name="r_we0">out, 1, ap_memory, r, array</column>
<column name="r_d0">out, 8, ap_memory, r, array</column>
<column name="p_reload25">in, 8, ap_none, p_reload25, scalar</column>
<column name="p_reload22">in, 8, ap_none, p_reload22, scalar</column>
<column name="p_reload19">in, 8, ap_none, p_reload19, scalar</column>
<column name="p_reload">in, 8, ap_none, p_reload, scalar</column>
</table>
</item>
</section>
</profile>
