{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640516652554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640516652555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 19:04:12 2021 " "Processing started: Sun Dec 26 19:04:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640516652555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516652555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516652555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640516653377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640516653378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medikitverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file medikitverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 mediKitVerilog " "Found entity 1: mediKitVerilog" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numkeyandsegdriver.v(47) " "Verilog HDL information at numkeyandsegdriver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640516668007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numkeyandsegdriver.v(238) " "Verilog HDL information at numkeyandsegdriver.v(238): always construct contains both blocking and non-blocking assignments" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640516668008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numkeyandsegdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file numkeyandsegdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 numKeyAndSegDriver " "Found entity 1: numKeyAndSegDriver" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.v 1 1 " "Found 1 design units, including 1 entities, in source file leddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDdriver " "Found entity 1: LEDdriver" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDdecoder " "Found entity 1: LCDdecoder" {  } { { "lcddecoder.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcddecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd1602driver.v(43) " "Verilog HDL information at lcd1602driver.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640516668015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602driver " "Found entity 1: LCD1602driver" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticedriver.v 1 1 " "Found 1 design units, including 1 entities, in source file latticedriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 latticeDriver " "Found entity 1: latticeDriver" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinput.v 1 1 " "Found 1 design units, including 1 entities, in source file keyinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyInput " "Found entity 1: keyInput" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_500.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_500 " "Found entity 1: freqDiv_500" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_250.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_250 " "Found entity 1: freqDiv_250" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_20.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_20 " "Found entity 1: freqDiv_20" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_125.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_125 " "Found entity 1: freqDiv_125" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_1000 " "Found entity 1: freqDiv_1000" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668027 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buzzerdriver.v(24) " "Verilog HDL information at buzzerdriver.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640516668028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzerdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzerdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzerDriver " "Found entity 1: buzzerDriver" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516668028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mediKitVerilog " "Elaborating entity \"mediKitVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640516668139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyInput keyInput:b2v_inst " "Elaborating entity \"keyInput\" for hierarchy \"keyInput:b2v_inst\"" {  } { { "mediKitVerilog.v" "b2v_inst" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:b2v_inst14 " "Elaborating entity \"main\" for hierarchy \"main:b2v_inst14\"" {  } { { "mediKitVerilog.v" "b2v_inst14" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(63) " "Verilog HDL assignment warning at main.v(63): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(68) " "Verilog HDL Always Construct warning at main.v(68): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b1 main.v(72) " "Verilog HDL Always Construct warning at main.v(72): variable \"cnt_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b1 main.v(75) " "Verilog HDL Always Construct warning at main.v(75): variable \"cnt_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(75) " "Verilog HDL assignment warning at main.v(75): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b1 main.v(67) " "Verilog HDL Always Construct warning at main.v(67): inferring latch(es) for variable \"cnt_b1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(80) " "Verilog HDL Always Construct warning at main.v(80): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(84) " "Verilog HDL Always Construct warning at main.v(84): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(87) " "Verilog HDL Always Construct warning at main.v(87): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(87) " "Verilog HDL assignment warning at main.v(87): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b4 main.v(79) " "Verilog HDL Always Construct warning at main.v(79): inferring latch(es) for variable \"cnt_b4\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(92) " "Verilog HDL Always Construct warning at main.v(92): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(96) " "Verilog HDL Always Construct warning at main.v(96): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(99) " "Verilog HDL Always Construct warning at main.v(99): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(99) " "Verilog HDL assignment warning at main.v(99): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b5 main.v(91) " "Verilog HDL Always Construct warning at main.v(91): inferring latch(es) for variable \"cnt_b5\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(104) " "Verilog HDL Always Construct warning at main.v(104): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b2 main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"cnt_b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b2 main.v(111) " "Verilog HDL Always Construct warning at main.v(111): variable \"cnt_b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(111) " "Verilog HDL assignment warning at main.v(111): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b2 main.v(103) " "Verilog HDL Always Construct warning at main.v(103): inferring latch(es) for variable \"cnt_b2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668147 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(116) " "Verilog HDL Always Construct warning at main.v(116): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(120) " "Verilog HDL Always Construct warning at main.v(120): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(123) " "Verilog HDL Always Construct warning at main.v(123): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(123) " "Verilog HDL assignment warning at main.v(123): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b6 main.v(115) " "Verilog HDL Always Construct warning at main.v(115): inferring latch(es) for variable \"cnt_b6\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(141) " "Verilog HDL Always Construct warning at main.v(141): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(146) " "Verilog HDL Always Construct warning at main.v(146): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(151) " "Verilog HDL Always Construct warning at main.v(151): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(153) " "Verilog HDL Always Construct warning at main.v(153): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(158) " "Verilog HDL Always Construct warning at main.v(158): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(163) " "Verilog HDL Always Construct warning at main.v(163): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(165) " "Verilog HDL Always Construct warning at main.v(165): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(170) " "Verilog HDL Always Construct warning at main.v(170): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(180) " "Verilog HDL Always Construct warning at main.v(180): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(180) " "Verilog HDL Always Construct warning at main.v(180): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(180) " "Verilog HDL Always Construct warning at main.v(180): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(180) " "Verilog HDL Always Construct warning at main.v(180): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(182) " "Verilog HDL Always Construct warning at main.v(182): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(182) " "Verilog HDL Always Construct warning at main.v(182): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(182) " "Verilog HDL Always Construct warning at main.v(182): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(182) " "Verilog HDL Always Construct warning at main.v(182): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(184) " "Verilog HDL Always Construct warning at main.v(184): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(184) " "Verilog HDL Always Construct warning at main.v(184): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(184) " "Verilog HDL Always Construct warning at main.v(184): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668148 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(184) " "Verilog HDL Always Construct warning at main.v(184): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(191) " "Verilog HDL Always Construct warning at main.v(191): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(191) " "Verilog HDL Always Construct warning at main.v(191): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(191) " "Verilog HDL Always Construct warning at main.v(191): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(191) " "Verilog HDL Always Construct warning at main.v(191): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(194) " "Verilog HDL Always Construct warning at main.v(194): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(194) " "Verilog HDL assignment warning at main.v(194): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(196) " "Verilog HDL Always Construct warning at main.v(196): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(196) " "Verilog HDL Always Construct warning at main.v(196): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(196) " "Verilog HDL Always Construct warning at main.v(196): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(196) " "Verilog HDL Always Construct warning at main.v(196): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(199) " "Verilog HDL Always Construct warning at main.v(199): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(199) " "Verilog HDL assignment warning at main.v(199): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(204) " "Verilog HDL Always Construct warning at main.v(204): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(204) " "Verilog HDL assignment warning at main.v(204): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(213) " "Verilog HDL Always Construct warning at main.v(213): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(218) " "Verilog HDL Always Construct warning at main.v(218): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(218) " "Verilog HDL Always Construct warning at main.v(218): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(218) " "Verilog HDL Always Construct warning at main.v(218): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(218) " "Verilog HDL Always Construct warning at main.v(218): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(221) " "Verilog HDL Always Construct warning at main.v(221): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(221) " "Verilog HDL assignment warning at main.v(221): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(223) " "Verilog HDL Always Construct warning at main.v(223): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(223) " "Verilog HDL Always Construct warning at main.v(223): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(223) " "Verilog HDL Always Construct warning at main.v(223): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(223) " "Verilog HDL Always Construct warning at main.v(223): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668149 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(226) " "Verilog HDL Always Construct warning at main.v(226): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(226) " "Verilog HDL assignment warning at main.v(226): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(231) " "Verilog HDL Always Construct warning at main.v(231): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(231) " "Verilog HDL assignment warning at main.v(231): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(240) " "Verilog HDL Always Construct warning at main.v(240): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(245) " "Verilog HDL Always Construct warning at main.v(245): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(245) " "Verilog HDL Always Construct warning at main.v(245): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(245) " "Verilog HDL Always Construct warning at main.v(245): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(245) " "Verilog HDL Always Construct warning at main.v(245): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(248) " "Verilog HDL Always Construct warning at main.v(248): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(248) " "Verilog HDL assignment warning at main.v(248): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(253) " "Verilog HDL Always Construct warning at main.v(253): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(253) " "Verilog HDL assignment warning at main.v(253): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(258) " "Verilog HDL Always Construct warning at main.v(258): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(258) " "Verilog HDL assignment warning at main.v(258): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(267) " "Verilog HDL Always Construct warning at main.v(267): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cur_state main.v(127) " "Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable \"cur_state\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u1 main.v(127) " "Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable \"cnt_u1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u2 main.v(127) " "Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable \"cnt_u2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u3 main.v(127) " "Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable \"cnt_u3\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp1 main.v(276) " "Verilog HDL Always Construct warning at main.v(276): inferring latch(es) for variable \"temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(309) " "Verilog HDL Always Construct warning at main.v(309): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668150 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(310) " "Verilog HDL Always Construct warning at main.v(310): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(314) " "Verilog HDL Always Construct warning at main.v(314): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(315) " "Verilog HDL Always Construct warning at main.v(315): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(319) " "Verilog HDL Always Construct warning at main.v(319): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(320) " "Verilog HDL Always Construct warning at main.v(320): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(324) " "Verilog HDL Always Construct warning at main.v(324): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(325) " "Verilog HDL Always Construct warning at main.v(325): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(329) " "Verilog HDL Always Construct warning at main.v(329): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(330) " "Verilog HDL Always Construct warning at main.v(330): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(334) " "Verilog HDL Always Construct warning at main.v(334): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(335) " "Verilog HDL Always Construct warning at main.v(335): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(306) " "Verilog HDL Case Statement information at main.v(306): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rb1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"rb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rb2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"rb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gs1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"gs1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gb1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"gb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gs2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"gs2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gb2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"gb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ys1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"ys1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yb1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"yb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ys2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"ys2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yb2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"yb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668151 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[0\] main.v(304) " "Inferred latch for \"yb2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[1\] main.v(304) " "Inferred latch for \"yb2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[2\] main.v(304) " "Inferred latch for \"yb2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[3\] main.v(304) " "Inferred latch for \"yb2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[4\] main.v(304) " "Inferred latch for \"yb2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[5\] main.v(304) " "Inferred latch for \"yb2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[6\] main.v(304) " "Inferred latch for \"yb2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[0\] main.v(304) " "Inferred latch for \"ys2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[1\] main.v(304) " "Inferred latch for \"ys2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[2\] main.v(304) " "Inferred latch for \"ys2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[3\] main.v(304) " "Inferred latch for \"ys2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[4\] main.v(304) " "Inferred latch for \"ys2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[5\] main.v(304) " "Inferred latch for \"ys2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[6\] main.v(304) " "Inferred latch for \"ys2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[0\] main.v(304) " "Inferred latch for \"yb1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[1\] main.v(304) " "Inferred latch for \"yb1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[2\] main.v(304) " "Inferred latch for \"yb1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[3\] main.v(304) " "Inferred latch for \"yb1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[4\] main.v(304) " "Inferred latch for \"yb1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[5\] main.v(304) " "Inferred latch for \"yb1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[6\] main.v(304) " "Inferred latch for \"yb1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[0\] main.v(304) " "Inferred latch for \"ys1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[1\] main.v(304) " "Inferred latch for \"ys1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[2\] main.v(304) " "Inferred latch for \"ys1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[3\] main.v(304) " "Inferred latch for \"ys1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[4\] main.v(304) " "Inferred latch for \"ys1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[5\] main.v(304) " "Inferred latch for \"ys1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[6\] main.v(304) " "Inferred latch for \"ys1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[0\] main.v(304) " "Inferred latch for \"gb2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[1\] main.v(304) " "Inferred latch for \"gb2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[2\] main.v(304) " "Inferred latch for \"gb2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668152 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[3\] main.v(304) " "Inferred latch for \"gb2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[4\] main.v(304) " "Inferred latch for \"gb2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[5\] main.v(304) " "Inferred latch for \"gb2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[6\] main.v(304) " "Inferred latch for \"gb2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[0\] main.v(304) " "Inferred latch for \"gs2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[1\] main.v(304) " "Inferred latch for \"gs2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[2\] main.v(304) " "Inferred latch for \"gs2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[3\] main.v(304) " "Inferred latch for \"gs2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[4\] main.v(304) " "Inferred latch for \"gs2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[5\] main.v(304) " "Inferred latch for \"gs2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[6\] main.v(304) " "Inferred latch for \"gs2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[0\] main.v(304) " "Inferred latch for \"gb1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[1\] main.v(304) " "Inferred latch for \"gb1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[2\] main.v(304) " "Inferred latch for \"gb1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[3\] main.v(304) " "Inferred latch for \"gb1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[4\] main.v(304) " "Inferred latch for \"gb1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[5\] main.v(304) " "Inferred latch for \"gb1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[6\] main.v(304) " "Inferred latch for \"gb1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[0\] main.v(304) " "Inferred latch for \"gs1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[1\] main.v(304) " "Inferred latch for \"gs1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[2\] main.v(304) " "Inferred latch for \"gs1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[3\] main.v(304) " "Inferred latch for \"gs1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[4\] main.v(304) " "Inferred latch for \"gs1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[5\] main.v(304) " "Inferred latch for \"gs1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[6\] main.v(304) " "Inferred latch for \"gs1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[0\] main.v(304) " "Inferred latch for \"rb2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[1\] main.v(304) " "Inferred latch for \"rb2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[2\] main.v(304) " "Inferred latch for \"rb2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[3\] main.v(304) " "Inferred latch for \"rb2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[4\] main.v(304) " "Inferred latch for \"rb2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[5\] main.v(304) " "Inferred latch for \"rb2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[6\] main.v(304) " "Inferred latch for \"rb2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668153 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] main.v(304) " "Inferred latch for \"rs2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] main.v(304) " "Inferred latch for \"rs2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] main.v(304) " "Inferred latch for \"rs2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] main.v(304) " "Inferred latch for \"rs2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] main.v(304) " "Inferred latch for \"rs2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[5\] main.v(304) " "Inferred latch for \"rs2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[6\] main.v(304) " "Inferred latch for \"rs2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[0\] main.v(304) " "Inferred latch for \"rb1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[1\] main.v(304) " "Inferred latch for \"rb1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[2\] main.v(304) " "Inferred latch for \"rb1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[3\] main.v(304) " "Inferred latch for \"rb1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[4\] main.v(304) " "Inferred latch for \"rb1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[5\] main.v(304) " "Inferred latch for \"rb1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[6\] main.v(304) " "Inferred latch for \"rb1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] main.v(304) " "Inferred latch for \"rs1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] main.v(304) " "Inferred latch for \"rs1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] main.v(304) " "Inferred latch for \"rs1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] main.v(304) " "Inferred latch for \"rs1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] main.v(304) " "Inferred latch for \"rs1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[5\] main.v(304) " "Inferred latch for \"rs1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[6\] main.v(304) " "Inferred latch for \"rs1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1.0101 main.v(276) " "Inferred latch for \"temp1.0101\" at main.v(276)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1.0000 main.v(276) " "Inferred latch for \"temp1.0000\" at main.v(276)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[0\] main.v(127) " "Inferred latch for \"cnt_u3\[0\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[1\] main.v(127) " "Inferred latch for \"cnt_u3\[1\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[2\] main.v(127) " "Inferred latch for \"cnt_u3\[2\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668154 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[3\] main.v(127) " "Inferred latch for \"cnt_u3\[3\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[0\] main.v(127) " "Inferred latch for \"cnt_u2\[0\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[1\] main.v(127) " "Inferred latch for \"cnt_u2\[1\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[2\] main.v(127) " "Inferred latch for \"cnt_u2\[2\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[3\] main.v(127) " "Inferred latch for \"cnt_u2\[3\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[0\] main.v(127) " "Inferred latch for \"cnt_u1\[0\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[1\] main.v(127) " "Inferred latch for \"cnt_u1\[1\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[2\] main.v(127) " "Inferred latch for \"cnt_u1\[2\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[3\] main.v(127) " "Inferred latch for \"cnt_u1\[3\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1111 main.v(127) " "Inferred latch for \"cur_state.1111\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1100 main.v(127) " "Inferred latch for \"cur_state.1100\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1011 main.v(127) " "Inferred latch for \"cur_state.1011\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1010 main.v(127) " "Inferred latch for \"cur_state.1010\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1000 main.v(127) " "Inferred latch for \"cur_state.1000\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0111 main.v(127) " "Inferred latch for \"cur_state.0111\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0110 main.v(127) " "Inferred latch for \"cur_state.0110\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0101 main.v(127) " "Inferred latch for \"cur_state.0101\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0100 main.v(127) " "Inferred latch for \"cur_state.0100\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0011 main.v(127) " "Inferred latch for \"cur_state.0011\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0010 main.v(127) " "Inferred latch for \"cur_state.0010\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0001 main.v(127) " "Inferred latch for \"cur_state.0001\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668155 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0000 main.v(127) " "Inferred latch for \"cur_state.0000\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668156 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b6\[0\] main.v(115) " "Inferred latch for \"cnt_b6\[0\]\" at main.v(115)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668156 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b2\[0\] main.v(103) " "Inferred latch for \"cnt_b2\[0\]\" at main.v(103)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668156 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b5\[0\] main.v(91) " "Inferred latch for \"cnt_b5\[0\]\" at main.v(91)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668156 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b5\[1\] main.v(91) " "Inferred latch for \"cnt_b5\[1\]\" at main.v(91)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668156 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b4\[0\] main.v(79) " "Inferred latch for \"cnt_b4\[0\]\" at main.v(79)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668156 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b4\[1\] main.v(79) " "Inferred latch for \"cnt_b4\[1\]\" at main.v(79)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668156 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b1\[0\] main.v(67) " "Inferred latch for \"cnt_b1\[0\]\" at main.v(67)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668156 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b1\[1\] main.v(67) " "Inferred latch for \"cnt_b1\[1\]\" at main.v(67)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668156 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_1000 freqDiv_1000:b2v_inst23 " "Elaborating entity \"freqDiv_1000\" for hierarchy \"freqDiv_1000:b2v_inst23\"" {  } { { "mediKitVerilog.v" "b2v_inst23" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqdiv_1000.v(18) " "Verilog HDL assignment warning at freqdiv_1000.v(18): truncated value with size 32 to match size of target (9)" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668158 "|mediKitVerilog|freqDiv_1000:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_500 freqDiv_500:b2v_inst26 " "Elaborating entity \"freqDiv_500\" for hierarchy \"freqDiv_500:b2v_inst26\"" {  } { { "mediKitVerilog.v" "b2v_inst26" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 freqdiv_500.v(18) " "Verilog HDL assignment warning at freqdiv_500.v(18): truncated value with size 32 to match size of target (8)" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668160 "|mediKitVerilog|freqDiv_500:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_250 freqDiv_250:b2v_inst28 " "Elaborating entity \"freqDiv_250\" for hierarchy \"freqDiv_250:b2v_inst28\"" {  } { { "mediKitVerilog.v" "b2v_inst28" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 freqdiv_250.v(19) " "Verilog HDL assignment warning at freqdiv_250.v(19): truncated value with size 32 to match size of target (7)" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668161 "|mediKitVerilog|freqDiv_250:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_125 freqDiv_125:b2v_inst29 " "Elaborating entity \"freqDiv_125\" for hierarchy \"freqDiv_125:b2v_inst29\"" {  } { { "mediKitVerilog.v" "b2v_inst29" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 freqdiv_125.v(18) " "Verilog HDL assignment warning at freqdiv_125.v(18): truncated value with size 32 to match size of target (6)" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668162 "|mediKitVerilog|freqDiv_125:inst29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latticeDriver latticeDriver:b2v_inst30 " "Elaborating entity \"latticeDriver\" for hierarchy \"latticeDriver:b2v_inst30\"" {  } { { "mediKitVerilog.v" "b2v_inst30" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 latticedriver.v(29) " "Verilog HDL assignment warning at latticedriver.v(29): truncated value with size 32 to match size of target (3)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668163 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(36) " "Verilog HDL assignment warning at latticedriver.v(36): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668163 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(43) " "Verilog HDL assignment warning at latticedriver.v(43): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(50) " "Verilog HDL assignment warning at latticedriver.v(50): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(57) " "Verilog HDL assignment warning at latticedriver.v(57): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(169) " "Verilog HDL Always Construct warning at latticedriver.v(169): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(274) " "Verilog HDL Always Construct warning at latticedriver.v(274): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(379) " "Verilog HDL Always Construct warning at latticedriver.v(379): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(484) " "Verilog HDL Always Construct warning at latticedriver.v(484): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 484 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(590) " "Verilog HDL Always Construct warning at latticedriver.v(590): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 590 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(695) " "Verilog HDL Always Construct warning at latticedriver.v(695): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 695 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_r latticedriver.v(61) " "Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable \"col_r\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_g latticedriver.v(61) " "Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable \"col_g\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row latticedriver.v(61) " "Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable \"row\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] latticedriver.v(61) " "Inferred latch for \"row\[0\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] latticedriver.v(61) " "Inferred latch for \"row\[1\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] latticedriver.v(61) " "Inferred latch for \"row\[2\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] latticedriver.v(61) " "Inferred latch for \"row\[3\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] latticedriver.v(61) " "Inferred latch for \"row\[4\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] latticedriver.v(61) " "Inferred latch for \"row\[5\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] latticedriver.v(61) " "Inferred latch for \"row\[6\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] latticedriver.v(61) " "Inferred latch for \"row\[7\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] latticedriver.v(61) " "Inferred latch for \"col_g\[0\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] latticedriver.v(61) " "Inferred latch for \"col_g\[1\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] latticedriver.v(61) " "Inferred latch for \"col_g\[2\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] latticedriver.v(61) " "Inferred latch for \"col_g\[3\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] latticedriver.v(61) " "Inferred latch for \"col_g\[4\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668164 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] latticedriver.v(61) " "Inferred latch for \"col_g\[5\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] latticedriver.v(61) " "Inferred latch for \"col_g\[6\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] latticedriver.v(61) " "Inferred latch for \"col_g\[7\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] latticedriver.v(61) " "Inferred latch for \"col_r\[0\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] latticedriver.v(61) " "Inferred latch for \"col_r\[1\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] latticedriver.v(61) " "Inferred latch for \"col_r\[2\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] latticedriver.v(61) " "Inferred latch for \"col_r\[3\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] latticedriver.v(61) " "Inferred latch for \"col_r\[4\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] latticedriver.v(61) " "Inferred latch for \"col_r\[5\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] latticedriver.v(61) " "Inferred latch for \"col_r\[6\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] latticedriver.v(61) " "Inferred latch for \"col_r\[7\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzerDriver buzzerDriver:b2v_inst31 " "Elaborating entity \"buzzerDriver\" for hierarchy \"buzzerDriver:b2v_inst31\"" {  } { { "mediKitVerilog.v" "b2v_inst31" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buzzerdriver.v(19) " "Verilog HDL assignment warning at buzzerdriver.v(19): truncated value with size 32 to match size of target (1)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668166 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buzzerdriver.v(35) " "Verilog HDL assignment warning at buzzerdriver.v(35): truncated value with size 32 to match size of target (1)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668166 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count buzzerdriver.v(43) " "Verilog HDL Always Construct warning at buzzerdriver.v(43): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668166 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_base buzzerdriver.v(45) " "Verilog HDL Always Construct warning at buzzerdriver.v(45): variable \"clk_base\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668166 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buz0 buzzerdriver.v(47) " "Verilog HDL Always Construct warning at buzzerdriver.v(47): variable \"buz0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668166 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDdriver LEDdriver:b2v_inst32 " "Elaborating entity \"LEDdriver\" for hierarchy \"LEDdriver:b2v_inst32\"" {  } { { "mediKitVerilog.v" "b2v_inst32" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numKeyAndSegDriver numKeyAndSegDriver:b2v_inst34 " "Elaborating entity \"numKeyAndSegDriver\" for hierarchy \"numKeyAndSegDriver:b2v_inst34\"" {  } { { "mediKitVerilog.v" "b2v_inst34" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 numkeyandsegdriver.v(68) " "Verilog HDL assignment warning at numkeyandsegdriver.v(68): truncated value with size 32 to match size of target (2)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668174 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_in numkeyandsegdriver.v(79) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(79): variable \"state_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668174 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(94) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(94): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668174 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(107) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(107): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(120) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(120): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(133) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(133): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(136) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(136): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C numkeyandsegdriver.v(75) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(75): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(146) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(146): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 146 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count numkeyandsegdriver.v(246) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(246): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp1 numkeyandsegdriver.v(252) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(252): variable \"seg_temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp3 numkeyandsegdriver.v(254) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(254): variable \"seg_temp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp5 numkeyandsegdriver.v(256) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(256): variable \"seg_temp5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp9 numkeyandsegdriver.v(258) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(258): variable \"seg_temp9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp11 numkeyandsegdriver.v(260) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(260): variable \"seg_temp11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp13 numkeyandsegdriver.v(262) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(262): variable \"seg_temp13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp7 numkeyandsegdriver.v(285) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(285): variable \"seg_temp7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp2 numkeyandsegdriver.v(293) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(293): variable \"seg_temp2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp4 numkeyandsegdriver.v(295) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(295): variable \"seg_temp4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp6 numkeyandsegdriver.v(297) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(297): variable \"seg_temp6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp10 numkeyandsegdriver.v(299) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(299): variable \"seg_temp10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp12 numkeyandsegdriver.v(301) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(301): variable \"seg_temp12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668175 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp14 numkeyandsegdriver.v(303) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(303): variable \"seg_temp14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp8 numkeyandsegdriver.v(332) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(332): variable \"seg_temp8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 numkeyandsegdriver.v(337) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(337): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(362) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(362): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 numkeyandsegdriver.v(367) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(367): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(392) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(392): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 392 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 numkeyandsegdriver.v(397) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(397): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(422) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(422): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 422 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 numkeyandsegdriver.v(427) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(427): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 427 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(452) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(452): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 numkeyandsegdriver.v(457) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(457): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 457 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(482) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(482): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 numkeyandsegdriver.v(487) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(487): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(512) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(512): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp7 numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg_temp7\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp8 numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg_temp8\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_tempnb numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg_tempnb\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_tempna numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg_tempna\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668176 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pre numkeyandsegdriver.v(524) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(524): variable \"pre\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 524 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(524) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(524): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 524 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(540) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(540): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 540 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(540) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(540): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 540 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(578) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(578): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 578 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(578) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(578): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 578 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(616) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(616): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 616 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(616) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(616): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 616 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(654) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(654): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 654 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(654) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(654): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 654 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(692) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(692): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 692 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(692) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(692): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 692 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(730) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(730): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 730 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(730) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(730): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 730 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"pre\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp1 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp2 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp3 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp4 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp4\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp5 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp5\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp6 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp6\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp9 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp9\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668177 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp10 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp10\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp11 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp11\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp12 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp12\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp13 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp13\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp14 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp14\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 numkeyandsegdriver.v(779) " "Verilog HDL assignment warning at numkeyandsegdriver.v(779): truncated value with size 32 to match size of target (6)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel61 numkeyandsegdriver.v(772) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(772): inferring latch(es) for variable \"sel61\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[0\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[0\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[1\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[1\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[2\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[2\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[3\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[3\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[4\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[4\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[5\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[5\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668178 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668179 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668180 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.10000 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.10000\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01111 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01111\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01110 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01110\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01101 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01101\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01100 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01100\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01011 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01011\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01010 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01010\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01001 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01001\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668181 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01000 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01000\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00111 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00111\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00110 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00110\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00101 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00101\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00100 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00100\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00011 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00011\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00010 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00010\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00001 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00001\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00000 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00000\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668182 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.111 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.111\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.110 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.110\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.101 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.101\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.100 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.100\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.011 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.011\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.010 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.010\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.001 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.001\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.000 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.000\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.10000 numkeyandsegdriver.v(75) " "Inferred latch for \"C.10000\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01111 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01111\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668183 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01110 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01110\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01101 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01101\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01100 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01100\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01011 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01011\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01010 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01010\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01001 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01001\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01000 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01000\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00111 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00111\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00110 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00110\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00101 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00101\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00100 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00100\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00011 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00011\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00010 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00010\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00001 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00001\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00000 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00000\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516668184 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602driver LCD1602driver:b2v_inst35 " "Elaborating entity \"LCD1602driver\" for hierarchy \"LCD1602driver:b2v_inst35\"" {  } { { "mediKitVerilog.v" "b2v_inst35" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd1602driver.v(52) " "Verilog HDL assignment warning at lcd1602driver.v(52): truncated value with size 32 to match size of target (6)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668186 "|mediKitVerilog|LCD1602driver:inst35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDdecoder LCDdecoder:b2v_inst36 " "Elaborating entity \"LCDdecoder\" for hierarchy \"LCDdecoder:b2v_inst36\"" {  } { { "mediKitVerilog.v" "b2v_inst36" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_20 freqDiv_20:b2v_inst4 " "Elaborating entity \"freqDiv_20\" for hierarchy \"freqDiv_20:b2v_inst4\"" {  } { { "mediKitVerilog.v" "b2v_inst4" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516668189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freqdiv_20.v(19) " "Verilog HDL assignment warning at freqdiv_20.v(19): truncated value with size 32 to match size of target (4)" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516668189 "|mediKitVerilog|freqDiv_20:inst4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div3\"" {  } { { "numkeyandsegdriver.v" "Div3" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod6\"" {  } { { "numkeyandsegdriver.v" "Mod6" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div2\"" {  } { { "numkeyandsegdriver.v" "Div2" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod4\"" {  } { { "numkeyandsegdriver.v" "Mod4" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div1\"" {  } { { "numkeyandsegdriver.v" "Div1" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 367 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod2\"" {  } { { "numkeyandsegdriver.v" "Mod2" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 367 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod5\"" {  } { { "numkeyandsegdriver.v" "Mod5" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 457 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod3\"" {  } { { "numkeyandsegdriver.v" "Mod3" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod1\"" {  } { { "numkeyandsegdriver.v" "Mod1" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 337 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod0\"" {  } { { "numkeyandsegdriver.v" "Mod0" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 308 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div0\"" {  } { { "numkeyandsegdriver.v" "Div0" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 267 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516669133 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640516669133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516669197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669197 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516669197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nvl " "Found entity 1: lpm_divide_nvl" {  } { { "db/lpm_divide_nvl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_nvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_bie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bie " "Found entity 1: alt_u_div_bie" {  } { { "db/alt_u_div_bie.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/alt_u_div_bie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516669617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669618 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516669618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qnl " "Found entity 1: lpm_divide_qnl" {  } { { "db/lpm_divide_qnl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_qnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod5\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 457 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516669717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod5 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669717 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 457 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516669717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 308 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516669745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669745 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 308 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516669745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rnl " "Found entity 1: lpm_divide_rnl" {  } { { "db/lpm_divide_rnl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_rnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/alt_u_div_die.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div0\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 267 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516669878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div0 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516669878 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 267 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516669878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_ovl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516669934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516669934 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_g\[4\] latticeDriver:b2v_inst30\|col_g\[3\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[4\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[3\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_g\[7\] latticeDriver:b2v_inst30\|col_g\[6\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[7\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[6\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_r\[7\] latticeDriver:b2v_inst30\|col_g\[6\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[7\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[6\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_r\[6\] latticeDriver:b2v_inst30\|col_g\[6\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[6\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[6\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_r\[1\] latticeDriver:b2v_inst30\|col_r\[0\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[1\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[0\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|gs1\[6\] main:b2v_inst14\|gs1\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|gs1\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|gs1\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|gs2\[6\] main:b2v_inst14\|gs2\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|gs2\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|gs2\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|rs1\[6\] main:b2v_inst14\|rs1\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|rs1\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|rs1\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|rs2\[6\] main:b2v_inst14\|rs2\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|rs2\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|rs2\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|ys1\[6\] main:b2v_inst14\|ys1\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|ys1\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|ys1\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|ys2\[6\] main:b2v_inst14\|ys2\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|ys2\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|ys2\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[2\] numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[2\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[3\] numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[3\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[6\] numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp5\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp3\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp3\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp3\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp9\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp9\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp9\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp1\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp11\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp11\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp11\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp7\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[5\] numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[5\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516670118 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1640516670118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.1111_2489 " "Latch main:b2v_inst14\|cur_state.1111_2489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1100_2528 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1100_2528" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670121 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.1011_2567 " "Latch main:b2v_inst14\|cur_state.1011_2567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0011_2840 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0011_2840" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670121 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0101_2762 " "Latch main:b2v_inst14\|cur_state.0101_2762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cnt_b0\[0\] " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cnt_b0\[0\]" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670121 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0011_2840 " "Latch main:b2v_inst14\|cur_state.0011_2840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1010_2606 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1010_2606" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670121 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0001_2918 " "Latch main:b2v_inst14\|cur_state.0001_2918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.1100_2528 " "Latch main:b2v_inst14\|cur_state.1100_2528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0100_2801 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0100_2801" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0100_2801 " "Latch main:b2v_inst14\|cur_state.0100_2801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1011_2567 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1011_2567" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0000_2957 " "Latch main:b2v_inst14\|cur_state.0000_2957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cnt_b0\[0\] " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cnt_b0\[0\]" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.1010_2606 " "Latch main:b2v_inst14\|cur_state.1010_2606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0010_2879 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0010_2879" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:b2v_inst30\|col_g\[3\] " "Latch latticeDriver:b2v_inst30\|col_g\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:b2v_inst30\|col_g\[6\] " "Latch latticeDriver:b2v_inst30\|col_g\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:b2v_inst30\|col_r\[0\] " "Latch latticeDriver:b2v_inst30\|col_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr5 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670122 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670123 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr4" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670123 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670123 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr4" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670123 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670123 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr4" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670123 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670123 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0010_2879 " "Latch main:b2v_inst14\|cur_state.0010_2879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0001_2918 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0001_2918" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670123 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[0\] " "Latch main:b2v_inst14\|gs1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670123 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[1\] " "Latch main:b2v_inst14\|gs1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[2\] " "Latch main:b2v_inst14\|gs1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[3\] " "Latch main:b2v_inst14\|gs1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[4\] " "Latch main:b2v_inst14\|gs1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[5\] " "Latch main:b2v_inst14\|gs1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[0\] " "Latch main:b2v_inst14\|gb1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[1\] " "Latch main:b2v_inst14\|gb1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[2\] " "Latch main:b2v_inst14\|gb1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[3\] " "Latch main:b2v_inst14\|gb1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[4\] " "Latch main:b2v_inst14\|gb1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[5\] " "Latch main:b2v_inst14\|gb1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[6\] " "Latch main:b2v_inst14\|gb1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670124 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[0\] " "Latch main:b2v_inst14\|gs2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[1\] " "Latch main:b2v_inst14\|gs2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[2\] " "Latch main:b2v_inst14\|gs2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[3\] " "Latch main:b2v_inst14\|gs2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[4\] " "Latch main:b2v_inst14\|gs2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[5\] " "Latch main:b2v_inst14\|gs2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[0\] " "Latch main:b2v_inst14\|gb2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[1\] " "Latch main:b2v_inst14\|gb2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[2\] " "Latch main:b2v_inst14\|gb2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[3\] " "Latch main:b2v_inst14\|gb2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[4\] " "Latch main:b2v_inst14\|gb2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[5\] " "Latch main:b2v_inst14\|gb2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670125 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[6\] " "Latch main:b2v_inst14\|gb2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[0\] " "Latch main:b2v_inst14\|rs1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[1\] " "Latch main:b2v_inst14\|rs1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[2\] " "Latch main:b2v_inst14\|rs1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[3\] " "Latch main:b2v_inst14\|rs1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[4\] " "Latch main:b2v_inst14\|rs1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[5\] " "Latch main:b2v_inst14\|rs1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[0\] " "Latch main:b2v_inst14\|rb1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[1\] " "Latch main:b2v_inst14\|rb1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[2\] " "Latch main:b2v_inst14\|rb1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[3\] " "Latch main:b2v_inst14\|rb1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[4\] " "Latch main:b2v_inst14\|rb1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670126 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[5\] " "Latch main:b2v_inst14\|rb1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[6\] " "Latch main:b2v_inst14\|rb1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[0\] " "Latch main:b2v_inst14\|rs2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[1\] " "Latch main:b2v_inst14\|rs2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[2\] " "Latch main:b2v_inst14\|rs2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[3\] " "Latch main:b2v_inst14\|rs2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[4\] " "Latch main:b2v_inst14\|rs2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[5\] " "Latch main:b2v_inst14\|rs2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[0\] " "Latch main:b2v_inst14\|rb2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[1\] " "Latch main:b2v_inst14\|rb2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[2\] " "Latch main:b2v_inst14\|rb2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[3\] " "Latch main:b2v_inst14\|rb2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670127 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[4\] " "Latch main:b2v_inst14\|rb2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[5\] " "Latch main:b2v_inst14\|rb2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[6\] " "Latch main:b2v_inst14\|rb2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[0\] " "Latch main:b2v_inst14\|ys1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[1\] " "Latch main:b2v_inst14\|ys1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[2\] " "Latch main:b2v_inst14\|ys1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[3\] " "Latch main:b2v_inst14\|ys1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[4\] " "Latch main:b2v_inst14\|ys1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[5\] " "Latch main:b2v_inst14\|ys1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[0\] " "Latch main:b2v_inst14\|yb1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[1\] " "Latch main:b2v_inst14\|yb1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[2\] " "Latch main:b2v_inst14\|yb1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670128 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[3\] " "Latch main:b2v_inst14\|yb1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[4\] " "Latch main:b2v_inst14\|yb1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[5\] " "Latch main:b2v_inst14\|yb1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[6\] " "Latch main:b2v_inst14\|yb1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[0\] " "Latch main:b2v_inst14\|ys2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[1\] " "Latch main:b2v_inst14\|ys2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[2\] " "Latch main:b2v_inst14\|ys2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[3\] " "Latch main:b2v_inst14\|ys2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[4\] " "Latch main:b2v_inst14\|ys2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[5\] " "Latch main:b2v_inst14\|ys2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[0\] " "Latch main:b2v_inst14\|yb2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670129 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[1\] " "Latch main:b2v_inst14\|yb2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[2\] " "Latch main:b2v_inst14\|yb2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[3\] " "Latch main:b2v_inst14\|yb2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[4\] " "Latch main:b2v_inst14\|yb2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[5\] " "Latch main:b2v_inst14\|yb2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[6\] " "Latch main:b2v_inst14\|yb2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670130 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670131 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.111_5450 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.111_5450" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670132 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670133 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670134 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670135 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|WideOr12 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|WideOr12" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670136 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670137 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670138 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670138 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670138 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670138 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670138 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670138 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670140 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670140 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670140 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670140 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670140 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670140 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670141 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670141 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670141 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670141 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670141 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670141 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670141 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670142 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670142 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670142 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00110_5855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670142 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00101_5867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670142 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00100_5879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670142 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00011_5891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670142 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.10000_4279 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.10000_4279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670142 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Latch numKeyAndSegDriver:b2v_inst34\|C.10000_5735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670142 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01111_4287 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01111_4287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01111_5747 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01111_5747" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01111_5747 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01111_5747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01110_4295 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01110_4295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01110_5759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01101_4303 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01101_4303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01101_5771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01100_4311 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01100_4311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01100_5783 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01100_5783" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01100_5783 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01100_5783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01011_4319 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01011_4319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01011_5795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01010_4327 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01010_4327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01010_5807 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01010_5807" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01010_5807 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01010_5807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670143 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01001_4335 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01001_4335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01001_5819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01000_4343 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01000_4343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01000_5831 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01000_5831" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01000_5831 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01000_5831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00111_4351 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00111_4351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00111_5843 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00111_5843" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00111_5843 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00111_5843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00110_4359 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00110_4359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00101_4367 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00101_4367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00100_4375 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00100_4375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00011_4383 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00011_4383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00010_4391 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00010_4391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00010_5903 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00010_5903" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670144 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00010_5903 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00010_5903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00001_4399 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00001_4399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00001_5915 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00001_5915" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00001_5915 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00001_5915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00000_4407 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00000_4407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00000_5925 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00000_5925" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670145 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[0\] " "Latch main:b2v_inst14\|cnt_u1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2723 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2723" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[1\] " "Latch main:b2v_inst14\|cnt_u1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2723 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2723" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[2\] " "Latch main:b2v_inst14\|cnt_u1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2723 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2723" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[3\] " "Latch main:b2v_inst14\|cnt_u1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2723 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2723" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u3\[0\] " "Latch main:b2v_inst14\|cnt_u3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1000_2645 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1000_2645" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u3\[1\] " "Latch main:b2v_inst14\|cnt_u3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1000_2645 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1000_2645" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u3\[2\] " "Latch main:b2v_inst14\|cnt_u3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1000_2645 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1000_2645" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u3\[3\] " "Latch main:b2v_inst14\|cnt_u3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1000_2645 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1000_2645" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670146 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[0\] " "Latch main:b2v_inst14\|cnt_u2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2684 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2684" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670147 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[1\] " "Latch main:b2v_inst14\|cnt_u2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2684 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2684" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670147 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[2\] " "Latch main:b2v_inst14\|cnt_u2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2684 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2684" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670147 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[3\] " "Latch main:b2v_inst14\|cnt_u2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2684 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2684" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516670147 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516670147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516671185 "|mediKitVerilog|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[0\] GND " "Pin \"col_green\[0\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516671185 "|mediKitVerilog|col_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[1\] GND " "Pin \"col_green\[1\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516671185 "|mediKitVerilog|col_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[2\] GND " "Pin \"col_green\[2\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516671185 "|mediKitVerilog|col_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[5\] GND " "Pin \"col_green\[5\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516671185 "|mediKitVerilog|col_green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[2\] GND " "Pin \"col_red\[2\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516671185 "|mediKitVerilog|col_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[3\] GND " "Pin \"col_red\[3\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516671185 "|mediKitVerilog|col_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[4\] GND " "Pin \"col_red\[4\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516671185 "|mediKitVerilog|col_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[5\] GND " "Pin \"col_red\[5\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516671185 "|mediKitVerilog|col_red[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640516671185 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640516672431 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn3 " "No output dependent on input pin \"btn3\"" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516672463 "|mediKitVerilog|btn3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640516672463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1375 " "Implemented 1375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640516672463 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640516672463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1292 " "Implemented 1292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640516672463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640516672463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg " "Generated suppressed messages file D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516672594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 730 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 730 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640516672620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 19:04:32 2021 " "Processing ended: Sun Dec 26 19:04:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640516672620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640516672620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640516672620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516672620 ""}
