$date
	Fri Mar  4 15:38:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$scope module uut $end
$var wire 1 " clk $end
$var reg 3 # count [2:0] $end
$var reg 3 $ state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
0"
bx !
$end
#5
b0 $
b0 !
b0 #
1"
#10
0"
#15
b1 $
b1 !
b1 #
1"
#20
0"
#25
b10 $
b11 !
b11 #
1"
#30
0"
#35
b11 $
b10 !
b10 #
1"
#40
0"
#45
b100 $
b110 !
b110 #
1"
#50
0"
#55
b101 $
b111 !
b111 #
1"
#60
0"
#65
b110 $
b101 !
b101 #
1"
#70
0"
#75
b111 $
b100 !
b100 #
1"
#80
0"
#85
b0 $
b0 !
b0 #
1"
#90
0"
#95
b1 $
b1 !
b1 #
1"
#100
0"
