# Async-FIFO
Developed and implemented a First-In-First-Out (FIFO) buffer using Verilog HDL, aimed at enhancing data buffering
between asynchronous systems. The project involved designing an efficient FIFO module suitable for various digital systems,
ensuring reliable data transmission and storage.
Technology: Verilog, Xilinx(Vivado)
