/*
 * Generated by MTK SP DrvGen Version: 3.5.160809 for MT6797.
 * 2019-10-15 18:15:47
 * Do Not Modify The File.
 * Copyright Mediatek Inc. (c) 2016.
*/

#ifndef __CUST_CLK_BUF_H
#define __CUST_CLK_BUF_H

typedef enum {
	CLOCK_BUFFER_DISABLE,
	CLOCK_BUFFER_SW_CONTROL,
	CLOCK_BUFFER_HW_CONTROL
} MTK_CLK_BUF_STATUS;

typedef enum {
	CLK_BUF_DRIVING_CURR_0_4MA,
	CLK_BUF_DRIVING_CURR_0_9MA,
	CLK_BUF_DRIVING_CURR_1_4MA,
	CLK_BUF_DRIVING_CURR_1_9MA
} MTK_CLK_BUF_DRIVING_CURR;

#define CLK_BUF1_STATUS_PMIC				CLOCK_BUFFER_DISABLE
#define CLK_BUF2_STATUS_PMIC				CLOCK_BUFFER_DISABLE
#define CLK_BUF3_STATUS_PMIC				CLOCK_BUFFER_DISABLE
#define CLK_BUF4_STATUS_PMIC				CLOCK_BUFFER_DISABLE

#define PMIC_CLK_BUF1_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1_4MA
#define PMIC_CLK_BUF2_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1_4MA
#define PMIC_CLK_BUF3_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1_4MA
#define PMIC_CLK_BUF4_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1_4MA

#define CLK_BUF1_STATUS		CLOCK_BUFFER_HW_CONTROL
#define CLK_BUF2_STATUS		CLOCK_BUFFER_DISABLE
#define CLK_BUF3_STATUS		CLOCK_BUFFER_SW_CONTROL
#define CLK_BUF4_STATUS		CLOCK_BUFFER_SW_CONTROL

#define RF_CLK_BUF1_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1_4MA
#define RF_CLK_BUF2_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1_4MA
#define RF_CLK_BUF3_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1_4MA
#define RF_CLK_BUF4_DRIVING_CURR		CLK_BUF_DRIVING_CURR_1_4MA



#endif /* __CUST_CLK_BUF_H */
