// Seed: 2859473154
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  input id_2;
  inout id_1;
  logic id_4;
  assign #1 id_1 = 1 & 1;
endmodule
