// Seed: 1551692186
module module_0 (
    input wand id_0,
    output uwire id_1,
    output supply1 id_2
);
  assign id_1 = -1'b0 - id_0;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd25,
    parameter id_6 = 32'd81
) (
    input  tri1 id_0,
    input  wand id_1,
    output wire id_2,
    input  tri  _id_3,
    input  wand id_4
);
  always @(posedge id_4) begin : LABEL_0
    $clog2(30);
    ;
  end
  assign id_2 = id_1 ? id_1 : 1;
  wire [(  1  ) : 1] _id_6;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2
  );
  logic id_7 = -1;
  assign id_2 = 1;
  logic id_8;
  logic [id_3 : id_3  -  id_6] id_9;
  ;
  wire id_10;
  ;
endmodule
