<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 212</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page212-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce212.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">6-26&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTERRUPT&#160;AND EXCEPTION&#160;HANDLING</p>
<p style="position:absolute;top:98px;left:68px;white-space:nowrap" class="ft02">Interrupt&#160;6—Invalid Opcode Exception (#UD)</p>
<p style="position:absolute;top:146px;left:68px;white-space:nowrap" class="ft03">Exception&#160;Class</p>
<p style="position:absolute;top:144px;left:206px;white-space:nowrap" class="ft04">Fault.</p>
<p style="position:absolute;top:185px;left:68px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:211px;left:68px;white-space:nowrap" class="ft05">Indicates&#160;that the&#160;processor&#160;did one of&#160;the following things:</p>
<p style="position:absolute;top:233px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:234px;left:93px;white-space:nowrap" class="ft05">Attempted&#160;to execute an invalid or&#160;reserved&#160;opcode.</p>
<p style="position:absolute;top:256px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:256px;left:93px;white-space:nowrap" class="ft08">Attempted&#160;to execute an instruction with an&#160;operand type&#160;that is&#160;invalid&#160;for&#160;its accompanying opcode;&#160;for&#160;<br/>example,&#160;the&#160;source operand&#160;for&#160;a LES instruction is&#160;not&#160;a memory location.</p>
<p style="position:absolute;top:295px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:295px;left:93px;white-space:nowrap" class="ft08">Attempted&#160;to execute an MMX or SSE/SSE2/SSE3 instruction on an&#160;Intel 64 or&#160;IA-32&#160;processor&#160;that&#160;does not&#160;<br/>support&#160;the&#160;MMX&#160;technology&#160;or&#160;SSE/SSE2/SSE3/SSSE3&#160;extensions, respectively. CPUID feature&#160;flags&#160;MMX (bit&#160;<br/>23),&#160;SSE (bit&#160;25), SSE2&#160;(bit&#160;26),&#160;SSE3&#160;(ECX, bit&#160;0),&#160;SSSE3&#160;(ECX, bit 9) indicate support&#160;for these&#160;extensions.</p>
<p style="position:absolute;top:350px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:351px;left:93px;white-space:nowrap" class="ft08">Attempted&#160;to execute an MMX instruction or SSE/SSE2/SSE3/SSSE3 SIMD instruction (with&#160;the exception&#160;of&#160;<br/>the MOVNTI, PAUSE,&#160;PREFETCH<i>h</i>, SFENCE,&#160;LFENCE, MFENCE, CLFLUSH,&#160;MONITOR, and MWAIT instructions)&#160;<br/>when the&#160;EM&#160;flag&#160;in control register&#160;CR0&#160;is set (1).</p>
<p style="position:absolute;top:406px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:406px;left:93px;white-space:nowrap" class="ft08">Attempted to&#160;execute an&#160;SSE/SE2/SSE3/SSSE3&#160;instruction when the OSFXSR bit in&#160;control register&#160;CR4 is clear&#160;<br/>(0).&#160;Note&#160;this does not include the&#160;following&#160;SSE/SSE2/SSE3 instructions:&#160;MASKMOVQ, MOVNTQ,&#160;MOVNTI,&#160;<br/>PREFETCH<i>h</i>, SFENCE,&#160;LFENCE,&#160;MFENCE, and&#160;CLFLUSH; or&#160;the&#160;64-bit versions of&#160;the&#160;PAVGB,&#160;PAVGW,&#160;PEXTRW,&#160;<br/>PINSRW,&#160;PMAXSW,&#160;PMAXUB, PMINSW, PMINUB,&#160;PMOVMSKB,&#160;PMULHUW,&#160;PSADBW, PSHUFW, PADDQ,&#160;PSUBQ,&#160;<br/>PALIGNR,&#160;PABSB,&#160;PABSD,&#160;PABSW,&#160;PHADDD,&#160;PHADDSW,&#160;PHADDW,&#160;PHSUBD, PHSUBSW,&#160;PHSUBW,&#160;<br/>PMADDUBSM,&#160;PMULHRSW, PSHUFB, PSIGNB,&#160;PSIGND, and PSIGNW.</p>
<p style="position:absolute;top:511px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:511px;left:93px;white-space:nowrap" class="ft08">Attempted&#160;to execute&#160;an SSE/SSE2/SSE3/SSSE3 instruction on an&#160;Intel 64&#160;or&#160;IA-32&#160;processor&#160;that caused&#160;a&#160;<br/>SIMD floating-point&#160;exception&#160;when the&#160;OSXMMEXCPT&#160;bit&#160;in control register&#160;CR4&#160;is&#160;clear (0).</p>
<p style="position:absolute;top:550px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:550px;left:93px;white-space:nowrap" class="ft08">Executed&#160;a UD2 instruction.&#160;Note&#160;that&#160;even though it&#160;is the&#160;execution of&#160;the&#160;UD2&#160;instruction that causes&#160;the&#160;<br/>invalid opcode exception, the&#160;saved instruction&#160;pointer will still&#160;points at&#160;the UD2 instruction.</p>
<p style="position:absolute;top:589px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:589px;left:93px;white-space:nowrap" class="ft08">Detected a LOCK prefix&#160;that precedes&#160;an instruction&#160;that&#160;may not be locked or&#160;one that may be&#160;locked but the&#160;<br/>destination operand is&#160;not a&#160;memory location.</p>
<p style="position:absolute;top:628px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:628px;left:93px;white-space:nowrap" class="ft08">Attempted&#160;to execute an LLDT, SLDT,&#160;LTR, STR, LSL,&#160;LAR, VERR,&#160;VERW,&#160;or ARPL instruction while&#160;in real-<br/>address&#160;or virtual-8086&#160;mode.</p>
<p style="position:absolute;top:667px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:667px;left:93px;white-space:nowrap" class="ft05">Attempted&#160;to execute the&#160;RSM instruction when&#160;not in SMM&#160;mode.</p>
<p style="position:absolute;top:691px;left:68px;white-space:nowrap" class="ft09">In Intel&#160;64&#160;and IA-32 processors that&#160;implement&#160;out-of-order execution&#160;microarchitectures, this exception&#160;is not&#160;<br/>generated&#160;until an attempt is&#160;made&#160;to retire the&#160;result of&#160;executing an&#160;invalid&#160;instruction;&#160;that is, decoding&#160;and&#160;<br/>speculatively attempting to&#160;execute&#160;an invalid&#160;opcode&#160;does not&#160;generate this&#160;exception.&#160;Likewise,&#160;in&#160;the Pentium&#160;<br/>processor&#160;and&#160;earlier IA-32&#160;processors,&#160;this exception is&#160;not&#160;generated as&#160;the result of prefetching and&#160;preliminary&#160;<br/>decoding of an&#160;inva<a href="o_fe12b1e2a880e0ce-190.html">lid instruction. (See Section 6.5,&#160;“Exception Classifications,” for gener</a>al rules for&#160;taking of inter-<br/>rupts and exceptions.)<br/>The opcodes&#160;D6&#160;and F1 are&#160;undefined&#160;opcodes reserved&#160;by&#160;the&#160;Intel&#160;64&#160;and IA-32 architectures. These&#160;opcodes,&#160;<br/>even&#160;though&#160;undefined, do&#160;not generate&#160;an invalid opcode exception.<br/>The UD2 instruction is&#160;guaranteed to&#160;generate&#160;an invalid opcode exception.</p>
<p style="position:absolute;top:875px;left:68px;white-space:nowrap" class="ft03">Exception&#160;Error&#160;Code</p>
<p style="position:absolute;top:901px;left:68px;white-space:nowrap" class="ft05">None.</p>
<p style="position:absolute;top:938px;left:68px;white-space:nowrap" class="ft03">Saved Instruction&#160;Pointer</p>
<p style="position:absolute;top:964px;left:68px;white-space:nowrap" class="ft05">The&#160;saved&#160;contents of CS&#160;and&#160;EIP registers&#160;point to the&#160;instruction that generated&#160;the&#160;exception.</p>
<p style="position:absolute;top:1001px;left:68px;white-space:nowrap" class="ft03">Program State&#160;Change</p>
<p style="position:absolute;top:1027px;left:68px;white-space:nowrap" class="ft08">A&#160;program-state change does&#160;not accompany&#160;an invalid-opcode fault, because the&#160;invalid&#160;instruction&#160;is not&#160;<br/>executed.</p>
</div>
</body>
</html>
