
/tmp/arduino/sketches/863A132365FA48B2FF6607CCB60ED4CB/tmpdg3nixzq.ino.elf:     file format elf32-littlearm


Disassembly of section .text.code:

60001400 <memory_copy>:
}

__attribute__((section(".startup"), optimize("O1")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
60001400:	4288      	cmp	r0, r1
60001402:	d007      	beq.n	60001414 <memory_copy+0x14>
	while (dest < dest_end) {
60001404:	4290      	cmp	r0, r2
60001406:	d205      	bcs.n	60001414 <memory_copy+0x14>
		*dest++ = *src++;
60001408:	f851 3b04 	ldr.w	r3, [r1], #4
6000140c:	f840 3b04 	str.w	r3, [r0], #4
	while (dest < dest_end) {
60001410:	4282      	cmp	r2, r0
60001412:	d8f9      	bhi.n	60001408 <memory_copy+0x8>
	}
}
60001414:	4770      	bx	lr
60001416:	bf00      	nop

60001418 <memory_clear>:

__attribute__((section(".startup"), optimize("O1")))
static void memory_clear(uint32_t *dest, uint32_t *dest_end)
{
	while (dest < dest_end) {
60001418:	4288      	cmp	r0, r1
6000141a:	d204      	bcs.n	60001426 <memory_clear+0xe>
		*dest++ = 0;
6000141c:	2300      	movs	r3, #0
6000141e:	f840 3b04 	str.w	r3, [r0], #4
	while (dest < dest_end) {
60001422:	4281      	cmp	r1, r0
60001424:	d8fb      	bhi.n	6000141e <memory_clear+0x6>
	}
}
60001426:	4770      	bx	lr

60001428 <ResetHandler2>:
{
60001428:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	startup_early_hook(); // must be in FLASHMEM, as ITCM is not yet initialized!
6000142c:	f000 f912 	bl	60001654 <startup_default_early_hook>
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001430:	2408      	movs	r4, #8
60001432:	4b61      	ldr	r3, [pc, #388]	; (600015b8 <ResetHandler2+0x190>)
	memory_copy(&_stext, &_stextload, &_etext);
60001434:	4a61      	ldr	r2, [pc, #388]	; (600015bc <ResetHandler2+0x194>)
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001436:	f8c3 4154 	str.w	r4, [r3, #340]	; 0x154
	memory_copy(&_stext, &_stextload, &_etext);
6000143a:	4961      	ldr	r1, [pc, #388]	; (600015c0 <ResetHandler2+0x198>)
6000143c:	4861      	ldr	r0, [pc, #388]	; (600015c4 <ResetHandler2+0x19c>)
6000143e:	f7ff ffdf 	bl	60001400 <memory_copy>
	memory_copy(&_sdata, &_sdataload, &_edata);
60001442:	4a61      	ldr	r2, [pc, #388]	; (600015c8 <ResetHandler2+0x1a0>)
60001444:	4961      	ldr	r1, [pc, #388]	; (600015cc <ResetHandler2+0x1a4>)
60001446:	4862      	ldr	r0, [pc, #392]	; (600015d0 <ResetHandler2+0x1a8>)
60001448:	f7ff ffda 	bl	60001400 <memory_copy>
	memory_clear(&_sbss, &_ebss);
6000144c:	4961      	ldr	r1, [pc, #388]	; (600015d4 <ResetHandler2+0x1ac>)
6000144e:	4862      	ldr	r0, [pc, #392]	; (600015d8 <ResetHandler2+0x1b0>)
60001450:	f7ff ffe2 	bl	60001418 <memory_clear>
	SCB_CPACR = 0x00F00000;
60001454:	4c61      	ldr	r4, [pc, #388]	; (600015dc <ResetHandler2+0x1b4>)
60001456:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
6000145a:	f44f 0070 	mov.w	r0, #15728640	; 0xf00000
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
6000145e:	2300      	movs	r3, #0
60001460:	4a5f      	ldr	r2, [pc, #380]	; (600015e0 <ResetHandler2+0x1b8>)
	SCB_CPACR = 0x00F00000;
60001462:	f8c1 0d88 	str.w	r0, [r1, #3464]	; 0xd88
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
60001466:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
6000146a:	3301      	adds	r3, #1
6000146c:	2bb0      	cmp	r3, #176	; 0xb0
6000146e:	d1fa      	bne.n	60001466 <ResetHandler2+0x3e>
60001470:	4b5c      	ldr	r3, [pc, #368]	; (600015e4 <ResetHandler2+0x1bc>)
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
60001472:	2180      	movs	r1, #128	; 0x80
60001474:	4a5c      	ldr	r2, [pc, #368]	; (600015e8 <ResetHandler2+0x1c0>)
60001476:	f803 1b01 	strb.w	r1, [r3], #1
6000147a:	4293      	cmp	r3, r2
6000147c:	d1fb      	bne.n	60001476 <ResetHandler2+0x4e>
	SCB_VTOR = (uint32_t)_VectorsRam;
6000147e:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001482:	4e4d      	ldr	r6, [pc, #308]	; (600015b8 <ResetHandler2+0x190>)
60001484:	f04f 3980 	mov.w	r9, #2155905152	; 0x80808080
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
60001488:	f8df b18c 	ldr.w	fp, [pc, #396]	; 60001618 <ResetHandler2+0x1f0>
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
6000148c:	f8df a18c 	ldr.w	sl, [pc, #396]	; 6000161c <ResetHandler2+0x1f4>
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
60001490:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
	SCB_VTOR = (uint32_t)_VectorsRam;
60001494:	f8c5 4d08 	str.w	r4, [r5, #3336]	; 0xd08
	SYST_CVR = 0;
60001498:	2700      	movs	r7, #0
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
6000149a:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
6000149e:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
600014a2:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600014a6:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014aa:	f8d5 3d24 	ldr.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014ae:	f8df 8170 	ldr.w	r8, [pc, #368]	; 60001620 <ResetHandler2+0x1f8>
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014b2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014b6:	4a4d      	ldr	r2, [pc, #308]	; (600015ec <ResetHandler2+0x1c4>)
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014b8:	f8c5 3d24 	str.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014bc:	f8d8 301c 	ldr.w	r3, [r8, #28]
600014c0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
600014c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
600014c8:	f8c8 301c 	str.w	r3, [r8, #28]
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;
600014cc:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
600014d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
600014d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
600014d8:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014dc:	6691      	str	r1, [r2, #104]	; 0x68
	IOMUXC_GPR_GPR27 = 0xFFFFFFFF;
600014de:	66d1      	str	r1, [r2, #108]	; 0x6c
	IOMUXC_GPR_GPR28 = 0xFFFFFFFF;
600014e0:	6711      	str	r1, [r2, #112]	; 0x70
	IOMUXC_GPR_GPR29 = 0xFFFFFFFF;
600014e2:	6751      	str	r1, [r2, #116]	; 0x74
	configure_cache();
600014e4:	f000 f8be 	bl	60001664 <configure_cache>
	_VectorsRam[14] = pendablesrvreq_isr;
600014e8:	4b41      	ldr	r3, [pc, #260]	; (600015f0 <ResetHandler2+0x1c8>)
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
600014ea:	4942      	ldr	r1, [pc, #264]	; (600015f4 <ResetHandler2+0x1cc>)
	_VectorsRam[14] = pendablesrvreq_isr;
600014ec:	63a3      	str	r3, [r4, #56]	; 0x38
	_VectorsRam[15] = systick_isr;
600014ee:	4b42      	ldr	r3, [pc, #264]	; (600015f8 <ResetHandler2+0x1d0>)
600014f0:	63e3      	str	r3, [r4, #60]	; 0x3c
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
600014f2:	2363      	movs	r3, #99	; 0x63
600014f4:	616b      	str	r3, [r5, #20]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
600014f6:	2303      	movs	r3, #3
	SYST_CVR = 0;
600014f8:	61af      	str	r7, [r5, #24]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
600014fa:	612b      	str	r3, [r5, #16]
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
600014fc:	4b3f      	ldr	r3, [pc, #252]	; (600015fc <ResetHandler2+0x1d4>)
600014fe:	f8c5 3d20 	str.w	r3, [r5, #3360]	; 0xd20
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001502:	f8d5 3dfc 	ldr.w	r3, [r5, #3580]	; 0xdfc
60001506:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
6000150a:	f8c5 3dfc 	str.w	r3, [r5, #3580]	; 0xdfc
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
6000150e:	4b3c      	ldr	r3, [pc, #240]	; (60001600 <ResetHandler2+0x1d8>)
60001510:	681a      	ldr	r2, [r3, #0]
60001512:	f042 0201 	orr.w	r2, r2, #1
60001516:	601a      	str	r2, [r3, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001518:	685b      	ldr	r3, [r3, #4]
6000151a:	600b      	str	r3, [r1, #0]
	usb_pll_start();	
6000151c:	f000 fae0 	bl	60001ae0 <usb_pll_start>
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001520:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	set_arm_clock(F_CPU);
60001524:	4837      	ldr	r0, [pc, #220]	; (60001604 <ResetHandler2+0x1dc>)
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
60001526:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
6000152a:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
6000152e:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	set_arm_clock(F_CPU);
60001532:	f000 fc7d 	bl	60001e30 <__set_arm_clock_veneer>
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
60001536:	f8d8 106c 	ldr.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
6000153a:	4b33      	ldr	r3, [pc, #204]	; (60001608 <ResetHandler2+0x1e0>)
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
6000153c:	4a33      	ldr	r2, [pc, #204]	; (6000160c <ResetHandler2+0x1e4>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
6000153e:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
60001542:	f8c8 106c 	str.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
60001546:	601f      	str	r7, [r3, #0]
	PIT_TCTRL0 = 0;
60001548:	f8c3 7108 	str.w	r7, [r3, #264]	; 0x108
	PIT_TCTRL1 = 0;
6000154c:	f8c3 7118 	str.w	r7, [r3, #280]	; 0x118
	PIT_TCTRL2 = 0;
60001550:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
	PIT_TCTRL3 = 0;
60001554:	f8c3 7138 	str.w	r7, [r3, #312]	; 0x138
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
60001558:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000155a:	07db      	lsls	r3, r3, #31
6000155c:	d408      	bmi.n	60001570 <ResetHandler2+0x148>
		SNVS_LPSRTCMR = 1546300800u >> 17;
6000155e:	f642 6315 	movw	r3, #11797	; 0x2e15
		SNVS_LPSRTCLR = 1546300800u << 15;
60001562:	492b      	ldr	r1, [pc, #172]	; (60001610 <ResetHandler2+0x1e8>)
60001564:	6551      	str	r1, [r2, #84]	; 0x54
		SNVS_LPSRTCMR = 1546300800u >> 17;
60001566:	6513      	str	r3, [r2, #80]	; 0x50
		SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
60001568:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000156a:	f043 0301 	orr.w	r3, r3, #1
6000156e:	6393      	str	r3, [r2, #56]	; 0x38
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
60001570:	4a26      	ldr	r2, [pc, #152]	; (6000160c <ResetHandler2+0x1e4>)
60001572:	4c28      	ldr	r4, [pc, #160]	; (60001614 <ResetHandler2+0x1ec>)
60001574:	6893      	ldr	r3, [r2, #8]
60001576:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
6000157a:	6093      	str	r3, [r2, #8]
	configure_external_ram();
6000157c:	f000 f8ee 	bl	6000175c <configure_external_ram>
	analog_init();
60001580:	f000 fc12 	bl	60001da8 <analog_init>
	pwm_init();
60001584:	f000 fc50 	bl	60001e28 <__pwm_init_veneer>
	tempmon_init();
60001588:	f000 fad8 	bl	60001b3c <tempmon_init>
	startup_middle_hook();
6000158c:	f000 f864 	bl	60001658 <startup_default_middle_hook>
// Returns the number of milliseconds since your program started running.
// This 32 bit number will roll back to zero after about 49.7 days.  For a
// simpler way to build delays or timeouts, consider using elapsedMillis.
static inline uint32_t millis(void)
{
	return systick_millis_count;
60001590:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
60001592:	2b13      	cmp	r3, #19
60001594:	d9fc      	bls.n	60001590 <ResetHandler2+0x168>
	usb_init();
60001596:	f000 fb69 	bl	60001c6c <usb_init>
6000159a:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_AFTER + TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
6000159c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
600015a0:	d3fb      	bcc.n	6000159a <ResetHandler2+0x172>
	startup_debug_reset();
600015a2:	f000 f85d 	bl	60001660 <startup_debug_reset>
	startup_late_hook();
600015a6:	f000 f859 	bl	6000165c <startup_default_late_hook>
	__libc_init_array();
600015aa:	f000 fc35 	bl	60001e18 <____libc_init_array_veneer>
	main();
600015ae:	f000 fc2b 	bl	60001e08 <__main_veneer>
	while (1) asm("WFI");
600015b2:	bf30      	wfi
600015b4:	e7fd      	b.n	600015b2 <ResetHandler2+0x18a>
600015b6:	bf00      	nop
600015b8:	400d8000 	.word	0x400d8000
600015bc:	00001850 	.word	0x00001850
600015c0:	60001f58 	.word	0x60001f58
600015c4:	00000000 	.word	0x00000000
600015c8:	20000ac0 	.word	0x20000ac0
600015cc:	600037ac 	.word	0x600037ac
600015d0:	20000000 	.word	0x20000000
600015d4:	20000ee0 	.word	0x20000ee0
600015d8:	20000ac0 	.word	0x20000ac0
600015dc:	20000800 	.word	0x20000800
600015e0:	00000081 	.word	0x00000081
600015e4:	e000e400 	.word	0xe000e400
600015e8:	e000e4a0 	.word	0xe000e4a0
600015ec:	400ac000 	.word	0x400ac000
600015f0:	00000f8d 	.word	0x00000f8d
600015f4:	20000e74 	.word	0x20000e74
600015f8:	00000f91 	.word	0x00000f91
600015fc:	20200000 	.word	0x20200000
60001600:	e0001000 	.word	0xe0001000
60001604:	23c34600 	.word	0x23c34600
60001608:	40084000 	.word	0x40084000
6000160c:	400d4000 	.word	0x400d4000
60001610:	56c00000 	.word	0x56c00000
60001614:	20000e78 	.word	0x20000e78
60001618:	2018101b 	.word	0x2018101b
6000161c:	13110d0c 	.word	0x13110d0c
60001620:	400fc000 	.word	0x400fc000

60001624 <ResetHandler>:
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001624:	4b07      	ldr	r3, [pc, #28]	; (60001644 <ResetHandler+0x20>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
60001626:	f44f 012a 	mov.w	r1, #11141120	; 0xaa0000
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000162a:	4a07      	ldr	r2, [pc, #28]	; (60001648 <ResetHandler+0x24>)
	IOMUXC_GPR_GPR16 = 0x00200007;
6000162c:	4807      	ldr	r0, [pc, #28]	; (6000164c <ResetHandler+0x28>)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000162e:	645a      	str	r2, [r3, #68]	; 0x44
	IOMUXC_GPR_GPR16 = 0x00200007;
60001630:	6418      	str	r0, [r3, #64]	; 0x40
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
60001632:	4a07      	ldr	r2, [pc, #28]	; (60001650 <ResetHandler+0x2c>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
60001634:	6399      	str	r1, [r3, #56]	; 0x38
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
60001636:	4695      	mov	sp, r2
	__asm__ volatile("dsb":::"memory");
60001638:	f3bf 8f4f 	dsb	sy
	__asm__ volatile("isb":::"memory");
6000163c:	f3bf 8f6f 	isb	sy
	ResetHandler2();
60001640:	f7ff fef2 	bl	60001428 <ResetHandler2>
60001644:	400ac000 	.word	0x400ac000
60001648:	aaaaaaab 	.word	0xaaaaaaab
6000164c:	00200007 	.word	0x00200007
60001650:	20078000 	.word	0x20078000

60001654 <startup_default_early_hook>:
FLASHMEM void startup_default_early_hook(void) {}
60001654:	4770      	bx	lr
60001656:	bf00      	nop

60001658 <startup_default_middle_hook>:
60001658:	4770      	bx	lr
6000165a:	bf00      	nop

6000165c <startup_default_late_hook>:
6000165c:	4770      	bx	lr
6000165e:	bf00      	nop

60001660 <startup_debug_reset>:
FLASHMEM void startup_debug_reset(void) { __asm__ volatile("nop"); }
60001660:	bf00      	nop
60001662:	4770      	bx	lr

60001664 <configure_cache>:
{
60001664:	b410      	push	{r4}
	SCB_MPU_CTRL = 0; // turn off MPU
60001666:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
6000166a:	2100      	movs	r1, #0
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
6000166c:	2410      	movs	r4, #16
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000166e:	482b      	ldr	r0, [pc, #172]	; (6000171c <configure_cache+0xb8>)
	SCB_MPU_CTRL = 0; // turn off MPU
60001670:	f8c3 1d94 	str.w	r1, [r3, #3476]	; 0xd94
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
60001674:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
60001678:	2411      	movs	r4, #17
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000167a:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;
6000167e:	4828      	ldr	r0, [pc, #160]	; (60001720 <configure_cache+0xbc>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
60001680:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
60001684:	2412      	movs	r4, #18
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;
60001686:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
6000168a:	4826      	ldr	r0, [pc, #152]	; (60001724 <configure_cache+0xc0>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
6000168c:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
60001690:	4a25      	ldr	r2, [pc, #148]	; (60001728 <configure_cache+0xc4>)
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
60001692:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
60001696:	4c25      	ldr	r4, [pc, #148]	; (6000172c <configure_cache+0xc8>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
60001698:	f042 0215 	orr.w	r2, r2, #21
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
6000169c:	4824      	ldr	r0, [pc, #144]	; (60001730 <configure_cache+0xcc>)
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
6000169e:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600016a2:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016a6:	4c23      	ldr	r4, [pc, #140]	; (60001734 <configure_cache+0xd0>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016a8:	4823      	ldr	r0, [pc, #140]	; (60001738 <configure_cache+0xd4>)
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016aa:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016ae:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016b2:	4c22      	ldr	r4, [pc, #136]	; (6000173c <configure_cache+0xd8>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016b4:	f8c3 2d9c 	str.w	r2, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016b8:	4821      	ldr	r0, [pc, #132]	; (60001740 <configure_cache+0xdc>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016ba:	4a22      	ldr	r2, [pc, #136]	; (60001744 <configure_cache+0xe0>)
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016bc:	f8c3 4da0 	str.w	r4, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016c0:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016c4:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016c8:	f502 22a0 	add.w	r2, r2, #327680	; 0x50000
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016cc:	4c1e      	ldr	r4, [pc, #120]	; (60001748 <configure_cache+0xe4>)
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016ce:	320c      	adds	r2, #12
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016d0:	481e      	ldr	r0, [pc, #120]	; (6000174c <configure_cache+0xe8>)
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016d2:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016d6:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
600016da:	4a1d      	ldr	r2, [pc, #116]	; (60001750 <configure_cache+0xec>)
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016dc:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
600016e0:	4c1c      	ldr	r4, [pc, #112]	; (60001754 <configure_cache+0xf0>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
600016e2:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
600016e6:	2201      	movs	r2, #1
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
600016e8:	481b      	ldr	r0, [pc, #108]	; (60001758 <configure_cache+0xf4>)
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
600016ea:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
600016ee:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
600016f2:	f8c3 2d94 	str.w	r2, [r3, #3476]	; 0xd94
	asm("dsb");
600016f6:	f3bf 8f4f 	dsb	sy
	asm("isb");
600016fa:	f3bf 8f6f 	isb	sy
	SCB_CACHE_ICIALLU = 0;
600016fe:	f8c3 1f50 	str.w	r1, [r3, #3920]	; 0xf50
	asm("dsb");
60001702:	f3bf 8f4f 	dsb	sy
	asm("isb");
60001706:	f3bf 8f6f 	isb	sy
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
6000170a:	f8d3 2d14 	ldr.w	r2, [r3, #3348]	; 0xd14
}
6000170e:	f85d 4b04 	ldr.w	r4, [sp], #4
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
60001712:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
60001716:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
}
6000171a:	4770      	bx	lr
6000171c:	1000003f 	.word	0x1000003f
60001720:	03080025 	.word	0x03080025
60001724:	00100009 	.word	0x00100009
60001728:	20000ee0 	.word	0x20000ee0
6000172c:	00200013 	.word	0x00200013
60001730:	07020021 	.word	0x07020021
60001734:	20000014 	.word	0x20000014
60001738:	13080025 	.word	0x13080025
6000173c:	10000009 	.word	0x10000009
60001740:	20200016 	.word	0x20200016
60001744:	130b0027 	.word	0x130b0027
60001748:	40000017 	.word	0x40000017
6000174c:	60000018 	.word	0x60000018
60001750:	070b002f 	.word	0x070b002f
60001754:	70000019 	.word	0x70000019
60001758:	130b002f 	.word	0x130b002f

6000175c <configure_external_ram>:
{
6000175c:	b5f0      	push	{r4, r5, r6, r7, lr}
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
6000175e:	4bb8      	ldr	r3, [pc, #736]	; (60001a40 <configure_external_ram+0x2e4>)
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
60001760:	2218      	movs	r2, #24
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
60001762:	4eb8      	ldr	r6, [pc, #736]	; (60001a44 <configure_external_ram+0x2e8>)
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
60001764:	2001      	movs	r0, #1
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
60001766:	4fb8      	ldr	r7, [pc, #736]	; (60001a48 <configure_external_ram+0x2ec>)
{
60001768:	b083      	sub	sp, #12
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
6000176a:	f8c3 625c 	str.w	r6, [r3, #604]	; 0x25c
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
6000176e:	49b7      	ldr	r1, [pc, #732]	; (60001a4c <configure_external_ram+0x2f0>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
60001770:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
60001774:	4db6      	ldr	r5, [pc, #728]	; (60001a50 <configure_external_ram+0x2f4>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
60001776:	f8c3 6264 	str.w	r6, [r3, #612]	; 0x264
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
6000177a:	f5a6 4630 	sub.w	r6, r6, #45056	; 0xb000
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
6000177e:	4cb5      	ldr	r4, [pc, #724]	; (60001a54 <configure_external_ram+0x2f8>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
60001780:	f8c3 6268 	str.w	r6, [r3, #616]	; 0x268
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
60001784:	f8c3 526c 	str.w	r5, [r3, #620]	; 0x26c
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
60001788:	f8c3 5270 	str.w	r5, [r3, #624]	; 0x270
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
6000178c:	f8c3 5274 	str.w	r5, [r3, #628]	; 0x274
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
60001790:	f8c3 5278 	str.w	r5, [r3, #632]	; 0x278
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
60001794:	f248 750c 	movw	r5, #34572	; 0x870c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
60001798:	66da      	str	r2, [r3, #108]	; 0x6c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DQS
6000179a:	671a      	str	r2, [r3, #112]	; 0x70
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS0_B (RAM)
6000179c:	675a      	str	r2, [r3, #116]	; 0x74
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SCLK
6000179e:	679a      	str	r2, [r3, #120]	; 0x78
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA0
600017a0:	67da      	str	r2, [r3, #124]	; 0x7c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA1
600017a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA2
600017a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA3
600017aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600017ae:	f8c1 032c 	str.w	r0, [r1, #812]	; 0x32c
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017b2:	4aa9      	ldr	r2, [pc, #676]	; (60001a58 <configure_external_ram+0x2fc>)
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT = 1; // GPIO_EMC_26 for Mode: ALT8
600017b4:	f8c1 0330 	str.w	r0, [r1, #816]	; 0x330
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT = 1; // GPIO_EMC_27 for Mode: ALT8
600017b8:	f8c1 0334 	str.w	r0, [r1, #820]	; 0x334
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 1; // GPIO_EMC_28 for Mode: ALT8
600017bc:	f8c1 0338 	str.w	r0, [r1, #824]	; 0x338
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 1; // GPIO_EMC_29 for Mode: ALT8
600017c0:	f8c1 033c 	str.w	r0, [r1, #828]	; 0x33c
	IOMUXC_FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 1; // GPIO_EMC_25 for Mode: ALT8
600017c4:	f8c1 0350 	str.w	r0, [r1, #848]	; 0x350
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017c8:	69a1      	ldr	r1, [r4, #24]
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
600017ca:	4ba4      	ldr	r3, [pc, #656]	; (60001a5c <configure_external_ram+0x300>)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017cc:	400a      	ands	r2, r1
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
600017ce:	48a4      	ldr	r0, [pc, #656]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
600017d0:	49a4      	ldr	r1, [pc, #656]	; (60001a64 <configure_external_ram+0x308>)
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
600017d2:	4313      	orrs	r3, r2
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
600017d4:	4aa4      	ldr	r2, [pc, #656]	; (60001a68 <configure_external_ram+0x30c>)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017d6:	61a3      	str	r3, [r4, #24]
	CCM_CCGR7 |= CCM_CCGR7_FLEXSPI2(CCM_CCGR_ON);
600017d8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
600017dc:	f043 030c 	orr.w	r3, r3, #12
600017e0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
600017e4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
600017e8:	6803      	ldr	r3, [r0, #0]
600017ea:	f043 0302 	orr.w	r3, r3, #2
600017ee:	6003      	str	r3, [r0, #0]
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
600017f0:	6803      	ldr	r3, [r0, #0]
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
600017f2:	402b      	ands	r3, r5
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
600017f4:	f44f 5500 	mov.w	r5, #8192	; 0x2000
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
600017f8:	431a      	orrs	r2, r3
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
600017fa:	4b9c      	ldr	r3, [pc, #624]	; (60001a6c <configure_external_ram+0x310>)
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
600017fc:	6002      	str	r2, [r0, #0]
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
600017fe:	6044      	str	r4, [r0, #4]
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001800:	688a      	ldr	r2, [r1, #8]
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
60001802:	4c9b      	ldr	r4, [pc, #620]	; (60001a70 <configure_external_ram+0x314>)
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001804:	4013      	ands	r3, r2
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001806:	4a9b      	ldr	r2, [pc, #620]	; (60001a74 <configure_external_ram+0x318>)
		| FLEXSPI_MCR2_RESUMEWAIT(0x20) /*| FLEXSPI_MCR2_SAMEDEVICEEN*/;
60001808:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
6000180c:	6083      	str	r3, [r0, #8]
	FLEXSPI2_AHBCR = FLEXSPI2_AHBCR & ~(FLEXSPI_AHBCR_READADDROPT | FLEXSPI_AHBCR_PREFETCHEN
6000180e:	68c3      	ldr	r3, [r0, #12]
60001810:	f023 0378 	bic.w	r3, r3, #120	; 0x78
60001814:	60c3      	str	r3, [r0, #12]
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001816:	6a03      	ldr	r3, [r0, #32]
60001818:	4013      	ands	r3, r2
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
6000181a:	4323      	orrs	r3, r4
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000181c:	6203      	str	r3, [r0, #32]
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000181e:	6a03      	ldr	r3, [r0, #32]
60001820:	4013      	ands	r3, r2
	FLEXSPI2_AHBRXBUF2CR0 = mask;
60001822:	4a95      	ldr	r2, [pc, #596]	; (60001a78 <configure_external_ram+0x31c>)
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
60001824:	4323      	orrs	r3, r4
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
60001826:	4c95      	ldr	r4, [pc, #596]	; (60001a7c <configure_external_ram+0x320>)
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001828:	6243      	str	r3, [r0, #36]	; 0x24
	FLEXSPI2_AHBRXBUF2CR0 = mask;
6000182a:	6282      	str	r2, [r0, #40]	; 0x28
	FLEXSPI2_AHBRXBUF3CR0 = mask;
6000182c:	62c2      	str	r2, [r0, #44]	; 0x2c
	FLEXSPI2_INTEN = 0;
6000182e:	2200      	movs	r2, #0
	FLEXSPI2_IPRXFCR = (FLEXSPI_IPRXFCR & 0xFFFFFFC0) | FLEXSPI_IPRXFCR_CLRIPRXF;
60001830:	f8d1 30b8 	ldr.w	r3, [r1, #184]	; 0xb8
60001834:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
60001838:	f043 0301 	orr.w	r3, r3, #1
6000183c:	f8c0 30b8 	str.w	r3, [r0, #184]	; 0xb8
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
60001840:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
60001844:	498e      	ldr	r1, [pc, #568]	; (60001a80 <configure_external_ram+0x324>)
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
60001846:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
6000184a:	f043 0301 	orr.w	r3, r3, #1
6000184e:	f8c0 30bc 	str.w	r3, [r0, #188]	; 0xbc
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
60001852:	f240 6305 	movw	r3, #1541	; 0x605
	FLEXSPI2_INTEN = 0;
60001856:	6102      	str	r2, [r0, #16]
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
60001858:	6605      	str	r5, [r0, #96]	; 0x60
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
6000185a:	6704      	str	r4, [r0, #112]	; 0x70
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
6000185c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	FLEXSPI2_FLSHA2CR0 = 0x2000; // 8 MByte
60001860:	6645      	str	r5, [r0, #100]	; 0x64
	FLEXSPI2_FLSHA2CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
60001862:	6744      	str	r4, [r0, #116]	; 0x74
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
60001864:	2402      	movs	r4, #2
	FLEXSPI2_FLSHA2CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
60001866:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;
6000186a:	6803      	ldr	r3, [r0, #0]
6000186c:	f023 0302 	bic.w	r3, r3, #2
60001870:	6003      	str	r3, [r0, #0]
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
60001872:	6181      	str	r1, [r0, #24]
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
60001874:	4b83      	ldr	r3, [pc, #524]	; (60001a84 <configure_external_ram+0x328>)
	for (int i=0; i < 64; i++) luttable[i] = 0;
60001876:	4984      	ldr	r1, [pc, #528]	; (60001a88 <configure_external_ram+0x32c>)
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
60001878:	61c4      	str	r4, [r0, #28]
	for (int i=0; i < 64; i++) luttable[i] = 0;
6000187a:	f843 2b04 	str.w	r2, [r3], #4
6000187e:	428b      	cmp	r3, r1
60001880:	d1fb      	bne.n	6000187a <configure_external_ram+0x11e>
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_SWRESET;
60001882:	4a77      	ldr	r2, [pc, #476]	; (60001a60 <configure_external_ram+0x304>)
60001884:	6813      	ldr	r3, [r2, #0]
60001886:	f043 0301 	orr.w	r3, r3, #1
6000188a:	6013      	str	r3, [r2, #0]
	while (FLEXSPI2_MCR0 & FLEXSPI_MCR0_SWRESET) ; // wait
6000188c:	6813      	ldr	r3, [r2, #0]
6000188e:	f013 0301 	ands.w	r3, r3, #1
60001892:	d1fb      	bne.n	6000188c <configure_external_ram+0x130>
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
60001894:	487a      	ldr	r0, [pc, #488]	; (60001a80 <configure_external_ram+0x324>)
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
60001896:	2102      	movs	r1, #2
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
60001898:	f240 64f5 	movw	r4, #1781	; 0x6f5
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
6000189c:	6190      	str	r0, [r2, #24]
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
6000189e:	f240 4099 	movw	r0, #1177	; 0x499
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018a2:	61d1      	str	r1, [r2, #28]
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
600018a4:	f240 4166 	movw	r1, #1126	; 0x466
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
600018a8:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
600018ac:	f242 4401 	movw	r4, #9217	; 0x2401
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
600018b0:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
600018b4:	4975      	ldr	r1, [pc, #468]	; (60001a8c <configure_external_ram+0x330>)
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
600018b6:	f8c2 0220 	str.w	r0, [r2, #544]	; 0x220
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
600018ba:	f8c2 1230 	str.w	r1, [r2, #560]	; 0x230
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
600018be:	f240 4135 	movw	r1, #1077	; 0x435
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
600018c2:	4873      	ldr	r0, [pc, #460]	; (60001a90 <configure_external_ram+0x334>)
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
600018c4:	f8c2 4234 	str.w	r4, [r2, #564]	; 0x234
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
600018c8:	f8c2 1240 	str.w	r1, [r2, #576]	; 0x240
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
600018cc:	4c71      	ldr	r4, [pc, #452]	; (60001a94 <configure_external_ram+0x338>)
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
600018ce:	f8c2 0250 	str.w	r0, [r2, #592]	; 0x250
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
600018d2:	f242 2001 	movw	r0, #8705	; 0x2201
	FLEXSPI2_LUT21 = LUT0(DUMMY_SDR, PINS4, 6) | LUT1(READ_SDR, PINS4, 1);
600018d6:	4970      	ldr	r1, [pc, #448]	; (60001a98 <configure_external_ram+0x33c>)
600018d8:	f8c2 1254 	str.w	r1, [r2, #596]	; 0x254
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600018dc:	2101      	movs	r1, #1
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
600018de:	f8c2 4260 	str.w	r4, [r2, #608]	; 0x260
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
600018e2:	f8c2 0264 	str.w	r0, [r2, #612]	; 0x264
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600018e6:	485e      	ldr	r0, [pc, #376]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_IPCR0 = addr;
600018e8:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600018ec:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600018f0:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600018f4:	6943      	ldr	r3, [r0, #20]
600018f6:	07da      	lsls	r2, r3, #31
600018f8:	d5fc      	bpl.n	600018f4 <configure_external_ram+0x198>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600018fa:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600018fc:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600018fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001902:	4957      	ldr	r1, [pc, #348]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001904:	6143      	str	r3, [r0, #20]
	FLEXSPI2_IPCR0 = addr;
60001906:	f8c0 40a0 	str.w	r4, [r0, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000190a:	f8c0 20a4 	str.w	r2, [r0, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
6000190e:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001912:	694b      	ldr	r3, [r1, #20]
60001914:	07db      	lsls	r3, r3, #31
60001916:	d5fc      	bpl.n	60001912 <configure_external_ram+0x1b6>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001918:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
6000191a:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000191c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001920:	4a4f      	ldr	r2, [pc, #316]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001922:	614b      	str	r3, [r1, #20]
	FLEXSPI2_IPCR0 = addr;
60001924:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001928:	f8c1 00a4 	str.w	r0, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
6000192c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001930:	6953      	ldr	r3, [r2, #20]
60001932:	07df      	lsls	r7, r3, #31
60001934:	d5fc      	bpl.n	60001930 <configure_external_ram+0x1d4>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001936:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001938:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
6000193a:	4858      	ldr	r0, [pc, #352]	; (60001a9c <configure_external_ram+0x340>)
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000193c:	4948      	ldr	r1, [pc, #288]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000193e:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
60001940:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001944:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001948:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000194c:	694b      	ldr	r3, [r1, #20]
6000194e:	07de      	lsls	r6, r3, #31
60001950:	d5fc      	bpl.n	6000194c <configure_external_ram+0x1f0>
	uint32_t id = FLEXSPI2_RFDR0;
60001952:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
	if (flexspi2_psram_id(0) == 0x5D0D) {
60001956:	f645 520d 	movw	r2, #23821	; 0x5d0d
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
6000195a:	2021      	movs	r0, #33	; 0x21
	return id & 0xFFFF;
6000195c:	b29b      	uxth	r3, r3
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
6000195e:	6148      	str	r0, [r1, #20]
	if (flexspi2_psram_id(0) == 0x5D0D) {
60001960:	4293      	cmp	r3, r2
60001962:	d165      	bne.n	60001a30 <configure_external_ram+0x2d4>
	FLEXSPI2_IPCR0 = addr;
60001964:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001966:	f44f 2280 	mov.w	r2, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
6000196a:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000196c:	483c      	ldr	r0, [pc, #240]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_IPCR0 = addr;
6000196e:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001972:	f8c1 20a4 	str.w	r2, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001976:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000197a:	6943      	ldr	r3, [r0, #20]
6000197c:	07dd      	lsls	r5, r3, #31
6000197e:	d5fc      	bpl.n	6000197a <configure_external_ram+0x21e>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001980:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001982:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001986:	2100      	movs	r1, #0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001988:	4a35      	ldr	r2, [pc, #212]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000198a:	6143      	str	r3, [r0, #20]
	FLEXSPI2_IPCR0 = addr;
6000198c:	f8c0 40a0 	str.w	r4, [r0, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001990:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001994:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001998:	6953      	ldr	r3, [r2, #20]
6000199a:	07dc      	lsls	r4, r3, #31
6000199c:	d5fc      	bpl.n	60001998 <configure_external_ram+0x23c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000199e:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019a0:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019a4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019a8:	492d      	ldr	r1, [pc, #180]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019aa:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
600019ac:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019b0:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019b4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019b8:	694b      	ldr	r3, [r1, #20]
600019ba:	07d8      	lsls	r0, r3, #31
600019bc:	d5fc      	bpl.n	600019b8 <configure_external_ram+0x25c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019be:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019c0:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019c4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019c8:	4a25      	ldr	r2, [pc, #148]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019ca:	614b      	str	r3, [r1, #20]
	FLEXSPI2_IPCR0 = addr;
600019cc:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019d0:	f8c1 00a4 	str.w	r0, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019d4:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019d8:	6953      	ldr	r3, [r2, #20]
600019da:	07d9      	lsls	r1, r3, #31
600019dc:	d5fc      	bpl.n	600019d8 <configure_external_ram+0x27c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019de:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019e0:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
600019e4:	482d      	ldr	r0, [pc, #180]	; (60001a9c <configure_external_ram+0x340>)
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019e6:	491e      	ldr	r1, [pc, #120]	; (60001a60 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019e8:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
600019ea:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
600019ee:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019f2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019f6:	694b      	ldr	r3, [r1, #20]
600019f8:	07da      	lsls	r2, r3, #31
600019fa:	d5fc      	bpl.n	600019f6 <configure_external_ram+0x29a>
	uint32_t id = FLEXSPI2_RFDR0;
600019fc:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001a00:	f645 520d 	movw	r2, #23821	; 0x5d0d
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001a04:	2021      	movs	r0, #33	; 0x21
	return id & 0xFFFF;
60001a06:	b29b      	uxth	r3, r3
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001a08:	6148      	str	r0, [r1, #20]
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001a0a:	4293      	cmp	r3, r2
60001a0c:	d050      	beq.n	60001ab0 <configure_external_ram+0x354>
60001a0e:	2508      	movs	r5, #8
60001a10:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
			external_psram_size * 0x100000 -
60001a14:	4922      	ldr	r1, [pc, #136]	; (60001aa0 <configure_external_ram+0x344>)
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a16:	2000      	movs	r0, #0
			external_psram_size * 0x100000 -
60001a18:	4b22      	ldr	r3, [pc, #136]	; (60001aa4 <configure_external_ram+0x348>)
			external_psram_size = 16;
60001a1a:	4a23      	ldr	r2, [pc, #140]	; (60001aa8 <configure_external_ram+0x34c>)
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a1c:	9000      	str	r0, [sp, #0]
			external_psram_size = 16;
60001a1e:	7015      	strb	r5, [r2, #0]
			external_psram_size * 0x100000 -
60001a20:	1a5a      	subs	r2, r3, r1
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a22:	2301      	movs	r3, #1
60001a24:	4821      	ldr	r0, [pc, #132]	; (60001aac <configure_external_ram+0x350>)
60001a26:	4422      	add	r2, r4
60001a28:	f000 f9f2 	bl	60001e10 <__sm_set_pool_veneer>
}
60001a2c:	b003      	add	sp, #12
60001a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memset(&extmem_smalloc_pool, 0, sizeof(extmem_smalloc_pool));
60001a30:	4b1e      	ldr	r3, [pc, #120]	; (60001aac <configure_external_ram+0x350>)
60001a32:	2200      	movs	r2, #0
60001a34:	e9c3 2200 	strd	r2, r2, [r3]
60001a38:	e9c3 2202 	strd	r2, r2, [r3, #8]
}
60001a3c:	b003      	add	sp, #12
60001a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
60001a40:	401f8000 	.word	0x401f8000
60001a44:	0001b0f9 	.word	0x0001b0f9
60001a48:	000110f9 	.word	0x000110f9
60001a4c:	401f8400 	.word	0x401f8400
60001a50:	000170f9 	.word	0x000170f9
60001a54:	400fc000 	.word	0x400fc000
60001a58:	1ffffcff 	.word	0x1ffffcff
60001a5c:	a0000300 	.word	0xa0000300
60001a60:	402a4000 	.word	0x402a4000
60001a64:	402a8000 	.word	0x402a8000
60001a68:	ffff0012 	.word	0xffff0012
60001a6c:	00f737ff 	.word	0x00f737ff
60001a70:	80000040 	.word	0x80000040
60001a74:	7cf0ff00 	.word	0x7cf0ff00
60001a78:	830f00ff 	.word	0x830f00ff
60001a7c:	00020063 	.word	0x00020063
60001a80:	5af05af0 	.word	0x5af05af0
60001a84:	402a4200 	.word	0x402a4200
60001a88:	402a4300 	.word	0x402a4300
60001a8c:	3018049f 	.word	0x3018049f
60001a90:	0a1806eb 	.word	0x0a1806eb
60001a94:	0a180638 	.word	0x0a180638
60001a98:	26013206 	.word	0x26013206
60001a9c:	00030004 	.word	0x00030004
60001aa0:	70000000 	.word	0x70000000
60001aa4:	70000000 	.word	0x70000000
60001aa8:	20000e9e 	.word	0x20000e9e
60001aac:	20000e00 	.word	0x20000e00
	FLEXSPI2_IPCR0 = addr;
60001ab0:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001ab4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001ab8:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001aba:	4808      	ldr	r0, [pc, #32]	; (60001adc <configure_external_ram+0x380>)
	FLEXSPI2_IPCR0 = addr;
60001abc:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001ac0:	f8c1 20a4 	str.w	r2, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001ac4:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001ac8:	6943      	ldr	r3, [r0, #20]
60001aca:	07db      	lsls	r3, r3, #31
60001acc:	d5fc      	bpl.n	60001ac8 <configure_external_ram+0x36c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001ace:	2301      	movs	r3, #1
60001ad0:	2510      	movs	r5, #16
60001ad2:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
60001ad6:	6143      	str	r3, [r0, #20]
			external_psram_size = 16;
60001ad8:	e79c      	b.n	60001a14 <configure_external_ram+0x2b8>
60001ada:	bf00      	nop
60001adc:	402a4000 	.word	0x402a4000

60001ae0 <usb_pll_start>:
{
60001ae0:	b4f0      	push	{r4, r5, r6, r7}
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001ae2:	4a15      	ldr	r2, [pc, #84]	; (60001b38 <usb_pll_start+0x58>)
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001ae4:	2740      	movs	r7, #64	; 0x40
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001ae6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001aea:	f44f 5680 	mov.w	r6, #4096	; 0x1000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001aee:	f44f 5500 	mov.w	r5, #8192	; 0x2000
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
60001af2:	f44f 4440 	mov.w	r4, #49152	; 0xc000
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001af6:	f243 0042 	movw	r0, #12354	; 0x3042
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001afa:	6913      	ldr	r3, [r2, #16]
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001afc:	f013 0f02 	tst.w	r3, #2
60001b00:	d10e      	bne.n	60001b20 <usb_pll_start+0x40>
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
60001b02:	f413 5f00 	tst.w	r3, #8192	; 0x2000
60001b06:	d00f      	beq.n	60001b28 <usb_pll_start+0x48>
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
60001b08:	f413 5f80 	tst.w	r3, #4096	; 0x1000
60001b0c:	d00e      	beq.n	60001b2c <usb_pll_start+0x4c>
		if (!(n & CCM_ANALOG_PLL_USB1_LOCK)) {
60001b0e:	2b00      	cmp	r3, #0
60001b10:	daf3      	bge.n	60001afa <usb_pll_start+0x1a>
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
60001b12:	f413 3f80 	tst.w	r3, #65536	; 0x10000
60001b16:	d10b      	bne.n	60001b30 <usb_pll_start+0x50>
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
60001b18:	065b      	lsls	r3, r3, #25
60001b1a:	d50b      	bpl.n	60001b34 <usb_pll_start+0x54>
}
60001b1c:	bcf0      	pop	{r4, r5, r6, r7}
60001b1e:	4770      	bx	lr
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
60001b20:	6194      	str	r4, [r2, #24]
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
60001b22:	6151      	str	r1, [r2, #20]
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001b24:	6190      	str	r0, [r2, #24]
			continue;
60001b26:	e7e8      	b.n	60001afa <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001b28:	6155      	str	r5, [r2, #20]
			continue;
60001b2a:	e7e6      	b.n	60001afa <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001b2c:	6156      	str	r6, [r2, #20]
			continue;
60001b2e:	e7e4      	b.n	60001afa <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001b30:	6191      	str	r1, [r2, #24]
			continue;
60001b32:	e7e2      	b.n	60001afa <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001b34:	6157      	str	r7, [r2, #20]
			continue;
60001b36:	e7e0      	b.n	60001afa <usb_pll_start+0x1a>
60001b38:	400d8000 	.word	0x400d8000

60001b3c <tempmon_init>:
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b3c:	4a3f      	ldr	r2, [pc, #252]	; (60001c3c <tempmon_init+0x100>)

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001b3e:	2003      	movs	r0, #3
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
60001b40:	493f      	ldr	r1, [pc, #252]	; (60001c40 <tempmon_init+0x104>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001b42:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b46:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001b4a:	f04f 0c00 	mov.w	ip, #0
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b4e:	ed9f 6a3d 	vldr	s12, [pc, #244]	; 60001c44 <tempmon_init+0x108>
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b52:	f023 0301 	bic.w	r3, r3, #1
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b56:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 60001c48 <tempmon_init+0x10c>
{
60001b5a:	b430      	push	{r4, r5}
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001b60:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  calibrationData = HW_OCOTP_ANA1;
60001b64:	f8d1 10e0 	ldr.w	r1, [r1, #224]	; 0xe0
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001b68:	4d38      	ldr	r5, [pc, #224]	; (60001c4c <tempmon_init+0x110>)
60001b6a:	b2cb      	uxtb	r3, r1
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001b6c:	4c38      	ldr	r4, [pc, #224]	; (60001c50 <tempmon_init+0x114>)
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001b6e:	4839      	ldr	r0, [pc, #228]	; (60001c54 <tempmon_init+0x118>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001b70:	602b      	str	r3, [r5, #0]
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001b72:	ee07 3a90 	vmov	s15, r3
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001b76:	0d0b      	lsrs	r3, r1, #20
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001b78:	f3c1 210b 	ubfx	r1, r1, #8, #12
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001b7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001b80:	ee06 3a90 	vmov	s13, r3
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001b84:	ee07 1a10 	vmov	s14, r1
60001b88:	4b33      	ldr	r3, [pc, #204]	; (60001c58 <tempmon_init+0x11c>)
60001b8a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001b8e:	6021      	str	r1, [r4, #0]
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001b90:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001b94:	4931      	ldr	r1, [pc, #196]	; (60001c5c <tempmon_init+0x120>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b96:	ee37 6ac6 	vsub.f32	s12, s15, s12
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b9a:	ee37 5ac5 	vsub.f32	s10, s15, s10
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001b9e:	ee76 6ac7 	vsub.f32	s13, s13, s14
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001ba2:	ee77 7ae5 	vsub.f32	s15, s15, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001ba6:	ee26 6a26 	vmul.f32	s12, s12, s13
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001baa:	edc3 6a00 	vstr	s13, [r3]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bae:	ee25 5a26 	vmul.f32	s10, s10, s13
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001bb2:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bb6:	ee67 4aa6 	vmul.f32	s9, s15, s13
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bba:	edc0 7a00 	vstr	s15, [r0]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bbe:	eec6 5a27 	vdiv.f32	s11, s12, s15
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001bc2:	4827      	ldr	r0, [pc, #156]	; (60001c60 <tempmon_init+0x124>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bc4:	ee85 6a27 	vdiv.f32	s12, s10, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bc8:	eec4 6aa7 	vdiv.f32	s13, s9, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bcc:	ee75 5a87 	vadd.f32	s11, s11, s14
60001bd0:	eefc 5ae5 	vcvt.u32.f32	s11, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bd4:	ee36 6a07 	vadd.f32	s12, s12, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001bd8:	ee15 4a90 	vmov	r4, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bdc:	eebc 6ac6 	vcvt.u32.f32	s12, s12
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001be0:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001be4:	ee76 7a87 	vadd.f32	s15, s13, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001be8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001bec:	ee16 3a10 	vmov	r3, s12
60001bf0:	f8d2 4190 	ldr.w	r4, [r2, #400]	; 0x190
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001bf8:	ea01 4103 	and.w	r1, r1, r3, lsl #16
60001bfc:	4321      	orrs	r1, r4
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bfe:	ee17 3a90 	vmov	r3, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c02:	f8c2 1190 	str.w	r1, [r2, #400]	; 0x190
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001c06:	f3c3 030b 	ubfx	r3, r3, #0, #12
60001c0a:	f8d2 1190 	ldr.w	r1, [r2, #400]	; 0x190
60001c0e:	430b      	orrs	r3, r1
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
#else
extern void (* volatile _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
60001c10:	4914      	ldr	r1, [pc, #80]	; (60001c64 <tempmon_init+0x128>)
60001c12:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring
60001c16:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
60001c1a:	f043 0302 	orr.w	r3, r3, #2
60001c1e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
60001c22:	4b11      	ldr	r3, [pc, #68]	; (60001c68 <tempmon_init+0x12c>)
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001c24:	f880 c040 	strb.w	ip, [r0, #64]	; 0x40
60001c28:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140
  attachInterruptVector(IRQ_TEMPERATURE_PANIC, &Panic_Temp_isr);
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001c2c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
60001c30:	2201      	movs	r2, #1
}
60001c32:	bc30      	pop	{r4, r5}
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001c34:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
60001c38:	4770      	bx	lr
60001c3a:	bf00      	nop
60001c3c:	400d8100 	.word	0x400d8100
60001c40:	401f4400 	.word	0x401f4400
60001c44:	42aa0000 	.word	0x42aa0000
60001c48:	42b40000 	.word	0x42b40000
60001c4c:	20000e64 	.word	0x20000e64
60001c50:	20000e60 	.word	0x20000e60
60001c54:	20000e68 	.word	0x20000e68
60001c58:	20000e6c 	.word	0x20000e6c
60001c5c:	0fff0000 	.word	0x0fff0000
60001c60:	e000e400 	.word	0xe000e400
60001c64:	20000800 	.word	0x20000800
60001c68:	00000201 	.word	0x00000201

60001c6c <usb_init>:
FLASHMEM void usb_init(void)
{
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001c6c:	4b31      	ldr	r3, [pc, #196]	; (60001d34 <usb_init+0xc8>)
60001c6e:	f640 7261 	movw	r2, #3937	; 0xf61
{
60001c72:	b510      	push	{r4, lr}
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001c74:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
60001c78:	f240 4404 	movw	r4, #1028	; 0x404
	usb_init_serialnumber();
60001c7c:	f000 f8e0 	bl	60001e40 <__usb_init_serialnumber_veneer>
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001c80:	4a2d      	ldr	r2, [pc, #180]	; (60001d38 <usb_init+0xcc>)
	USB1_BURSTSIZE = 0x0404;
60001c82:	492e      	ldr	r1, [pc, #184]	; (60001d3c <usb_init+0xd0>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001c84:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001c88:	482d      	ldr	r0, [pc, #180]	; (60001d40 <usb_init+0xd4>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001c8a:	f043 0303 	orr.w	r3, r3, #3
60001c8e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001c92:	4b2c      	ldr	r3, [pc, #176]	; (60001d44 <usb_init+0xd8>)
	USB1_BURSTSIZE = 0x0404;
60001c94:	f8c1 4160 	str.w	r4, [r1, #352]	; 0x160
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001c98:	6802      	ldr	r2, [r0, #0]
60001c9a:	421a      	tst	r2, r3
60001c9c:	d103      	bne.n	60001ca6 <usb_init+0x3a>
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
60001c9e:	f8d1 31a8 	ldr.w	r3, [r1, #424]	; 0x1a8
60001ca2:	079a      	lsls	r2, r3, #30
60001ca4:	d01b      	beq.n	60001cde <usb_init+0x72>
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001ca6:	4a25      	ldr	r2, [pc, #148]	; (60001d3c <usb_init+0xd0>)
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
60001ca8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
60001cac:	4b24      	ldr	r3, [pc, #144]	; (60001d40 <usb_init+0xd4>)
60001cae:	6359      	str	r1, [r3, #52]	; 0x34
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001cb0:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001cb4:	f043 0302 	orr.w	r3, r3, #2
60001cb8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
60001cbc:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001cc0:	079b      	lsls	r3, r3, #30
60001cc2:	d4fb      	bmi.n	60001cbc <usb_init+0x50>
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001cc4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
60001cc8:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001ccc:	4b1c      	ldr	r3, [pc, #112]	; (60001d40 <usb_init+0xd4>)
60001cce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001cd2:	f8c1 028c 	str.w	r0, [r1, #652]	; 0x28c
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
60001cd6:	2019      	movs	r0, #25
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001cd8:	639a      	str	r2, [r3, #56]	; 0x38
		delay(25);
60001cda:	f000 f8ad 	bl	60001e38 <__delay_veneer>
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001cde:	4a18      	ldr	r2, [pc, #96]	; (60001d40 <usb_init+0xd4>)
60001ce0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001ce4:	4c15      	ldr	r4, [pc, #84]	; (60001d3c <usb_init+0xd0>)
	USBPHY1_PWD = 0;
60001ce6:	2100      	movs	r1, #0
	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001ce8:	6390      	str	r0, [r2, #56]	; 0x38
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001cea:	200a      	movs	r0, #10
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001cec:	4b16      	ldr	r3, [pc, #88]	; (60001d48 <usb_init+0xdc>)
	USBPHY1_PWD = 0;
60001cee:	6011      	str	r1, [r2, #0]
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001cf0:	f44f 7220 	mov.w	r2, #640	; 0x280
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001cf4:	f8c4 01a8 	str.w	r0, [r4, #424]	; 0x1a8
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001cf8:	4618      	mov	r0, r3
60001cfa:	f000 f891 	bl	60001e20 <__memset_veneer>
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
	endpoint_queue_head[1].config = (64 << 16);
60001cfe:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d02:	4603      	mov	r3, r0
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001d04:	f44f 0081 	mov.w	r0, #4227072	; 0x408000
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001d08:	f240 1143 	movw	r1, #323	; 0x143
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001d0c:	6018      	str	r0, [r3, #0]
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
60001d0e:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
	endpoint_queue_head[1].config = (64 << 16);
60001d12:	641a      	str	r2, [r3, #64]	; 0x40
60001d14:	4b0d      	ldr	r3, [pc, #52]	; (60001d4c <usb_init+0xe0>)
60001d16:	4a0e      	ldr	r2, [pc, #56]	; (60001d50 <usb_init+0xe4>)
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001d18:	f8c4 1148 	str.w	r1, [r4, #328]	; 0x148
60001d1c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &usb_isr;
	attachInterruptVector(IRQ_USB1, &usb_isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001d20:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
60001d24:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
60001d28:	2301      	movs	r3, #1
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001d2a:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
	USB1_USBCMD = USB_USBCMD_RS;
60001d2e:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
	//transfer_log_head = 0;
	//transfer_log_count = 0;
	//USB1_PORTSC1 |= USB_PORTSC1_PFSC; // force 12 Mbit/sec
}
60001d32:	bd10      	pop	{r4, pc}
60001d34:	400d8000 	.word	0x400d8000
60001d38:	400fc000 	.word	0x400fc000
60001d3c:	402e0000 	.word	0x402e0000
60001d40:	400d9000 	.word	0x400d9000
60001d44:	001e1c00 	.word	0x001e1c00
60001d48:	20000000 	.word	0x20000000
60001d4c:	20000800 	.word	0x20000800
60001d50:	000003e9 	.word	0x000003e9

60001d54 <_reboot_Teensyduino_>:


FLASHMEM void _reboot_Teensyduino_(void)
{
60001d54:	b508      	push	{r3, lr}
	if (!(HW_OCOTP_CFG5 & 0x02)) {
60001d56:	4b0e      	ldr	r3, [pc, #56]	; (60001d90 <_reboot_Teensyduino_+0x3c>)
60001d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
60001d5a:	079b      	lsls	r3, r3, #30
60001d5c:	d400      	bmi.n	60001d60 <_reboot_Teensyduino_+0xc>
		asm("bkpt #251"); // run bootloader
60001d5e:	befb      	bkpt	0x00fb
	} else {
		__disable_irq(); // secure mode NXP ROM reboot
60001d60:	b672      	cpsid	i
		USB1_USBCMD = 0;
60001d62:	4b0c      	ldr	r3, [pc, #48]	; (60001d94 <_reboot_Teensyduino_+0x40>)
60001d64:	2000      	movs	r0, #0
		IOMUXC_GPR_GPR16 = 0x00200003;
60001d66:	4a0c      	ldr	r2, [pc, #48]	; (60001d98 <_reboot_Teensyduino_+0x44>)
		USB1_USBCMD = 0;
60001d68:	f8c3 0140 	str.w	r0, [r3, #320]	; 0x140
		// TODO: wipe all RAM for security
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001d6c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001d70:	490a      	ldr	r1, [pc, #40]	; (60001d9c <_reboot_Teensyduino_+0x48>)
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001d72:	f5a3 235f 	sub.w	r3, r3, #913408	; 0xdf000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001d76:	6411      	str	r1, [r2, #64]	; 0x40
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001d78:	469d      	mov	sp, r3
		__asm__ volatile("dsb":::"memory");
60001d7a:	f3bf 8f4f 	dsb	sy
		volatile uint32_t * const p = (uint32_t *)0x20208000;
		*p = 0xEB120000;
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001d7e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
		*p = 0xEB120000;
60001d82:	4807      	ldr	r0, [pc, #28]	; (60001da0 <_reboot_Teensyduino_+0x4c>)
60001d84:	4a07      	ldr	r2, [pc, #28]	; (60001da4 <_reboot_Teensyduino_+0x50>)
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001d86:	69db      	ldr	r3, [r3, #28]
		*p = 0xEB120000;
60001d88:	6002      	str	r2, [r0, #0]
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001d8a:	689b      	ldr	r3, [r3, #8]
60001d8c:	4798      	blx	r3
	}
	__builtin_unreachable();
60001d8e:	bf00      	nop
60001d90:	401f4400 	.word	0x401f4400
60001d94:	402e0000 	.word	0x402e0000
60001d98:	400ac000 	.word	0x400ac000
60001d9c:	00200003 	.word	0x00200003
60001da0:	20208000 	.word	0x20208000
60001da4:	eb120000 	.word	0xeb120000

60001da8 <analog_init>:
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001da8:	4b10      	ldr	r3, [pc, #64]	; (60001dec <analog_init+0x44>)
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001daa:	20a0      	movs	r0, #160	; 0xa0
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001dac:	4a10      	ldr	r2, [pc, #64]	; (60001df0 <analog_init+0x48>)
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001dae:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001db0:	f441 3140 	orr.w	r1, r1, #196608	; 0x30000
{
60001db4:	b410      	push	{r4}
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001db6:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001db8:	f240 6437 	movw	r4, #1591	; 0x637
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
60001dbc:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001dbe:	f441 7140 	orr.w	r1, r1, #768	; 0x300
60001dc2:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001dc4:	6454      	str	r4, [r2, #68]	; 0x44
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001dc6:	6490      	str	r0, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) {
60001dc8:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001dca:	061b      	lsls	r3, r3, #24
60001dcc:	d4fc      	bmi.n	60001dc8 <analog_init+0x20>
		//yield();
	}
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001dce:	4a09      	ldr	r2, [pc, #36]	; (60001df4 <analog_init+0x4c>)
60001dd0:	f240 6137 	movw	r1, #1591	; 0x637
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001dd4:	23a0      	movs	r3, #160	; 0xa0
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001dd6:	6451      	str	r1, [r2, #68]	; 0x44
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001dd8:	6493      	str	r3, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) {
60001dda:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001ddc:	f013 0380 	ands.w	r3, r3, #128	; 0x80
60001de0:	d1fb      	bne.n	60001dda <analog_init+0x32>
		//yield();
	}
	calibrating = 0;
60001de2:	4a05      	ldr	r2, [pc, #20]	; (60001df8 <analog_init+0x50>)
60001de4:	7013      	strb	r3, [r2, #0]
}
60001de6:	f85d 4b04 	ldr.w	r4, [sp], #4
60001dea:	4770      	bx	lr
60001dec:	400fc000 	.word	0x400fc000
60001df0:	400c4000 	.word	0x400c4000
60001df4:	400c8000 	.word	0x400c8000
60001df8:	20000e9d 	.word	0x20000e9d

60001dfc <_init>:
60001dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
60001dfe:	bf00      	nop
60001e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
60001e02:	bc08      	pop	{r3}
60001e04:	469e      	mov	lr, r3
60001e06:	4770      	bx	lr

60001e08 <__main_veneer>:
60001e08:	f85f f000 	ldr.w	pc, [pc]	; 60001e0c <__main_veneer+0x4>
60001e0c:	00000071 	.word	0x00000071

60001e10 <__sm_set_pool_veneer>:
60001e10:	f85f f000 	ldr.w	pc, [pc]	; 60001e14 <__sm_set_pool_veneer+0x4>
60001e14:	000016c5 	.word	0x000016c5

60001e18 <____libc_init_array_veneer>:
60001e18:	f85f f000 	ldr.w	pc, [pc]	; 60001e1c <____libc_init_array_veneer+0x4>
60001e1c:	000017f9 	.word	0x000017f9

60001e20 <__memset_veneer>:
60001e20:	f85f f000 	ldr.w	pc, [pc]	; 60001e24 <__memset_veneer+0x4>
60001e24:	00001755 	.word	0x00001755

60001e28 <__pwm_init_veneer>:
60001e28:	f85f f000 	ldr.w	pc, [pc]	; 60001e2c <__pwm_init_veneer+0x4>
60001e2c:	0000155d 	.word	0x0000155d

60001e30 <__set_arm_clock_veneer>:
60001e30:	f85f f000 	ldr.w	pc, [pc]	; 60001e34 <__set_arm_clock_veneer+0x4>
60001e34:	00000fb1 	.word	0x00000fb1

60001e38 <__delay_veneer>:
60001e38:	f85f f000 	ldr.w	pc, [pc]	; 60001e3c <__delay_veneer+0x4>
60001e3c:	000012a1 	.word	0x000012a1

60001e40 <__usb_init_serialnumber_veneer>:
60001e40:	f85f f000 	ldr.w	pc, [pc]	; 60001e44 <__usb_init_serialnumber_veneer+0x4>
60001e44:	00000b55 	.word	0x00000b55

60001e48 <__frame_dummy_init_array_entry>:
60001e48:	00000045                                E...

Disassembly of section .text.itcm:

00000000 <_stext>:
	...

00000020 <register_tm_clones>:
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
                        return (void *)-1;
      20:	4805      	ldr	r0, [pc, #20]	; (38 <_teensy_model_identifier+0x13>)
      22:	4b06      	ldr	r3, [pc, #24]	; (3c <_teensy_model_identifier+0x17>)
                        errno = ENOMEM;
      24:	1a1b      	subs	r3, r3, r0
                }
                __brkval = prev + incr;
        }
        return prev;
}
      26:	0fd9      	lsrs	r1, r3, #31
      28:	eb01 01a3 	add.w	r1, r1, r3, asr #2
      2c:	1049      	asrs	r1, r1, #1
      2e:	d002      	beq.n	36 <_teensy_model_identifier+0x11>
      30:	4b03      	ldr	r3, [pc, #12]	; (40 <_teensy_model_identifier+0x1b>)
      32:	b103      	cbz	r3, 36 <_teensy_model_identifier+0x11>
	// set the SRTC
	SNVS_LPSRTCLR = t << 15;
	SNVS_LPSRTCMR = t >> 17;
	// start the SRTC
	SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
	while (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)); // wait
      34:	4718      	bx	r3
      36:	4770      	bx	lr
	// start the RTC and sync it to the SRTC
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
      38:	20000ac0 	.word	0x20000ac0
      3c:	20000ac0 	.word	0x20000ac0
}
      40:	00000000 	.word	0x00000000

00000044 <frame_dummy>:
      44:	b508      	push	{r3, lr}
      46:	4b05      	ldr	r3, [pc, #20]	; (5c <frame_dummy+0x18>)
		return 0;
	}

	if (!new_pool || !new_pool_size) {
		if (smalloc_verify_pool(spool)) {
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
      48:	b11b      	cbz	r3, 52 <frame_dummy+0xe>
      4a:	4905      	ldr	r1, [pc, #20]	; (60 <frame_dummy+0x1c>)
      4c:	4805      	ldr	r0, [pc, #20]	; (64 <frame_dummy+0x20>)
      4e:	f3af 8000 	nop.w
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
	return usec;
}
      52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	if (mult < 1 || mult > 3) return;
	uint32_t config = (packet_size << 16) | (mult << 30);
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
      56:	f7ff bfe3 	b.w	20 <register_tm_clones>
      5a:	bf00      	nop
      5c:	00000000 	.word	0x00000000
}
      60:	20000e10 	.word	0x20000e10
      64:	60005000 	.word	0x60005000

00000068 <setup>:
#include <IntervalTimer.h>
void setup() {}
      68:	4770      	bx	lr
      6a:	bf00      	nop

0000006c <loop>:
		while (!(ADC2_HS & ADC_HS_COCO0)) {
      6c:	4770      	bx	lr
      6e:	bf00      	nop

00000070 <main>:
 */

#include <Arduino.h>

extern "C" int main(void)
{
      70:	b508      	push	{r3, lr}
	}


#else
	// Arduino's main() function just calls setup() and loop()....
	setup();
      72:	f7ff fff9 	bl	68 <setup>
	while (1) {
		loop();
      76:	f7ff fff9 	bl	6c <loop>
		yield();
      7a:	f000 feed 	bl	e58 <yield>
	while (1) {
      7e:	e7fa      	b.n	76 <main+0x6>

00000080 <unused_interrupt_vector>:
}
      80:	b672      	cpsid	i
      82:	f3ef 8305 	mrs	r3, IPSR
      86:	4c4f      	ldr	r4, [pc, #316]	; (1c4 <unused_interrupt_vector+0x144>)
      88:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
{
	MillisTimer *timer = listActive;
	while (timer) {
		if (timer->_ms > 0) {
			timer->_ms--;
			break;
      8c:	f3ef 8208 	mrs	r2, MSP
      90:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
	}
	//printf(" div=%lu, scale=%lu\n", newdiv, prescale);
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(mask);
	p->SM[submodule].CTRL = FLEXPWM_SMCTRL_FULL | FLEXPWM_SMCTRL_PRSC(prescale);
	p->SM[submodule].VAL1 = newdiv - 1;
	p->SM[submodule].VAL0 = (p->SM[submodule].VAL0 * newdiv) / olddiv;
      94:	4e4c      	ldr	r6, [pc, #304]	; (1c8 <unused_interrupt_vector+0x148>)
      96:	4d4d      	ldr	r5, [pc, #308]	; (1cc <unused_interrupt_vector+0x14c>)
      98:	f8d3 0d28 	ldr.w	r0, [r3, #3368]	; 0xd28
      9c:	f8d3 1d2c 	ldr.w	r1, [r3, #3372]	; 0xd2c
      a0:	e9c4 0122 	strd	r0, r1, [r4, #136]	; 0x88
	p->SM[submodule].VAL3 = (p->SM[submodule].VAL3 * newdiv) / olddiv;
      a4:	f8d3 1d34 	ldr.w	r1, [r3, #3380]	; 0xd34
      a8:	f8d3 3d38 	ldr.w	r3, [r3, #3384]	; 0xd38
      ac:	e9c4 1324 	strd	r1, r3, [r4, #144]	; 0x90
      b0:	6993      	ldr	r3, [r2, #24]
	p->SM[submodule].VAL5 = (p->SM[submodule].VAL5 * newdiv) / olddiv;
      b2:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      b6:	69d3      	ldr	r3, [r2, #28]
      b8:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
      bc:	f000 f8a2 	bl	204 <tempmonGetTemp>
      c0:	ed84 0a28 	vstr	s0, [r4, #160]	; 0xa0
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(mask);
      c4:	f001 fac4 	bl	1650 <rtc_get>
      c8:	210b      	movs	r1, #11
      ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
      ce:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
	while (newdiv > 65535 && prescale < 7) {
      d2:	460b      	mov	r3, r1
      d4:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
      d8:	493d      	ldr	r1, [pc, #244]	; (1d0 <unused_interrupt_vector+0x150>)
      da:	1d30      	adds	r0, r6, #4
		crc ^= *p++;
      dc:	405a      	eors	r2, r3
      de:	2420      	movs	r4, #32
		for (i=0; i < 32; i++) crc = (crc >> 1) ^ (crc & 1)*0xEDB88320;
      e0:	f002 0301 	and.w	r3, r2, #1
      e4:	3c01      	subs	r4, #1
      e6:	fb01 f303 	mul.w	r3, r1, r3
      ea:	ea83 0252 	eor.w	r2, r3, r2, lsr #1
      ee:	d1f7      	bne.n	e0 <unused_interrupt_vector+0x60>
	while (p < end) {
      f0:	42a8      	cmp	r0, r5
      f2:	d002      	beq.n	fa <unused_interrupt_vector+0x7a>
		crc ^= *p++;
      f4:	6873      	ldr	r3, [r6, #4]
      f6:	4606      	mov	r6, r0
      f8:	e7ef      	b.n	da <unused_interrupt_vector+0x5a>
	info->crc = crc;
      fa:	4b32      	ldr	r3, [pc, #200]	; (1c4 <unused_interrupt_vector+0x144>)
      fc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
     100:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
     104:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     108:	492f      	ldr	r1, [pc, #188]	; (1c8 <unused_interrupt_vector+0x148>)
     10a:	4a32      	ldr	r2, [pc, #200]	; (1d4 <unused_interrupt_vector+0x154>)
     10c:	f8c3 1f70 	str.w	r1, [r3, #3952]	; 0xf70
     110:	f8c3 2f70 	str.w	r2, [r3, #3952]	; 0xf70
		location += 32;
	} while (location < end_addr);
	asm("dsb");
     114:	f3bf 8f4f 	dsb	sy
	asm("isb");
     118:	f3bf 8f6f 	isb	sy
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     11c:	4a2e      	ldr	r2, [pc, #184]	; (1d8 <unused_interrupt_vector+0x158>)
	PIT_MCR = PIT_MCR_MDIS;
     11e:	2502      	movs	r5, #2
     120:	482e      	ldr	r0, [pc, #184]	; (1dc <unused_interrupt_vector+0x15c>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     122:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     124:	492e      	ldr	r1, [pc, #184]	; (1e0 <unused_interrupt_vector+0x160>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     126:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
     12a:	66d3      	str	r3, [r2, #108]	; 0x6c
	PIT_MCR = PIT_MCR_MDIS;
     12c:	6005      	str	r5, [r0, #0]
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
     12e:	69d3      	ldr	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     130:	482c      	ldr	r0, [pc, #176]	; (1e4 <unused_interrupt_vector+0x164>)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
     132:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     13a:	61d3      	str	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     13c:	680b      	ldr	r3, [r1, #0]
     13e:	4283      	cmp	r3, r0
     140:	d83d      	bhi.n	1be <unused_interrupt_vector+0x13e>
	PIT_MCR = 0;
     142:	4d26      	ldr	r5, [pc, #152]	; (1dc <unused_interrupt_vector+0x15c>)
     144:	2100      	movs	r1, #0
	NVIC_ICER0 = 0xFFFFFFFF;
     146:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     14a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	PIT_MCR = 0;
     14e:	6029      	str	r1, [r5, #0]
	PIT_TCTRL0 = PIT_TCTRL_TEN;
     150:	2601      	movs	r6, #1
	PIT_TCTRL0 = 0;
     152:	f8c5 1108 	str.w	r1, [r5, #264]	; 0x108
	PIT_LDVAL0 = 2400000; // 2400000 = 100ms
     156:	4924      	ldr	r1, [pc, #144]	; (1e8 <unused_interrupt_vector+0x168>)
     158:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
	PIT_TCTRL0 = PIT_TCTRL_TEN;
     15c:	f8c5 6108 	str.w	r6, [r5, #264]	; 0x108
	NVIC_ICER0 = 0xFFFFFFFF;
     160:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ICER1 = 0xFFFFFFFF;
     164:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	NVIC_ICER2 = 0xFFFFFFFF;
     168:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	NVIC_ICER3 = 0xFFFFFFFF;
     16c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	NVIC_ICER4 = 0xFFFFFFFF;
     170:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	count = 0;
     174:	e001      	b.n	17a <unused_interrupt_vector+0xfa>
		usb_isr();
     176:	f000 f937 	bl	3e8 <usb_isr>
		if (PIT_TFLG0) {
     17a:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
     17e:	2b00      	cmp	r3, #0
     180:	d0f9      	beq.n	176 <unused_interrupt_vector+0xf6>
			if (++count >= 80) break;  // reboot after 8 seconds
     182:	3401      	adds	r4, #1
			PIT_TFLG0 = 1;
     184:	f8c5 610c 	str.w	r6, [r5, #268]	; 0x10c
			if (++count >= 80) break;  // reboot after 8 seconds
     188:	2c4f      	cmp	r4, #79	; 0x4f
     18a:	d9f4      	bls.n	176 <unused_interrupt_vector+0xf6>
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     18c:	4b17      	ldr	r3, [pc, #92]	; (1ec <unused_interrupt_vector+0x16c>)
	USB1_USBCMD = USB_USBCMD_RST;
     18e:	2002      	movs	r0, #2
     190:	4917      	ldr	r1, [pc, #92]	; (1f0 <unused_interrupt_vector+0x170>)
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     192:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
	USB1_USBCMD = USB_USBCMD_RST;
     196:	f8c1 0140 	str.w	r0, [r1, #320]	; 0x140
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     19a:	635a      	str	r2, [r3, #52]	; 0x34
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     19c:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
     1a0:	b93b      	cbnz	r3, 1b2 <unused_interrupt_vector+0x132>
	SRC_GPR5 = 0x0BAD00F1;
     1a2:	4814      	ldr	r0, [pc, #80]	; (1f4 <unused_interrupt_vector+0x174>)
     1a4:	4914      	ldr	r1, [pc, #80]	; (1f8 <unused_interrupt_vector+0x178>)
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     1a6:	4a0d      	ldr	r2, [pc, #52]	; (1dc <unused_interrupt_vector+0x15c>)
	SRC_GPR5 = 0x0BAD00F1;
     1a8:	6301      	str	r1, [r0, #48]	; 0x30
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     1aa:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
     1ae:	2b00      	cmp	r3, #0
     1b0:	d0fa      	beq.n	1a8 <unused_interrupt_vector+0x128>
	SCB_AIRCR = 0x05FA0004;
     1b2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     1b6:	4a11      	ldr	r2, [pc, #68]	; (1fc <unused_interrupt_vector+0x17c>)
     1b8:	f8c3 2d0c 	str.w	r2, [r3, #3340]	; 0xd0c
	while (1) ;
     1bc:	e7fe      	b.n	1bc <unused_interrupt_vector+0x13c>
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     1be:	f000 fef7 	bl	fb0 <set_arm_clock>
     1c2:	e7be      	b.n	142 <unused_interrupt_vector+0xc2>
     1c4:	2027ff00 	.word	0x2027ff00
     1c8:	2027ff80 	.word	0x2027ff80
     1cc:	2027ffa8 	.word	0x2027ffa8
     1d0:	edb88320 	.word	0xedb88320
     1d4:	2027ffa0 	.word	0x2027ffa0
     1d8:	400fc000 	.word	0x400fc000
     1dc:	40084000 	.word	0x40084000
     1e0:	2000042c 	.word	0x2000042c
     1e4:	0bcd3d80 	.word	0x0bcd3d80
     1e8:	00249f00 	.word	0x00249f00
     1ec:	400d9000 	.word	0x400d9000
     1f0:	402e0000 	.word	0x402e0000
     1f4:	400f8000 	.word	0x400f8000
     1f8:	0bad00f1 	.word	0x0bad00f1
     1fc:	05fa0004 	.word	0x05fa0004

00000200 <Panic_Temp_isr>:
  unused_interrupt_vector();
     200:	f7ff bf3e 	b.w	80 <unused_interrupt_vector>

00000204 <tempmonGetTemp>:
float tempmonGetTemp(void)
{
    uint32_t nmeas;
    float tmeas;

    while (!(TEMPMON_TEMPSENSE0 & 0x4U))
     204:	4a12      	ldr	r2, [pc, #72]	; (250 <tempmonGetTemp+0x4c>)
     206:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
     20a:	075b      	lsls	r3, r3, #29
     20c:	d5fb      	bpl.n	206 <tempmonGetTemp+0x2>
    {
    }

    /* ready to read temperature code value */
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
     20e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    /* Calculate temperature */
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
     212:	4810      	ldr	r0, [pc, #64]	; (254 <tempmonGetTemp+0x50>)
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
     214:	f3c3 230b 	ubfx	r3, r3, #8, #12
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
     218:	490f      	ldr	r1, [pc, #60]	; (258 <tempmonGetTemp+0x54>)
     21a:	ed90 7a00 	vldr	s14, [r0]
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
     21e:	ee07 3a90 	vmov	s15, r3
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
     222:	ed91 6a00 	vldr	s12, [r1]
     226:	eeb8 7a47 	vcvt.f32.u32	s14, s14
     22a:	4a0c      	ldr	r2, [pc, #48]	; (25c <tempmonGetTemp+0x58>)
     22c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
     230:	4b0b      	ldr	r3, [pc, #44]	; (260 <tempmonGetTemp+0x5c>)
     232:	edd2 6a00 	vldr	s13, [r2]
     236:	ee77 7ac7 	vsub.f32	s15, s15, s14
     23a:	ed93 7a00 	vldr	s14, [r3]
     23e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
     242:	ee67 7a86 	vmul.f32	s15, s15, s12
     246:	ee87 0aa6 	vdiv.f32	s0, s15, s13

    return tmeas;
}
     24a:	ee37 0a40 	vsub.f32	s0, s14, s0
     24e:	4770      	bx	lr
     250:	400d8100 	.word	0x400d8100
     254:	20000e60 	.word	0x20000e60
     258:	20000e68 	.word	0x20000e68
     25c:	20000e6c 	.word	0x20000e6c
     260:	20000e64 	.word	0x20000e64

00000264 <schedule_transfer>:
{
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
     264:	6b83      	ldr	r3, [r0, #56]	; 0x38
{
     266:	b4f0      	push	{r4, r5, r6, r7}
	if (endpoint->callback_function) {
     268:	b11b      	cbz	r3, 272 <schedule_transfer+0xe>
		transfer->status |= (1<<15);
     26a:	6853      	ldr	r3, [r2, #4]
     26c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
     270:	6053      	str	r3, [r2, #4]
	}
	__disable_irq();
     272:	b672      	cpsid	i
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
     274:	6b44      	ldr	r4, [r0, #52]	; 0x34
	if (last) {
     276:	b33c      	cbz	r4, 2c8 <schedule_transfer+0x64>
		last->next = (uint32_t)transfer;
		if (USB1_ENDPTPRIME & epmask) goto end;
     278:	4b1a      	ldr	r3, [pc, #104]	; (2e4 <schedule_transfer+0x80>)
		last->next = (uint32_t)transfer;
     27a:	6022      	str	r2, [r4, #0]
		if (USB1_ENDPTPRIME & epmask) goto end;
     27c:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
     280:	420c      	tst	r4, r1
     282:	d11d      	bne.n	2c0 <schedule_transfer+0x5c>
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
     284:	4e18      	ldr	r6, [pc, #96]	; (2e8 <schedule_transfer+0x84>)
     286:	6877      	ldr	r7, [r6, #4]
     288:	e004      	b.n	294 <schedule_transfer+0x30>
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
			status = USB1_ENDPTSTATUS;
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
     28a:	6874      	ldr	r4, [r6, #4]
     28c:	1be4      	subs	r4, r4, r7
     28e:	f5b4 6f16 	cmp.w	r4, #2400	; 0x960
     292:	d20b      	bcs.n	2ac <schedule_transfer+0x48>
			USB1_USBCMD |= USB_USBCMD_ATDTW;
     294:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
     298:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
     29c:	f8c3 4140 	str.w	r4, [r3, #320]	; 0x140
			status = USB1_ENDPTSTATUS;
     2a0:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
     2a4:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
     2a8:	0464      	lsls	r4, r4, #17
     2aa:	d5ee      	bpl.n	28a <schedule_transfer+0x26>
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
     2ac:	400d      	ands	r5, r1
     2ae:	d107      	bne.n	2c0 <schedule_transfer+0x5c>
		//ret |= 0x02;
		endpoint->next = (uint32_t)transfer;
		endpoint->status = 0;
		USB1_ENDPTPRIME |= epmask;
     2b0:	4c0c      	ldr	r4, [pc, #48]	; (2e4 <schedule_transfer+0x80>)
		endpoint->status = 0;
     2b2:	e9c0 2502 	strd	r2, r5, [r0, #8]
		USB1_ENDPTPRIME |= epmask;
     2b6:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     2ba:	430b      	orrs	r3, r1
     2bc:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint->next = (uint32_t)transfer;
	endpoint->status = 0;
	USB1_ENDPTPRIME |= epmask;
	endpoint->first_transfer = transfer;
end:
	endpoint->last_transfer = transfer;
     2c0:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
     2c2:	b662      	cpsie	i
	//digitalWriteFast(2, LOW);
	//digitalWriteFast(1, LOW);
	//if (transfer_log_head > LOG_SIZE) transfer_log_head = 0;
	//transfer_log[transfer_log_head++] = ret;
	//transfer_log_count++;
}
     2c4:	bcf0      	pop	{r4, r5, r6, r7}
     2c6:	4770      	bx	lr
	USB1_ENDPTPRIME |= epmask;
     2c8:	4d06      	ldr	r5, [pc, #24]	; (2e4 <schedule_transfer+0x80>)
	endpoint->status = 0;
     2ca:	e9c0 2402 	strd	r2, r4, [r0, #8]
	USB1_ENDPTPRIME |= epmask;
     2ce:	f8d5 31b0 	ldr.w	r3, [r5, #432]	; 0x1b0
     2d2:	430b      	orrs	r3, r1
     2d4:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint->first_transfer = transfer;
     2d8:	6302      	str	r2, [r0, #48]	; 0x30
	endpoint->last_transfer = transfer;
     2da:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
     2dc:	b662      	cpsie	i
}
     2de:	bcf0      	pop	{r4, r5, r6, r7}
     2e0:	4770      	bx	lr
     2e2:	bf00      	nop
     2e4:	402e0000 	.word	0x402e0000
     2e8:	e0001000 	.word	0xe0001000

000002ec <run_callbacks>:
	void (*callback_function)(transfer_t *completed_transfer);
	uint32_t unused1;
};*/

static void run_callbacks(endpoint_t *ep)
{
     2ec:	b570      	push	{r4, r5, r6, lr}
	//printf("run_callbacks\n");
	transfer_t *first = ep->first_transfer;
     2ee:	6b05      	ldr	r5, [r0, #48]	; 0x30
	if (first == NULL) return;
     2f0:	b19d      	cbz	r5, 31a <run_callbacks+0x2e>
     2f2:	4606      	mov	r6, r0
     2f4:	462a      	mov	r2, r5

	// count how many transfers are completed, then remove them from the endpoint's list
	uint32_t count = 0;
     2f6:	2400      	movs	r4, #0
     2f8:	e003      	b.n	302 <run_callbacks+0x16>
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
		t = (transfer_t *)t->next;
     2fa:	6812      	ldr	r2, [r2, #0]
		count++;
     2fc:	3401      	adds	r4, #1
		if ((uint32_t)t == 1) {
     2fe:	2a01      	cmp	r2, #1
     300:	d00c      	beq.n	31c <run_callbacks+0x30>
		if (t->status & (1<<7)) {
     302:	6853      	ldr	r3, [r2, #4]
     304:	f013 0380 	ands.w	r3, r3, #128	; 0x80
     308:	d0f7      	beq.n	2fa <run_callbacks+0xe>
			ep->first_transfer = t;
     30a:	6332      	str	r2, [r6, #48]	; 0x30
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
     30c:	b12c      	cbz	r4, 31a <run_callbacks+0x2e>
		transfer_t *next = (transfer_t *)first->next;
     30e:	4628      	mov	r0, r5
		ep->callback_function(first);
     310:	6bb3      	ldr	r3, [r6, #56]	; 0x38
		transfer_t *next = (transfer_t *)first->next;
     312:	682d      	ldr	r5, [r5, #0]
		ep->callback_function(first);
     314:	4798      	blx	r3
	while (count) {
     316:	3c01      	subs	r4, #1
     318:	d1f9      	bne.n	30e <run_callbacks+0x22>
		first = next;
		count--;
	}
}
     31a:	bd70      	pop	{r4, r5, r6, pc}
			ep->last_transfer = NULL;
     31c:	e9c6 330c 	strd	r3, r3, [r6, #48]	; 0x30
			break;
     320:	e7f4      	b.n	30c <run_callbacks+0x20>
				awidth--;
			}
		}
		if (copysignf(1.0f, val)<0) *buf++ = '-';
		if (DTOA_UPPER) {
			*buf++ = 'N';  *buf++ = 'A';  *buf++ = 'N';
     322:	bf00      	nop

00000324 <endpoint0_transmit.constprop.0>:
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
     324:	b430      	push	{r4, r5}
	if (len > 0) {
     326:	b9d9      	cbnz	r1, 360 <endpoint0_transmit.constprop.0+0x3c>
     328:	4c1f      	ldr	r4, [pc, #124]	; (3a8 <endpoint0_transmit.constprop.0+0x84>)
	endpoint0_transfer_ack.next = 1;
     32a:	4b20      	ldr	r3, [pc, #128]	; (3ac <endpoint0_transmit.constprop.0+0x88>)
	endpoint0_transfer_ack.pointer0 = 0;
     32c:	2100      	movs	r1, #0
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     32e:	4a20      	ldr	r2, [pc, #128]	; (3b0 <endpoint0_transmit.constprop.0+0x8c>)
	endpoint0_transfer_ack.next = 1;
     330:	2501      	movs	r5, #1
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     332:	f04f 1001 	mov.w	r0, #65537	; 0x10001
	endpoint0_transfer_ack.pointer0 = 0;
     336:	6099      	str	r1, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     338:	601d      	str	r5, [r3, #0]
	endpoint_queue_head[0].status = 0;
     33a:	e9c4 3102 	strd	r3, r1, [r4, #8]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     33e:	2480      	movs	r4, #128	; 0x80
     340:	605c      	str	r4, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     342:	f8c2 01bc 	str.w	r0, [r2, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
     346:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
     34a:	481a      	ldr	r0, [pc, #104]	; (3b4 <endpoint0_transmit.constprop.0+0x90>)
	USB1_ENDPTPRIME |= (1<<0);
     34c:	432b      	orrs	r3, r5
     34e:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
     352:	6001      	str	r1, [r0, #0]
	while (USB1_ENDPTPRIME) ;
     354:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
     358:	2b00      	cmp	r3, #0
     35a:	d1fb      	bne.n	354 <endpoint0_transmit.constprop.0+0x30>
}
     35c:	bc30      	pop	{r4, r5}
     35e:	4770      	bx	lr
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     360:	0409      	lsls	r1, r1, #16
		endpoint0_transfer_data.next = 1;
     362:	4b15      	ldr	r3, [pc, #84]	; (3b8 <endpoint0_transmit.constprop.0+0x94>)
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
     364:	4c10      	ldr	r4, [pc, #64]	; (3a8 <endpoint0_transmit.constprop.0+0x84>)
		endpoint0_transfer_data.next = 1;
     366:	2501      	movs	r5, #1
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     368:	f041 0180 	orr.w	r1, r1, #128	; 0x80
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
     36c:	6098      	str	r0, [r3, #8]
		USB1_ENDPTPRIME |= (1<<16);
     36e:	4a10      	ldr	r2, [pc, #64]	; (3b0 <endpoint0_transmit.constprop.0+0x8c>)
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     370:	6059      	str	r1, [r3, #4]
		endpoint0_transfer_data.pointer1 = addr + 4096;
     372:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
		endpoint0_transfer_data.next = 1;
     376:	601d      	str	r5, [r3, #0]
		endpoint0_transfer_data.pointer1 = addr + 4096;
     378:	60d9      	str	r1, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
     37a:	f500 5100 	add.w	r1, r0, #8192	; 0x2000
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
     37e:	64a3      	str	r3, [r4, #72]	; 0x48
		endpoint0_transfer_data.pointer2 = addr + 8192;
     380:	6119      	str	r1, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
     382:	f500 5140 	add.w	r1, r0, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
     386:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
		endpoint0_transfer_data.pointer3 = addr + 12288;
     38a:	6159      	str	r1, [r3, #20]
		endpoint_queue_head[1].status = 0;
     38c:	2100      	movs	r1, #0
		endpoint0_transfer_data.pointer4 = addr + 16384;
     38e:	6198      	str	r0, [r3, #24]
		endpoint_queue_head[1].status = 0;
     390:	64e1      	str	r1, [r4, #76]	; 0x4c
		USB1_ENDPTPRIME |= (1<<16);
     392:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
     396:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     39a:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
		while (USB1_ENDPTPRIME) ;
     39e:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
     3a2:	2b00      	cmp	r3, #0
     3a4:	d1fb      	bne.n	39e <endpoint0_transmit.constprop.0+0x7a>
     3a6:	e7c0      	b.n	32a <endpoint0_transmit.constprop.0+0x6>
     3a8:	20000000 	.word	0x20000000
     3ac:	20000ac0 	.word	0x20000ac0
     3b0:	402e0000 	.word	0x402e0000
     3b4:	20000df8 	.word	0x20000df8
     3b8:	20000ae0 	.word	0x20000ae0

000003bc <usb_stop_sof_interrupts>:
	sof_usage &= ~(1 << interface);
     3bc:	4908      	ldr	r1, [pc, #32]	; (3e0 <usb_stop_sof_interrupts+0x24>)
     3be:	2201      	movs	r2, #1
     3c0:	780b      	ldrb	r3, [r1, #0]
     3c2:	fa02 f000 	lsl.w	r0, r2, r0
     3c6:	ea23 0000 	bic.w	r0, r3, r0
     3ca:	7008      	strb	r0, [r1, #0]
	if (sof_usage == 0) {
     3cc:	b930      	cbnz	r0, 3dc <usb_stop_sof_interrupts+0x20>
		USB1_USBINTR &= ~USB_USBINTR_SRE;
     3ce:	4a05      	ldr	r2, [pc, #20]	; (3e4 <usb_stop_sof_interrupts+0x28>)
     3d0:	f8d2 3148 	ldr.w	r3, [r2, #328]	; 0x148
     3d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
     3d8:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
}
     3dc:	4770      	bx	lr
     3de:	bf00      	nop
     3e0:	20000ea1 	.word	0x20000ea1
     3e4:	402e0000 	.word	0x402e0000

000003e8 <usb_isr>:
{
     3e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t status = USB1_USBSTS;
     3ec:	4c97      	ldr	r4, [pc, #604]	; (64c <usb_isr+0x264>)
{
     3ee:	b083      	sub	sp, #12
	uint32_t status = USB1_USBSTS;
     3f0:	f8d4 7144 	ldr.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
     3f4:	07fb      	lsls	r3, r7, #31
	USB1_USBSTS = status;
     3f6:	f8c4 7144 	str.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
     3fa:	d553      	bpl.n	4a4 <usb_isr+0xbc>
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
     3fc:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
     400:	2a00      	cmp	r2, #0
     402:	d04a      	beq.n	49a <usb_isr+0xb2>
     404:	4e92      	ldr	r6, [pc, #584]	; (650 <usb_isr+0x268>)
     406:	f8df a260 	ldr.w	sl, [pc, #608]	; 668 <usb_isr+0x280>
		uint32_t addr = (uint32_t)data;
     40a:	f8df 9274 	ldr.w	r9, [pc, #628]	; 680 <usb_isr+0x298>
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
     40e:	f8df b274 	ldr.w	fp, [pc, #628]	; 684 <usb_isr+0x29c>
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
     412:	f8df 8274 	ldr.w	r8, [pc, #628]	; 688 <usb_isr+0x2a0>
			USB1_ENDPTSETUPSTAT = setupstatus;
     416:	f8c4 21ac 	str.w	r2, [r4, #428]	; 0x1ac
				s.word2 = endpoint_queue_head[0].setup1;
     41a:	e9d6 200a 	ldrd	r2, r0, [r6, #40]	; 0x28
				USB1_USBCMD |= USB_USBCMD_SUTW;
     41e:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
     422:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     426:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
     42a:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
     42e:	049d      	lsls	r5, r3, #18
     430:	d5f5      	bpl.n	41e <usb_isr+0x36>
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
     432:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
     436:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
     43a:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
     43e:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     442:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
     446:	f8d4 51b4 	ldr.w	r5, [r4, #436]	; 0x1b4
     44a:	f015 1501 	ands.w	r5, r5, #65537	; 0x10001
     44e:	d1fa      	bne.n	446 <usb_isr+0x5e>
			endpoint0_notify_mask = 0;
     450:	b293      	uxth	r3, r2
	setup.bothwords = setupdata;
     452:	4684      	mov	ip, r0
			endpoint0_notify_mask = 0;
     454:	f8ca 5000 	str.w	r5, [sl]
	switch (setup.wRequestAndType) {
     458:	f5b3 6f08 	cmp.w	r3, #2176	; 0x880
     45c:	f000 81cf 	beq.w	7fe <usb_isr+0x416>
     460:	f200 80db 	bhi.w	61a <usb_isr+0x232>
     464:	f240 3102 	movw	r1, #770	; 0x302
     468:	428b      	cmp	r3, r1
     46a:	f000 81e7 	beq.w	83c <usb_isr+0x454>
     46e:	f200 809a 	bhi.w	5a6 <usb_isr+0x1be>
     472:	2b82      	cmp	r3, #130	; 0x82
     474:	f000 81cb 	beq.w	80e <usb_isr+0x426>
     478:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
     47c:	f040 808a 	bne.w	594 <usb_isr+0x1ac>
		if (endpoint > 7) break;
     480:	f010 0f78 	tst.w	r0, #120	; 0x78
     484:	b283      	uxth	r3, r0
     486:	f000 8203 	beq.w	890 <usb_isr+0x4a8>
	USB1_ENDPTCTRL0 = 0x000010001; // stall
     48a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     48e:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
     492:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
     496:	2a00      	cmp	r2, #0
     498:	d1bd      	bne.n	416 <usb_isr+0x2e>
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
     49a:	4a6c      	ldr	r2, [pc, #432]	; (64c <usb_isr+0x264>)
     49c:	f8d2 31bc 	ldr.w	r3, [r2, #444]	; 0x1bc
		if (completestatus) {
     4a0:	2b00      	cmp	r3, #0
     4a2:	d142      	bne.n	52a <usb_isr+0x142>
	if (status & USB_USBSTS_URI) { // page 3164
     4a4:	067e      	lsls	r6, r7, #25
     4a6:	d516      	bpl.n	4d6 <usb_isr+0xee>
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
     4a8:	4b68      	ldr	r3, [pc, #416]	; (64c <usb_isr+0x264>)
     4aa:	f8d3 21ac 	ldr.w	r2, [r3, #428]	; 0x1ac
     4ae:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
     4b2:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
     4b6:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
     4ba:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
     4be:	2c00      	cmp	r4, #0
     4c0:	d1fb      	bne.n	4ba <usb_isr+0xd2>
		USB1_ENDPTFLUSH = 0xFFFFFFFF;  // Cancel all endpoint primed status
     4c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     4c6:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
		if ((USB1_PORTSC1 & USB_PORTSC1_PR)) {
     4ca:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
		usb_serial_reset();
     4ce:	f000 fc3f 	bl	d50 <usb_serial_reset>
		endpointN_notify_mask = 0;
     4d2:	4b60      	ldr	r3, [pc, #384]	; (654 <usb_isr+0x26c>)
     4d4:	601c      	str	r4, [r3, #0]
	if (status & USB_USBSTS_TI0) {
     4d6:	01fc      	lsls	r4, r7, #7
     4d8:	d503      	bpl.n	4e2 <usb_isr+0xfa>
		if (usb_timer0_callback != NULL) usb_timer0_callback();
     4da:	4b5f      	ldr	r3, [pc, #380]	; (658 <usb_isr+0x270>)
     4dc:	681b      	ldr	r3, [r3, #0]
     4de:	b103      	cbz	r3, 4e2 <usb_isr+0xfa>
     4e0:	4798      	blx	r3
	if (status & USB_USBSTS_TI1) {
     4e2:	01b8      	lsls	r0, r7, #6
     4e4:	d503      	bpl.n	4ee <usb_isr+0x106>
		if (usb_timer1_callback != NULL) usb_timer1_callback();
     4e6:	4b5d      	ldr	r3, [pc, #372]	; (65c <usb_isr+0x274>)
     4e8:	681b      	ldr	r3, [r3, #0]
     4ea:	b103      	cbz	r3, 4ee <usb_isr+0x106>
     4ec:	4798      	blx	r3
	if (status & USB_USBSTS_PCI) {
     4ee:	0779      	lsls	r1, r7, #29
     4f0:	d508      	bpl.n	504 <usb_isr+0x11c>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
     4f2:	4b56      	ldr	r3, [pc, #344]	; (64c <usb_isr+0x264>)
     4f4:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
     4f8:	f413 7300 	ands.w	r3, r3, #512	; 0x200
     4fc:	d047      	beq.n	58e <usb_isr+0x1a6>
			usb_high_speed = 1;
     4fe:	4b58      	ldr	r3, [pc, #352]	; (660 <usb_isr+0x278>)
     500:	2201      	movs	r2, #1
     502:	701a      	strb	r2, [r3, #0]
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
     504:	4b51      	ldr	r3, [pc, #324]	; (64c <usb_isr+0x264>)
     506:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
     50a:	061a      	lsls	r2, r3, #24
     50c:	d50a      	bpl.n	524 <usb_isr+0x13c>
     50e:	063b      	lsls	r3, r7, #24
     510:	d508      	bpl.n	524 <usb_isr+0x13c>
		if (usb_reboot_timer) {
     512:	4a54      	ldr	r2, [pc, #336]	; (664 <usb_isr+0x27c>)
     514:	7813      	ldrb	r3, [r2, #0]
     516:	b12b      	cbz	r3, 524 <usb_isr+0x13c>
			if (--usb_reboot_timer == 0) {
     518:	3b01      	subs	r3, #1
     51a:	b2db      	uxtb	r3, r3
     51c:	7013      	strb	r3, [r2, #0]
     51e:	2b00      	cmp	r3, #0
     520:	f000 8272 	beq.w	a08 <usb_isr+0x620>
}
     524:	b003      	add	sp, #12
     526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (completestatus & endpoint0_notify_mask) {
     52a:	494f      	ldr	r1, [pc, #316]	; (668 <usb_isr+0x280>)
			USB1_ENDPTCOMPLETE = completestatus;
     52c:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
			if (completestatus & endpoint0_notify_mask) {
     530:	6808      	ldr	r0, [r1, #0]
     532:	4203      	tst	r3, r0
     534:	f040 81d1 	bne.w	8da <usb_isr+0x4f2>
			completestatus &= endpointN_notify_mask;
     538:	4a46      	ldr	r2, [pc, #280]	; (654 <usb_isr+0x26c>)
     53a:	6814      	ldr	r4, [r2, #0]
			if (completestatus) {
     53c:	401c      	ands	r4, r3
     53e:	d0b1      	beq.n	4a4 <usb_isr+0xbc>
				while (tx) {
     540:	ea5f 4814 	movs.w	r8, r4, lsr #16
     544:	d010      	beq.n	568 <usb_isr+0x180>
     546:	4e42      	ldr	r6, [pc, #264]	; (650 <usb_isr+0x268>)
					tx &= ~(1<<p);
     548:	f04f 0901 	mov.w	r9, #1
					int p=__builtin_ctz(tx);
     54c:	fa98 f5a8 	rbit	r5, r8
     550:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
     554:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					tx &= ~(1<<p);
     558:	fa09 f505 	lsl.w	r5, r9, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
     55c:	3040      	adds	r0, #64	; 0x40
     55e:	f7ff fec5 	bl	2ec <run_callbacks>
				while (tx) {
     562:	ea38 0805 	bics.w	r8, r8, r5
     566:	d1f1      	bne.n	54c <usb_isr+0x164>
				uint32_t rx = completestatus & 0xffff;
     568:	b2a4      	uxth	r4, r4
				while(rx) {
     56a:	2c00      	cmp	r4, #0
     56c:	d09a      	beq.n	4a4 <usb_isr+0xbc>
     56e:	4e38      	ldr	r6, [pc, #224]	; (650 <usb_isr+0x268>)
					rx &= ~(1<<p);
     570:	f04f 0801 	mov.w	r8, #1
					int p=__builtin_ctz(rx);
     574:	fa94 f5a4 	rbit	r5, r4
     578:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2);
     57c:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					rx &= ~(1<<p);
     580:	fa08 f505 	lsl.w	r5, r8, r5
					run_callbacks(endpoint_queue_head + p * 2);
     584:	f7ff feb2 	bl	2ec <run_callbacks>
				while(rx) {
     588:	43ac      	bics	r4, r5
     58a:	d1f3      	bne.n	574 <usb_isr+0x18c>
     58c:	e78a      	b.n	4a4 <usb_isr+0xbc>
			usb_high_speed = 0;
     58e:	4a34      	ldr	r2, [pc, #208]	; (660 <usb_isr+0x278>)
     590:	7013      	strb	r3, [r2, #0]
     592:	e7b7      	b.n	504 <usb_isr+0x11c>
	switch (setup.wRequestAndType) {
     594:	2b80      	cmp	r3, #128	; 0x80
     596:	f47f af78 	bne.w	48a <usb_isr+0xa2>
		reply_buffer[0] = 0;
     59a:	4834      	ldr	r0, [pc, #208]	; (66c <usb_isr+0x284>)
		endpoint0_transmit(reply_buffer, 2, 0);
     59c:	2102      	movs	r1, #2
		reply_buffer[0] = 0;
     59e:	8005      	strh	r5, [r0, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
     5a0:	f7ff fec0 	bl	324 <endpoint0_transmit.constprop.0>
		return;
     5a4:	e775      	b.n	492 <usb_isr+0xaa>
	switch (setup.wRequestAndType) {
     5a6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     5aa:	f000 810b 	beq.w	7c4 <usb_isr+0x3dc>
     5ae:	f5a3 63d0 	sub.w	r3, r3, #1664	; 0x680
     5b2:	2b01      	cmp	r3, #1
     5b4:	f63f af69 	bhi.w	48a <usb_isr+0xa2>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
     5b8:	4b2d      	ldr	r3, [pc, #180]	; (670 <usb_isr+0x288>)
     5ba:	685d      	ldr	r5, [r3, #4]
     5bc:	2d00      	cmp	r5, #0
     5be:	f43f af64 	beq.w	48a <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
     5c2:	fa1f fc8c 	uxth.w	ip, ip
     5c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
     5ca:	e004      	b.n	5d6 <usb_isr+0x1ee>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
     5cc:	691d      	ldr	r5, [r3, #16]
     5ce:	330c      	adds	r3, #12
     5d0:	2d00      	cmp	r5, #0
     5d2:	f43f af5a 	beq.w	48a <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
     5d6:	881a      	ldrh	r2, [r3, #0]
     5d8:	4572      	cmp	r2, lr
     5da:	d1f7      	bne.n	5cc <usb_isr+0x1e4>
     5dc:	885a      	ldrh	r2, [r3, #2]
     5de:	4562      	cmp	r2, ip
     5e0:	d1f4      	bne.n	5cc <usb_isr+0x1e4>
				if ((setup.wValue >> 8) == 3) {
     5e2:	ea4f 221e 	mov.w	r2, lr, lsr #8
     5e6:	2a03      	cmp	r2, #3
     5e8:	f000 81a5 	beq.w	936 <usb_isr+0x54e>
					datalen = list->length;
     5ec:	891a      	ldrh	r2, [r3, #8]
				if (datalen > setup.wLength) datalen = setup.wLength;
     5ee:	0c00      	lsrs	r0, r0, #16
     5f0:	4282      	cmp	r2, r0
     5f2:	bf28      	it	cs
     5f4:	4602      	movcs	r2, r0
				if (setup.wValue == 0x200) {
     5f6:	f5be 7f00 	cmp.w	lr, #512	; 0x200
     5fa:	f040 81a1 	bne.w	940 <usb_isr+0x558>
					if (usb_high_speed) src = usb_config_descriptor_480;
     5fe:	4b18      	ldr	r3, [pc, #96]	; (660 <usb_isr+0x278>)
     600:	491c      	ldr	r1, [pc, #112]	; (674 <usb_isr+0x28c>)
     602:	7818      	ldrb	r0, [r3, #0]
     604:	4b1c      	ldr	r3, [pc, #112]	; (678 <usb_isr+0x290>)
					memcpy(usb_descriptor_buffer, src, datalen);
     606:	9201      	str	r2, [sp, #4]
     608:	2800      	cmp	r0, #0
     60a:	bf18      	it	ne
     60c:	4619      	movne	r1, r3
     60e:	481b      	ldr	r0, [pc, #108]	; (67c <usb_isr+0x294>)
     610:	f000 fe9a 	bl	1348 <memcpy>
     614:	4d19      	ldr	r5, [pc, #100]	; (67c <usb_isr+0x294>)
     616:	9a01      	ldr	r2, [sp, #4]
     618:	e1e1      	b.n	9de <usb_isr+0x5f6>
	switch (setup.wRequestAndType) {
     61a:	f242 2121 	movw	r1, #8737	; 0x2221
     61e:	428b      	cmp	r3, r1
     620:	d07c      	beq.n	71c <usb_isr+0x334>
     622:	d933      	bls.n	68c <usb_isr+0x2a4>
     624:	f242 3121 	movw	r1, #8993	; 0x2321
     628:	428b      	cmp	r3, r1
     62a:	f000 8081 	beq.w	730 <usb_isr+0x348>
     62e:	f64f 01c0 	movw	r1, #63680	; 0xf8c0
     632:	428b      	cmp	r3, r1
     634:	f47f af29 	bne.w	48a <usb_isr+0xa2>
		if ((setup.wIndex & 0xFF00) != 0) break; // 1=Genre, 4=Compat ID, 5=Properties
     638:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
     63c:	b283      	uxth	r3, r0
     63e:	f47f af24 	bne.w	48a <usb_isr+0xa2>
		setup.wIndex |= 0xEE00; // alter wIndex and treat as normal USB descriptor
     642:	f443 436e 	orr.w	r3, r3, #60928	; 0xee00
     646:	f363 0c0f 	bfi	ip, r3, #0, #16
     64a:	e7b5      	b.n	5b8 <usb_isr+0x1d0>
     64c:	402e0000 	.word	0x402e0000
     650:	20000000 	.word	0x20000000
     654:	20000dfc 	.word	0x20000dfc
     658:	20000e8c 	.word	0x20000e8c
     65c:	20000e90 	.word	0x20000e90
     660:	20000ea6 	.word	0x20000ea6
     664:	20000ea7 	.word	0x20000ea7
     668:	20000df8 	.word	0x20000df8
     66c:	20000e28 	.word	0x20000e28
     670:	20000280 	.word	0x20000280
     674:	60001e80 	.word	0x60001e80
     678:	60001ee4 	.word	0x60001ee4
     67c:	20200000 	.word	0x20200000
     680:	20000df0 	.word	0x20000df0
     684:	b8c6cf5d 	.word	0xb8c6cf5d
     688:	402e01c0 	.word	0x402e01c0
	switch (setup.wRequestAndType) {
     68c:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
     690:	d066      	beq.n	760 <usb_isr+0x378>
     692:	f242 0121 	movw	r1, #8225	; 0x2021
     696:	428b      	cmp	r3, r1
     698:	f47f aef7 	bne.w	48a <usb_isr+0xa2>
		if (setup.wLength != 7) break;
     69c:	0c03      	lsrs	r3, r0, #16
     69e:	2b07      	cmp	r3, #7
     6a0:	f47f aef3 	bne.w	48a <usb_isr+0xa2>
		endpoint0_transfer_data.next = 1;
     6a4:	4bb2      	ldr	r3, [pc, #712]	; (970 <usb_isr+0x588>)
		endpoint0_transfer_data.pointer1 = addr + 4096;
     6a6:	49b3      	ldr	r1, [pc, #716]	; (974 <usb_isr+0x58c>)
		endpoint_queue_head[0].status = 0;
     6a8:	60f5      	str	r5, [r6, #12]
		endpoint0_transfer_data.pointer1 = addr + 4096;
     6aa:	60d9      	str	r1, [r3, #12]
		endpoint0_setupdata.bothwords = setupdata;
     6ac:	49b2      	ldr	r1, [pc, #712]	; (978 <usb_isr+0x590>)
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
     6ae:	60b3      	str	r3, [r6, #8]
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
     6b0:	f8c3 9008 	str.w	r9, [r3, #8]
		endpoint0_setupdata.bothwords = setupdata;
     6b4:	e9c1 2000 	strd	r2, r0, [r1]
		endpoint0_transfer_data.next = 1;
     6b8:	2201      	movs	r2, #1
     6ba:	601a      	str	r2, [r3, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     6bc:	4aaf      	ldr	r2, [pc, #700]	; (97c <usb_isr+0x594>)
     6be:	605a      	str	r2, [r3, #4]
		endpoint0_transfer_data.pointer2 = addr + 8192;
     6c0:	4aaf      	ldr	r2, [pc, #700]	; (980 <usb_isr+0x598>)
     6c2:	611a      	str	r2, [r3, #16]
		USB1_ENDPTPRIME |= (1<<0);
     6c4:	f8d4 11b0 	ldr.w	r1, [r4, #432]	; 0x1b0
     6c8:	f041 0101 	orr.w	r1, r1, #1
     6cc:	f8c4 11b0 	str.w	r1, [r4, #432]	; 0x1b0
		endpoint0_transfer_data.pointer3 = addr + 12288;
     6d0:	f502 5180 	add.w	r1, r2, #4096	; 0x1000
		endpoint0_transfer_data.pointer4 = addr + 16384;
     6d4:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
     6d8:	6159      	str	r1, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
     6da:	619a      	str	r2, [r3, #24]
		while (USB1_ENDPTPRIME) ;
     6dc:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     6e0:	2b00      	cmp	r3, #0
     6e2:	d1fb      	bne.n	6dc <usb_isr+0x2f4>
	endpoint0_transfer_ack.next = 1;
     6e4:	4aa7      	ldr	r2, [pc, #668]	; (984 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     6e6:	64f3      	str	r3, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
     6e8:	6093      	str	r3, [r2, #8]
	endpoint0_transfer_ack.next = 1;
     6ea:	2301      	movs	r3, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     6ec:	64b2      	str	r2, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     6ee:	6013      	str	r3, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     6f0:	f248 0380 	movw	r3, #32896	; 0x8080
     6f4:	6053      	str	r3, [r2, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     6f6:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     6fa:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     6fe:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     702:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     706:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
     70a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
     70e:	f8ca 3000 	str.w	r3, [sl]
	while (USB1_ENDPTPRIME) ;
     712:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     716:	2b00      	cmp	r3, #0
     718:	d1fb      	bne.n	712 <usb_isr+0x32a>
     71a:	e6ba      	b.n	492 <usb_isr+0xaa>
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
     71c:	b280      	uxth	r0, r0
     71e:	b938      	cbnz	r0, 730 <usb_isr+0x348>
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
     720:	4b99      	ldr	r3, [pc, #612]	; (988 <usb_isr+0x5a0>)
			usb_cdc_line_rtsdtr = setup.wValue;
     722:	f3c2 4207 	ubfx	r2, r2, #16, #8
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
     726:	6819      	ldr	r1, [r3, #0]
     728:	4b98      	ldr	r3, [pc, #608]	; (98c <usb_isr+0x5a4>)
     72a:	6019      	str	r1, [r3, #0]
			usb_cdc_line_rtsdtr = setup.wValue;
     72c:	4b98      	ldr	r3, [pc, #608]	; (990 <usb_isr+0x5a8>)
     72e:	701a      	strb	r2, [r3, #0]
	endpoint0_transfer_ack.next = 1;
     730:	4b94      	ldr	r3, [pc, #592]	; (984 <usb_isr+0x59c>)
	endpoint0_transfer_ack.pointer0 = 0;
     732:	2200      	movs	r2, #0
     734:	609a      	str	r2, [r3, #8]
	endpoint_queue_head[1].status = 0;
     736:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
     738:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     73a:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     73c:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     73e:	2280      	movs	r2, #128	; 0x80
     740:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     742:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     746:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     74a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     74e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     752:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     756:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     75a:	2b00      	cmp	r3, #0
     75c:	d1fb      	bne.n	756 <usb_isr+0x36e>
     75e:	e698      	b.n	492 <usb_isr+0xaa>
		usb_configuration = setup.wValue;
     760:	f3c2 4207 	ubfx	r2, r2, #16, #8
     764:	4b8b      	ldr	r3, [pc, #556]	; (994 <usb_isr+0x5ac>)
     766:	701a      	strb	r2, [r3, #0]
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
     768:	4b8b      	ldr	r3, [pc, #556]	; (998 <usb_isr+0x5b0>)
     76a:	f8c4 31c8 	str.w	r3, [r4, #456]	; 0x1c8
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
     76e:	4b8b      	ldr	r3, [pc, #556]	; (99c <usb_isr+0x5b4>)
     770:	f8c4 31cc 	str.w	r3, [r4, #460]	; 0x1cc
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
     774:	4b8a      	ldr	r3, [pc, #552]	; (9a0 <usb_isr+0x5b8>)
     776:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0
		usb_serial_configure();
     77a:	f000 faeb 	bl	d54 <usb_serial_configure>
		memset(endpoint_queue_head + 2, 0, sizeof(endpoint_t) * 2);
     77e:	2280      	movs	r2, #128	; 0x80
     780:	4629      	mov	r1, r5
     782:	4888      	ldr	r0, [pc, #544]	; (9a4 <usb_isr+0x5bc>)
     784:	f000 ffe6 	bl	1754 <memset>
		endpoint_queue_head[3].pointer4 = 0x74D59319;
     788:	4b87      	ldr	r3, [pc, #540]	; (9a8 <usb_isr+0x5c0>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     78a:	2280      	movs	r2, #128	; 0x80
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
     78c:	f8c6 b0a0 	str.w	fp, [r6, #160]	; 0xa0
		endpoint_queue_head[3].pointer4 = 0x74D59319;
     790:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
	endpoint0_transfer_ack.next = 1;
     794:	4b7b      	ldr	r3, [pc, #492]	; (984 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     796:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     798:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.next = 1;
     79a:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     79c:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.pointer0 = 0;
     79e:	609d      	str	r5, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     7a0:	601a      	str	r2, [r3, #0]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     7a2:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     7a6:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     7aa:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     7ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     7b2:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
     7b6:	f8ca 5000 	str.w	r5, [sl]
	while (USB1_ENDPTPRIME) ;
     7ba:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     7be:	2b00      	cmp	r3, #0
     7c0:	d1fb      	bne.n	7ba <usb_isr+0x3d2>
     7c2:	e666      	b.n	492 <usb_isr+0xaa>
	endpoint0_transfer_ack.next = 1;
     7c4:	4b6f      	ldr	r3, [pc, #444]	; (984 <usb_isr+0x59c>)
     7c6:	2101      	movs	r1, #1
	endpoint_queue_head[1].status = 0;
     7c8:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
     7ca:	6019      	str	r1, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     7cc:	2180      	movs	r1, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
     7ce:	609d      	str	r5, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     7d0:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     7d2:	6059      	str	r1, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     7d4:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     7d8:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     7dc:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     7e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     7e4:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     7e8:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     7ec:	2b00      	cmp	r3, #0
     7ee:	d1fb      	bne.n	7e8 <usb_isr+0x400>
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
     7f0:	0c13      	lsrs	r3, r2, #16
     7f2:	065b      	lsls	r3, r3, #25
     7f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
     7f8:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
		return;
     7fc:	e649      	b.n	492 <usb_isr+0xaa>
		reply_buffer[0] = usb_configuration;
     7fe:	4b65      	ldr	r3, [pc, #404]	; (994 <usb_isr+0x5ac>)
		endpoint0_transmit(reply_buffer, 1, 0);
     800:	2101      	movs	r1, #1
		reply_buffer[0] = usb_configuration;
     802:	486a      	ldr	r0, [pc, #424]	; (9ac <usb_isr+0x5c4>)
     804:	781b      	ldrb	r3, [r3, #0]
     806:	7003      	strb	r3, [r0, #0]
		endpoint0_transmit(reply_buffer, 1, 0);
     808:	f7ff fd8c 	bl	324 <endpoint0_transmit.constprop.0>
		return;
     80c:	e641      	b.n	492 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
     80e:	b283      	uxth	r3, r0
		if (endpoint > 7) break;
     810:	f010 0078 	ands.w	r0, r0, #120	; 0x78
     814:	f47f ae39 	bne.w	48a <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
     818:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
     81c:	f858 1022 	ldr.w	r1, [r8, r2, lsl #2]
		reply_buffer[0] = 0;
     820:	4a62      	ldr	r2, [pc, #392]	; (9ac <usb_isr+0x5c4>)
     822:	8010      	strh	r0, [r2, #0]
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
     824:	0618      	lsls	r0, r3, #24
     826:	f100 809e 	bmi.w	966 <usb_isr+0x57e>
     82a:	07cb      	lsls	r3, r1, #31
     82c:	d501      	bpl.n	832 <usb_isr+0x44a>
			reply_buffer[0] = 1;
     82e:	2301      	movs	r3, #1
     830:	7013      	strb	r3, [r2, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
     832:	2102      	movs	r1, #2
     834:	485d      	ldr	r0, [pc, #372]	; (9ac <usb_isr+0x5c4>)
     836:	f7ff fd75 	bl	324 <endpoint0_transmit.constprop.0>
		return;
     83a:	e62a      	b.n	492 <usb_isr+0xaa>
		if (endpoint > 7) break;
     83c:	f010 0f78 	tst.w	r0, #120	; 0x78
     840:	b283      	uxth	r3, r0
     842:	f47f ae22 	bne.w	48a <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
     846:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
     84a:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
     84e:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
     852:	bf14      	ite	ne
     854:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
     858:	f043 0301 	orreq.w	r3, r3, #1
     85c:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
     860:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
     862:	4b48      	ldr	r3, [pc, #288]	; (984 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     864:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
     866:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     868:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     86a:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     86c:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     86e:	2280      	movs	r2, #128	; 0x80
     870:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     872:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     876:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     87a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     87e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     882:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     886:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     88a:	2b00      	cmp	r3, #0
     88c:	d1fb      	bne.n	886 <usb_isr+0x49e>
     88e:	e600      	b.n	492 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
     890:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
     894:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
     898:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
     89c:	bf14      	ite	ne
     89e:	f423 3380 	bicne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_RXS;
     8a2:	f023 0301 	biceq.w	r3, r3, #1
     8a6:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
     8aa:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
     8ac:	4b35      	ldr	r3, [pc, #212]	; (984 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     8ae:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
     8b0:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     8b2:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     8b4:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     8b6:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     8b8:	2280      	movs	r2, #128	; 0x80
     8ba:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     8bc:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     8c0:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     8c4:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     8c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     8cc:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     8d0:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     8d4:	2b00      	cmp	r3, #0
     8d6:	d1fb      	bne.n	8d0 <usb_isr+0x4e8>
     8d8:	e5db      	b.n	492 <usb_isr+0xaa>
				endpoint0_notify_mask = 0;
     8da:	2000      	movs	r0, #0
     8dc:	6008      	str	r0, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
     8de:	4926      	ldr	r1, [pc, #152]	; (978 <usb_isr+0x590>)
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
     8e0:	880c      	ldrh	r4, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
     8e2:	6848      	ldr	r0, [r1, #4]
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
     8e4:	f242 0121 	movw	r1, #8225	; 0x2021
     8e8:	428c      	cmp	r4, r1
     8ea:	f47f ae25 	bne.w	538 <usb_isr+0x150>
     8ee:	b280      	uxth	r0, r0
     8f0:	2800      	cmp	r0, #0
     8f2:	f47f ae21 	bne.w	538 <usb_isr+0x150>
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
     8f6:	492e      	ldr	r1, [pc, #184]	; (9b0 <usb_isr+0x5c8>)
     8f8:	4c2e      	ldr	r4, [pc, #184]	; (9b4 <usb_isr+0x5cc>)
     8fa:	c903      	ldmia	r1, {r0, r1}
     8fc:	80a1      	strh	r1, [r4, #4]
		if (usb_cdc_line_coding[0] == 134) {
     8fe:	2886      	cmp	r0, #134	; 0x86
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
     900:	ea4f 4111 	mov.w	r1, r1, lsr #16
     904:	6020      	str	r0, [r4, #0]
     906:	71a1      	strb	r1, [r4, #6]
		if (usb_cdc_line_coding[0] == 134) {
     908:	f47f ae16 	bne.w	538 <usb_isr+0x150>
	__disable_irq();
     90c:	b672      	cpsid	i
	sof_usage |= (1 << interface);
     90e:	482a      	ldr	r0, [pc, #168]	; (9b8 <usb_isr+0x5d0>)
     910:	7801      	ldrb	r1, [r0, #0]
     912:	f041 0108 	orr.w	r1, r1, #8
     916:	7001      	strb	r1, [r0, #0]
	uint32_t intr = USB1_USBINTR;
     918:	f8d2 1148 	ldr.w	r1, [r2, #328]	; 0x148
	if (!(intr & USB_USBINTR_SRE)) {
     91c:	060d      	lsls	r5, r1, #24
     91e:	d405      	bmi.n	92c <usb_isr+0x544>
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
     920:	2080      	movs	r0, #128	; 0x80
		USB1_USBINTR = intr | USB_USBINTR_SRE;
     922:	4301      	orrs	r1, r0
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
     924:	f8c2 0144 	str.w	r0, [r2, #324]	; 0x144
		USB1_USBINTR = intr | USB_USBINTR_SRE;
     928:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
	__enable_irq();
     92c:	b662      	cpsie	i
			usb_reboot_timer = 80; // TODO: 10 if only 12 Mbit/sec
     92e:	4a23      	ldr	r2, [pc, #140]	; (9bc <usb_isr+0x5d4>)
     930:	2150      	movs	r1, #80	; 0x50
     932:	7011      	strb	r1, [r2, #0]
     934:	e600      	b.n	538 <usb_isr+0x150>
				if (datalen > setup.wLength) datalen = setup.wLength;
     936:	0c00      	lsrs	r0, r0, #16
					datalen = *(list->addr);
     938:	782a      	ldrb	r2, [r5, #0]
     93a:	4282      	cmp	r2, r0
     93c:	bf28      	it	cs
     93e:	4602      	movcs	r2, r0
				} else if (setup.wValue == 0x700) {
     940:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
     944:	d144      	bne.n	9d0 <usb_isr+0x5e8>
					if (usb_high_speed) src = usb_config_descriptor_12;
     946:	4b1e      	ldr	r3, [pc, #120]	; (9c0 <usb_isr+0x5d8>)
					memcpy(usb_descriptor_buffer, src, datalen);
     948:	4d1e      	ldr	r5, [pc, #120]	; (9c4 <usb_isr+0x5dc>)
					if (usb_high_speed) src = usb_config_descriptor_12;
     94a:	7818      	ldrb	r0, [r3, #0]
     94c:	491e      	ldr	r1, [pc, #120]	; (9c8 <usb_isr+0x5e0>)
     94e:	4b1f      	ldr	r3, [pc, #124]	; (9cc <usb_isr+0x5e4>)
					memcpy(usb_descriptor_buffer, src, datalen);
     950:	9201      	str	r2, [sp, #4]
     952:	2800      	cmp	r0, #0
     954:	bf18      	it	ne
     956:	4619      	movne	r1, r3
     958:	4628      	mov	r0, r5
     95a:	f000 fcf5 	bl	1348 <memcpy>
					usb_descriptor_buffer[1] = 7;
     95e:	2307      	movs	r3, #7
     960:	706b      	strb	r3, [r5, #1]
     962:	9a01      	ldr	r2, [sp, #4]
     964:	e03b      	b.n	9de <usb_isr+0x5f6>
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
     966:	03c9      	lsls	r1, r1, #15
     968:	f53f af61 	bmi.w	82e <usb_isr+0x446>
     96c:	e761      	b.n	832 <usb_isr+0x44a>
     96e:	bf00      	nop
     970:	20000ae0 	.word	0x20000ae0
     974:	20001df0 	.word	0x20001df0
     978:	20000c80 	.word	0x20000c80
     97c:	00070080 	.word	0x00070080
     980:	20002df0 	.word	0x20002df0
     984:	20000ac0 	.word	0x20000ac0
     988:	20000e78 	.word	0x20000e78
     98c:	20000e88 	.word	0x20000e88
     990:	20000ea4 	.word	0x20000ea4
     994:	20000ea5 	.word	0x20000ea5
     998:	00cc0002 	.word	0x00cc0002
     99c:	000200c8 	.word	0x000200c8
     9a0:	00c80002 	.word	0x00c80002
     9a4:	20000080 	.word	0x20000080
     9a8:	74d59319 	.word	0x74d59319
     9ac:	20000e28 	.word	0x20000e28
     9b0:	20000df0 	.word	0x20000df0
     9b4:	20000e80 	.word	0x20000e80
     9b8:	20000ea1 	.word	0x20000ea1
     9bc:	20000ea7 	.word	0x20000ea7
     9c0:	20000ea6 	.word	0x20000ea6
     9c4:	20200000 	.word	0x20200000
     9c8:	60001ee4 	.word	0x60001ee4
     9cc:	60001e80 	.word	0x60001e80
					memcpy(usb_descriptor_buffer, list->addr, datalen);
     9d0:	4629      	mov	r1, r5
     9d2:	4d10      	ldr	r5, [pc, #64]	; (a14 <usb_isr+0x62c>)
     9d4:	9201      	str	r2, [sp, #4]
     9d6:	4628      	mov	r0, r5
     9d8:	f000 fcb6 	bl	1348 <memcpy>
     9dc:	9a01      	ldr	r2, [sp, #4]
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
     9de:	f025 031f 	bic.w	r3, r5, #31
	uint32_t end_addr = (uint32_t)addr + size;
     9e2:	4415      	add	r5, r2
	asm("dsb");
     9e4:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
     9e8:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     9ec:	f8c1 3f70 	str.w	r3, [r1, #3952]	; 0xf70
		location += 32;
     9f0:	3320      	adds	r3, #32
	} while (location < end_addr);
     9f2:	429d      	cmp	r5, r3
     9f4:	d8fa      	bhi.n	9ec <usb_isr+0x604>
	asm("dsb");
     9f6:	f3bf 8f4f 	dsb	sy
	asm("isb");
     9fa:	f3bf 8f6f 	isb	sy
				endpoint0_transmit(usb_descriptor_buffer, datalen, 0);
     9fe:	4805      	ldr	r0, [pc, #20]	; (a14 <usb_isr+0x62c>)
     a00:	4611      	mov	r1, r2
     a02:	f7ff fc8f 	bl	324 <endpoint0_transmit.constprop.0>
				return;
     a06:	e544      	b.n	492 <usb_isr+0xaa>
				usb_stop_sof_interrupts(NUM_INTERFACE);
     a08:	2003      	movs	r0, #3
     a0a:	f7ff fcd7 	bl	3bc <usb_stop_sof_interrupts>
				_reboot_Teensyduino_();
     a0e:	f000 ff1b 	bl	1848 <___reboot_Teensyduino__veneer>
     a12:	bf00      	nop
     a14:	20200000 	.word	0x20200000

00000a18 <usb_config_rx>:
{
     a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     a1c:	461f      	mov	r7, r3
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
     a1e:	1e83      	subs	r3, r0, #2
     a20:	2b02      	cmp	r3, #2
     a22:	d901      	bls.n	a28 <usb_config_rx+0x10>
}
     a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
     a28:	f8df 904c 	ldr.w	r9, [pc, #76]	; a78 <usb_config_rx+0x60>
     a2c:	4615      	mov	r5, r2
     a2e:	460c      	mov	r4, r1
	memset(qh, 0, sizeof(endpoint_t));
     a30:	223c      	movs	r2, #60	; 0x3c
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
     a32:	eb09 18c0 	add.w	r8, r9, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
     a36:	4606      	mov	r6, r0
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
     a38:	ea4f 1ac0 	mov.w	sl, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
     a3c:	2100      	movs	r1, #0
     a3e:	f108 0004 	add.w	r0, r8, #4
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     a42:	0424      	lsls	r4, r4, #16
	memset(qh, 0, sizeof(endpoint_t));
     a44:	f000 fe86 	bl	1754 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     a48:	fab5 f285 	clz	r2, r5
	qh->next = 1; // Terminate bit = 1
     a4c:	2301      	movs	r3, #1
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     a4e:	0952      	lsrs	r2, r2, #5
     a50:	ea44 7442 	orr.w	r4, r4, r2, lsl #29
	qh->config = config;
     a54:	f849 400a 	str.w	r4, [r9, sl]
	qh->callback_function = callback;
     a58:	f8c8 7038 	str.w	r7, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
     a5c:	f8c8 3008 	str.w	r3, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << ep);
     a60:	2f00      	cmp	r7, #0
     a62:	d0df      	beq.n	a24 <usb_config_rx+0xc>
     a64:	4a03      	ldr	r2, [pc, #12]	; (a74 <usb_config_rx+0x5c>)
     a66:	40b3      	lsls	r3, r6
     a68:	6811      	ldr	r1, [r2, #0]
     a6a:	430b      	orrs	r3, r1
     a6c:	6013      	str	r3, [r2, #0]
}
     a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     a72:	bf00      	nop
     a74:	20000dfc 	.word	0x20000dfc
     a78:	20000000 	.word	0x20000000

00000a7c <usb_config_tx>:
{
     a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     a80:	460d      	mov	r5, r1
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
     a82:	1e81      	subs	r1, r0, #2
     a84:	2902      	cmp	r1, #2
     a86:	d901      	bls.n	a8c <usb_config_tx+0x10>
}
     a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
     a8c:	01c7      	lsls	r7, r0, #7
     a8e:	f8df 904c 	ldr.w	r9, [pc, #76]	; adc <usb_config_tx+0x60>
     a92:	4692      	mov	sl, r2
     a94:	4604      	mov	r4, r0
     a96:	3740      	adds	r7, #64	; 0x40
	memset(qh, 0, sizeof(endpoint_t));
     a98:	223c      	movs	r2, #60	; 0x3c
     a9a:	2100      	movs	r1, #0
     a9c:	461e      	mov	r6, r3
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
     a9e:	eb09 0807 	add.w	r8, r9, r7
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     aa2:	042d      	lsls	r5, r5, #16
	memset(qh, 0, sizeof(endpoint_t));
     aa4:	f108 0004 	add.w	r0, r8, #4
     aa8:	f000 fe54 	bl	1754 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     aac:	faba f28a 	clz	r2, sl
     ab0:	0952      	lsrs	r2, r2, #5
     ab2:	ea45 7242 	orr.w	r2, r5, r2, lsl #29
	qh->config = config;
     ab6:	f849 2007 	str.w	r2, [r9, r7]
	qh->next = 1; // Terminate bit = 1
     aba:	2201      	movs	r2, #1
	qh->callback_function = callback;
     abc:	f8c8 6038 	str.w	r6, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
     ac0:	f8c8 2008 	str.w	r2, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
     ac4:	2e00      	cmp	r6, #0
     ac6:	d0df      	beq.n	a88 <usb_config_tx+0xc>
     ac8:	4b03      	ldr	r3, [pc, #12]	; (ad8 <usb_config_tx+0x5c>)
     aca:	3410      	adds	r4, #16
     acc:	6819      	ldr	r1, [r3, #0]
     ace:	40a2      	lsls	r2, r4
     ad0:	430a      	orrs	r2, r1
     ad2:	601a      	str	r2, [r3, #0]
}
     ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     ad8:	20000dfc 	.word	0x20000dfc
     adc:	20000000 	.word	0x20000000

00000ae0 <usb_prepare_transfer>:
	transfer->status = (len << 16) | (1<<7);
     ae0:	0412      	lsls	r2, r2, #16
	transfer->pointer0 = addr;
     ae2:	6081      	str	r1, [r0, #8]
	transfer->callback_param = param;
     ae4:	61c3      	str	r3, [r0, #28]
	transfer->pointer3 = addr + 12288;
     ae6:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
	transfer->status = (len << 16) | (1<<7);
     aea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
{
     aee:	b410      	push	{r4}
	transfer->next = 1;
     af0:	2401      	movs	r4, #1
	transfer->status = (len << 16) | (1<<7);
     af2:	6042      	str	r2, [r0, #4]
	transfer->pointer2 = addr + 8192;
     af4:	f501 5200 	add.w	r2, r1, #8192	; 0x2000
	transfer->next = 1;
     af8:	6004      	str	r4, [r0, #0]
	transfer->pointer1 = addr + 4096;
     afa:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
	transfer->pointer4 = addr + 16384;
     afe:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
	transfer->pointer1 = addr + 4096;
     b02:	60c4      	str	r4, [r0, #12]
	transfer->pointer4 = addr + 16384;
     b04:	6181      	str	r1, [r0, #24]
}
     b06:	f85d 4b04 	ldr.w	r4, [sp], #4
	transfer->pointer3 = addr + 12288;
     b0a:	e9c0 2304 	strd	r2, r3, [r0, #16]
}
     b0e:	4770      	bx	lr

00000b10 <usb_transmit>:

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
     b10:	1e83      	subs	r3, r0, #2
{
     b12:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
     b14:	2b02      	cmp	r3, #2
     b16:	d900      	bls.n	b1a <usb_transmit+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}
     b18:	4770      	bx	lr
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
     b1a:	4b06      	ldr	r3, [pc, #24]	; (b34 <usb_transmit+0x24>)
	uint32_t mask = 1 << (endpoint_number + 16);
     b1c:	f100 0110 	add.w	r1, r0, #16
     b20:	f04f 0c01 	mov.w	ip, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
     b24:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
	schedule_transfer(endpoint, mask, transfer);
     b28:	fa0c f101 	lsl.w	r1, ip, r1
     b2c:	3040      	adds	r0, #64	; 0x40
     b2e:	f7ff bb99 	b.w	264 <schedule_transfer>
     b32:	bf00      	nop
     b34:	20000000 	.word	0x20000000

00000b38 <usb_receive>:

void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
     b38:	1e83      	subs	r3, r0, #2
{
     b3a:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
     b3c:	2b02      	cmp	r3, #2
     b3e:	d900      	bls.n	b42 <usb_receive+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
}
     b40:	4770      	bx	lr
	uint32_t mask = 1 << endpoint_number;
     b42:	2101      	movs	r1, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
     b44:	4b02      	ldr	r3, [pc, #8]	; (b50 <usb_receive+0x18>)
	schedule_transfer(endpoint, mask, transfer);
     b46:	4081      	lsls	r1, r0
     b48:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
     b4c:	f7ff bb8a 	b.w	264 <schedule_transfer>
     b50:	20000000 	.word	0x20000000

00000b54 <usb_init_serialnumber>:
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
     b54:	4a12      	ldr	r2, [pc, #72]	; (ba0 <usb_init_serialnumber+0x4c>)
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
     b56:	4b13      	ldr	r3, [pc, #76]	; (ba4 <usb_init_serialnumber+0x50>)
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
     b58:	f8d2 0220 	ldr.w	r0, [r2, #544]	; 0x220
     b5c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	if (num < 10000000) num = num * 10;
     b60:	4298      	cmp	r0, r3
{
     b62:	b510      	push	{r4, lr}
     b64:	b084      	sub	sp, #16
	if (num < 10000000) num = num * 10;
     b66:	d202      	bcs.n	b6e <usb_init_serialnumber+0x1a>
     b68:	eb00 0080 	add.w	r0, r0, r0, lsl #2
     b6c:	0040      	lsls	r0, r0, #1
	ultoa(num, buf, 10);
     b6e:	4c0e      	ldr	r4, [pc, #56]	; (ba8 <usb_init_serialnumber+0x54>)
     b70:	a901      	add	r1, sp, #4
     b72:	220a      	movs	r2, #10
     b74:	f000 fc82 	bl	147c <ultoa>
	for (i=0; i<10; i++) {
     b78:	a901      	add	r1, sp, #4
     b7a:	2300      	movs	r3, #0
     b7c:	4620      	mov	r0, r4
		char c = buf[i];
     b7e:	f811 2b01 	ldrb.w	r2, [r1], #1
	for (i=0; i<10; i++) {
     b82:	3301      	adds	r3, #1
		if (!c) break;
     b84:	b13a      	cbz	r2, b96 <usb_init_serialnumber+0x42>
	for (i=0; i<10; i++) {
     b86:	2b0a      	cmp	r3, #10
		usb_string_serial_number_default.wString[i] = c;
     b88:	f820 2f02 	strh.w	r2, [r0, #2]!
	for (i=0; i<10; i++) {
     b8c:	d1f7      	bne.n	b7e <usb_init_serialnumber+0x2a>
     b8e:	2316      	movs	r3, #22
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
     b90:	7023      	strb	r3, [r4, #0]
}
     b92:	b004      	add	sp, #16
     b94:	bd10      	pop	{r4, pc}
	usb_string_serial_number_default.bLength = i * 2 + 2;
     b96:	005b      	lsls	r3, r3, #1
     b98:	b2db      	uxtb	r3, r3
     b9a:	7023      	strb	r3, [r4, #0]
}
     b9c:	b004      	add	sp, #16
     b9e:	bd10      	pop	{r4, pc}
     ba0:	401f4400 	.word	0x401f4400
     ba4:	00989680 	.word	0x00989680
     ba8:	20000484 	.word	0x20000484

00000bac <rx_queue_transfer>:
/*************************************************************************/
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
     bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
     bae:	4c14      	ldr	r4, [pc, #80]	; (c00 <rx_queue_transfer+0x54>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
     bb0:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     bb4:	4e13      	ldr	r6, [pc, #76]	; (c04 <rx_queue_transfer+0x58>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
     bb6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
     bba:	eb04 2440 	add.w	r4, r4, r0, lsl #9
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     bbe:	4f12      	ldr	r7, [pc, #72]	; (c08 <rx_queue_transfer+0x5c>)
     bc0:	eb06 1640 	add.w	r6, r6, r0, lsl #5
{
     bc4:	4603      	mov	r3, r0
	NVIC_DISABLE_IRQ(IRQ_USB1);
     bc6:	f8c5 218c 	str.w	r2, [r5, #396]	; 0x18c
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     bca:	4621      	mov	r1, r4
     bcc:	883a      	ldrh	r2, [r7, #0]
     bce:	4630      	mov	r0, r6
     bd0:	f7ff ff86 	bl	ae0 <usb_prepare_transfer>
	arm_dcache_delete(buffer, rx_packet_size);
     bd4:	883b      	ldrh	r3, [r7, #0]
	uint32_t end_addr = (uint32_t)addr + size;
     bd6:	4423      	add	r3, r4
	asm("dsb");
     bd8:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCIMVAC = location;
     bdc:	f8c5 4f5c 	str.w	r4, [r5, #3932]	; 0xf5c
		location += 32;
     be0:	3420      	adds	r4, #32
	} while (location < end_addr);
     be2:	42a3      	cmp	r3, r4
     be4:	d8fa      	bhi.n	bdc <rx_queue_transfer+0x30>
	asm("dsb");
     be6:	f3bf 8f4f 	dsb	sy
	asm("isb");
     bea:	f3bf 8f6f 	isb	sy
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
     bee:	2003      	movs	r0, #3
     bf0:	4631      	mov	r1, r6
     bf2:	f7ff ffa1 	bl	b38 <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
     bf6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
     bfa:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c
}
     bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     c00:	20200080 	.word	0x20200080
     c04:	20000b00 	.word	0x20000b00
     c08:	20000e94 	.word	0x20000e94

00000c0c <rx_event>:

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
     c0c:	4b24      	ldr	r3, [pc, #144]	; (ca0 <rx_event+0x94>)
{
     c0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
     c12:	881c      	ldrh	r4, [r3, #0]
     c14:	6843      	ldr	r3, [r0, #4]
	int i = t->callback_param;
     c16:	69c5      	ldr	r5, [r0, #28]
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
     c18:	f3c3 430e 	ubfx	r3, r3, #16, #15
     c1c:	1ae4      	subs	r4, r4, r3
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
     c1e:	2c00      	cmp	r4, #0
     c20:	dd24      	ble.n	c6c <rx_event+0x60>
		// received a packet with data
		uint32_t head = rx_head;
     c22:	4920      	ldr	r1, [pc, #128]	; (ca4 <rx_event+0x98>)
		if (head != rx_tail) {
     c24:	4820      	ldr	r0, [pc, #128]	; (ca8 <rx_event+0x9c>)
		uint32_t head = rx_head;
     c26:	780a      	ldrb	r2, [r1, #0]
		if (head != rx_tail) {
     c28:	7800      	ldrb	r0, [r0, #0]
		uint32_t head = rx_head;
     c2a:	b2d3      	uxtb	r3, r2
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
     c2c:	4e1f      	ldr	r6, [pc, #124]	; (cac <rx_event+0xa0>)
		if (head != rx_tail) {
     c2e:	4282      	cmp	r2, r0
			uint32_t ii = rx_list[head];
     c30:	481f      	ldr	r0, [pc, #124]	; (cb0 <rx_event+0xa4>)
		if (head != rx_tail) {
     c32:	d007      	beq.n	c44 <rx_event+0x38>
			uint32_t ii = rx_list[head];
     c34:	f810 8003 	ldrb.w	r8, [r0, r3]
			uint32_t count = rx_count[ii];
     c38:	f836 7018 	ldrh.w	r7, [r6, r8, lsl #1]
			if (len <= CDC_RX_SIZE_480 - count) {
     c3c:	f5c7 7200 	rsb	r2, r7, #512	; 0x200
     c40:	4294      	cmp	r4, r2
     c42:	d918      	bls.n	c76 <rx_event+0x6a>
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
     c44:	3301      	adds	r3, #1
		rx_index[i] = 0;
     c46:	2200      	movs	r2, #0
		rx_count[i] = len;
     c48:	f826 4015 	strh.w	r4, [r6, r5, lsl #1]
		if (++head > RX_NUM) head = 0;
     c4c:	2b08      	cmp	r3, #8
		rx_index[i] = 0;
     c4e:	4e19      	ldr	r6, [pc, #100]	; (cb4 <rx_event+0xa8>)
		if (++head > RX_NUM) head = 0;
     c50:	bf88      	it	hi
     c52:	4613      	movhi	r3, r2
		rx_index[i] = 0;
     c54:	f826 2015 	strh.w	r2, [r6, r5, lsl #1]
		rx_list[head] = i;
		rx_head = head;
     c58:	bf98      	it	ls
     c5a:	b2da      	uxtbls	r2, r3
		rx_list[head] = i;
     c5c:	54c5      	strb	r5, [r0, r3]
		rx_available += len;
     c5e:	4b16      	ldr	r3, [pc, #88]	; (cb8 <rx_event+0xac>)
		rx_head = head;
     c60:	700a      	strb	r2, [r1, #0]
		rx_available += len;
     c62:	681a      	ldr	r2, [r3, #0]
     c64:	4414      	add	r4, r2
     c66:	601c      	str	r4, [r3, #0]
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
	}
}
     c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rx_queue_transfer(i);
     c6c:	4628      	mov	r0, r5
}
     c6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		rx_queue_transfer(i);
     c72:	f7ff bf9b 	b.w	bac <rx_queue_transfer>
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
     c76:	eb07 2048 	add.w	r0, r7, r8, lsl #9
     c7a:	4910      	ldr	r1, [pc, #64]	; (cbc <rx_event+0xb0>)
     c7c:	4622      	mov	r2, r4
				rx_count[ii] = count + len;
     c7e:	4427      	add	r7, r4
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
     c80:	4408      	add	r0, r1
     c82:	eb01 2145 	add.w	r1, r1, r5, lsl #9
     c86:	f000 fb5f 	bl	1348 <memcpy>
				rx_available += len;
     c8a:	4a0b      	ldr	r2, [pc, #44]	; (cb8 <rx_event+0xac>)
				rx_queue_transfer(i);
     c8c:	4628      	mov	r0, r5
				rx_count[ii] = count + len;
     c8e:	f826 7018 	strh.w	r7, [r6, r8, lsl #1]
				rx_available += len;
     c92:	6813      	ldr	r3, [r2, #0]
     c94:	4423      	add	r3, r4
}
     c96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				rx_available += len;
     c9a:	6013      	str	r3, [r2, #0]
				rx_queue_transfer(i);
     c9c:	f7ff bf86 	b.w	bac <rx_queue_transfer>
     ca0:	20000e94 	.word	0x20000e94
     ca4:	20000e9f 	.word	0x20000e9f
     ca8:	20000ea0 	.word	0x20000ea0
     cac:	20000e34 	.word	0x20000e34
     cb0:	20000e54 	.word	0x20000e54
     cb4:	20000e44 	.word	0x20000e44
     cb8:	20000e30 	.word	0x20000e30
     cbc:	20200080 	.word	0x20200080

00000cc0 <usb_serial_flush_callback>:
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
	if (tx_noautoflush) return;
     cc0:	4b1d      	ldr	r3, [pc, #116]	; (d38 <usb_serial_flush_callback+0x78>)
     cc2:	781a      	ldrb	r2, [r3, #0]
     cc4:	2a00      	cmp	r2, #0
     cc6:	d136      	bne.n	d36 <usb_serial_flush_callback+0x76>
	if (!usb_configuration) return;
     cc8:	f002 03ff 	and.w	r3, r2, #255	; 0xff
     ccc:	4a1b      	ldr	r2, [pc, #108]	; (d3c <usb_serial_flush_callback+0x7c>)
     cce:	7812      	ldrb	r2, [r2, #0]
     cd0:	b38a      	cbz	r2, d36 <usb_serial_flush_callback+0x76>
{
     cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (tx_available == 0) return;
     cd6:	4d1a      	ldr	r5, [pc, #104]	; (d40 <usb_serial_flush_callback+0x80>)
     cd8:	882a      	ldrh	r2, [r5, #0]
     cda:	b352      	cbz	r2, d32 <usb_serial_flush_callback+0x72>
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
     cdc:	4e19      	ldr	r6, [pc, #100]	; (d44 <usb_serial_flush_callback+0x84>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
     cde:	f5c2 6800 	rsb	r8, r2, #2048	; 0x800
	transfer_t *xfer = tx_transfer + tx_head;
     ce2:	4f19      	ldr	r7, [pc, #100]	; (d48 <usb_serial_flush_callback+0x88>)
     ce4:	7832      	ldrb	r2, [r6, #0]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
     ce6:	4c19      	ldr	r4, [pc, #100]	; (d4c <usb_serial_flush_callback+0x8c>)
	transfer_t *xfer = tx_transfer + tx_head;
     ce8:	eb07 1742 	add.w	r7, r7, r2, lsl #5
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
     cec:	eb04 24c2 	add.w	r4, r4, r2, lsl #11
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
     cf0:	4642      	mov	r2, r8
     cf2:	4638      	mov	r0, r7
     cf4:	4621      	mov	r1, r4
     cf6:	f7ff fef3 	bl	ae0 <usb_prepare_transfer>
	uint32_t end_addr = (uint32_t)addr + size;
     cfa:	eb04 0208 	add.w	r2, r4, r8
	asm("dsb");
     cfe:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
     d02:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     d06:	f8c3 4f70 	str.w	r4, [r3, #3952]	; 0xf70
		location += 32;
     d0a:	3420      	adds	r4, #32
	} while (location < end_addr);
     d0c:	42a2      	cmp	r2, r4
     d0e:	d8fa      	bhi.n	d06 <usb_serial_flush_callback+0x46>
	asm("dsb");
     d10:	f3bf 8f4f 	dsb	sy
	asm("isb");
     d14:	f3bf 8f6f 	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
     d18:	2004      	movs	r0, #4
     d1a:	4639      	mov	r1, r7
     d1c:	f7ff fef8 	bl	b10 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
     d20:	7833      	ldrb	r3, [r6, #0]
     d22:	3301      	adds	r3, #1
     d24:	b2db      	uxtb	r3, r3
     d26:	2b03      	cmp	r3, #3
     d28:	bf88      	it	hi
     d2a:	2300      	movhi	r3, #0
     d2c:	7033      	strb	r3, [r6, #0]
	tx_available = 0;
     d2e:	2300      	movs	r3, #0
     d30:	802b      	strh	r3, [r5, #0]
}
     d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     d36:	4770      	bx	lr
     d38:	20000ea3 	.word	0x20000ea3
     d3c:	20000ea5 	.word	0x20000ea5
     d40:	20000e96 	.word	0x20000e96
     d44:	20000ea2 	.word	0x20000ea2
     d48:	20000c00 	.word	0x20000c00
     d4c:	20201080 	.word	0x20201080

00000d50 <usb_serial_reset>:
}
     d50:	4770      	bx	lr
     d52:	bf00      	nop

00000d54 <usb_serial_configure>:
	if (usb_high_speed) {
     d54:	4b2a      	ldr	r3, [pc, #168]	; (e00 <usb_serial_configure+0xac>)
	memset(tx_transfer, 0, sizeof(tx_transfer));
     d56:	2100      	movs	r1, #0
     d58:	2280      	movs	r2, #128	; 0x80
     d5a:	482a      	ldr	r0, [pc, #168]	; (e04 <usb_serial_configure+0xb0>)
{
     d5c:	b570      	push	{r4, r5, r6, lr}
	if (usb_high_speed) {
     d5e:	781b      	ldrb	r3, [r3, #0]
	tx_head = 0;
     d60:	2400      	movs	r4, #0
		tx_packet_size = CDC_TX_SIZE_480;
     d62:	4d29      	ldr	r5, [pc, #164]	; (e08 <usb_serial_configure+0xb4>)
	if (usb_high_speed) {
     d64:	428b      	cmp	r3, r1
		rx_packet_size = CDC_RX_SIZE_480;
     d66:	4e29      	ldr	r6, [pc, #164]	; (e0c <usb_serial_configure+0xb8>)
	if (usb_high_speed) {
     d68:	bf0c      	ite	eq
     d6a:	2340      	moveq	r3, #64	; 0x40
     d6c:	f44f 7300 	movne.w	r3, #512	; 0x200
		tx_packet_size = CDC_TX_SIZE_480;
     d70:	802b      	strh	r3, [r5, #0]
		rx_packet_size = CDC_RX_SIZE_480;
     d72:	8033      	strh	r3, [r6, #0]
	memset(tx_transfer, 0, sizeof(tx_transfer));
     d74:	f000 fcee 	bl	1754 <memset>
	tx_head = 0;
     d78:	4a25      	ldr	r2, [pc, #148]	; (e10 <usb_serial_configure+0xbc>)
	memset(rx_transfer, 0, sizeof(rx_transfer));
     d7a:	4621      	mov	r1, r4
	tx_available = 0;
     d7c:	4b25      	ldr	r3, [pc, #148]	; (e14 <usb_serial_configure+0xc0>)
	tx_head = 0;
     d7e:	7014      	strb	r4, [r2, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
     d80:	f44f 7280 	mov.w	r2, #256	; 0x100
     d84:	4824      	ldr	r0, [pc, #144]	; (e18 <usb_serial_configure+0xc4>)
	tx_available = 0;
     d86:	801c      	strh	r4, [r3, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
     d88:	f000 fce4 	bl	1754 <memset>
	memset(rx_count, 0, sizeof(rx_count));
     d8c:	4a23      	ldr	r2, [pc, #140]	; (e1c <usb_serial_configure+0xc8>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
     d8e:	2110      	movs	r1, #16
	memset(rx_index, 0, sizeof(rx_index));
     d90:	4b23      	ldr	r3, [pc, #140]	; (e20 <usb_serial_configure+0xcc>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
     d92:	2002      	movs	r0, #2
	memset(rx_count, 0, sizeof(rx_count));
     d94:	e9c2 4400 	strd	r4, r4, [r2]
     d98:	e9c2 4402 	strd	r4, r4, [r2, #8]
	rx_head = 0;
     d9c:	4a21      	ldr	r2, [pc, #132]	; (e24 <usb_serial_configure+0xd0>)
	memset(rx_index, 0, sizeof(rx_index));
     d9e:	e9c3 4400 	strd	r4, r4, [r3]
	rx_head = 0;
     da2:	7014      	strb	r4, [r2, #0]
	rx_available = 0;
     da4:	4a20      	ldr	r2, [pc, #128]	; (e28 <usb_serial_configure+0xd4>)
	memset(rx_index, 0, sizeof(rx_index));
     da6:	e9c3 4402 	strd	r4, r4, [r3, #8]
	rx_tail = 0;
     daa:	4b20      	ldr	r3, [pc, #128]	; (e2c <usb_serial_configure+0xd8>)
     dac:	701c      	strb	r4, [r3, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
     dae:	4623      	mov	r3, r4
	rx_available = 0;
     db0:	6014      	str	r4, [r2, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
     db2:	4622      	mov	r2, r4
     db4:	f7ff fe62 	bl	a7c <usb_config_tx>
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
     db8:	4622      	mov	r2, r4
     dba:	8831      	ldrh	r1, [r6, #0]
     dbc:	2003      	movs	r0, #3
     dbe:	4b1c      	ldr	r3, [pc, #112]	; (e30 <usb_serial_configure+0xdc>)
     dc0:	f7ff fe2a 	bl	a18 <usb_config_rx>
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
     dc4:	4623      	mov	r3, r4
     dc6:	2201      	movs	r2, #1
     dc8:	8829      	ldrh	r1, [r5, #0]
     dca:	2004      	movs	r0, #4
     dcc:	f7ff fe56 	bl	a7c <usb_config_tx>
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
     dd0:	4620      	mov	r0, r4
     dd2:	3401      	adds	r4, #1
     dd4:	f7ff feea 	bl	bac <rx_queue_transfer>
     dd8:	2c08      	cmp	r4, #8
     dda:	d1f9      	bne.n	dd0 <usb_serial_configure+0x7c>
	USB1_GPTIMER0CTRL = 0;
     ddc:	4b15      	ldr	r3, [pc, #84]	; (e34 <usb_serial_configure+0xe0>)
	USB1_GPTIMER0LD = microseconds - 1;
     dde:	224a      	movs	r2, #74	; 0x4a
	usb_timer0_callback = callback;
     de0:	4815      	ldr	r0, [pc, #84]	; (e38 <usb_serial_configure+0xe4>)
	USB1_GPTIMER0CTRL = 0;
     de2:	2100      	movs	r1, #0
	usb_timer0_callback = callback;
     de4:	4c15      	ldr	r4, [pc, #84]	; (e3c <usb_serial_configure+0xe8>)
     de6:	6004      	str	r4, [r0, #0]
	USB1_GPTIMER0CTRL = 0;
     de8:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	USB1_GPTIMER0LD = microseconds - 1;
     dec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	USB1_USBINTR |= USB_USBINTR_TIE0;
     df0:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
     df4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
     df8:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
}
     dfc:	bd70      	pop	{r4, r5, r6, pc}
     dfe:	bf00      	nop
     e00:	20000ea6 	.word	0x20000ea6
     e04:	20000c00 	.word	0x20000c00
     e08:	20000e98 	.word	0x20000e98
     e0c:	20000e94 	.word	0x20000e94
     e10:	20000ea2 	.word	0x20000ea2
     e14:	20000e96 	.word	0x20000e96
     e18:	20000b00 	.word	0x20000b00
     e1c:	20000e34 	.word	0x20000e34
     e20:	20000e44 	.word	0x20000e44
     e24:	20000e9f 	.word	0x20000e9f
     e28:	20000e30 	.word	0x20000e30
     e2c:	20000ea0 	.word	0x20000ea0
     e30:	00000c0d 	.word	0x00000c0d
     e34:	402e0000 	.word	0x402e0000
     e38:	20000e8c 	.word	0x20000e8c
     e3c:	00000cc1 	.word	0x00000cc1

00000e40 <usb_serial_available>:
	uint32_t n = rx_available;
     e40:	4b04      	ldr	r3, [pc, #16]	; (e54 <usb_serial_available+0x14>)
{
     e42:	b510      	push	{r4, lr}
	uint32_t n = rx_available;
     e44:	681c      	ldr	r4, [r3, #0]
	if (n == 0) yield();
     e46:	b10c      	cbz	r4, e4c <usb_serial_available+0xc>
}
     e48:	4620      	mov	r0, r4
     e4a:	bd10      	pop	{r4, pc}
	if (n == 0) yield();
     e4c:	f000 f804 	bl	e58 <yield>
}
     e50:	4620      	mov	r0, r4
     e52:	bd10      	pop	{r4, pc}
     e54:	20000e30 	.word	0x20000e30

00000e58 <yield>:

extern const uint8_t _serialEvent_default;	

void yield(void) __attribute__ ((weak));
void yield(void)
{
     e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static uint8_t running=0;
	if (!yield_active_check_flags) return;	// nothing to do
     e5c:	4e32      	ldr	r6, [pc, #200]	; (f28 <yield+0xd0>)
     e5e:	7833      	ldrb	r3, [r6, #0]
     e60:	b163      	cbz	r3, e7c <yield+0x24>
	if (running) return; // TODO: does this need to be atomic?
     e62:	4f32      	ldr	r7, [pc, #200]	; (f2c <yield+0xd4>)
     e64:	783a      	ldrb	r2, [r7, #0]
     e66:	b94a      	cbnz	r2, e7c <yield+0x24>
	running = 1;
     e68:	2201      	movs	r2, #1


	// USB Serial - Add hack to minimize impact...
	if (yield_active_check_flags & YIELD_CHECK_USB_SERIAL) {
     e6a:	07d9      	lsls	r1, r3, #31
	running = 1;
     e6c:	703a      	strb	r2, [r7, #0]
	if (yield_active_check_flags & YIELD_CHECK_USB_SERIAL) {
     e6e:	d444      	bmi.n	efa <yield+0xa2>
		if (_serialEventUSB2_default) yield_active_check_flags &= ~YIELD_CHECK_USB_SERIALUSB2;
	}
#endif

	// Current workaround until integrate with EventResponder.
	if (yield_active_check_flags & YIELD_CHECK_HARDWARE_SERIAL) HardwareSerial::processSerialEventsList();
     e70:	079a      	lsls	r2, r3, #30
     e72:	d426      	bmi.n	ec2 <yield+0x6a>

	running = 0;
     e74:	2200      	movs	r2, #0
	if (yield_active_check_flags & YIELD_CHECK_EVENT_RESPONDER) EventResponder::runFromYield();
     e76:	075b      	lsls	r3, r3, #29
	running = 0;
     e78:	703a      	strb	r2, [r7, #0]
	if (yield_active_check_flags & YIELD_CHECK_EVENT_RESPONDER) EventResponder::runFromYield();
     e7a:	d401      	bmi.n	e80 <yield+0x28>
	
};
     e7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	// Wait for event(s) to occur.  These are most likely to be useful when
	// used with a scheduler or RTOS.
	bool waitForEvent(EventResponderRef event, int timeout);
	EventResponder * waitForEvent(EventResponder *list, int listsize, int timeout);
	static void runFromYield() {
		if (!firstYield) return;  
     e80:	4b2b      	ldr	r3, [pc, #172]	; (f30 <yield+0xd8>)
     e82:	681a      	ldr	r2, [r3, #0]
     e84:	2a00      	cmp	r2, #0
     e86:	d0f9      	beq.n	e7c <yield+0x24>
		// First, check if yield was called from an interrupt
		// never call normal handler functions from any interrupt context
		uint32_t ipsr;
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
     e88:	f3ef 8205 	mrs	r2, IPSR
		if (ipsr != 0) return;
     e8c:	2a00      	cmp	r2, #0
     e8e:	d1f5      	bne.n	e7c <yield+0x24>
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     e90:	f3ef 8510 	mrs	r5, PRIMASK
		__disable_irq();
     e94:	b672      	cpsid	i
		EventResponder *first = firstYield;
     e96:	6818      	ldr	r0, [r3, #0]
		if (first == nullptr) {
     e98:	2800      	cmp	r0, #0
     e9a:	d03b      	beq.n	f14 <yield+0xbc>
		if (runningFromYield) {
     e9c:	4c25      	ldr	r4, [pc, #148]	; (f34 <yield+0xdc>)
     e9e:	7821      	ldrb	r1, [r4, #0]
     ea0:	2900      	cmp	r1, #0
     ea2:	d137      	bne.n	f14 <yield+0xbc>
		runningFromYield = true;
     ea4:	2201      	movs	r2, #1
     ea6:	7022      	strb	r2, [r4, #0]
		firstYield = first->_next;
     ea8:	6942      	ldr	r2, [r0, #20]
     eaa:	601a      	str	r2, [r3, #0]
		if (firstYield) {
     eac:	2a00      	cmp	r2, #0
     eae:	d038      	beq.n	f22 <yield+0xca>
			firstYield->_prev = nullptr;
     eb0:	6191      	str	r1, [r2, #24]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
     eb2:	b905      	cbnz	r5, eb6 <yield+0x5e>
     eb4:	b662      	cpsie	i
		first->_triggered = false;
     eb6:	2500      	movs	r5, #0
		(*(first->_function))(*first);
     eb8:	6883      	ldr	r3, [r0, #8]
		first->_triggered = false;
     eba:	7745      	strb	r5, [r0, #29]
		(*(first->_function))(*first);
     ebc:	4798      	blx	r3
		runningFromYield = false;
     ebe:	7025      	strb	r5, [r4, #0]
     ec0:	e7dc      	b.n	e7c <yield+0x24>
	*/

	operator bool()			{ return true; }

	static inline void processSerialEventsList() {
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
     ec2:	f8df 807c 	ldr.w	r8, [pc, #124]	; f40 <yield+0xe8>
     ec6:	f898 2000 	ldrb.w	r2, [r8]
     eca:	2a00      	cmp	r2, #0
     ecc:	d0d2      	beq.n	e74 <yield+0x1c>
     ece:	2500      	movs	r5, #0
     ed0:	f8df 9070 	ldr.w	r9, [pc, #112]	; f44 <yield+0xec>
     ed4:	462b      	mov	r3, r5
			s_serials_with_serial_events[i]->doYieldCode();
     ed6:	f859 4023 	ldr.w	r4, [r9, r3, lsl #2]
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
     eda:	3501      	adds	r5, #1
	static HardwareSerial 	*s_serials_with_serial_events[7];
	#endif
	static uint8_t 			s_count_serials_with_serial_events;
	void addToSerialEventsList(); 
	inline void doYieldCode()  {
		if (available()) (*hardware->_serialEvent)();
     edc:	6823      	ldr	r3, [r4, #0]
     ede:	4620      	mov	r0, r4
     ee0:	691b      	ldr	r3, [r3, #16]
     ee2:	4798      	blx	r3
     ee4:	b110      	cbz	r0, eec <yield+0x94>
     ee6:	6963      	ldr	r3, [r4, #20]
     ee8:	689b      	ldr	r3, [r3, #8]
     eea:	4798      	blx	r3
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
     eec:	f898 2000 	ldrb.w	r2, [r8]
     ef0:	b2eb      	uxtb	r3, r5
     ef2:	429a      	cmp	r2, r3
     ef4:	d8ef      	bhi.n	ed6 <yield+0x7e>
	if (yield_active_check_flags & YIELD_CHECK_EVENT_RESPONDER) EventResponder::runFromYield();
     ef6:	7833      	ldrb	r3, [r6, #0]
     ef8:	e7bc      	b.n	e74 <yield+0x1c>
		}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
	// Returns the number of bytes which have been received from your PC and
	// can be fetched using Serial.read() or Serial.readBytes().
        virtual int available() { return usb_serial_available(); }
     efa:	f7ff ffa1 	bl	e40 <usb_serial_available>
		if (Serial.available()) serialEvent();
     efe:	b968      	cbnz	r0, f1c <yield+0xc4>
		if (_serialEvent_default) yield_active_check_flags &= ~YIELD_CHECK_USB_SERIAL;
     f00:	4b0d      	ldr	r3, [pc, #52]	; (f38 <yield+0xe0>)
     f02:	781b      	ldrb	r3, [r3, #0]
     f04:	b90b      	cbnz	r3, f0a <yield+0xb2>
     f06:	7833      	ldrb	r3, [r6, #0]
     f08:	e7b2      	b.n	e70 <yield+0x18>
     f0a:	7833      	ldrb	r3, [r6, #0]
     f0c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
     f10:	7033      	strb	r3, [r6, #0]
     f12:	e7ad      	b.n	e70 <yield+0x18>
		if (doit) __enable_irq();
     f14:	2d00      	cmp	r5, #0
     f16:	d1b1      	bne.n	e7c <yield+0x24>
     f18:	b662      	cpsie	i
     f1a:	e7af      	b.n	e7c <yield+0x24>
		if (Serial.available()) serialEvent();
     f1c:	f000 fbaa 	bl	1674 <serialEvent()>
     f20:	e7ee      	b.n	f00 <yield+0xa8>
			lastYield = nullptr;
     f22:	4b06      	ldr	r3, [pc, #24]	; (f3c <yield+0xe4>)
     f24:	601a      	str	r2, [r3, #0]
     f26:	e7c4      	b.n	eb2 <yield+0x5a>
     f28:	2000049a 	.word	0x2000049a
     f2c:	20000e9c 	.word	0x20000e9c
     f30:	20000c88 	.word	0x20000c88
     f34:	20000e9a 	.word	0x20000e9a
     f38:	60001f54 	.word	0x60001f54
     f3c:	20000c94 	.word	0x20000c94
     f40:	20000e9b 	.word	0x20000e9b
     f44:	20000c98 	.word	0x20000c98

00000f48 <EventResponder::runFromInterrupt()>:
{
     f48:	b570      	push	{r4, r5, r6, lr}
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     f4a:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
     f4e:	b672      	cpsid	i
		EventResponder *first = firstInterrupt;
     f50:	4c0c      	ldr	r4, [pc, #48]	; (f84 <EventResponder::runFromInterrupt()+0x3c>)
     f52:	6820      	ldr	r0, [r4, #0]
		if (first) {
     f54:	b180      	cbz	r0, f78 <EventResponder::runFromInterrupt()+0x30>
				lastInterrupt = nullptr;
     f56:	4e0c      	ldr	r6, [pc, #48]	; (f88 <EventResponder::runFromInterrupt()+0x40>)
				firstInterrupt->_prev = nullptr;
     f58:	2500      	movs	r5, #0
			firstInterrupt = first->_next;
     f5a:	6943      	ldr	r3, [r0, #20]
     f5c:	6023      	str	r3, [r4, #0]
			if (firstInterrupt) {
     f5e:	b173      	cbz	r3, f7e <EventResponder::runFromInterrupt()+0x36>
				firstInterrupt->_prev = nullptr;
     f60:	619d      	str	r5, [r3, #24]
		if (doit) __enable_irq();
     f62:	b902      	cbnz	r2, f66 <EventResponder::runFromInterrupt()+0x1e>
     f64:	b662      	cpsie	i
			(*(first->_function))(*first);
     f66:	6883      	ldr	r3, [r0, #8]
			first->_triggered = false;
     f68:	7745      	strb	r5, [r0, #29]
			(*(first->_function))(*first);
     f6a:	4798      	blx	r3
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
     f6c:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
     f70:	b672      	cpsid	i
		EventResponder *first = firstInterrupt;
     f72:	6820      	ldr	r0, [r4, #0]
		if (first) {
     f74:	2800      	cmp	r0, #0
     f76:	d1f0      	bne.n	f5a <EventResponder::runFromInterrupt()+0x12>
		if (doit) __enable_irq();
     f78:	b902      	cbnz	r2, f7c <EventResponder::runFromInterrupt()+0x34>
     f7a:	b662      	cpsie	i
}
     f7c:	bd70      	pop	{r4, r5, r6, pc}
				lastInterrupt = nullptr;
     f7e:	6033      	str	r3, [r6, #0]
     f80:	e7ef      	b.n	f62 <EventResponder::runFromInterrupt()+0x1a>
     f82:	bf00      	nop
     f84:	20000c90 	.word	0x20000c90
     f88:	20000c8c 	.word	0x20000c8c

00000f8c <pendablesrvreq_isr>:
	EventResponder::runFromInterrupt();
     f8c:	f7ff bfdc 	b.w	f48 <EventResponder::runFromInterrupt()>

00000f90 <systick_isr>:
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
     f90:	4904      	ldr	r1, [pc, #16]	; (fa4 <systick_isr+0x14>)
	systick_millis_count++;
     f92:	4a05      	ldr	r2, [pc, #20]	; (fa8 <systick_isr+0x18>)
	systick_cycle_count = ARM_DWT_CYCCNT;
     f94:	6849      	ldr	r1, [r1, #4]
     f96:	4b05      	ldr	r3, [pc, #20]	; (fac <systick_isr+0x1c>)
     f98:	6019      	str	r1, [r3, #0]
	systick_millis_count++;
     f9a:	6813      	ldr	r3, [r2, #0]
     f9c:	3301      	adds	r3, #1
     f9e:	6013      	str	r3, [r2, #0]
}
     fa0:	4770      	bx	lr
     fa2:	bf00      	nop
     fa4:	e0001000 	.word	0xe0001000
     fa8:	20000e78 	.word	0x20000e78
     fac:	20000e74 	.word	0x20000e74

00000fb0 <set_arm_clock>:
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
     fb0:	49a2      	ldr	r1, [pc, #648]	; (123c <set_arm_clock+0x28c>)
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
     fb2:	4ba3      	ldr	r3, [pc, #652]	; (1240 <set_arm_clock+0x290>)
	if (frequency > 528000000) {
     fb4:	4288      	cmp	r0, r1
{
     fb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t dcdc = DCDC_REG3;
     fba:	4ca2      	ldr	r4, [pc, #648]	; (1244 <set_arm_clock+0x294>)
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
     fbc:	695e      	ldr	r6, [r3, #20]
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
     fbe:	699a      	ldr	r2, [r3, #24]
	uint32_t dcdc = DCDC_REG3;
     fc0:	f8d4 800c 	ldr.w	r8, [r4, #12]
	if (frequency > 528000000) {
     fc4:	d91b      	bls.n	ffe <set_arm_clock+0x4e>
		voltage = 1250; // 1.25V
#if defined(OVERCLOCK_STEPSIZE) && defined(OVERCLOCK_MAX_VOLT)
		if (frequency > 600000000) {
     fc6:	4ba0      	ldr	r3, [pc, #640]	; (1248 <set_arm_clock+0x298>)
     fc8:	4298      	cmp	r0, r3
     fca:	f240 8102 	bls.w	11d2 <set_arm_clock+0x222>
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
     fce:	1ac3      	subs	r3, r0, r3
     fd0:	499e      	ldr	r1, [pc, #632]	; (124c <set_arm_clock+0x29c>)
     fd2:	0a1b      	lsrs	r3, r3, #8
     fd4:	fba1 1303 	umull	r1, r3, r1, r3
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     fd8:	f240 6127 	movw	r1, #1575	; 0x627
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
     fdc:	09db      	lsrs	r3, r3, #7
     fde:	eb03 0383 	add.w	r3, r3, r3, lsl #2
     fe2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
     fe6:	f203 43e2 	addw	r3, r3, #1250	; 0x4e2
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
     fea:	428b      	cmp	r3, r1
     fec:	bf28      	it	cs
     fee:	460b      	movcs	r3, r1
     ff0:	f5a3 7748 	sub.w	r7, r3, #800	; 0x320
     ff4:	4b96      	ldr	r3, [pc, #600]	; (1250 <set_arm_clock+0x2a0>)
     ff6:	fba3 3707 	umull	r3, r7, r3, r7
     ffa:	08ff      	lsrs	r7, r7, #3
     ffc:	e004      	b.n	1008 <set_arm_clock+0x58>
	} else if (frequency <= 24000000) {
     ffe:	4f95      	ldr	r7, [pc, #596]	; (1254 <set_arm_clock+0x2a4>)
    1000:	42b8      	cmp	r0, r7
    1002:	bf8c      	ite	hi
    1004:	270e      	movhi	r7, #14
    1006:	2706      	movls	r7, #6
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    1008:	498d      	ldr	r1, [pc, #564]	; (1240 <set_arm_clock+0x290>)
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    100a:	f008 091f 	and.w	r9, r8, #31
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    100e:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    1012:	45b9      	cmp	r9, r7
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    1014:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
    1018:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    101c:	d20c      	bcs.n	1038 <set_arm_clock+0x88>
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    101e:	f028 081f 	bic.w	r8, r8, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    1022:	f5a1 21f8 	sub.w	r1, r1, #507904	; 0x7c000
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    1026:	ea48 0807 	orr.w	r8, r8, r7
		DCDC_REG3 = dcdc;
    102a:	f8c1 800c 	str.w	r8, [r1, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    102e:	680b      	ldr	r3, [r1, #0]
    1030:	2b00      	cmp	r3, #0
    1032:	dafc      	bge.n	102e <set_arm_clock+0x7e>
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    1034:	f008 091f 	and.w	r9, r8, #31
	if (!(cbcdr & CCM_CBCDR_PERIPH_CLK_SEL)) {
    1038:	f016 7300 	ands.w	r3, r6, #33554432	; 0x2000000
    103c:	d124      	bne.n	1088 <set_arm_clock+0xd8>
		if ((CCM_ANALOG_PLL_USB1 & need1s) == need1s) {
    103e:	4986      	ldr	r1, [pc, #536]	; (1258 <set_arm_clock+0x2a8>)
    1040:	690c      	ldr	r4, [r1, #16]
    1042:	4986      	ldr	r1, [pc, #536]	; (125c <set_arm_clock+0x2ac>)
    1044:	43a1      	bics	r1, r4
    1046:	f000 80ea 	beq.w	121e <set_arm_clock+0x26e>
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
    104a:	f482 5180 	eor.w	r1, r2, #4096	; 0x1000
    104e:	4634      	mov	r4, r6
    1050:	f44f 5580 	mov.w	r5, #4096	; 0x1000
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
    1054:	f014 5f60 	tst.w	r4, #939524096	; 0x38000000
    1058:	d004      	beq.n	1064 <set_arm_clock+0xb4>
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
    105a:	f026 5660 	bic.w	r6, r6, #939524096	; 0x38000000
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
    105e:	431e      	orrs	r6, r3
			CCM_CBCDR = cbcdr;
    1060:	4b77      	ldr	r3, [pc, #476]	; (1240 <set_arm_clock+0x290>)
    1062:	615e      	str	r6, [r3, #20]
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
    1064:	f411 5f40 	tst.w	r1, #12288	; 0x3000
    1068:	d007      	beq.n	107a <set_arm_clock+0xca>
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
    106a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
			CCM_CBCMR = cbcmr;
    106e:	4974      	ldr	r1, [pc, #464]	; (1240 <set_arm_clock+0x290>)
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
    1070:	432a      	orrs	r2, r5
			CCM_CBCMR = cbcmr;
    1072:	618a      	str	r2, [r1, #24]
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
    1074:	6c8b      	ldr	r3, [r1, #72]	; 0x48
    1076:	071a      	lsls	r2, r3, #28
    1078:	d4fc      	bmi.n	1074 <set_arm_clock+0xc4>
		cbcdr |= CCM_CBCDR_PERIPH_CLK_SEL;
    107a:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
		CCM_CBCDR = cbcdr;
    107e:	4a70      	ldr	r2, [pc, #448]	; (1240 <set_arm_clock+0x290>)
    1080:	6156      	str	r6, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    1082:	6c93      	ldr	r3, [r2, #72]	; 0x48
    1084:	069b      	lsls	r3, r3, #26
    1086:	d4fc      	bmi.n	1082 <set_arm_clock+0xd2>
	while (frequency * div_arm * div_ahb < 648000000) {
    1088:	4c75      	ldr	r4, [pc, #468]	; (1260 <set_arm_clock+0x2b0>)
    108a:	42a0      	cmp	r0, r4
    108c:	f200 80ce 	bhi.w	122c <set_arm_clock+0x27c>
	uint32_t div_ahb = 1;
    1090:	f04f 0c01 	mov.w	ip, #1
    1094:	4601      	mov	r1, r0
	uint32_t div_arm = 1;
    1096:	4663      	mov	r3, ip
	while (frequency * div_arm * div_ahb < 648000000) {
    1098:	fb03 1201 	mla	r2, r3, r1, r1
			div_arm = div_arm + 1;
    109c:	f103 0e01 	add.w	lr, r3, #1
				div_ahb = div_ahb + 1;
    10a0:	f10c 0501 	add.w	r5, ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    10a4:	42a2      	cmp	r2, r4
    10a6:	d818      	bhi.n	10da <set_arm_clock+0x12a>
		if (div_arm < 8) {
    10a8:	f1be 0f08 	cmp.w	lr, #8
				div_arm = 1;
    10ac:	f04f 0301 	mov.w	r3, #1
		if (div_arm < 8) {
    10b0:	f040 808d 	bne.w	11ce <set_arm_clock+0x21e>
			if (div_ahb < 5) {
    10b4:	f1bc 0f04 	cmp.w	ip, #4
    10b8:	f200 8091 	bhi.w	11de <set_arm_clock+0x22e>
	while (frequency * div_arm * div_ahb < 648000000) {
    10bc:	180a      	adds	r2, r1, r0
    10be:	42a2      	cmp	r2, r4
    10c0:	f200 80a4 	bhi.w	120c <set_arm_clock+0x25c>
    10c4:	fb05 f100 	mul.w	r1, r5, r0
				div_ahb = div_ahb + 1;
    10c8:	46ac      	mov	ip, r5
			div_arm = div_arm + 1;
    10ca:	f103 0e01 	add.w	lr, r3, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    10ce:	fb03 1201 	mla	r2, r3, r1, r1
				div_ahb = div_ahb + 1;
    10d2:	f10c 0501 	add.w	r5, ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    10d6:	42a2      	cmp	r2, r4
    10d8:	d9e6      	bls.n	10a8 <set_arm_clock+0xf8>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    10da:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
    10de:	028c      	lsls	r4, r1, #10
    10e0:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    10e4:	485f      	ldr	r0, [pc, #380]	; (1264 <set_arm_clock+0x2b4>)
    10e6:	4410      	add	r0, r2
	if (mult > 108) mult = 108;
    10e8:	4a5f      	ldr	r2, [pc, #380]	; (1268 <set_arm_clock+0x2b8>)
    10ea:	4290      	cmp	r0, r2
    10ec:	d97f      	bls.n	11ee <set_arm_clock+0x23e>
    10ee:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 1294 <set_arm_clock+0x2e4>
    10f2:	226c      	movs	r2, #108	; 0x6c
    10f4:	485d      	ldr	r0, [pc, #372]	; (126c <set_arm_clock+0x2bc>)
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    10f6:	4d58      	ldr	r5, [pc, #352]	; (1258 <set_arm_clock+0x2a8>)
	frequency = mult * 12000000 / div_arm / div_ahb;
    10f8:	fbb0 f0fe 	udiv	r0, r0, lr
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    10fc:	f8d5 e000 	ldr.w	lr, [r5]
	frequency = mult * 12000000 / div_arm / div_ahb;
    1100:	fbb0 f0fc 	udiv	r0, r0, ip
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    1104:	f8df c190 	ldr.w	ip, [pc, #400]	; 1298 <set_arm_clock+0x2e8>
    1108:	ea0e 0c0c 	and.w	ip, lr, ip
    110c:	45d4      	cmp	ip, sl
    110e:	d009      	beq.n	1124 <set_arm_clock+0x174>
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
    1110:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
    1114:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
    1118:	f8c5 c000 	str.w	ip, [r5]
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
    111c:	602a      	str	r2, [r5, #0]
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
    111e:	682a      	ldr	r2, [r5, #0]
    1120:	2a00      	cmp	r2, #0
    1122:	dafc      	bge.n	111e <set_arm_clock+0x16e>
	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
    1124:	4a46      	ldr	r2, [pc, #280]	; (1240 <set_arm_clock+0x290>)
    1126:	6915      	ldr	r5, [r2, #16]
    1128:	f005 0507 	and.w	r5, r5, #7
    112c:	429d      	cmp	r5, r3
    112e:	d003      	beq.n	1138 <set_arm_clock+0x188>
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
    1130:	6113      	str	r3, [r2, #16]
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
    1132:	6c93      	ldr	r3, [r2, #72]	; 0x48
    1134:	03dd      	lsls	r5, r3, #15
    1136:	d4fc      	bmi.n	1132 <set_arm_clock+0x182>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    1138:	f411 5fe0 	tst.w	r1, #7168	; 0x1c00
    113c:	d009      	beq.n	1152 <set_arm_clock+0x1a2>
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
    113e:	f426 56e0 	bic.w	r6, r6, #7168	; 0x1c00
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    1142:	f404 54e0 	and.w	r4, r4, #7168	; 0x1c00
		CCM_CBCDR = cbcdr;
    1146:	4a3e      	ldr	r2, [pc, #248]	; (1240 <set_arm_clock+0x290>)
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    1148:	4326      	orrs	r6, r4
		CCM_CBCDR = cbcdr;
    114a:	6156      	str	r6, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
    114c:	6c93      	ldr	r3, [r2, #72]	; 0x48
    114e:	0799      	lsls	r1, r3, #30
    1150:	d4fc      	bmi.n	114c <set_arm_clock+0x19c>
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    1152:	4947      	ldr	r1, [pc, #284]	; (1270 <set_arm_clock+0x2c0>)
	if (div_ipg > 4) div_ipg = 4;
    1154:	4a47      	ldr	r2, [pc, #284]	; (1274 <set_arm_clock+0x2c4>)
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    1156:	4401      	add	r1, r0
	if (div_ipg > 4) div_ipg = 4;
    1158:	4291      	cmp	r1, r2
    115a:	d83c      	bhi.n	11d6 <set_arm_clock+0x226>
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    115c:	4b46      	ldr	r3, [pc, #280]	; (1278 <set_arm_clock+0x2c8>)
    115e:	09c9      	lsrs	r1, r1, #7
    1160:	fba3 3101 	umull	r3, r1, r3, r1
    1164:	0b09      	lsrs	r1, r1, #12
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
    1166:	1e4b      	subs	r3, r1, #1
    1168:	021b      	lsls	r3, r3, #8
    116a:	ea86 0203 	eor.w	r2, r6, r3
    116e:	f412 7f40 	tst.w	r2, #768	; 0x300
    1172:	d006      	beq.n	1182 <set_arm_clock+0x1d2>
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
    1174:	f426 7640 	bic.w	r6, r6, #768	; 0x300
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    1178:	f403 7340 	and.w	r3, r3, #768	; 0x300
		CCM_CBCDR = cbcdr;
    117c:	4a30      	ldr	r2, [pc, #192]	; (1240 <set_arm_clock+0x290>)
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    117e:	4333      	orrs	r3, r6
		CCM_CBCDR = cbcdr;
    1180:	6153      	str	r3, [r2, #20]
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
    1182:	4a2f      	ldr	r2, [pc, #188]	; (1240 <set_arm_clock+0x290>)
    1184:	6953      	ldr	r3, [r2, #20]
    1186:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
    118a:	6153      	str	r3, [r2, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    118c:	6c93      	ldr	r3, [r2, #72]	; 0x48
    118e:	069b      	lsls	r3, r3, #26
    1190:	d4fc      	bmi.n	118c <set_arm_clock+0x1dc>
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    1192:	4b3a      	ldr	r3, [pc, #232]	; (127c <set_arm_clock+0x2cc>)
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    1194:	454f      	cmp	r7, r9
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    1196:	fba3 2300 	umull	r2, r3, r3, r0
    119a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    119e:	ea4f 4393 	mov.w	r3, r3, lsr #18
	F_BUS_ACTUAL = frequency / div_ipg;
    11a2:	fbb0 f1f1 	udiv	r1, r0, r1
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    11a6:	fbb2 f3f3 	udiv	r3, r2, r3
	F_CPU_ACTUAL = frequency;
    11aa:	4a35      	ldr	r2, [pc, #212]	; (1280 <set_arm_clock+0x2d0>)
    11ac:	6010      	str	r0, [r2, #0]
	F_BUS_ACTUAL = frequency / div_ipg;
    11ae:	4a35      	ldr	r2, [pc, #212]	; (1284 <set_arm_clock+0x2d4>)
    11b0:	6011      	str	r1, [r2, #0]
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    11b2:	4a35      	ldr	r2, [pc, #212]	; (1288 <set_arm_clock+0x2d8>)
    11b4:	6013      	str	r3, [r2, #0]
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    11b6:	d208      	bcs.n	11ca <set_arm_clock+0x21a>
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    11b8:	f028 081f 	bic.w	r8, r8, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    11bc:	4a21      	ldr	r2, [pc, #132]	; (1244 <set_arm_clock+0x294>)
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    11be:	ea48 0707 	orr.w	r7, r8, r7
		DCDC_REG3 = dcdc;
    11c2:	60d7      	str	r7, [r2, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    11c4:	6813      	ldr	r3, [r2, #0]
    11c6:	2b00      	cmp	r3, #0
    11c8:	dafc      	bge.n	11c4 <set_arm_clock+0x214>
	}

	return frequency;
}
    11ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    11ce:	4673      	mov	r3, lr
    11d0:	e762      	b.n	1098 <set_arm_clock+0xe8>
    11d2:	2712      	movs	r7, #18
    11d4:	e718      	b.n	1008 <set_arm_clock+0x58>
    11d6:	f44f 7340 	mov.w	r3, #768	; 0x300
	if (div_ipg > 4) div_ipg = 4;
    11da:	2104      	movs	r1, #4
    11dc:	e7c5      	b.n	116a <set_arm_clock+0x1ba>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    11de:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    11e2:	4820      	ldr	r0, [pc, #128]	; (1264 <set_arm_clock+0x2b4>)
    11e4:	2307      	movs	r3, #7
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    11e6:	028c      	lsls	r4, r1, #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    11e8:	4410      	add	r0, r2
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    11ea:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    11ee:	4a27      	ldr	r2, [pc, #156]	; (128c <set_arm_clock+0x2dc>)
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
    11f0:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 129c <set_arm_clock+0x2ec>
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    11f4:	fba2 2000 	umull	r2, r0, r2, r0
    11f8:	0d02      	lsrs	r2, r0, #20
	frequency = mult * 12000000 / div_arm / div_ahb;
    11fa:	4825      	ldr	r0, [pc, #148]	; (1290 <set_arm_clock+0x2e0>)
    11fc:	2a36      	cmp	r2, #54	; 0x36
    11fe:	bf38      	it	cc
    1200:	2236      	movcc	r2, #54	; 0x36
    1202:	fb02 f000 	mul.w	r0, r2, r0
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
    1206:	ea42 0a0a 	orr.w	sl, r2, sl
    120a:	e774      	b.n	10f6 <set_arm_clock+0x146>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    120c:	ea4f 248c 	mov.w	r4, ip, lsl #10
    1210:	2300      	movs	r3, #0
    1212:	ea86 218c 	eor.w	r1, r6, ip, lsl #10
				div_arm = 1;
    1216:	f04f 0e01 	mov.w	lr, #1
				div_ahb = div_ahb + 1;
    121a:	46ac      	mov	ip, r5
    121c:	e762      	b.n	10e4 <set_arm_clock+0x134>
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
    121e:	461d      	mov	r5, r3
    1220:	f086 54c0 	eor.w	r4, r6, #402653184	; 0x18000000
    1224:	4611      	mov	r1, r2
    1226:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
    122a:	e713      	b.n	1054 <set_arm_clock+0xa4>
	while (frequency * div_arm * div_ahb < 648000000) {
    122c:	2400      	movs	r4, #0
	uint32_t div_ahb = 1;
    122e:	f04f 0c01 	mov.w	ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    1232:	4602      	mov	r2, r0
    1234:	4631      	mov	r1, r6
    1236:	4623      	mov	r3, r4
	uint32_t div_arm = 1;
    1238:	46e6      	mov	lr, ip
    123a:	e753      	b.n	10e4 <set_arm_clock+0x134>
    123c:	1f78a400 	.word	0x1f78a400
    1240:	400fc000 	.word	0x400fc000
    1244:	40080000 	.word	0x40080000
    1248:	23c34600 	.word	0x23c34600
    124c:	004cb223 	.word	0x004cb223
    1250:	51eb851f 	.word	0x51eb851f
    1254:	016e3600 	.word	0x016e3600
    1258:	400d8000 	.word	0x400d8000
    125c:	80003040 	.word	0x80003040
    1260:	269fb1ff 	.word	0x269fb1ff
    1264:	005b8d80 	.word	0x005b8d80
    1268:	4df67eff 	.word	0x4df67eff
    126c:	4d3f6400 	.word	0x4d3f6400
    1270:	08f0d17f 	.word	0x08f0d17f
    1274:	2cb4177f 	.word	0x2cb4177f
    1278:	00e5109f 	.word	0x00e5109f
    127c:	431bde83 	.word	0x431bde83
    1280:	2000042c 	.word	0x2000042c
    1284:	20000428 	.word	0x20000428
    1288:	20000e70 	.word	0x20000e70
    128c:	165e9f81 	.word	0x165e9f81
    1290:	00b71b00 	.word	0x00b71b00
    1294:	8000206c 	.word	0x8000206c
    1298:	8001307f 	.word	0x8001307f
    129c:	80002000 	.word	0x80002000

000012a0 <delay>:
	if (msec == 0) return;
    12a0:	b900      	cbnz	r0, 12a4 <delay+0x4>
    12a2:	4770      	bx	lr
{
    12a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    12a8:	2101      	movs	r1, #1
    12aa:	4681      	mov	r9, r0
    12ac:	4c21      	ldr	r4, [pc, #132]	; (1334 <delay+0x94>)
    12ae:	4d22      	ldr	r5, [pc, #136]	; (1338 <delay+0x98>)
    12b0:	4e22      	ldr	r6, [pc, #136]	; (133c <delay+0x9c>)
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    12b2:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
    12b6:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
    12b8:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    12ba:	e844 1300 	strex	r3, r1, [r4]
	} while ( __STREXW(1, &systick_safe_read));
    12be:	2b00      	cmp	r3, #0
    12c0:	d1f7      	bne.n	12b2 <delay+0x12>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
    12c2:	491f      	ldr	r1, [pc, #124]	; (1340 <delay+0xa0>)
    12c4:	684b      	ldr	r3, [r1, #4]
	uint32_t usec = 1000*smc + frac;
    12c6:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    12ca:	f8df a078 	ldr.w	sl, [pc, #120]	; 1344 <delay+0xa4>
	uint32_t ccdelta = cyccnt - scc;
    12ce:	1a1b      	subs	r3, r3, r0
    12d0:	2701      	movs	r7, #1
	uint32_t usec = 1000*smc + frac;
    12d2:	fb0b f802 	mul.w	r8, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    12d6:	f8da 2000 	ldr.w	r2, [sl]
    12da:	fba3 3202 	umull	r3, r2, r3, r2
	uint32_t usec = 1000*smc + frac;
    12de:	455a      	cmp	r2, fp
    12e0:	bf94      	ite	ls
    12e2:	4490      	addls	r8, r2
    12e4:	44d8      	addhi	r8, fp
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    12e6:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
    12ea:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
    12ec:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    12ee:	e844 7300 	strex	r3, r7, [r4]
	} while ( __STREXW(1, &systick_safe_read));
    12f2:	2b00      	cmp	r3, #0
    12f4:	d1f7      	bne.n	12e6 <delay+0x46>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
    12f6:	684b      	ldr	r3, [r1, #4]
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    12f8:	f8da c000 	ldr.w	ip, [sl]
	uint32_t ccdelta = cyccnt - scc;
    12fc:	1a1b      	subs	r3, r3, r0
	uint32_t usec = 1000*smc + frac;
    12fe:	fb0b f202 	mul.w	r2, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    1302:	fba3 3c0c 	umull	r3, ip, r3, ip
	uint32_t usec = 1000*smc + frac;
    1306:	f5bc 7f7a 	cmp.w	ip, #1000	; 0x3e8
    130a:	bf94      	ite	ls
    130c:	4462      	addls	r2, ip
    130e:	f502 727a 	addhi.w	r2, r2, #1000	; 0x3e8
		while ((micros() - start) >= 1000) {
    1312:	eba2 0208 	sub.w	r2, r2, r8
    1316:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
    131a:	d306      	bcc.n	132a <delay+0x8a>
			if (--msec == 0) return;
    131c:	f1b9 0901 	subs.w	r9, r9, #1
			start += 1000;
    1320:	f508 787a 	add.w	r8, r8, #1000	; 0x3e8
			if (--msec == 0) return;
    1324:	d1df      	bne.n	12e6 <delay+0x46>
}
    1326:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		yield();
    132a:	f7ff fd95 	bl	e58 <yield>
		while ((micros() - start) >= 1000) {
    132e:	4904      	ldr	r1, [pc, #16]	; (1340 <delay+0xa0>)
    1330:	e7d9      	b.n	12e6 <delay+0x46>
    1332:	bf00      	nop
    1334:	20000e7c 	.word	0x20000e7c
    1338:	20000e78 	.word	0x20000e78
    133c:	20000e74 	.word	0x20000e74
    1340:	e0001000 	.word	0xe0001000
    1344:	20000e70 	.word	0x20000e70

00001348 <memcpy>:
	@ r1: src
	@ r2: len
#ifdef __ARM_FEATURE_UNALIGNED
	/* In case of UNALIGNED access supported, ip is not used in
	   function body.  */
	mov	ip, r0
    1348:	4684      	mov	ip, r0
#else
	push	{r0}
#endif
	orr	r3, r1, r0
    134a:	ea41 0300 	orr.w	r3, r1, r0
	ands	r3, r3, #3
    134e:	f013 0303 	ands.w	r3, r3, #3
	bne	.Lmisaligned_copy
    1352:	d16d      	bne.n	1430 <memcpy+0xe8>

.Lbig_block:
	subs	r2, __OPT_BIG_BLOCK_SIZE
    1354:	3a40      	subs	r2, #64	; 0x40
	blo	.Lmid_block
    1356:	d341      	bcc.n	13dc <memcpy+0x94>
.Lbig_block_loop:
	BEGIN_UNROLL_BIG_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
    1358:	f851 3b04 	ldr.w	r3, [r1], #4
    135c:	f840 3b04 	str.w	r3, [r0], #4
    1360:	f851 3b04 	ldr.w	r3, [r1], #4
    1364:	f840 3b04 	str.w	r3, [r0], #4
    1368:	f851 3b04 	ldr.w	r3, [r1], #4
    136c:	f840 3b04 	str.w	r3, [r0], #4
    1370:	f851 3b04 	ldr.w	r3, [r1], #4
    1374:	f840 3b04 	str.w	r3, [r0], #4
    1378:	f851 3b04 	ldr.w	r3, [r1], #4
    137c:	f840 3b04 	str.w	r3, [r0], #4
    1380:	f851 3b04 	ldr.w	r3, [r1], #4
    1384:	f840 3b04 	str.w	r3, [r0], #4
    1388:	f851 3b04 	ldr.w	r3, [r1], #4
    138c:	f840 3b04 	str.w	r3, [r0], #4
    1390:	f851 3b04 	ldr.w	r3, [r1], #4
    1394:	f840 3b04 	str.w	r3, [r0], #4
    1398:	f851 3b04 	ldr.w	r3, [r1], #4
    139c:	f840 3b04 	str.w	r3, [r0], #4
    13a0:	f851 3b04 	ldr.w	r3, [r1], #4
    13a4:	f840 3b04 	str.w	r3, [r0], #4
    13a8:	f851 3b04 	ldr.w	r3, [r1], #4
    13ac:	f840 3b04 	str.w	r3, [r0], #4
    13b0:	f851 3b04 	ldr.w	r3, [r1], #4
    13b4:	f840 3b04 	str.w	r3, [r0], #4
    13b8:	f851 3b04 	ldr.w	r3, [r1], #4
    13bc:	f840 3b04 	str.w	r3, [r0], #4
    13c0:	f851 3b04 	ldr.w	r3, [r1], #4
    13c4:	f840 3b04 	str.w	r3, [r0], #4
    13c8:	f851 3b04 	ldr.w	r3, [r1], #4
    13cc:	f840 3b04 	str.w	r3, [r0], #4
    13d0:	f851 3b04 	ldr.w	r3, [r1], #4
    13d4:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds	r0, __OPT_BIG_BLOCK_SIZE
	adds	r1, __OPT_BIG_BLOCK_SIZE
#endif
	subs	r2, __OPT_BIG_BLOCK_SIZE
    13d8:	3a40      	subs	r2, #64	; 0x40
	bhs .Lbig_block_loop
    13da:	d2bd      	bcs.n	1358 <memcpy+0x10>

.Lmid_block:
	adds	r2, __OPT_BIG_BLOCK_SIZE - __OPT_MID_BLOCK_SIZE
    13dc:	3230      	adds	r2, #48	; 0x30
	blo	.Lcopy_word_by_word
    13de:	d311      	bcc.n	1404 <memcpy+0xbc>
.Lmid_block_loop:
	BEGIN_UNROLL_MID_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
    13e0:	f851 3b04 	ldr.w	r3, [r1], #4
    13e4:	f840 3b04 	str.w	r3, [r0], #4
    13e8:	f851 3b04 	ldr.w	r3, [r1], #4
    13ec:	f840 3b04 	str.w	r3, [r0], #4
    13f0:	f851 3b04 	ldr.w	r3, [r1], #4
    13f4:	f840 3b04 	str.w	r3, [r0], #4
    13f8:	f851 3b04 	ldr.w	r3, [r1], #4
    13fc:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds    r0, __OPT_MID_BLOCK_SIZE
	adds    r1, __OPT_MID_BLOCK_SIZE
#endif
	subs	r2, __OPT_MID_BLOCK_SIZE
    1400:	3a10      	subs	r2, #16
	bhs	.Lmid_block_loop
    1402:	d2ed      	bcs.n	13e0 <memcpy+0x98>

.Lcopy_word_by_word:
	adds	r2, __OPT_MID_BLOCK_SIZE - 4
    1404:	320c      	adds	r2, #12
	blo	.Lcopy_less_than_4
    1406:	d305      	bcc.n	1414 <memcpy+0xcc>

	/* Kernel loop for small block copy */
	.align 2
.Lcopy_word_by_word_loop:
	ldr	r3, [r1], #4
    1408:	f851 3b04 	ldr.w	r3, [r1], #4
	str	r3, [r0], #4
    140c:	f840 3b04 	str.w	r3, [r0], #4
	subs	r2, #4
    1410:	3a04      	subs	r2, #4
	bhs	.Lcopy_word_by_word_loop
    1412:	d2f9      	bcs.n	1408 <memcpy+0xc0>

.Lcopy_less_than_4:
	adds	r2, #4
    1414:	3204      	adds	r2, #4
	beq	.Ldone
    1416:	d008      	beq.n	142a <memcpy+0xe2>

	lsls	r2, r2, #31
    1418:	07d2      	lsls	r2, r2, #31
	itt ne
    141a:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
    141c:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
    1420:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc	.Ldone
    1424:	d301      	bcc.n	142a <memcpy+0xe2>
#ifdef __ARM_FEATURE_UNALIGNED
	ldrh	r3, [r1]
    1426:	880b      	ldrh	r3, [r1, #0]
	strh	r3, [r0]
    1428:	8003      	strh	r3, [r0, #0]
	strb	r3, [r0, #1]
#endif /* __ARM_FEATURE_UNALIGNED */

.Ldone:
#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
    142a:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
    142c:	4770      	bx	lr
    142e:	bf00      	nop
#define Ldst_aligned Lbig_block

	/* Copy word by word using LDR when alignment can be done in hardware,
	i.e., SCTLR.A is set, supporting unaligned access in LDR and STR.  */

	cmp	r2, #8
    1430:	2a08      	cmp	r2, #8
	blo	.Lbyte_copy
    1432:	d313      	bcc.n	145c <memcpy+0x114>

	/* if src is aligned, just go to the big block loop.  */
	lsls	r3, r1, #30
    1434:	078b      	lsls	r3, r1, #30
	beq	.Ldst_aligned
    1436:	d08d      	beq.n	1354 <memcpy+0xc>
	handling of aligned src and misaligned dst need more overhead than
	otherwise.  By doing this the worst case is when initial src is aligned,
	additional up to 4 byte additional copy will executed, which is
	acceptable.  */

	ands	r3, r0, #3
    1438:	f010 0303 	ands.w	r3, r0, #3
	beq	.Ldst_aligned
    143c:	d08a      	beq.n	1354 <memcpy+0xc>

	rsb	r3, #4
    143e:	f1c3 0304 	rsb	r3, r3, #4
	subs	r2, r3
    1442:	1ad2      	subs	r2, r2, r3

	lsls    r3, r3, #31
    1444:	07db      	lsls	r3, r3, #31
	itt ne
    1446:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
    1448:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
    144c:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc .Ldst_aligned
    1450:	d380      	bcc.n	1354 <memcpy+0xc>

#ifdef __ARM_FEATURE_UNALIGNED
	ldrh    r3, [r1], #2
    1452:	f831 3b02 	ldrh.w	r3, [r1], #2
	strh    r3, [r0], #2
    1456:	f820 3b02 	strh.w	r3, [r0], #2
	b	.Ldst_aligned
    145a:	e77b      	b.n	1354 <memcpy+0xc>
	pop	{r4, r5}

#endif /* __ARM_FEATURE_UNALIGNED */

.Lbyte_copy:
	subs	r2, #4
    145c:	3a04      	subs	r2, #4
	blo	.Lcopy_less_than_4
    145e:	d3d9      	bcc.n	1414 <memcpy+0xcc>

.Lbyte_copy_loop:
	subs    r2, #1
    1460:	3a01      	subs	r2, #1
	ldrb    r3, [r1], #1
    1462:	f811 3b01 	ldrb.w	r3, [r1], #1
	strb    r3, [r0], #1
    1466:	f800 3b01 	strb.w	r3, [r0], #1
	bhs	.Lbyte_copy_loop
    146a:	d2f9      	bcs.n	1460 <memcpy+0x118>

	ldrb	r3, [r1]
    146c:	780b      	ldrb	r3, [r1, #0]
	strb	r3, [r0]
    146e:	7003      	strb	r3, [r0, #0]
	ldrb	r3, [r1, #1]
    1470:	784b      	ldrb	r3, [r1, #1]
	strb	r3, [r0, #1]
    1472:	7043      	strb	r3, [r0, #1]
	ldrb	r3, [r1, #2]
    1474:	788b      	ldrb	r3, [r1, #2]
	strb	r3, [r0, #2]
    1476:	7083      	strb	r3, [r0, #2]

#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
    1478:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
    147a:	4770      	bx	lr

0000147c <ultoa>:
	int i=0, j;
    147c:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
{
    1480:	b570      	push	{r4, r5, r6, lr}
		digit = val % radix;
    1482:	4666      	mov	r6, ip
	int i=0, j;
    1484:	2400      	movs	r4, #0
    1486:	e000      	b.n	148a <ultoa+0xe>
		i++;
    1488:	3401      	adds	r4, #1
		digit = val % radix;
    148a:	fbb0 f5f2 	udiv	r5, r0, r2
    148e:	fb02 0315 	mls	r3, r2, r5, r0
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    1492:	2b09      	cmp	r3, #9
    1494:	f103 0e37 	add.w	lr, r3, #55	; 0x37
    1498:	f103 0330 	add.w	r3, r3, #48	; 0x30
    149c:	fa5f fe8e 	uxtb.w	lr, lr
    14a0:	bf98      	it	ls
    14a2:	fa5f fe83 	uxtbls.w	lr, r3
		if (val == 0) break;
    14a6:	4290      	cmp	r0, r2
		val /= radix;
    14a8:	4628      	mov	r0, r5
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    14aa:	f806 ef01 	strb.w	lr, [r6, #1]!
		if (val == 0) break;
    14ae:	d2eb      	bcs.n	1488 <ultoa+0xc>
	buf[i + 1] = 0;
    14b0:	1c63      	adds	r3, r4, #1
    14b2:	2200      	movs	r2, #0
    14b4:	18c8      	adds	r0, r1, r3
    14b6:	54ca      	strb	r2, [r1, r3]
	for (j=0; j < i; j++, i--) {
    14b8:	b17c      	cbz	r4, 14da <ultoa+0x5e>
		t = buf[j];
    14ba:	4662      	mov	r2, ip
    14bc:	f81c 5f01 	ldrb.w	r5, [ip, #1]!
		buf[j] = buf[i];
    14c0:	f810 6d01 	ldrb.w	r6, [r0, #-1]!
	for (j=0; j < i; j++, i--) {
    14c4:	eba1 030c 	sub.w	r3, r1, ip
    14c8:	3202      	adds	r2, #2
		buf[j] = buf[i];
    14ca:	f88c 6000 	strb.w	r6, [ip]
	for (j=0; j < i; j++, i--) {
    14ce:	3b01      	subs	r3, #1
    14d0:	1a52      	subs	r2, r2, r1
		buf[i] = t;
    14d2:	7005      	strb	r5, [r0, #0]
	for (j=0; j < i; j++, i--) {
    14d4:	4423      	add	r3, r4
    14d6:	429a      	cmp	r2, r3
    14d8:	dbef      	blt.n	14ba <ultoa+0x3e>
}
    14da:	4608      	mov	r0, r1
    14dc:	bd70      	pop	{r4, r5, r6, pc}
    14de:	bf00      	nop

000014e0 <flexpwm_init>:
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    14e0:	2300      	movs	r3, #0
	p->FSTS0 = 0x000F; // clear fault status
    14e2:	220f      	movs	r2, #15
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    14e4:	f248 2cb8 	movw	ip, #33464	; 0x82b8
	for (i=0; i < 4; i++) {
    14e8:	4619      	mov	r1, r3
{
    14ea:	b510      	push	{r4, lr}
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    14ec:	f44f 4470 	mov.w	r4, #61440	; 0xf000
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    14f0:	f44f 6e80 	mov.w	lr, #1024	; 0x400
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    14f4:	f8a0 418c 	strh.w	r4, [r0, #396]	; 0x18c
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    14f8:	f44f 4460 	mov.w	r4, #57344	; 0xe000
	p->FSTS0 = 0x000F; // clear fault status
    14fc:	f8a0 218e 	strh.w	r2, [r0, #398]	; 0x18e
		p->SM[i].OCTRL = 0;
    1500:	460a      	mov	r2, r1
	p->FFILT0 = 0;
    1502:	f8a0 3190 	strh.w	r3, [r0, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    1506:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    150a:	b29b      	uxth	r3, r3
    150c:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
    1510:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    1514:	eb01 0341 	add.w	r3, r1, r1, lsl #1
	for (i=0; i < 4; i++) {
    1518:	3101      	adds	r1, #1
    151a:	eb00 1343 	add.w	r3, r0, r3, lsl #5
    151e:	2904      	cmp	r1, #4
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    1520:	809c      	strh	r4, [r3, #4]
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    1522:	f8a3 e006 	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    1526:	845a      	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    1528:	861a      	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    152a:	805a      	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    152c:	815a      	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    152e:	f8a3 c00e 	strh.w	ip, [r3, #14]
		p->SM[i].VAL2 = 0;
    1532:	825a      	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    1534:	82da      	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    1536:	835a      	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    1538:	83da      	strh	r2, [r3, #30]
	for (i=0; i < 4; i++) {
    153a:	d1eb      	bne.n	1514 <flexpwm_init+0x34>
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    153c:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    1540:	b29b      	uxth	r3, r3
    1542:	f043 030f 	orr.w	r3, r3, #15
    1546:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    154a:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    154e:	b29b      	uxth	r3, r3
    1550:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
    1554:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
}
    1558:	bd10      	pop	{r4, pc}
    155a:	bf00      	nop

0000155c <pwm_init>:
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    155c:	4b37      	ldr	r3, [pc, #220]	; (163c <pwm_init+0xe0>)
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    155e:	4a38      	ldr	r2, [pc, #224]	; (1640 <pwm_init+0xe4>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1560:	6f99      	ldr	r1, [r3, #120]	; 0x78
		CCM_CCGR6_QTIMER3(CCM_CCGR_ON) | CCM_CCGR6_QTIMER4(CCM_CCGR_ON);
	flexpwm_init(&IMXRT_FLEXPWM1);
    1562:	4838      	ldr	r0, [pc, #224]	; (1644 <pwm_init+0xe8>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1564:	f441 017f 	orr.w	r1, r1, #16711680	; 0xff0000
{
    1568:	b570      	push	{r4, r5, r6, lr}
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    156a:	6799      	str	r1, [r3, #120]	; 0x78
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    156c:	f241 0601 	movw	r6, #4097	; 0x1001
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1570:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1574:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1578:	f243 0426 	movw	r4, #12326	; 0x3026
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    157c:	430a      	orrs	r2, r1
    157e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	flexpwm_init(&IMXRT_FLEXPWM1);
    1582:	f7ff ffad 	bl	14e0 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM2);
    1586:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    158a:	f7ff ffa9 	bl	14e0 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM3);
    158e:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    1592:	f7ff ffa5 	bl	14e0 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM4);
    1596:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    159a:	f7ff ffa1 	bl	14e0 <flexpwm_init>
	for (i=0; i < 4; i++) {
    159e:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    15a0:	f5a0 1003 	sub.w	r0, r0, #2146304	; 0x20c000
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    15a4:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CTRL = 0; // stop timer
    15a8:	4611      	mov	r1, r2
    15aa:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    15ae:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    15b2:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    15b4:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    15b6:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    15b8:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    15ba:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    15be:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    15c0:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    15c2:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    15c6:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    15c8:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    15ca:	d1ee      	bne.n	15aa <pwm_init+0x4e>
    15cc:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    15ce:	481e      	ldr	r0, [pc, #120]	; (1648 <pwm_init+0xec>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    15d0:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    15d4:	f241 0601 	movw	r6, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    15d8:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    15da:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    15de:	f243 0426 	movw	r4, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    15e2:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    15e6:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    15ea:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    15ec:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    15ee:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    15f0:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    15f2:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    15f6:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    15f8:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    15fa:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    15fe:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1600:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    1602:	d1ee      	bne.n	15e2 <pwm_init+0x86>
    1604:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    1606:	4811      	ldr	r0, [pc, #68]	; (164c <pwm_init+0xf0>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1608:	260f      	movs	r6, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    160a:	f241 0501 	movw	r5, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    160e:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1610:	f645 54c0 	movw	r4, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1614:	f243 0e26 	movw	lr, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    1618:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    161c:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    1620:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    1622:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    1624:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    1626:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1628:	81de      	strh	r6, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    162a:	829d      	strh	r5, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    162c:	80dc      	strh	r4, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    162e:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    1632:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1634:	f8a3 e00c 	strh.w	lr, [r3, #12]
	for (i=0; i < 4; i++) {
    1638:	d1ee      	bne.n	1618 <pwm_init+0xbc>
	quadtimer_init(&IMXRT_TMR1);
	quadtimer_init(&IMXRT_TMR2);
	quadtimer_init(&IMXRT_TMR3);
}
    163a:	bd70      	pop	{r4, r5, r6, pc}
    163c:	400fc000 	.word	0x400fc000
    1640:	fc030000 	.word	0xfc030000
    1644:	403dc000 	.word	0x403dc000
    1648:	401e0000 	.word	0x401e0000
    164c:	401e4000 	.word	0x401e4000

00001650 <rtc_get>:
	uint32_t hi1 = SNVS_HPRTCMR;
    1650:	4a07      	ldr	r2, [pc, #28]	; (1670 <rtc_get+0x20>)
    1652:	6a50      	ldr	r0, [r2, #36]	; 0x24
	uint32_t lo1 = SNVS_HPRTCLR;
    1654:	6a93      	ldr	r3, [r2, #40]	; 0x28
		uint32_t hi2 = SNVS_HPRTCMR;
    1656:	4619      	mov	r1, r3
    1658:	4684      	mov	ip, r0
    165a:	6a50      	ldr	r0, [r2, #36]	; 0x24
		uint32_t lo2 = SNVS_HPRTCLR;
    165c:	6a93      	ldr	r3, [r2, #40]	; 0x28
		if (lo1 == lo2 && hi1 == hi2) {
    165e:	4299      	cmp	r1, r3
    1660:	d1f9      	bne.n	1656 <rtc_get+0x6>
    1662:	4584      	cmp	ip, r0
    1664:	d1f7      	bne.n	1656 <rtc_get+0x6>
			return (hi2 << 17) | (lo2 >> 15);
    1666:	0bdb      	lsrs	r3, r3, #15
}
    1668:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
    166c:	4770      	bx	lr
    166e:	bf00      	nop
    1670:	400d4000 	.word	0x400d4000

00001674 <serialEvent()>:

#include <Arduino.h>
void serialEvent() __attribute__((weak));
void serialEvent() {
}
    1674:	4770      	bx	lr
    1676:	bf00      	nop

00001678 <sm_align_pool>:
{
    1678:	b508      	push	{r3, lr}
	x = spool->pool_size % HEADER_SZ;
    167a:	e9d0 3200 	ldrd	r3, r2, [r0]
	if (!spool->pool || !spool->pool_size) return 0;
    167e:	b15b      	cbz	r3, 1698 <sm_align_pool+0x20>
    1680:	b1ba      	cbz	r2, 16b2 <sm_align_pool+0x3a>
	if (spool->pool_size % HEADER_SZ) return 0;
    1682:	4b0f      	ldr	r3, [pc, #60]	; (16c0 <sm_align_pool+0x48>)
    1684:	fba3 1302 	umull	r1, r3, r3, r2
    1688:	08db      	lsrs	r3, r3, #3
    168a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    168e:	ebb2 0383 	subs.w	r3, r2, r3, lsl #2
    1692:	d10a      	bne.n	16aa <sm_align_pool+0x32>
	if (smalloc_verify_pool(spool)) return 1;
    1694:	2001      	movs	r0, #1
}
    1696:	bd08      	pop	{r3, pc}
	x = spool->pool_size % HEADER_SZ;
    1698:	4b09      	ldr	r3, [pc, #36]	; (16c0 <sm_align_pool+0x48>)
    169a:	fba3 1302 	umull	r1, r3, r3, r2
    169e:	08db      	lsrs	r3, r3, #3
    16a0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	if (x) spool->pool_size -= x;
    16a4:	ebb2 0383 	subs.w	r3, r2, r3, lsl #2
    16a8:	d001      	beq.n	16ae <sm_align_pool+0x36>
    16aa:	1ad2      	subs	r2, r2, r3
    16ac:	6042      	str	r2, [r0, #4]
	if (spool->pool_size <= MIN_POOL_SZ) {
    16ae:	2af0      	cmp	r2, #240	; 0xf0
    16b0:	d8f0      	bhi.n	1694 <sm_align_pool+0x1c>
		errno = ENOSPC;
    16b2:	f000 f849 	bl	1748 <__errno>
    16b6:	221c      	movs	r2, #28
    16b8:	4603      	mov	r3, r0
    16ba:	2000      	movs	r0, #0
    16bc:	601a      	str	r2, [r3, #0]
}
    16be:	bd08      	pop	{r3, pc}
    16c0:	aaaaaaab 	.word	0xaaaaaaab

000016c4 <sm_set_pool>:
{
    16c4:	b570      	push	{r4, r5, r6, lr}
	if (!spool) {
    16c6:	4604      	mov	r4, r0
    16c8:	b338      	cbz	r0, 171a <sm_set_pool+0x56>
	if (!new_pool || !new_pool_size) {
    16ca:	b119      	cbz	r1, 16d4 <sm_set_pool+0x10>
    16cc:	fab2 f682 	clz	r6, r2
    16d0:	0976      	lsrs	r6, r6, #5
    16d2:	b9a2      	cbnz	r2, 16fe <sm_set_pool+0x3a>
	if (!spool->pool || !spool->pool_size) return 0;
    16d4:	6820      	ldr	r0, [r4, #0]
    16d6:	b300      	cbz	r0, 171a <sm_set_pool+0x56>
    16d8:	6862      	ldr	r2, [r4, #4]
    16da:	b1f2      	cbz	r2, 171a <sm_set_pool+0x56>
	if (spool->pool_size % HEADER_SZ) return 0;
    16dc:	4b18      	ldr	r3, [pc, #96]	; (1740 <sm_set_pool+0x7c>)
    16de:	4919      	ldr	r1, [pc, #100]	; (1744 <sm_set_pool+0x80>)
    16e0:	fb02 f303 	mul.w	r3, r2, r3
    16e4:	ebb1 0fb3 	cmp.w	r1, r3, ror #2
    16e8:	d317      	bcc.n	171a <sm_set_pool+0x56>
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
    16ea:	68a3      	ldr	r3, [r4, #8]
    16ec:	b9e3      	cbnz	r3, 1728 <sm_set_pool+0x64>
			memset(spool, 0, sizeof(struct smalloc_pool));
    16ee:	2200      	movs	r2, #0
			return 1;
    16f0:	2301      	movs	r3, #1
			memset(spool, 0, sizeof(struct smalloc_pool));
    16f2:	6022      	str	r2, [r4, #0]
    16f4:	6062      	str	r2, [r4, #4]
    16f6:	60a2      	str	r2, [r4, #8]
    16f8:	60e2      	str	r2, [r4, #12]
		spool->do_zero = do_zero;
		memset(spool->pool, 0, spool->pool_size);
	}

	return 1;
}
    16fa:	4618      	mov	r0, r3
    16fc:	bd70      	pop	{r4, r5, r6, pc}
	spool->pool = new_pool;
    16fe:	461d      	mov	r5, r3
	spool->oomfn = oom_handler;
    1700:	9b04      	ldr	r3, [sp, #16]
	spool->pool_size = new_pool_size;
    1702:	e9c0 1200 	strd	r1, r2, [r0]
	spool->oomfn = oom_handler;
    1706:	60c3      	str	r3, [r0, #12]
	if (!sm_align_pool(spool)) return 0;
    1708:	f7ff ffb6 	bl	1678 <sm_align_pool>
    170c:	4603      	mov	r3, r0
    170e:	2800      	cmp	r0, #0
    1710:	d0f3      	beq.n	16fa <sm_set_pool+0x36>
	if (do_zero) {
    1712:	b96d      	cbnz	r5, 1730 <sm_set_pool+0x6c>
	return 1;
    1714:	2301      	movs	r3, #1
}
    1716:	4618      	mov	r0, r3
    1718:	bd70      	pop	{r4, r5, r6, pc}
		errno = EINVAL;
    171a:	f000 f815 	bl	1748 <__errno>
    171e:	2216      	movs	r2, #22
		return 0;
    1720:	2300      	movs	r3, #0
		errno = EINVAL;
    1722:	6002      	str	r2, [r0, #0]
}
    1724:	4618      	mov	r0, r3
    1726:	bd70      	pop	{r4, r5, r6, pc}
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
    1728:	2100      	movs	r1, #0
    172a:	f000 f813 	bl	1754 <memset>
    172e:	e7de      	b.n	16ee <sm_set_pool+0x2a>
		memset(spool->pool, 0, spool->pool_size);
    1730:	6862      	ldr	r2, [r4, #4]
    1732:	4631      	mov	r1, r6
    1734:	6820      	ldr	r0, [r4, #0]
		spool->do_zero = do_zero;
    1736:	60a5      	str	r5, [r4, #8]
		memset(spool->pool, 0, spool->pool_size);
    1738:	f000 f80c 	bl	1754 <memset>
	return 1;
    173c:	2301      	movs	r3, #1
    173e:	e7dc      	b.n	16fa <sm_set_pool+0x36>
    1740:	aaaaaaab 	.word	0xaaaaaaab
    1744:	15555555 	.word	0x15555555

00001748 <__errno>:
    1748:	4b01      	ldr	r3, [pc, #4]	; (1750 <__errno+0x8>)
    174a:	6818      	ldr	r0, [r3, #0]
    174c:	4770      	bx	lr
    174e:	bf00      	nop
    1750:	20000430 	.word	0x20000430

00001754 <memset>:
    1754:	0783      	lsls	r3, r0, #30
    1756:	b530      	push	{r4, r5, lr}
    1758:	d048      	beq.n	17ec <memset+0x98>
    175a:	1e54      	subs	r4, r2, #1
    175c:	2a00      	cmp	r2, #0
    175e:	d03f      	beq.n	17e0 <memset+0x8c>
    1760:	b2ca      	uxtb	r2, r1
    1762:	4603      	mov	r3, r0
    1764:	e001      	b.n	176a <memset+0x16>
    1766:	3c01      	subs	r4, #1
    1768:	d33a      	bcc.n	17e0 <memset+0x8c>
    176a:	f803 2b01 	strb.w	r2, [r3], #1
    176e:	079d      	lsls	r5, r3, #30
    1770:	d1f9      	bne.n	1766 <memset+0x12>
    1772:	2c03      	cmp	r4, #3
    1774:	d92d      	bls.n	17d2 <memset+0x7e>
    1776:	b2cd      	uxtb	r5, r1
    1778:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    177c:	2c0f      	cmp	r4, #15
    177e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    1782:	d936      	bls.n	17f2 <memset+0x9e>
    1784:	f1a4 0210 	sub.w	r2, r4, #16
    1788:	f022 0c0f 	bic.w	ip, r2, #15
    178c:	f103 0e20 	add.w	lr, r3, #32
    1790:	44e6      	add	lr, ip
    1792:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    1796:	f103 0210 	add.w	r2, r3, #16
    179a:	e942 5504 	strd	r5, r5, [r2, #-16]
    179e:	e942 5502 	strd	r5, r5, [r2, #-8]
    17a2:	3210      	adds	r2, #16
    17a4:	4572      	cmp	r2, lr
    17a6:	d1f8      	bne.n	179a <memset+0x46>
    17a8:	f10c 0201 	add.w	r2, ip, #1
    17ac:	f014 0f0c 	tst.w	r4, #12
    17b0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
    17b4:	f004 0c0f 	and.w	ip, r4, #15
    17b8:	d013      	beq.n	17e2 <memset+0x8e>
    17ba:	f1ac 0304 	sub.w	r3, ip, #4
    17be:	f023 0303 	bic.w	r3, r3, #3
    17c2:	3304      	adds	r3, #4
    17c4:	4413      	add	r3, r2
    17c6:	f842 5b04 	str.w	r5, [r2], #4
    17ca:	4293      	cmp	r3, r2
    17cc:	d1fb      	bne.n	17c6 <memset+0x72>
    17ce:	f00c 0403 	and.w	r4, ip, #3
    17d2:	b12c      	cbz	r4, 17e0 <memset+0x8c>
    17d4:	b2c9      	uxtb	r1, r1
    17d6:	441c      	add	r4, r3
    17d8:	f803 1b01 	strb.w	r1, [r3], #1
    17dc:	429c      	cmp	r4, r3
    17de:	d1fb      	bne.n	17d8 <memset+0x84>
    17e0:	bd30      	pop	{r4, r5, pc}
    17e2:	4664      	mov	r4, ip
    17e4:	4613      	mov	r3, r2
    17e6:	2c00      	cmp	r4, #0
    17e8:	d1f4      	bne.n	17d4 <memset+0x80>
    17ea:	e7f9      	b.n	17e0 <memset+0x8c>
    17ec:	4603      	mov	r3, r0
    17ee:	4614      	mov	r4, r2
    17f0:	e7bf      	b.n	1772 <memset+0x1e>
    17f2:	461a      	mov	r2, r3
    17f4:	46a4      	mov	ip, r4
    17f6:	e7e0      	b.n	17ba <memset+0x66>

000017f8 <__libc_init_array>:
    17f8:	b570      	push	{r4, r5, r6, lr}
    17fa:	4e0d      	ldr	r6, [pc, #52]	; (1830 <__libc_init_array+0x38>)
    17fc:	4d0d      	ldr	r5, [pc, #52]	; (1834 <__libc_init_array+0x3c>)
    17fe:	1b76      	subs	r6, r6, r5
    1800:	10b6      	asrs	r6, r6, #2
    1802:	d006      	beq.n	1812 <__libc_init_array+0x1a>
    1804:	2400      	movs	r4, #0
    1806:	f855 3b04 	ldr.w	r3, [r5], #4
    180a:	3401      	adds	r4, #1
    180c:	4798      	blx	r3
    180e:	42a6      	cmp	r6, r4
    1810:	d1f9      	bne.n	1806 <__libc_init_array+0xe>
    1812:	4e09      	ldr	r6, [pc, #36]	; (1838 <__libc_init_array+0x40>)
    1814:	4d09      	ldr	r5, [pc, #36]	; (183c <__libc_init_array+0x44>)
    1816:	1b76      	subs	r6, r6, r5
    1818:	f000 f812 	bl	1840 <___init_veneer>
    181c:	10b6      	asrs	r6, r6, #2
    181e:	d006      	beq.n	182e <__libc_init_array+0x36>
    1820:	2400      	movs	r4, #0
    1822:	f855 3b04 	ldr.w	r3, [r5], #4
    1826:	3401      	adds	r4, #1
    1828:	4798      	blx	r3
    182a:	42a6      	cmp	r6, r4
    182c:	d1f9      	bne.n	1822 <__libc_init_array+0x2a>
    182e:	bd70      	pop	{r4, r5, r6, pc}
    1830:	60001e48 	.word	0x60001e48
    1834:	60001e48 	.word	0x60001e48
    1838:	60001e4c 	.word	0x60001e4c
    183c:	60001e48 	.word	0x60001e48

00001840 <___init_veneer>:
    1840:	f85f f000 	ldr.w	pc, [pc]	; 1844 <___init_veneer+0x4>
    1844:	60001dfd 	.word	0x60001dfd

00001848 <___reboot_Teensyduino__veneer>:
    1848:	f85f f000 	ldr.w	pc, [pc]	; 184c <___reboot_Teensyduino__veneer+0x4>
    184c:	60001d55 	.word	0x60001d55

Disassembly of section .fini:

00001850 <_fini>:
    1850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1852:	bf00      	nop
