
Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000cc8  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000df8  08000df8  00010df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000e10  08000e10  00010e18  2**0
                  CONTENTS
  4 .ARM          00000000  08000e10  08000e10  00010e18  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e10  08000e18  00010e18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e10  08000e10  00010e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e14  08000e14  00010e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010e18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000000  08000e18  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  08000e18  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010e18  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006291  00000000  00000000  00010e41  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000f33  00000000  00000000  000170d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001290  00000000  00000000  00018005  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000002c8  00000000  00000000  00019298  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000250  00000000  00000000  00019560  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000ea3  00000000  00000000  000197b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000306d  00000000  00000000  0001a653  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0000c735  00000000  00000000  0001d6c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00029df5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000960  00000000  00000000  00029e70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000de0 	.word	0x08000de0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000de0 	.word	0x08000de0

08000170 <EXTI0_IRQHandler>:
///**===========			ISR  Functions        =========================
///**================================================================
// */

void EXTI0_IRQHandler(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	//cleared by writing a ‘1’ into the bit Pending register (EXTI_PR)
	EXTI->EXTI_PR |= (1<<0) ;
 8000174:	4b05      	ldr	r3, [pc, #20]	; (800018c <EXTI0_IRQHandler+0x1c>)
 8000176:	695b      	ldr	r3, [r3, #20]
 8000178:	4a04      	ldr	r2, [pc, #16]	; (800018c <EXTI0_IRQHandler+0x1c>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6153      	str	r3, [r2, #20]
	//CALL IRQ_CALL
	GP_IRQ_CallBack[0]() ;
 8000180:	4b03      	ldr	r3, [pc, #12]	; (8000190 <EXTI0_IRQHandler+0x20>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4798      	blx	r3
}
 8000186:	bf00      	nop
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	40010400 	.word	0x40010400
 8000190:	2000007c 	.word	0x2000007c

08000194 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void) {
 8000194:	b580      	push	{r7, lr}
 8000196:	af00      	add	r7, sp, #0
	EXTI->EXTI_PR |=  (1<<1) ;
 8000198:	4b05      	ldr	r3, [pc, #20]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019a:	695b      	ldr	r3, [r3, #20]
 800019c:	4a04      	ldr	r2, [pc, #16]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019e:	f043 0302 	orr.w	r3, r3, #2
 80001a2:	6153      	str	r3, [r2, #20]

	GP_IRQ_CallBack[1]() ;
 80001a4:	4b03      	ldr	r3, [pc, #12]	; (80001b4 <EXTI1_IRQHandler+0x20>)
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	4798      	blx	r3
}
 80001aa:	bf00      	nop
 80001ac:	bd80      	pop	{r7, pc}
 80001ae:	bf00      	nop
 80001b0:	40010400 	.word	0x40010400
 80001b4:	2000007c 	.word	0x2000007c

080001b8 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler (void) {
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	EXTI->EXTI_PR |=  (1<<2) ;
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001be:	695b      	ldr	r3, [r3, #20]
 80001c0:	4a04      	ldr	r2, [pc, #16]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001c2:	f043 0304 	orr.w	r3, r3, #4
 80001c6:	6153      	str	r3, [r2, #20]

	GP_IRQ_CallBack[2]() ; }
 80001c8:	4b03      	ldr	r3, [pc, #12]	; (80001d8 <EXTI2_IRQHandler+0x20>)
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	4798      	blx	r3
 80001ce:	bf00      	nop
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	40010400 	.word	0x40010400
 80001d8:	2000007c 	.word	0x2000007c

080001dc <EXTI3_IRQHandler>:


void EXTI3_IRQHandler (void) {
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
	EXTI->EXTI_PR |=  (1<<3) ;
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e2:	695b      	ldr	r3, [r3, #20]
 80001e4:	4a04      	ldr	r2, [pc, #16]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e6:	f043 0308 	orr.w	r3, r3, #8
 80001ea:	6153      	str	r3, [r2, #20]

	GP_IRQ_CallBack[3]() ; }
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <EXTI3_IRQHandler+0x20>)
 80001ee:	68db      	ldr	r3, [r3, #12]
 80001f0:	4798      	blx	r3
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	40010400 	.word	0x40010400
 80001fc:	2000007c 	.word	0x2000007c

08000200 <EXTI4_IRQHandler>:


void EXTI4_IRQHandler (void) {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	EXTI->EXTI_PR |=  (1<<4) ;
 8000204:	4b05      	ldr	r3, [pc, #20]	; (800021c <EXTI4_IRQHandler+0x1c>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	4a04      	ldr	r2, [pc, #16]	; (800021c <EXTI4_IRQHandler+0x1c>)
 800020a:	f043 0310 	orr.w	r3, r3, #16
 800020e:	6153      	str	r3, [r2, #20]
	GP_IRQ_CallBack[4]() ; }
 8000210:	4b03      	ldr	r3, [pc, #12]	; (8000220 <EXTI4_IRQHandler+0x20>)
 8000212:	691b      	ldr	r3, [r3, #16]
 8000214:	4798      	blx	r3
 8000216:	bf00      	nop
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	40010400 	.word	0x40010400
 8000220:	2000007c 	.word	0x2000007c

08000224 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler (void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	if (EXTI->EXTI_PR & 1<<5 ) {	EXTI->EXTI_PR |=  (1<<5)    ; GP_IRQ_CallBack[5]() ;   }
 8000228:	4b26      	ldr	r3, [pc, #152]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f003 0320 	and.w	r3, r3, #32
 8000230:	2b00      	cmp	r3, #0
 8000232:	d008      	beq.n	8000246 <EXTI9_5_IRQHandler+0x22>
 8000234:	4b23      	ldr	r3, [pc, #140]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000236:	695b      	ldr	r3, [r3, #20]
 8000238:	4a22      	ldr	r2, [pc, #136]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800023a:	f043 0320 	orr.w	r3, r3, #32
 800023e:	6153      	str	r3, [r2, #20]
 8000240:	4b21      	ldr	r3, [pc, #132]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000242:	695b      	ldr	r3, [r3, #20]
 8000244:	4798      	blx	r3
	if (EXTI->EXTI_PR & 1<<6 ) {	EXTI->EXTI_PR |=  (1<<6)    ; GP_IRQ_CallBack[6]() ;   }
 8000246:	4b1f      	ldr	r3, [pc, #124]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000248:	695b      	ldr	r3, [r3, #20]
 800024a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800024e:	2b00      	cmp	r3, #0
 8000250:	d008      	beq.n	8000264 <EXTI9_5_IRQHandler+0x40>
 8000252:	4b1c      	ldr	r3, [pc, #112]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000254:	695b      	ldr	r3, [r3, #20]
 8000256:	4a1b      	ldr	r2, [pc, #108]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800025c:	6153      	str	r3, [r2, #20]
 800025e:	4b1a      	ldr	r3, [pc, #104]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000260:	699b      	ldr	r3, [r3, #24]
 8000262:	4798      	blx	r3
	if (EXTI->EXTI_PR & 1<<7 ) {	EXTI->EXTI_PR |=  (1<<7)    ; GP_IRQ_CallBack[7]() ;   }
 8000264:	4b17      	ldr	r3, [pc, #92]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000266:	695b      	ldr	r3, [r3, #20]
 8000268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800026c:	2b00      	cmp	r3, #0
 800026e:	d008      	beq.n	8000282 <EXTI9_5_IRQHandler+0x5e>
 8000270:	4b14      	ldr	r3, [pc, #80]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000272:	695b      	ldr	r3, [r3, #20]
 8000274:	4a13      	ldr	r2, [pc, #76]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800027a:	6153      	str	r3, [r2, #20]
 800027c:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800027e:	69db      	ldr	r3, [r3, #28]
 8000280:	4798      	blx	r3
	if (EXTI->EXTI_PR & 1<<8 ) {	EXTI->EXTI_PR |=  (1<<8)    ; GP_IRQ_CallBack[8]() ;   }
 8000282:	4b10      	ldr	r3, [pc, #64]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000284:	695b      	ldr	r3, [r3, #20]
 8000286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800028a:	2b00      	cmp	r3, #0
 800028c:	d008      	beq.n	80002a0 <EXTI9_5_IRQHandler+0x7c>
 800028e:	4b0d      	ldr	r3, [pc, #52]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000290:	695b      	ldr	r3, [r3, #20]
 8000292:	4a0c      	ldr	r2, [pc, #48]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000298:	6153      	str	r3, [r2, #20]
 800029a:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800029c:	6a1b      	ldr	r3, [r3, #32]
 800029e:	4798      	blx	r3
	if (EXTI->EXTI_PR & 1<<9 ) {	EXTI->EXTI_PR |=  (1<<9)    ; GP_IRQ_CallBack[9]() ;   }
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002a2:	695b      	ldr	r3, [r3, #20]
 80002a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d008      	beq.n	80002be <EXTI9_5_IRQHandler+0x9a>
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002ae:	695b      	ldr	r3, [r3, #20]
 80002b0:	4a04      	ldr	r2, [pc, #16]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002b6:	6153      	str	r3, [r2, #20]
 80002b8:	4b03      	ldr	r3, [pc, #12]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 80002ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002bc:	4798      	blx	r3

}
 80002be:	bf00      	nop
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40010400 	.word	0x40010400
 80002c8:	2000007c 	.word	0x2000007c

080002cc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler (void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	if (EXTI->EXTI_PR & 1<<10 ) {	EXTI->EXTI_PR |=  (1<<10)    ; GP_IRQ_CallBack[10]() ;   }
 80002d0:	4b2d      	ldr	r3, [pc, #180]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002d2:	695b      	ldr	r3, [r3, #20]
 80002d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d008      	beq.n	80002ee <EXTI15_10_IRQHandler+0x22>
 80002dc:	4b2a      	ldr	r3, [pc, #168]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002de:	695b      	ldr	r3, [r3, #20]
 80002e0:	4a29      	ldr	r2, [pc, #164]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002e6:	6153      	str	r3, [r2, #20]
 80002e8:	4b28      	ldr	r3, [pc, #160]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 80002ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002ec:	4798      	blx	r3
	if (EXTI->EXTI_PR & 1<<11 ) {	EXTI->EXTI_PR |=  (1<<11)    ; GP_IRQ_CallBack[11]() ;   }
 80002ee:	4b26      	ldr	r3, [pc, #152]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d008      	beq.n	800030c <EXTI15_10_IRQHandler+0x40>
 80002fa:	4b23      	ldr	r3, [pc, #140]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	4a22      	ldr	r2, [pc, #136]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000300:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000304:	6153      	str	r3, [r2, #20]
 8000306:	4b21      	ldr	r3, [pc, #132]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800030a:	4798      	blx	r3
	if (EXTI->EXTI_PR & 1<<12 ) {	EXTI->EXTI_PR |=  (1<<12)    ; GP_IRQ_CallBack[12]() ;   }
 800030c:	4b1e      	ldr	r3, [pc, #120]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800030e:	695b      	ldr	r3, [r3, #20]
 8000310:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000314:	2b00      	cmp	r3, #0
 8000316:	d008      	beq.n	800032a <EXTI15_10_IRQHandler+0x5e>
 8000318:	4b1b      	ldr	r3, [pc, #108]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031a:	695b      	ldr	r3, [r3, #20]
 800031c:	4a1a      	ldr	r2, [pc, #104]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000322:	6153      	str	r3, [r2, #20]
 8000324:	4b19      	ldr	r3, [pc, #100]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000328:	4798      	blx	r3
	if (EXTI->EXTI_PR & 1<<13 ) {	EXTI->EXTI_PR |=  (1<<13)    ; GP_IRQ_CallBack[13]() ;   }
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000332:	2b00      	cmp	r3, #0
 8000334:	d008      	beq.n	8000348 <EXTI15_10_IRQHandler+0x7c>
 8000336:	4b14      	ldr	r3, [pc, #80]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a13      	ldr	r2, [pc, #76]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800033c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000340:	6153      	str	r3, [r2, #20]
 8000342:	4b12      	ldr	r3, [pc, #72]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000346:	4798      	blx	r3
	if (EXTI->EXTI_PR & 1<<14 ) {	EXTI->EXTI_PR |=  (1<<14)    ; GP_IRQ_CallBack[14]() ;   }
 8000348:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000350:	2b00      	cmp	r3, #0
 8000352:	d008      	beq.n	8000366 <EXTI15_10_IRQHandler+0x9a>
 8000354:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	4a0b      	ldr	r2, [pc, #44]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800035a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800035e:	6153      	str	r3, [r2, #20]
 8000360:	4b0a      	ldr	r3, [pc, #40]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000364:	4798      	blx	r3
	if (EXTI->EXTI_PR & 1<<15 ) {	EXTI->EXTI_PR |=  (1<<15)    ; GP_IRQ_CallBack[15]() ;   }
 8000366:	4b08      	ldr	r3, [pc, #32]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800036e:	2b00      	cmp	r3, #0
 8000370:	d008      	beq.n	8000384 <EXTI15_10_IRQHandler+0xb8>
 8000372:	4b05      	ldr	r3, [pc, #20]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a04      	ldr	r2, [pc, #16]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000378:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800037c:	6153      	str	r3, [r2, #20]
 800037e:	4b03      	ldr	r3, [pc, #12]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000382:	4798      	blx	r3


}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40010400 	.word	0x40010400
 800038c:	2000007c 	.word	0x2000007c

08000390 <Get_CRLH_Position>:
 * =======================================================================================
 * 							Generic Functions
 * =======================================================================================
 */
uint8_t Get_CRLH_Position(uint16_t PinNumber)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	80fb      	strh	r3, [r7, #6]
	switch (PinNumber)
 800039a:	88fb      	ldrh	r3, [r7, #6]
 800039c:	2b80      	cmp	r3, #128	; 0x80
 800039e:	d042      	beq.n	8000426 <Get_CRLH_Position+0x96>
 80003a0:	2b80      	cmp	r3, #128	; 0x80
 80003a2:	dc11      	bgt.n	80003c8 <Get_CRLH_Position+0x38>
 80003a4:	2b08      	cmp	r3, #8
 80003a6:	d036      	beq.n	8000416 <Get_CRLH_Position+0x86>
 80003a8:	2b08      	cmp	r3, #8
 80003aa:	dc06      	bgt.n	80003ba <Get_CRLH_Position+0x2a>
 80003ac:	2b02      	cmp	r3, #2
 80003ae:	d02e      	beq.n	800040e <Get_CRLH_Position+0x7e>
 80003b0:	2b04      	cmp	r3, #4
 80003b2:	d02e      	beq.n	8000412 <Get_CRLH_Position+0x82>
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d028      	beq.n	800040a <Get_CRLH_Position+0x7a>
 80003b8:	e047      	b.n	800044a <Get_CRLH_Position+0xba>
 80003ba:	2b20      	cmp	r3, #32
 80003bc:	d02f      	beq.n	800041e <Get_CRLH_Position+0x8e>
 80003be:	2b40      	cmp	r3, #64	; 0x40
 80003c0:	d02f      	beq.n	8000422 <Get_CRLH_Position+0x92>
 80003c2:	2b10      	cmp	r3, #16
 80003c4:	d029      	beq.n	800041a <Get_CRLH_Position+0x8a>
 80003c6:	e040      	b.n	800044a <Get_CRLH_Position+0xba>
 80003c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80003cc:	d033      	beq.n	8000436 <Get_CRLH_Position+0xa6>
 80003ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80003d2:	dc09      	bgt.n	80003e8 <Get_CRLH_Position+0x58>
 80003d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80003d8:	d029      	beq.n	800042e <Get_CRLH_Position+0x9e>
 80003da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80003de:	d028      	beq.n	8000432 <Get_CRLH_Position+0xa2>
 80003e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80003e4:	d021      	beq.n	800042a <Get_CRLH_Position+0x9a>
 80003e6:	e030      	b.n	800044a <Get_CRLH_Position+0xba>
 80003e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003ec:	d027      	beq.n	800043e <Get_CRLH_Position+0xae>
 80003ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003f2:	dc03      	bgt.n	80003fc <Get_CRLH_Position+0x6c>
 80003f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80003f8:	d01f      	beq.n	800043a <Get_CRLH_Position+0xaa>
 80003fa:	e026      	b.n	800044a <Get_CRLH_Position+0xba>
 80003fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000400:	d01f      	beq.n	8000442 <Get_CRLH_Position+0xb2>
 8000402:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000406:	d01e      	beq.n	8000446 <Get_CRLH_Position+0xb6>
 8000408:	e01f      	b.n	800044a <Get_CRLH_Position+0xba>
	{
	case GPIO_PIN_0:
		return 0 ;
 800040a:	2300      	movs	r3, #0
 800040c:	e01e      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;
	case GPIO_PIN_1:
		return 4 ;
 800040e:	2304      	movs	r3, #4
 8000410:	e01c      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_2:
		return 8 ;
 8000412:	2308      	movs	r3, #8
 8000414:	e01a      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_3:
		return 12 ;
 8000416:	230c      	movs	r3, #12
 8000418:	e018      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_4:
		return 16 ;
 800041a:	2310      	movs	r3, #16
 800041c:	e016      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_5:
		return 20 ;
 800041e:	2314      	movs	r3, #20
 8000420:	e014      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_6:
		return 24 ;
 8000422:	2318      	movs	r3, #24
 8000424:	e012      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_7:
		return 28 ;
 8000426:	231c      	movs	r3, #28
 8000428:	e010      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_8:
		return 0 ;
 800042a:	2300      	movs	r3, #0
 800042c:	e00e      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;
	case GPIO_PIN_9:
		return 4 ;
 800042e:	2304      	movs	r3, #4
 8000430:	e00c      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_10:
		return 8 ;
 8000432:	2308      	movs	r3, #8
 8000434:	e00a      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_11:
		return 12 ;
 8000436:	230c      	movs	r3, #12
 8000438:	e008      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_12:
		return 16 ;
 800043a:	2310      	movs	r3, #16
 800043c:	e006      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;


	case GPIO_PIN_13:
		return 20 ;
 800043e:	2314      	movs	r3, #20
 8000440:	e004      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_14:
		return 24 ;
 8000442:	2318      	movs	r3, #24
 8000444:	e002      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;

	case GPIO_PIN_15:
		return 28 ;
 8000446:	231c      	movs	r3, #28
 8000448:	e000      	b.n	800044c <Get_CRLH_Position+0xbc>
		break ;


	}
	return 0 ;
 800044a:	2300      	movs	r3, #0

}
 800044c:	4618      	mov	r0, r3
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	bc80      	pop	{r7}
 8000454:	4770      	bx	lr

08000456 <MCAL_GPIO_Init>:
 * @retval 			-none
 * Note				-Stm32F103C6 MCU has GPIO A,B,C,D,E Modules
 * 					 But LQFP48 Package has only GPIO A,B,PART of C/D exported as external PINS from the MCU
 */
void MCAL_GPIO_Init(GPIO_TypeDef *GPIOx , GPIO_PINConfig_t* PinConfig)
{
 8000456:	b590      	push	{r4, r7, lr}
 8000458:	b085      	sub	sp, #20
 800045a:	af00      	add	r7, sp, #0
 800045c:	6078      	str	r0, [r7, #4]
 800045e:	6039      	str	r1, [r7, #0]
	//Port configuration register low (GPIOx_CRL) Configure PINS from 0 >> 7
	//Port configuration register High (GPIOx_CRH) Configure PINS from 8 >> 15
	volatile uint32_t* ConfigRegister = NULL;
 8000460:	2300      	movs	r3, #0
 8000462:	60bb      	str	r3, [r7, #8]

	uint8_t PIN_Config = 0;
 8000464:	2300      	movs	r3, #0
 8000466:	73fb      	strb	r3, [r7, #15]
	ConfigRegister = (PinConfig->GPIO_PinNumber<GPIO_PIN_8)?(&GPIOx->GPIOx_CRL):(&GPIOx->GPIOx_CRH);
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	881b      	ldrh	r3, [r3, #0]
 800046c:	2bff      	cmp	r3, #255	; 0xff
 800046e:	d801      	bhi.n	8000474 <MCAL_GPIO_Init+0x1e>
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	e001      	b.n	8000478 <MCAL_GPIO_Init+0x22>
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	3304      	adds	r3, #4
 8000478:	60bb      	str	r3, [r7, #8]
	(*ConfigRegister) &= ~(0xF << Get_CRLH_Position(PinConfig->GPIO_PinNumber));
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	881b      	ldrh	r3, [r3, #0]
 800047e:	4618      	mov	r0, r3
 8000480:	f7ff ff86 	bl	8000390 <Get_CRLH_Position>
 8000484:	4603      	mov	r3, r0
 8000486:	461a      	mov	r2, r3
 8000488:	230f      	movs	r3, #15
 800048a:	4093      	lsls	r3, r2
 800048c:	43da      	mvns	r2, r3
 800048e:	68bb      	ldr	r3, [r7, #8]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	401a      	ands	r2, r3
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	601a      	str	r2, [r3, #0]

	//if pin is output
	if((PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD)||(PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP)||(PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD)||(PinConfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP))
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	789b      	ldrb	r3, [r3, #2]
 800049c:	2b07      	cmp	r3, #7
 800049e:	d00b      	beq.n	80004b8 <MCAL_GPIO_Init+0x62>
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	789b      	ldrb	r3, [r3, #2]
 80004a4:	2b06      	cmp	r3, #6
 80004a6:	d007      	beq.n	80004b8 <MCAL_GPIO_Init+0x62>
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	789b      	ldrb	r3, [r3, #2]
 80004ac:	2b05      	cmp	r3, #5
 80004ae:	d003      	beq.n	80004b8 <MCAL_GPIO_Init+0x62>
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	789b      	ldrb	r3, [r3, #2]
 80004b4:	2b04      	cmp	r3, #4
 80004b6:	d11c      	bne.n	80004f2 <MCAL_GPIO_Init+0x9c>
	{
		//Set CNFy[1:0] and MODEx[1:0]
		PIN_Config = ( (((PinConfig->GPIO_MODE -4) << 2) | ((PinConfig->GPIO_Output_Speed) << 0)) & 0x0F );
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	789b      	ldrb	r3, [r3, #2]
 80004bc:	3b04      	subs	r3, #4
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	b25a      	sxtb	r2, r3
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	78db      	ldrb	r3, [r3, #3]
 80004c6:	b25b      	sxtb	r3, r3
 80004c8:	4313      	orrs	r3, r2
 80004ca:	b25b      	sxtb	r3, r3
 80004cc:	b2db      	uxtb	r3, r3
 80004ce:	f003 030f 	and.w	r3, r3, #15
 80004d2:	73fb      	strb	r3, [r7, #15]
		(*ConfigRegister) |= ( (PIN_Config) <<Get_CRLH_Position(PinConfig->GPIO_PinNumber) );
 80004d4:	7bfc      	ldrb	r4, [r7, #15]
 80004d6:	683b      	ldr	r3, [r7, #0]
 80004d8:	881b      	ldrh	r3, [r3, #0]
 80004da:	4618      	mov	r0, r3
 80004dc:	f7ff ff58 	bl	8000390 <Get_CRLH_Position>
 80004e0:	4603      	mov	r3, r0
 80004e2:	fa04 f203 	lsl.w	r2, r4, r3
 80004e6:	68bb      	ldr	r3, [r7, #8]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	431a      	orrs	r2, r3
 80004ec:	68bb      	ldr	r3, [r7, #8]
 80004ee:	601a      	str	r2, [r3, #0]
 80004f0:	e02c      	b.n	800054c <MCAL_GPIO_Init+0xf6>
	}
	//if pin is input
	else //MODE = 00 :Input mode (reset state)
	{
		if((PinConfig->GPIO_MODE == GPIO_MODE_INPUT_FLO)||(PinConfig->GPIO_MODE == GPIO_MODE_ANALOG) )
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	789b      	ldrb	r3, [r3, #2]
 80004f6:	2b01      	cmp	r3, #1
 80004f8:	d003      	beq.n	8000502 <MCAL_GPIO_Init+0xac>
 80004fa:	683b      	ldr	r3, [r7, #0]
 80004fc:	789b      	ldrb	r3, [r3, #2]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d107      	bne.n	8000512 <MCAL_GPIO_Init+0xbc>
		{
			//Set CNFy[1:0] and MODEx[1:0]
			PIN_Config = ( (((PinConfig->GPIO_MODE) << 2) | 0x0 ) & 0x0F );
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	789b      	ldrb	r3, [r3, #2]
 8000506:	009b      	lsls	r3, r3, #2
 8000508:	b2db      	uxtb	r3, r3
 800050a:	f003 030f 	and.w	r3, r3, #15
 800050e:	73fb      	strb	r3, [r7, #15]
 8000510:	e01c      	b.n	800054c <MCAL_GPIO_Init+0xf6>
		}
		else if (PinConfig->GPIO_MODE == GPIO_MODE_AF_INPUT) //consider it  as input  floating
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	789b      	ldrb	r3, [r3, #2]
 8000516:	2b08      	cmp	r3, #8
 8000518:	d102      	bne.n	8000520 <MCAL_GPIO_Init+0xca>
		{
			//Set CNFy[1:0] and MODEx[1:0]
			PIN_Config = ( (((GPIO_MODE_INPUT_FLO) << 2) | 0x0 ) & 0x0F );
 800051a:	2304      	movs	r3, #4
 800051c:	73fb      	strb	r3, [r7, #15]
 800051e:	e015      	b.n	800054c <MCAL_GPIO_Init+0xf6>
		}
		else //PU PD Input
		{
			PIN_Config = ( (((GPIO_MODE_INPUT_PU) << 2) | 0x0 ) & 0x0F );
 8000520:	2308      	movs	r3, #8
 8000522:	73fb      	strb	r3, [r7, #15]
			if(PinConfig->GPIO_MODE == GPIO_MODE_INPUT_PU)
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	789b      	ldrb	r3, [r3, #2]
 8000528:	2b02      	cmp	r3, #2
 800052a:	d107      	bne.n	800053c <MCAL_GPIO_Init+0xe6>
			{
				//PxODR = 1 Input pull-up :Table 20. Port bit configuration table
				GPIOx->GPIOx_ODR |= PinConfig->GPIO_PinNumber;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	68db      	ldr	r3, [r3, #12]
 8000530:	683a      	ldr	r2, [r7, #0]
 8000532:	8812      	ldrh	r2, [r2, #0]
 8000534:	431a      	orrs	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	60da      	str	r2, [r3, #12]
 800053a:	e007      	b.n	800054c <MCAL_GPIO_Init+0xf6>
			}else{
				//PxODR = 0 Input pull-down :Table 20. Port bit configuration table
				GPIOx->GPIOx_ODR &= ~(PinConfig->GPIO_PinNumber);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	68db      	ldr	r3, [r3, #12]
 8000540:	683a      	ldr	r2, [r7, #0]
 8000542:	8812      	ldrh	r2, [r2, #0]
 8000544:	43d2      	mvns	r2, r2
 8000546:	401a      	ands	r2, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	60da      	str	r2, [r3, #12]

		}

	}
	//write on CRL or CRH
	(*ConfigRegister) |= ( (PIN_Config) <<Get_CRLH_Position(PinConfig->GPIO_PinNumber) );
 800054c:	7bfc      	ldrb	r4, [r7, #15]
 800054e:	683b      	ldr	r3, [r7, #0]
 8000550:	881b      	ldrh	r3, [r3, #0]
 8000552:	4618      	mov	r0, r3
 8000554:	f7ff ff1c 	bl	8000390 <Get_CRLH_Position>
 8000558:	4603      	mov	r3, r0
 800055a:	fa04 f203 	lsl.w	r2, r4, r3
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	431a      	orrs	r2, r3
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	601a      	str	r2, [r3, #0]
}
 8000568:	bf00      	nop
 800056a:	3714      	adds	r7, #20
 800056c:	46bd      	mov	sp, r7
 800056e:	bd90      	pop	{r4, r7, pc}

08000570 <I2C1_ER_IRQHandler>:
	return (uint8_t) I2Cx->DR;
}


void I2C1_ER_IRQHandler (void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0

}
 8000574:	bf00      	nop
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr

0800057c <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler (void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
	volatile uint32_t dummy_read = 0 ;
 8000582:	2300      	movs	r3, #0
 8000584:	607b      	str	r3, [r7, #4]
	I2C_TypeDef* I2Cx = I2C1 ;
 8000586:	4b37      	ldr	r3, [pc, #220]	; (8000664 <I2C1_EV_IRQHandler+0xe8>)
 8000588:	617b      	str	r3, [r7, #20]
	//Interrupt handling for both master and slave mode of a device
	uint32_t temp1, temp2, temp3;

	temp1   = I2Cx->CR2 & (  I2C_CR2_ITEVTEN) ;
 800058a:	697b      	ldr	r3, [r7, #20]
 800058c:	685b      	ldr	r3, [r3, #4]
 800058e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000592:	613b      	str	r3, [r7, #16]
	temp2   = I2Cx->CR2 & ( I2C_CR2_ITBUFEN) ;
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800059c:	60fb      	str	r3, [r7, #12]
	temp3  = I2Cx->SR1 & ( I2C_SR1_STOPF);
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	f003 0310 	and.w	r3, r3, #16
 80005a6:	60bb      	str	r3, [r7, #8]


	// Handle For interrupt generated by STOPF event
		// Note : Stop detection flag is applicable only slave mode
		if(temp1 && temp3)
 80005a8:	693b      	ldr	r3, [r7, #16]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d00a      	beq.n	80005c4 <I2C1_EV_IRQHandler+0x48>
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d007      	beq.n	80005c4 <I2C1_EV_IRQHandler+0x48>
		{
			//STOF flag is set
			//Clear the STOPF ( i.e 1) read SR1 2) Write to CR1 )
			I2Cx->CR1 |= 0x0000;
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	681a      	ldr	r2, [r3, #0]
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	601a      	str	r2, [r3, #0]
			Slave_States(I2Cx,I2C_EV_STOP);
 80005bc:	2100      	movs	r1, #0
 80005be:	6978      	ldr	r0, [r7, #20]
 80005c0:	f000 f852 	bl	8000668 <Slave_States>


		}
		//----------------------------------------------------------
		temp3  = I2Cx->SR1 & (I2C_SR1_ADDR);
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	695b      	ldr	r3, [r3, #20]
 80005c8:	f003 0302 	and.w	r3, r3, #2
 80005cc:	60bb      	str	r3, [r7, #8]
		// Handle For interrupt generated by ADDR event
		//Note : When master mode : Address is sent
		//		 When Slave mode   : Address matched with own address
		if(temp1 && temp3)
 80005ce:	693b      	ldr	r3, [r7, #16]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d012      	beq.n	80005fa <I2C1_EV_IRQHandler+0x7e>
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d00f      	beq.n	80005fa <I2C1_EV_IRQHandler+0x7e>
		{
			// interrupt is generated because of ADDR event
			//check for device mode
			if(I2Cx->SR2 & ( I2C_SR2_MSL))
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	699b      	ldr	r3, [r3, #24]
 80005de:	f003 0301 	and.w	r3, r3, #1
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d109      	bne.n	80005fa <I2C1_EV_IRQHandler+0x7e>

			}else
			{
				//slave mode
				//clear the ADDR flag ( read SR1 , read SR2)
				dummy_read = I2Cx->SR1;
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	695b      	ldr	r3, [r3, #20]
 80005ea:	607b      	str	r3, [r7, #4]
				dummy_read = I2Cx->SR2;
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	607b      	str	r3, [r7, #4]
				Slave_States(I2Cx,I2C_EV_ADDR_Matched);
 80005f2:	2102      	movs	r1, #2
 80005f4:	6978      	ldr	r0, [r7, #20]
 80005f6:	f000 f837 	bl	8000668 <Slave_States>

			}
		}
		//----------------------------------------------------------

		temp3  = I2Cx->SR1 & ( I2C_SR1_TXE);
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	695b      	ldr	r3, [r3, #20]
 80005fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000602:	60bb      	str	r3, [r7, #8]
		// Handle For interrupt generated by TXE event
		if(temp1 && temp2 && temp3)
 8000604:	693b      	ldr	r3, [r7, #16]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d00f      	beq.n	800062a <I2C1_EV_IRQHandler+0xae>
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d00c      	beq.n	800062a <I2C1_EV_IRQHandler+0xae>
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d009      	beq.n	800062a <I2C1_EV_IRQHandler+0xae>
		{
			//Check for device mode
			if(I2Cx->SR2 & (I2C_SR2_MSL))
 8000616:	697b      	ldr	r3, [r7, #20]
 8000618:	699b      	ldr	r3, [r3, #24]
 800061a:	f003 0301 	and.w	r3, r3, #1
 800061e:	2b00      	cmp	r3, #0
 8000620:	d103      	bne.n	800062a <I2C1_EV_IRQHandler+0xae>
			{

			}else
			{
				//slave
				Slave_States(I2Cx,I2C_EV_DATA_REQ);
 8000622:	2103      	movs	r1, #3
 8000624:	6978      	ldr	r0, [r7, #20]
 8000626:	f000 f81f 	bl	8000668 <Slave_States>
			}
		}

		//----------------------------------------------------------

		temp3  = I2Cx->SR1 & ( I2C_SR1_RXNE);
 800062a:	697b      	ldr	r3, [r7, #20]
 800062c:	695b      	ldr	r3, [r3, #20]
 800062e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000632:	60bb      	str	r3, [r7, #8]
		// Handle For interrupt generated by 	SB=1, cleared by reading SR1 register followed by writing DR register with Address.
		if(temp1 && temp2 && temp3)
 8000634:	693b      	ldr	r3, [r7, #16]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d00f      	beq.n	800065a <I2C1_EV_IRQHandler+0xde>
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d00c      	beq.n	800065a <I2C1_EV_IRQHandler+0xde>
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d009      	beq.n	800065a <I2C1_EV_IRQHandler+0xde>
		{
			//check device mode .
			if(I2Cx->SR2 & ( I2C_SR2_MSL))
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	699b      	ldr	r3, [r3, #24]
 800064a:	f003 0301 	and.w	r3, r3, #1
 800064e:	2b00      	cmp	r3, #0
 8000650:	d103      	bne.n	800065a <I2C1_EV_IRQHandler+0xde>
				//The device is master

			}else
			{
				//slave
				Slave_States(I2Cx,I2C_EV_DATA_RCV);
 8000652:	2104      	movs	r1, #4
 8000654:	6978      	ldr	r0, [r7, #20]
 8000656:	f000 f807 	bl	8000668 <Slave_States>
			}
		}



}
 800065a:	bf00      	nop
 800065c:	3718      	adds	r7, #24
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40005400 	.word	0x40005400

08000668 <Slave_States>:


void Slave_States (I2C_TypeDef* I2Cx  ,Slave_State state)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	460b      	mov	r3, r1
 8000672:	70fb      	strb	r3, [r7, #3]
	uint8_t index =    I2Cx == I2C1 ? I2C1_INDEX: I2C2_INDEX ;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a32      	ldr	r2, [pc, #200]	; (8000740 <Slave_States+0xd8>)
 8000678:	4293      	cmp	r3, r2
 800067a:	bf14      	ite	ne
 800067c:	2301      	movne	r3, #1
 800067e:	2300      	moveq	r3, #0
 8000680:	b2db      	uxtb	r3, r3
 8000682:	73fb      	strb	r3, [r7, #15]

	switch (state)
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	2b04      	cmp	r3, #4
 8000688:	d856      	bhi.n	8000738 <Slave_States+0xd0>
 800068a:	a201      	add	r2, pc, #4	; (adr r2, 8000690 <Slave_States+0x28>)
 800068c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000690:	080006ab 	.word	0x080006ab
 8000694:	080006a5 	.word	0x080006a5
 8000698:	080006cf 	.word	0x080006cf
 800069c:	080006e7 	.word	0x080006e7
 80006a0:	0800070b 	.word	0x0800070b
	{

	case I2C_ERROR_AF:
	{
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & ( I2C_SR2_TRA))
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	699b      	ldr	r3, [r3, #24]
		{
			//Slave Shouldn't Send anything else

		}

		break ;
 80006a8:	e046      	b.n	8000738 <Slave_States+0xd0>
	}

	case I2C_EV_STOP:
	{
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & ( I2C_SR2_TRA))
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	699b      	ldr	r3, [r3, #24]
 80006ae:	f003 0304 	and.w	r3, r3, #4
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d03b      	beq.n	800072e <Slave_States+0xc6>
		{
			//Notify APP that the Stop Condition is sent by the master
			Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_STOP) ;
 80006b6:	7bfa      	ldrb	r2, [r7, #15]
 80006b8:	4922      	ldr	r1, [pc, #136]	; (8000744 <Slave_States+0xdc>)
 80006ba:	4613      	mov	r3, r2
 80006bc:	00db      	lsls	r3, r3, #3
 80006be:	4413      	add	r3, r2
 80006c0:	009b      	lsls	r3, r3, #2
 80006c2:	440b      	add	r3, r1
 80006c4:	3320      	adds	r3, #32
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2000      	movs	r0, #0
 80006ca:	4798      	blx	r3
		}

		break ;
 80006cc:	e02f      	b.n	800072e <Slave_States+0xc6>
	}

	case I2C_EV_ADDR_Matched:
	{
		//Notify APP that the Stop Condition is sent by the master
		Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_ADDR_Matched) ;
 80006ce:	7bfa      	ldrb	r2, [r7, #15]
 80006d0:	491c      	ldr	r1, [pc, #112]	; (8000744 <Slave_States+0xdc>)
 80006d2:	4613      	mov	r3, r2
 80006d4:	00db      	lsls	r3, r3, #3
 80006d6:	4413      	add	r3, r2
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	440b      	add	r3, r1
 80006dc:	3320      	adds	r3, #32
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	2002      	movs	r0, #2
 80006e2:	4798      	blx	r3

		break ;
 80006e4:	e028      	b.n	8000738 <Slave_States+0xd0>
	}

	case I2C_EV_DATA_REQ:
	{
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & ( I2C_SR2_TRA))
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 0304 	and.w	r3, r3, #4
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d01f      	beq.n	8000732 <Slave_States+0xca>
		{
			//the APP layer should send the data (MCAL_I2C_SlaveSendData ) in this state
			Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_DATA_REQ) ;
 80006f2:	7bfa      	ldrb	r2, [r7, #15]
 80006f4:	4913      	ldr	r1, [pc, #76]	; (8000744 <Slave_States+0xdc>)
 80006f6:	4613      	mov	r3, r2
 80006f8:	00db      	lsls	r3, r3, #3
 80006fa:	4413      	add	r3, r2
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	440b      	add	r3, r1
 8000700:	3320      	adds	r3, #32
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2003      	movs	r0, #3
 8000706:	4798      	blx	r3
		}

		break ;
 8000708:	e013      	b.n	8000732 <Slave_States+0xca>
	}
	case I2C_EV_DATA_RCV:
	{
		//make sure that the slave is really in receiver mode
		if(!(I2Cx->SR2 & ( I2C_SR2_TRA)))
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	699b      	ldr	r3, [r3, #24]
 800070e:	f003 0304 	and.w	r3, r3, #4
 8000712:	2b00      	cmp	r3, #0
 8000714:	d10f      	bne.n	8000736 <Slave_States+0xce>
		{
			//the APP layer should read the data (MCAL_I2C_SlaveReceiveData ) in this state
			Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_DATA_RCV) ;
 8000716:	7bfa      	ldrb	r2, [r7, #15]
 8000718:	490a      	ldr	r1, [pc, #40]	; (8000744 <Slave_States+0xdc>)
 800071a:	4613      	mov	r3, r2
 800071c:	00db      	lsls	r3, r3, #3
 800071e:	4413      	add	r3, r2
 8000720:	009b      	lsls	r3, r3, #2
 8000722:	440b      	add	r3, r1
 8000724:	3320      	adds	r3, #32
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2004      	movs	r0, #4
 800072a:	4798      	blx	r3
		}

		break ;
 800072c:	e003      	b.n	8000736 <Slave_States+0xce>
		break ;
 800072e:	bf00      	nop
 8000730:	e002      	b.n	8000738 <Slave_States+0xd0>
		break ;
 8000732:	bf00      	nop
 8000734:	e000      	b.n	8000738 <Slave_States+0xd0>
		break ;
 8000736:	bf00      	nop
	}
	}

}
 8000738:	bf00      	nop
 800073a:	3710      	adds	r7, #16
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40005400 	.word	0x40005400
 8000744:	2000001c 	.word	0x2000001c

08000748 <I2C2_ER_IRQHandler>:

void I2C2_ER_IRQHandler (void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0

}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr

08000754 <I2C2_EV_IRQHandler>:

void I2C2_EV_IRQHandler (void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0

}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	bc80      	pop	{r7}
 800075e:	4770      	bx	lr

08000760 <MCAL_RCC_GetSYS_CLCKFreq>:
 * 							Generic Functions
 * =======================================================================================
 */

uint32_t MCAL_RCC_GetSYS_CLCKFreq(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
	//	Set and cleared by hardware to indicate which clock source is used as system clock.
	//	00: HSI oscillator used as system clock
	//	01: HSE oscillator used as system clock
	//	10: PLL used as system clock
	//	11: Not applicable
	switch  ( (RCC->RCC_CFGR  >> 2  ) & 0b11 )
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <MCAL_RCC_GetSYS_CLCKFreq+0x30>)
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	089b      	lsrs	r3, r3, #2
 800076a:	f003 0303 	and.w	r3, r3, #3
 800076e:	2b01      	cmp	r3, #1
 8000770:	d006      	beq.n	8000780 <MCAL_RCC_GetSYS_CLCKFreq+0x20>
 8000772:	2b01      	cmp	r3, #1
 8000774:	d302      	bcc.n	800077c <MCAL_RCC_GetSYS_CLCKFreq+0x1c>
 8000776:	2b02      	cmp	r3, #2
 8000778:	d004      	beq.n	8000784 <MCAL_RCC_GetSYS_CLCKFreq+0x24>
 800077a:	e005      	b.n	8000788 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
	{
	case 0:
		return HSI_RC_Clk ;
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <MCAL_RCC_GetSYS_CLCKFreq+0x34>)
 800077e:	e003      	b.n	8000788 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break ;

	case 1:
		//todo need to calculate  it //HSE User Should Specify it
		return HSE_Clock ;
 8000780:	4b05      	ldr	r3, [pc, #20]	; (8000798 <MCAL_RCC_GetSYS_CLCKFreq+0x38>)
 8000782:	e001      	b.n	8000788 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break ;

	case 2:
		//todo need to calculate  it PLLCLK and PLLMUL & PLL Source MUX
		return 16000000 ;
 8000784:	4b04      	ldr	r3, [pc, #16]	; (8000798 <MCAL_RCC_GetSYS_CLCKFreq+0x38>)
 8000786:	e7ff      	b.n	8000788 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break ;
	}
}
 8000788:	4618      	mov	r0, r3
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	40021000 	.word	0x40021000
 8000794:	007a1200 	.word	0x007a1200
 8000798:	00f42400 	.word	0x00f42400

0800079c <MCAL_RCC_GetHCLKFreq>:


uint32_t MCAL_RCC_GetHCLKFreq(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (MCAL_RCC_GetSYS_CLCKFreq() >> AHBPrescTable[ ( (RCC->RCC_CFGR >> 4 ) & 0xF) ]  ); //the first shift is multiplication}
 80007a0:	f7ff ffde 	bl	8000760 <MCAL_RCC_GetSYS_CLCKFreq>
 80007a4:	4601      	mov	r1, r0
 80007a6:	4b05      	ldr	r3, [pc, #20]	; (80007bc <MCAL_RCC_GetHCLKFreq+0x20>)
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	091b      	lsrs	r3, r3, #4
 80007ac:	f003 030f 	and.w	r3, r3, #15
 80007b0:	4a03      	ldr	r2, [pc, #12]	; (80007c0 <MCAL_RCC_GetHCLKFreq+0x24>)
 80007b2:	5cd3      	ldrb	r3, [r2, r3]
 80007b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40021000 	.word	0x40021000
 80007c0:	08000e00 	.word	0x08000e00

080007c4 <MCAL_RCC_GetPCLK1Freq>:

//APB Low speed clock (PCLK1).
//Bits 10:8 PPRE1[2:0]: APB Low-speed prescaler (APB1)
uint32_t MCAL_RCC_GetPCLK1Freq(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (MCAL_RCC_GetHCLKFreq() >> APBPrescTable[ ( (RCC->RCC_CFGR >> 8 ) & 0b111) ]  ); //the first shift is multiplication
 80007c8:	f7ff ffe8 	bl	800079c <MCAL_RCC_GetHCLKFreq>
 80007cc:	4601      	mov	r1, r0
 80007ce:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <MCAL_RCC_GetPCLK1Freq+0x20>)
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	0a1b      	lsrs	r3, r3, #8
 80007d4:	f003 0307 	and.w	r3, r3, #7
 80007d8:	4a03      	ldr	r2, [pc, #12]	; (80007e8 <MCAL_RCC_GetPCLK1Freq+0x24>)
 80007da:	5cd3      	ldrb	r3, [r2, r3]
 80007dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40021000 	.word	0x40021000
 80007e8:	08000df8 	.word	0x08000df8

080007ec <MCAL_RCC_GetPCLK2Freq>:

uint32_t MCAL_RCC_GetPCLK2Freq(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (MCAL_RCC_GetHCLKFreq() >> APBPrescTable[ ( (RCC->RCC_CFGR >> 11 ) & 0b111) ]  ); //the first shift is multiplication
 80007f0:	f7ff ffd4 	bl	800079c <MCAL_RCC_GetHCLKFreq>
 80007f4:	4601      	mov	r1, r0
 80007f6:	4b05      	ldr	r3, [pc, #20]	; (800080c <MCAL_RCC_GetPCLK2Freq+0x20>)
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	0adb      	lsrs	r3, r3, #11
 80007fc:	f003 0307 	and.w	r3, r3, #7
 8000800:	4a03      	ldr	r2, [pc, #12]	; (8000810 <MCAL_RCC_GetPCLK2Freq+0x24>)
 8000802:	5cd3      	ldrb	r3, [r2, r3]
 8000804:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000808:	4618      	mov	r0, r3
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40021000 	.word	0x40021000
 8000810:	08000df8 	.word	0x08000df8

08000814 <SPI1_IRQHandler>:
 * 											IRQ
 * =======================================================================================
 */
//ISR
void SPI1_IRQHandler (void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
	struct S_IRQ_SRC irq_src ;

	irq_src.TXE = ( ( SPI1->SPI_SR &  (1<<1)) >> 1 );
 800081a:	4b13      	ldr	r3, [pc, #76]	; (8000868 <SPI1_IRQHandler+0x54>)
 800081c:	689b      	ldr	r3, [r3, #8]
 800081e:	085b      	lsrs	r3, r3, #1
 8000820:	f003 0301 	and.w	r3, r3, #1
 8000824:	b2da      	uxtb	r2, r3
 8000826:	793b      	ldrb	r3, [r7, #4]
 8000828:	f362 0300 	bfi	r3, r2, #0, #1
 800082c:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ( ( SPI1->SPI_SR &  (1<<0)) >> 0 );
 800082e:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <SPI1_IRQHandler+0x54>)
 8000830:	689b      	ldr	r3, [r3, #8]
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	b2da      	uxtb	r2, r3
 8000838:	793b      	ldrb	r3, [r7, #4]
 800083a:	f362 0341 	bfi	r3, r2, #1, #1
 800083e:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ( ( SPI1->SPI_SR &  (1<<4)) >> 4 );
 8000840:	4b09      	ldr	r3, [pc, #36]	; (8000868 <SPI1_IRQHandler+0x54>)
 8000842:	689b      	ldr	r3, [r3, #8]
 8000844:	091b      	lsrs	r3, r3, #4
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	b2da      	uxtb	r2, r3
 800084c:	793b      	ldrb	r3, [r7, #4]
 800084e:	f362 0382 	bfi	r3, r2, #2, #1
 8000852:	713b      	strb	r3, [r7, #4]

	Global_SPI_Config[SPI1_INDEX]->P_IRQ_CallBack (irq_src) ;
 8000854:	4b05      	ldr	r3, [pc, #20]	; (800086c <SPI1_IRQHandler+0x58>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	695b      	ldr	r3, [r3, #20]
 800085a:	7938      	ldrb	r0, [r7, #4]
 800085c:	4798      	blx	r3

}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40013000 	.word	0x40013000
 800086c:	20000064 	.word	0x20000064

08000870 <SPI2_IRQHandler>:
void SPI2_IRQHandler (void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
	struct S_IRQ_SRC irq_src ;
	irq_src.TXE = ( ( SPI2->SPI_SR &  (1<<1)) >> 1 );			//(1<<1)) >> 1   as TXE ,RXNE,ERRI are bitfields that hold 1 or 0 only
 8000876:	4b13      	ldr	r3, [pc, #76]	; (80008c4 <SPI2_IRQHandler+0x54>)
 8000878:	689b      	ldr	r3, [r3, #8]
 800087a:	085b      	lsrs	r3, r3, #1
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	b2da      	uxtb	r2, r3
 8000882:	793b      	ldrb	r3, [r7, #4]
 8000884:	f362 0300 	bfi	r3, r2, #0, #1
 8000888:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ( ( SPI2->SPI_SR &  (1<<0)) >> 0 );
 800088a:	4b0e      	ldr	r3, [pc, #56]	; (80008c4 <SPI2_IRQHandler+0x54>)
 800088c:	689b      	ldr	r3, [r3, #8]
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	b2da      	uxtb	r2, r3
 8000894:	793b      	ldrb	r3, [r7, #4]
 8000896:	f362 0341 	bfi	r3, r2, #1, #1
 800089a:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ( ( SPI2->SPI_SR &  (1<<4)) >> 4 );
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <SPI2_IRQHandler+0x54>)
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	091b      	lsrs	r3, r3, #4
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	793b      	ldrb	r3, [r7, #4]
 80008aa:	f362 0382 	bfi	r3, r2, #2, #1
 80008ae:	713b      	strb	r3, [r7, #4]
	Global_SPI_Config[SPI2_INDEX]->P_IRQ_CallBack (irq_src) ;
 80008b0:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <SPI2_IRQHandler+0x58>)
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	7938      	ldrb	r0, [r7, #4]
 80008b8:	4798      	blx	r3
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40003800 	.word	0x40003800
 80008c8:	20000064 	.word	0x20000064

080008cc <MCAL_UART_Init>:
 * @param [in] 		- UART_Config: All UART Configuration EXTI_PinConfig_t
 * @retval 			-none
 * Note				-Support for Now Asynch mode & Clock 8 MHZ S
 */
void MCAL_UART_Init (USART_TypeDef *USARTx, UART_Config* UART_Config)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b084      	sub	sp, #16
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	6039      	str	r1, [r7, #0]
	//Global_UART_Config = UART_Config ;
	uint32_t pclk ,BRR  ;
	//	enable the Clock for given USART peripheral

	if ( USARTx == USART1 ){
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4a63      	ldr	r2, [pc, #396]	; (8000a68 <MCAL_UART_Init+0x19c>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d110      	bne.n	8000900 <MCAL_UART_Init+0x34>
		RCC_USART1_CLK_EN();
 80008de:	4b63      	ldr	r3, [pc, #396]	; (8000a6c <MCAL_UART_Init+0x1a0>)
 80008e0:	699b      	ldr	r3, [r3, #24]
 80008e2:	4a62      	ldr	r2, [pc, #392]	; (8000a6c <MCAL_UART_Init+0x1a0>)
 80008e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008e8:	6193      	str	r3, [r2, #24]
		USART_Index = 0 ;
 80008ea:	4b61      	ldr	r3, [pc, #388]	; (8000a70 <MCAL_UART_Init+0x1a4>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	701a      	strb	r2, [r3, #0]
		Global_UART_Config[USART_Index] = UART_Config ;
 80008f0:	4b5f      	ldr	r3, [pc, #380]	; (8000a70 <MCAL_UART_Init+0x1a4>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	4619      	mov	r1, r3
 80008f6:	4a5f      	ldr	r2, [pc, #380]	; (8000a74 <MCAL_UART_Init+0x1a8>)
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80008fe:	e028      	b.n	8000952 <MCAL_UART_Init+0x86>
	}
	else if ( USARTx == USART2 ){
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4a5d      	ldr	r2, [pc, #372]	; (8000a78 <MCAL_UART_Init+0x1ac>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d110      	bne.n	800092a <MCAL_UART_Init+0x5e>
		RCC_USART2_CLK_EN();
 8000908:	4b58      	ldr	r3, [pc, #352]	; (8000a6c <MCAL_UART_Init+0x1a0>)
 800090a:	69db      	ldr	r3, [r3, #28]
 800090c:	4a57      	ldr	r2, [pc, #348]	; (8000a6c <MCAL_UART_Init+0x1a0>)
 800090e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000912:	61d3      	str	r3, [r2, #28]
		USART_Index = 1 ;
 8000914:	4b56      	ldr	r3, [pc, #344]	; (8000a70 <MCAL_UART_Init+0x1a4>)
 8000916:	2201      	movs	r2, #1
 8000918:	701a      	strb	r2, [r3, #0]
		Global_UART_Config[USART_Index] = UART_Config ;
 800091a:	4b55      	ldr	r3, [pc, #340]	; (8000a70 <MCAL_UART_Init+0x1a4>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	4619      	mov	r1, r3
 8000920:	4a54      	ldr	r2, [pc, #336]	; (8000a74 <MCAL_UART_Init+0x1a8>)
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000928:	e013      	b.n	8000952 <MCAL_UART_Init+0x86>
	}
	else if ( USARTx == USART3 ){
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	4a53      	ldr	r2, [pc, #332]	; (8000a7c <MCAL_UART_Init+0x1b0>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d10f      	bne.n	8000952 <MCAL_UART_Init+0x86>
		RCC_USART3_CLK_EN();
 8000932:	4b4e      	ldr	r3, [pc, #312]	; (8000a6c <MCAL_UART_Init+0x1a0>)
 8000934:	69db      	ldr	r3, [r3, #28]
 8000936:	4a4d      	ldr	r2, [pc, #308]	; (8000a6c <MCAL_UART_Init+0x1a0>)
 8000938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800093c:	61d3      	str	r3, [r2, #28]
		USART_Index = 2 ;
 800093e:	4b4c      	ldr	r3, [pc, #304]	; (8000a70 <MCAL_UART_Init+0x1a4>)
 8000940:	2202      	movs	r2, #2
 8000942:	701a      	strb	r2, [r3, #0]
		Global_UART_Config[USART_Index] = UART_Config ;
 8000944:	4b4a      	ldr	r3, [pc, #296]	; (8000a70 <MCAL_UART_Init+0x1a4>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	4619      	mov	r1, r3
 800094a:	4a4a      	ldr	r2, [pc, #296]	; (8000a74 <MCAL_UART_Init+0x1a8>)
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}

	//Enable USART Module
	//	USART_CR1  Bit 13 UE: USART enable
	USARTx->CR1 |= 1<<13 ;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	68db      	ldr	r3, [r3, #12]
 8000956:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	60da      	str	r2, [r3, #12]

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	//	USART_CR1 Bit 3 TE: Transmitter enable & Bit 2 RE: Receiver enable
	USARTx->CR1 |= UART_Config->USART_Mode ;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	68db      	ldr	r3, [r3, #12]
 8000962:	683a      	ldr	r2, [r7, #0]
 8000964:	7812      	ldrb	r2, [r2, #0]
 8000966:	431a      	orrs	r2, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	60da      	str	r2, [r3, #12]

	//PAYLOAD Width
	// USARTx->CR1  Bit 12 M: Word length
	USARTx->CR1 |= UART_Config->Payload_Length ;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	68db      	ldr	r3, [r3, #12]
 8000970:	683a      	ldr	r2, [r7, #0]
 8000972:	7a12      	ldrb	r2, [r2, #8]
 8000974:	431a      	orrs	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	60da      	str	r2, [r3, #12]

	//Configuration of parity control bit fields
	// USARTx->CR1 	Bit 10 PCE: Parity control enable     Bit 9 PS: Parity selection
	USARTx->CR1 |= UART_Config->Parity ;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	68db      	ldr	r3, [r3, #12]
 800097e:	683a      	ldr	r2, [r7, #0]
 8000980:	7a52      	ldrb	r2, [r2, #9]
 8000982:	431a      	orrs	r2, r3
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	60da      	str	r2, [r3, #12]

	//configure the number of stop bits
	//USART_CR2  Bits 13:12 STOP: STOP bits
	USARTx->CR2 |= UART_Config->StopBits ;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	691b      	ldr	r3, [r3, #16]
 800098c:	683a      	ldr	r2, [r7, #0]
 800098e:	7a92      	ldrb	r2, [r2, #10]
 8000990:	431a      	orrs	r2, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	611a      	str	r2, [r3, #16]


	//USART hardware flow control
	//USART_CR3  Bit 9 CTSE: CTS enable   Bit 8 RTSE: RTS enable
	USARTx->CR3 |= UART_Config->HwFlowCtl ;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	695b      	ldr	r3, [r3, #20]
 800099a:	683a      	ldr	r2, [r7, #0]
 800099c:	7ad2      	ldrb	r2, [r2, #11]
 800099e:	431a      	orrs	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	615a      	str	r2, [r3, #20]


	//Configuration of BRR(Baudrate register)
	//PCLK1 for USART2, 3
	//PCLK2 for USART1
	if ( USARTx == USART1 )
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4a30      	ldr	r2, [pc, #192]	; (8000a68 <MCAL_UART_Init+0x19c>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d103      	bne.n	80009b4 <MCAL_UART_Init+0xe8>
	{
		pclk = MCAL_RCC_GetPCLK2Freq();
 80009ac:	f7ff ff1e 	bl	80007ec <MCAL_RCC_GetPCLK2Freq>
 80009b0:	60f8      	str	r0, [r7, #12]
 80009b2:	e002      	b.n	80009ba <MCAL_UART_Init+0xee>
	}
	else //USART 2 or 3
	{
		pclk = MCAL_RCC_GetPCLK1Freq();
 80009b4:	f7ff ff06 	bl	80007c4 <MCAL_RCC_GetPCLK1Freq>
 80009b8:	60f8      	str	r0, [r7, #12]
	}

	BRR = UART_BRR_Register(pclk, UART_Config->BaudRate) ;
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	011b      	lsls	r3, r3, #4
 80009c0:	68fa      	ldr	r2, [r7, #12]
 80009c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c6:	0119      	lsls	r1, r3, #4
 80009c8:	68fa      	ldr	r2, [r7, #12]
 80009ca:	4613      	mov	r3, r2
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	4413      	add	r3, r2
 80009d0:	009a      	lsls	r2, r3, #2
 80009d2:	441a      	add	r2, r3
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	fbb2 f2f3 	udiv	r2, r2, r3
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	011b      	lsls	r3, r3, #4
 80009e4:	68f8      	ldr	r0, [r7, #12]
 80009e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80009ea:	2064      	movs	r0, #100	; 0x64
 80009ec:	fb00 f303 	mul.w	r3, r0, r3
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	011b      	lsls	r3, r3, #4
 80009f4:	4a22      	ldr	r2, [pc, #136]	; (8000a80 <MCAL_UART_Init+0x1b4>)
 80009f6:	fba2 2303 	umull	r2, r3, r2, r3
 80009fa:	095b      	lsrs	r3, r3, #5
 80009fc:	f003 030f 	and.w	r3, r3, #15
 8000a00:	430b      	orrs	r3, r1
 8000a02:	60bb      	str	r3, [r7, #8]

	USARTx->BRR = BRR ;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	68ba      	ldr	r2, [r7, #8]
 8000a08:	609a      	str	r2, [r3, #8]


	//ENABLE / DISABLE Interrupt

	//USART_CR1
	if (UART_Config->IRQ_Enable  != UART_IRQ_Enable_NONE)
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	7b1b      	ldrb	r3, [r3, #12]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d026      	beq.n	8000a60 <MCAL_UART_Init+0x194>
	{
		USARTx->CR1 |= (UART_Config->IRQ_Enable) ;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	68db      	ldr	r3, [r3, #12]
 8000a16:	683a      	ldr	r2, [r7, #0]
 8000a18:	7b12      	ldrb	r2, [r2, #12]
 8000a1a:	431a      	orrs	r2, r3
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	60da      	str	r2, [r3, #12]
	//Enable NVIC For USARTx IRQ
		if ( USARTx == USART1 )
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a11      	ldr	r2, [pc, #68]	; (8000a68 <MCAL_UART_Init+0x19c>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d106      	bne.n	8000a36 <MCAL_UART_Init+0x16a>
			NVIC_IRQ37_USART1_Enable ;
 8000a28:	4b16      	ldr	r3, [pc, #88]	; (8000a84 <MCAL_UART_Init+0x1b8>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a15      	ldr	r2, [pc, #84]	; (8000a84 <MCAL_UART_Init+0x1b8>)
 8000a2e:	f043 0320 	orr.w	r3, r3, #32
 8000a32:	6013      	str	r3, [r2, #0]

		else if ( USARTx == USART3 )
			NVIC_IRQ39_USART3_Enable ;
	}

}
 8000a34:	e014      	b.n	8000a60 <MCAL_UART_Init+0x194>
		else if ( USARTx == USART2 )
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a0f      	ldr	r2, [pc, #60]	; (8000a78 <MCAL_UART_Init+0x1ac>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d106      	bne.n	8000a4c <MCAL_UART_Init+0x180>
			NVIC_IRQ38_USART2_Enable ;
 8000a3e:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <MCAL_UART_Init+0x1b8>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a10      	ldr	r2, [pc, #64]	; (8000a84 <MCAL_UART_Init+0x1b8>)
 8000a44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a48:	6013      	str	r3, [r2, #0]
}
 8000a4a:	e009      	b.n	8000a60 <MCAL_UART_Init+0x194>
		else if ( USARTx == USART3 )
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a0b      	ldr	r2, [pc, #44]	; (8000a7c <MCAL_UART_Init+0x1b0>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d105      	bne.n	8000a60 <MCAL_UART_Init+0x194>
			NVIC_IRQ39_USART3_Enable ;
 8000a54:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <MCAL_UART_Init+0x1b8>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a0a      	ldr	r2, [pc, #40]	; (8000a84 <MCAL_UART_Init+0x1b8>)
 8000a5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a5e:	6013      	str	r3, [r2, #0]
}
 8000a60:	bf00      	nop
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40013800 	.word	0x40013800
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	20000078 	.word	0x20000078
 8000a74:	2000006c 	.word	0x2000006c
 8000a78:	40004400 	.word	0x40004400
 8000a7c:	40004800 	.word	0x40004800
 8000a80:	51eb851f 	.word	0x51eb851f
 8000a84:	e000e104 	.word	0xe000e104

08000a88 <MCAL_UART_SendData>:
			//			bit

 */

void MCAL_UART_SendData	(USART_TypeDef *USARTx, uint16_t *pTxBuffer,enum Polling_mechism PollingEn )
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	4613      	mov	r3, r2
 8000a94:	71fb      	strb	r3, [r7, #7]
	uint16_t *pdata;

	// wait until TXE flag is set in the SR
	if (PollingEn == enable)
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d106      	bne.n	8000aaa <MCAL_UART_SendData+0x22>
		while(! (USARTx->SR & 1<<7 ) );
 8000a9c:	bf00      	nop
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d0f9      	beq.n	8000a9e <MCAL_UART_SendData+0x16>
	// Which USART Will Be Used
		if (USARTx == USART1)
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	4a0f      	ldr	r2, [pc, #60]	; (8000aec <MCAL_UART_SendData+0x64>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d103      	bne.n	8000aba <MCAL_UART_SendData+0x32>
			USART_Index = 0 ;
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <MCAL_UART_SendData+0x68>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
 8000ab8:	e00e      	b.n	8000ad8 <MCAL_UART_SendData+0x50>
		else if (USARTx == USART2)
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	4a0d      	ldr	r2, [pc, #52]	; (8000af4 <MCAL_UART_SendData+0x6c>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d103      	bne.n	8000aca <MCAL_UART_SendData+0x42>
			USART_Index = 1 ;
 8000ac2:	4b0b      	ldr	r3, [pc, #44]	; (8000af0 <MCAL_UART_SendData+0x68>)
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	701a      	strb	r2, [r3, #0]
 8000ac8:	e006      	b.n	8000ad8 <MCAL_UART_SendData+0x50>
		else if (USARTx == USART3)
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	4a0a      	ldr	r2, [pc, #40]	; (8000af8 <MCAL_UART_SendData+0x70>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d102      	bne.n	8000ad8 <MCAL_UART_SendData+0x50>
			USART_Index = 2 ;
 8000ad2:	4b07      	ldr	r3, [pc, #28]	; (8000af0 <MCAL_UART_SendData+0x68>)
 8000ad4:	2202      	movs	r2, #2
 8000ad6:	701a      	strb	r2, [r3, #0]
		USARTx->DR = (*pTxBuffer & (uint16_t)0x01FF);

	}else
	{
		//This is 8bit data transfer
		USARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	881b      	ldrh	r3, [r3, #0]
 8000adc:	b2da      	uxtb	r2, r3
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	605a      	str	r2, [r3, #4]
	}




}
 8000ae2:	bf00      	nop
 8000ae4:	3714      	adds	r7, #20
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr
 8000aec:	40013800 	.word	0x40013800
 8000af0:	20000078 	.word	0x20000078
 8000af4:	40004400 	.word	0x40004400
 8000af8:	40004800 	.word	0x40004800

08000afc <MCAL_UART_ReceiveData>:
	while( ! (USARTx->SR & 1<<6 ));
}


void MCAL_UART_ReceiveData	(USART_TypeDef *USARTx, uint16_t *pRxBuffer ,enum Polling_mechism PollingEn )
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	4613      	mov	r3, r2
 8000b08:	71fb      	strb	r3, [r7, #7]
	//Loop over until "Len" number of bytes are transferred
	//wait until RXNE flag is set in the SR
	if (PollingEn == enable)
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d106      	bne.n	8000b1e <MCAL_UART_ReceiveData+0x22>
	{
		while( ! (USARTx->SR & 1<<5 ));
 8000b10:	bf00      	nop
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f003 0320 	and.w	r3, r3, #32
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d0f9      	beq.n	8000b12 <MCAL_UART_ReceiveData+0x16>
	}

	// Which USART Will Be Used
			if (USARTx == USART1)
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	4a19      	ldr	r2, [pc, #100]	; (8000b88 <MCAL_UART_ReceiveData+0x8c>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d103      	bne.n	8000b2e <MCAL_UART_ReceiveData+0x32>
				USART_Index = 0 ;
 8000b26:	4b19      	ldr	r3, [pc, #100]	; (8000b8c <MCAL_UART_ReceiveData+0x90>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	701a      	strb	r2, [r3, #0]
 8000b2c:	e00e      	b.n	8000b4c <MCAL_UART_ReceiveData+0x50>
			else if (USARTx == USART2)
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	4a17      	ldr	r2, [pc, #92]	; (8000b90 <MCAL_UART_ReceiveData+0x94>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d103      	bne.n	8000b3e <MCAL_UART_ReceiveData+0x42>
				USART_Index = 1 ;
 8000b36:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <MCAL_UART_ReceiveData+0x90>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	701a      	strb	r2, [r3, #0]
 8000b3c:	e006      	b.n	8000b4c <MCAL_UART_ReceiveData+0x50>
			else if (USARTx == USART3)
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	4a14      	ldr	r2, [pc, #80]	; (8000b94 <MCAL_UART_ReceiveData+0x98>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d102      	bne.n	8000b4c <MCAL_UART_ReceiveData+0x50>
				USART_Index = 2 ;
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <MCAL_UART_ReceiveData+0x90>)
 8000b48:	2202      	movs	r2, #2
 8000b4a:	701a      	strb	r2, [r3, #0]
			*((uint16_t*) pRxBuffer) = ( USARTx->DR  & (uint8_t)0xFF );
		}
	}else
	{
		//This is 8bit data
		if (Global_UART_Config[USART_Index]->Parity ==UART_Parity__NONE)
 8000b4c:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <MCAL_UART_ReceiveData+0x90>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	461a      	mov	r2, r3
 8000b52:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <MCAL_UART_ReceiveData+0x9c>)
 8000b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b58:	7a5b      	ldrb	r3, [r3, #9]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d107      	bne.n	8000b6e <MCAL_UART_ReceiveData+0x72>
		{
			//no parity So all 8bit are considered data
			*((uint16_t*) pRxBuffer) = ( USARTx->DR  & (uint8_t)0xFF ) ;
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	801a      	strh	r2, [r3, #0]
			//Parity is used, so,7 bits will be of user data and 1 bit is parity
			*((uint16_t*) pRxBuffer) = ( USARTx->DR  & (uint8_t)0X7F );
		}
	}

}
 8000b6c:	e007      	b.n	8000b7e <MCAL_UART_ReceiveData+0x82>
			*((uint16_t*) pRxBuffer) = ( USARTx->DR  & (uint8_t)0X7F );
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b78:	b29a      	uxth	r2, r3
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	801a      	strh	r2, [r3, #0]
}
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr
 8000b88:	40013800 	.word	0x40013800
 8000b8c:	20000078 	.word	0x20000078
 8000b90:	40004400 	.word	0x40004400
 8000b94:	40004800 	.word	0x40004800
 8000b98:	2000006c 	.word	0x2000006c

08000b9c <MCAL_UART_GPIO_Set_Pins>:
 * @param [in] 		- USARTx: where x can be (1..3 depending on device used)
 * @retval 			-none
 * Note				-Should enable the corresponding ALT  & GPIO  in RCC clock Also called after MCAL_UART_Init()
 */
void MCAL_UART_GPIO_Set_Pins (USART_TypeDef *USARTx)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
	GPIO_PINConfig_t PinCfg ;

	if ( USARTx == USART1 )
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	4a2b      	ldr	r2, [pc, #172]	; (8000c54 <MCAL_UART_GPIO_Set_Pins+0xb8>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d118      	bne.n	8000bde <MCAL_UART_GPIO_Set_Pins+0x42>
		//PA10 RX
		//PA11 CTS
		//PA12 RTS

		//PA9 TX
		PinCfg.GPIO_PinNumber = GPIO_PIN_9;
 8000bac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bb0:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000bb2:	2306      	movs	r3, #6
 8000bb4:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_50M;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000bba:	f107 030c 	add.w	r3, r7, #12
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4825      	ldr	r0, [pc, #148]	; (8000c58 <MCAL_UART_GPIO_Set_Pins+0xbc>)
 8000bc2:	f7ff fc48 	bl	8000456 <MCAL_GPIO_Init>

		//PA10 RX
		PinCfg.GPIO_PinNumber = GPIO_PIN_10;
 8000bc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bca:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_INPUT;
 8000bcc:	2308      	movs	r3, #8
 8000bce:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000bd0:	f107 030c 	add.w	r3, r7, #12
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4820      	ldr	r0, [pc, #128]	; (8000c58 <MCAL_UART_GPIO_Set_Pins+0xbc>)
 8000bd8:	f7ff fc3d 	bl	8000456 <MCAL_GPIO_Init>
			PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
			MCAL_GPIO_Init(GPIOB, &PinCfg);

		}
	}
}
 8000bdc:	e036      	b.n	8000c4c <MCAL_UART_GPIO_Set_Pins+0xb0>
	else if ( USARTx == USART2 )
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4a1e      	ldr	r2, [pc, #120]	; (8000c5c <MCAL_UART_GPIO_Set_Pins+0xc0>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d116      	bne.n	8000c14 <MCAL_UART_GPIO_Set_Pins+0x78>
		PinCfg.GPIO_PinNumber = GPIO_PIN_2;
 8000be6:	2304      	movs	r3, #4
 8000be8:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000bea:	2306      	movs	r3, #6
 8000bec:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000bf2:	f107 030c 	add.w	r3, r7, #12
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4817      	ldr	r0, [pc, #92]	; (8000c58 <MCAL_UART_GPIO_Set_Pins+0xbc>)
 8000bfa:	f7ff fc2c 	bl	8000456 <MCAL_GPIO_Init>
		PinCfg.GPIO_PinNumber = GPIO_PIN_3;
 8000bfe:	2308      	movs	r3, #8
 8000c00:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_INPUT;
 8000c02:	2308      	movs	r3, #8
 8000c04:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000c06:	f107 030c 	add.w	r3, r7, #12
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4812      	ldr	r0, [pc, #72]	; (8000c58 <MCAL_UART_GPIO_Set_Pins+0xbc>)
 8000c0e:	f7ff fc22 	bl	8000456 <MCAL_GPIO_Init>
}
 8000c12:	e01b      	b.n	8000c4c <MCAL_UART_GPIO_Set_Pins+0xb0>
	else if ( USARTx == USART3 )
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a12      	ldr	r2, [pc, #72]	; (8000c60 <MCAL_UART_GPIO_Set_Pins+0xc4>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d117      	bne.n	8000c4c <MCAL_UART_GPIO_Set_Pins+0xb0>
		PinCfg.GPIO_PinNumber = GPIO_PIN_10;
 8000c1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c20:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_OUTPUT_AF_PP;
 8000c22:	2306      	movs	r3, #6
 8000c24:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000c26:	2301      	movs	r3, #1
 8000c28:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000c2a:	f107 030c 	add.w	r3, r7, #12
 8000c2e:	4619      	mov	r1, r3
 8000c30:	480c      	ldr	r0, [pc, #48]	; (8000c64 <MCAL_UART_GPIO_Set_Pins+0xc8>)
 8000c32:	f7ff fc10 	bl	8000456 <MCAL_GPIO_Init>
		PinCfg.GPIO_PinNumber = GPIO_PIN_11;
 8000c36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c3a:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_INPUT;
 8000c3c:	2308      	movs	r3, #8
 8000c3e:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	4619      	mov	r1, r3
 8000c46:	4807      	ldr	r0, [pc, #28]	; (8000c64 <MCAL_UART_GPIO_Set_Pins+0xc8>)
 8000c48:	f7ff fc05 	bl	8000456 <MCAL_GPIO_Init>
}
 8000c4c:	bf00      	nop
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40013800 	.word	0x40013800
 8000c58:	40010800 	.word	0x40010800
 8000c5c:	40004400 	.word	0x40004400
 8000c60:	40004800 	.word	0x40004800
 8000c64:	40010c00 	.word	0x40010c00

08000c68 <USART1_IRQHandler>:


//ISR
void USART1_IRQHandler (void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0

	Global_UART_Config[0]->P_IRQ_CallBack () ;
 8000c6c:	4b02      	ldr	r3, [pc, #8]	; (8000c78 <USART1_IRQHandler+0x10>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	691b      	ldr	r3, [r3, #16]
 8000c72:	4798      	blx	r3

}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	2000006c 	.word	0x2000006c

08000c7c <USART2_IRQHandler>:

void USART2_IRQHandler (void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
	Global_UART_Config[1]->P_IRQ_CallBack () ;
 8000c80:	4b02      	ldr	r3, [pc, #8]	; (8000c8c <USART2_IRQHandler+0x10>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	691b      	ldr	r3, [r3, #16]
 8000c86:	4798      	blx	r3

}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	2000006c 	.word	0x2000006c

08000c90 <USART3_IRQHandler>:
void USART3_IRQHandler (void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	Global_UART_Config[2]->P_IRQ_CallBack () ;
 8000c94:	4b02      	ldr	r3, [pc, #8]	; (8000ca0 <USART3_IRQHandler+0x10>)
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	691b      	ldr	r3, [r3, #16]
 8000c9a:	4798      	blx	r3


}
 8000c9c:	bf00      	nop
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	2000006c 	.word	0x2000006c

08000ca4 <clock_init>:
#include "lcd.h"
#include "keypad.h"
#include "seven_seg.h"


void clock_init(){
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0

	RCC_GPIOA_CLK_EN();
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <clock_init+0x30>)
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	4a09      	ldr	r2, [pc, #36]	; (8000cd4 <clock_init+0x30>)
 8000cae:	f043 0304 	orr.w	r3, r3, #4
 8000cb2:	6193      	str	r3, [r2, #24]
	RCC_GPIOB_CLK_EN();
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <clock_init+0x30>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	4a06      	ldr	r2, [pc, #24]	; (8000cd4 <clock_init+0x30>)
 8000cba:	f043 0308 	orr.w	r3, r3, #8
 8000cbe:	6193      	str	r3, [r2, #24]
	//To enable EXTI
	RCC_AFIO_CLK_EN();
 8000cc0:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <clock_init+0x30>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	4a03      	ldr	r2, [pc, #12]	; (8000cd4 <clock_init+0x30>)
 8000cc6:	f043 0301 	orr.w	r3, r3, #1
 8000cca:	6193      	str	r3, [r2, #24]
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bc80      	pop	{r7}
 8000cd2:	4770      	bx	lr
 8000cd4:	40021000 	.word	0x40021000

08000cd8 <UART_IRQ_Callback>:

unsigned char ch;


void UART_IRQ_Callback (void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0

	MCAL_UART_ReceiveData(USART1, &ch, disable);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	4905      	ldr	r1, [pc, #20]	; (8000cf4 <UART_IRQ_Callback+0x1c>)
 8000ce0:	4805      	ldr	r0, [pc, #20]	; (8000cf8 <UART_IRQ_Callback+0x20>)
 8000ce2:	f7ff ff0b 	bl	8000afc <MCAL_UART_ReceiveData>
	MCAL_UART_SendData(USART1, &ch, disable);
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	4902      	ldr	r1, [pc, #8]	; (8000cf4 <UART_IRQ_Callback+0x1c>)
 8000cea:	4803      	ldr	r0, [pc, #12]	; (8000cf8 <UART_IRQ_Callback+0x20>)
 8000cec:	f7ff fecc 	bl	8000a88 <MCAL_UART_SendData>

}
 8000cf0:	bf00      	nop
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	200000b8 	.word	0x200000b8
 8000cf8:	40013800 	.word	0x40013800

08000cfc <main>:


int main()
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0

	UART_Config uartCFG;

	clock_init();
 8000d02:	f7ff ffcf 	bl	8000ca4 <clock_init>

	uartCFG.BaudRate = UART_BaudRate_115200;
 8000d06:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000d0a:	60bb      	str	r3, [r7, #8]
	uartCFG.HwFlowCtl = UART_HwFlowCtl_NONE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	73fb      	strb	r3, [r7, #15]
	uartCFG.Parity = UART_Parity__NONE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	737b      	strb	r3, [r7, #13]
	uartCFG.Payload_Length = UART_Payload_Length_8B;
 8000d14:	2300      	movs	r3, #0
 8000d16:	733b      	strb	r3, [r7, #12]
	uartCFG.StopBits = UART_StopBits__1;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	73bb      	strb	r3, [r7, #14]
	uartCFG.USART_Mode = UART_MODE_TX_RX;
 8000d1c:	230c      	movs	r3, #12
 8000d1e:	713b      	strb	r3, [r7, #4]

	uartCFG.IRQ_Enable = UART_IRQ_Enable_RXNEIE;
 8000d20:	2320      	movs	r3, #32
 8000d22:	743b      	strb	r3, [r7, #16]
	uartCFG.P_IRQ_CallBack = UART_IRQ_Callback ;   // address of function without brackets!!!!!!
 8000d24:	4b05      	ldr	r3, [pc, #20]	; (8000d3c <main+0x40>)
 8000d26:	617b      	str	r3, [r7, #20]

	MCAL_UART_Init(USART1,&uartCFG);
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4804      	ldr	r0, [pc, #16]	; (8000d40 <main+0x44>)
 8000d2e:	f7ff fdcd 	bl	80008cc <MCAL_UART_Init>
	MCAL_UART_GPIO_Set_Pins(USART1);
 8000d32:	4803      	ldr	r0, [pc, #12]	; (8000d40 <main+0x44>)
 8000d34:	f7ff ff32 	bl	8000b9c <MCAL_UART_GPIO_Set_Pins>

	while(1){
 8000d38:	e7fe      	b.n	8000d38 <main+0x3c>
 8000d3a:	bf00      	nop
 8000d3c:	08000cd9 	.word	0x08000cd9
 8000d40:	40013800 	.word	0x40013800

08000d44 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d44:	480d      	ldr	r0, [pc, #52]	; (8000d7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d46:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d48:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d4c:	480c      	ldr	r0, [pc, #48]	; (8000d80 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d4e:	490d      	ldr	r1, [pc, #52]	; (8000d84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d50:	4a0d      	ldr	r2, [pc, #52]	; (8000d88 <LoopForever+0xe>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d54:	e002      	b.n	8000d5c <LoopCopyDataInit>

08000d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5a:	3304      	adds	r3, #4

08000d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d60:	d3f9      	bcc.n	8000d56 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d62:	4a0a      	ldr	r2, [pc, #40]	; (8000d8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d64:	4c0a      	ldr	r4, [pc, #40]	; (8000d90 <LoopForever+0x16>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d68:	e001      	b.n	8000d6e <LoopFillZerobss>

08000d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d6c:	3204      	adds	r2, #4

08000d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d70:	d3fb      	bcc.n	8000d6a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d72:	f000 f811 	bl	8000d98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d76:	f7ff ffc1 	bl	8000cfc <main>

08000d7a <LoopForever>:

LoopForever:
  b LoopForever
 8000d7a:	e7fe      	b.n	8000d7a <LoopForever>
  ldr   r0, =_estack
 8000d7c:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000d80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d84:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000d88:	08000e18 	.word	0x08000e18
  ldr r2, =_sbss
 8000d8c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000d90:	200000bc 	.word	0x200000bc

08000d94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d94:	e7fe      	b.n	8000d94 <ADC1_2_IRQHandler>
	...

08000d98 <__libc_init_array>:
 8000d98:	b570      	push	{r4, r5, r6, lr}
 8000d9a:	2500      	movs	r5, #0
 8000d9c:	4e0c      	ldr	r6, [pc, #48]	; (8000dd0 <__libc_init_array+0x38>)
 8000d9e:	4c0d      	ldr	r4, [pc, #52]	; (8000dd4 <__libc_init_array+0x3c>)
 8000da0:	1ba4      	subs	r4, r4, r6
 8000da2:	10a4      	asrs	r4, r4, #2
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	d109      	bne.n	8000dbc <__libc_init_array+0x24>
 8000da8:	f000 f81a 	bl	8000de0 <_init>
 8000dac:	2500      	movs	r5, #0
 8000dae:	4e0a      	ldr	r6, [pc, #40]	; (8000dd8 <__libc_init_array+0x40>)
 8000db0:	4c0a      	ldr	r4, [pc, #40]	; (8000ddc <__libc_init_array+0x44>)
 8000db2:	1ba4      	subs	r4, r4, r6
 8000db4:	10a4      	asrs	r4, r4, #2
 8000db6:	42a5      	cmp	r5, r4
 8000db8:	d105      	bne.n	8000dc6 <__libc_init_array+0x2e>
 8000dba:	bd70      	pop	{r4, r5, r6, pc}
 8000dbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000dc0:	4798      	blx	r3
 8000dc2:	3501      	adds	r5, #1
 8000dc4:	e7ee      	b.n	8000da4 <__libc_init_array+0xc>
 8000dc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000dca:	4798      	blx	r3
 8000dcc:	3501      	adds	r5, #1
 8000dce:	e7f2      	b.n	8000db6 <__libc_init_array+0x1e>
 8000dd0:	08000e10 	.word	0x08000e10
 8000dd4:	08000e10 	.word	0x08000e10
 8000dd8:	08000e10 	.word	0x08000e10
 8000ddc:	08000e14 	.word	0x08000e14

08000de0 <_init>:
 8000de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000de2:	bf00      	nop
 8000de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000de6:	bc08      	pop	{r3}
 8000de8:	469e      	mov	lr, r3
 8000dea:	4770      	bx	lr

08000dec <_fini>:
 8000dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dee:	bf00      	nop
 8000df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000df2:	bc08      	pop	{r3}
 8000df4:	469e      	mov	lr, r3
 8000df6:	4770      	bx	lr
