
project-lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b78  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002c84  08002c84  00012c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ca8  08002ca8  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08002ca8  08002ca8  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ca8  08002ca8  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ca8  08002ca8  00012ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cac  08002cac  00012cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08002cb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  20000024  08002cd4  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08002cd4  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c54  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eae  00000000  00000000  00029ca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a98  00000000  00000000  0002bb50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002c5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017476  00000000  00000000  0002cf40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d511  00000000  00000000  000443b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825e5  00000000  00000000  000518c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3eac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028b8  00000000  00000000  000d3f00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c6c 	.word	0x08002c6c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	08002c6c 	.word	0x08002c6c

0800014c <buttonRun>:

static uint8_t button_press_flags[MAX_BUTTONS];
static uint8_t button_hold_flags[MAX_BUTTONS];

static uint16_t button_hold_counters[MAX_BUTTONS];
void buttonRun(){
 800014c:	b590      	push	{r4, r7, lr}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i < MAX_BUTTONS; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
 8000156:	e06b      	b.n	8000230 <buttonRun+0xe4>
		//BEGIN for
		button_buffers0[i] = button_buffers1[i];
 8000158:	79fa      	ldrb	r2, [r7, #7]
 800015a:	79fb      	ldrb	r3, [r7, #7]
 800015c:	4938      	ldr	r1, [pc, #224]	; (8000240 <buttonRun+0xf4>)
 800015e:	5c89      	ldrb	r1, [r1, r2]
 8000160:	4a38      	ldr	r2, [pc, #224]	; (8000244 <buttonRun+0xf8>)
 8000162:	54d1      	strb	r1, [r2, r3]
		button_buffers1[i] = button_buffers2[i];
 8000164:	79fa      	ldrb	r2, [r7, #7]
 8000166:	79fb      	ldrb	r3, [r7, #7]
 8000168:	4937      	ldr	r1, [pc, #220]	; (8000248 <buttonRun+0xfc>)
 800016a:	5c89      	ldrb	r1, [r1, r2]
 800016c:	4a34      	ldr	r2, [pc, #208]	; (8000240 <buttonRun+0xf4>)
 800016e:	54d1      	strb	r1, [r2, r3]
		button_buffers2[i] = HAL_GPIO_ReadPin( button_ports[i], button_pins[i]);
 8000170:	79fb      	ldrb	r3, [r7, #7]
 8000172:	4a36      	ldr	r2, [pc, #216]	; (800024c <buttonRun+0x100>)
 8000174:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000178:	79fb      	ldrb	r3, [r7, #7]
 800017a:	4935      	ldr	r1, [pc, #212]	; (8000250 <buttonRun+0x104>)
 800017c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000180:	79fc      	ldrb	r4, [r7, #7]
 8000182:	4619      	mov	r1, r3
 8000184:	4610      	mov	r0, r2
 8000186:	f001 fd3b 	bl	8001c00 <HAL_GPIO_ReadPin>
 800018a:	4603      	mov	r3, r0
 800018c:	461a      	mov	r2, r3
 800018e:	4b2e      	ldr	r3, [pc, #184]	; (8000248 <buttonRun+0xfc>)
 8000190:	551a      	strb	r2, [r3, r4]
		if((button_buffers0[i] == button_buffers1[i]) && (button_buffers1[i] == button_buffers2[i])){
 8000192:	79fb      	ldrb	r3, [r7, #7]
 8000194:	4a2b      	ldr	r2, [pc, #172]	; (8000244 <buttonRun+0xf8>)
 8000196:	5cd2      	ldrb	r2, [r2, r3]
 8000198:	79fb      	ldrb	r3, [r7, #7]
 800019a:	4929      	ldr	r1, [pc, #164]	; (8000240 <buttonRun+0xf4>)
 800019c:	5ccb      	ldrb	r3, [r1, r3]
 800019e:	429a      	cmp	r2, r3
 80001a0:	d13d      	bne.n	800021e <buttonRun+0xd2>
 80001a2:	79fb      	ldrb	r3, [r7, #7]
 80001a4:	4a26      	ldr	r2, [pc, #152]	; (8000240 <buttonRun+0xf4>)
 80001a6:	5cd2      	ldrb	r2, [r2, r3]
 80001a8:	79fb      	ldrb	r3, [r7, #7]
 80001aa:	4927      	ldr	r1, [pc, #156]	; (8000248 <buttonRun+0xfc>)
 80001ac:	5ccb      	ldrb	r3, [r1, r3]
 80001ae:	429a      	cmp	r2, r3
 80001b0:	d135      	bne.n	800021e <buttonRun+0xd2>
			//BEGIN stable condition
			if(button_buffers2[i] != button_buffers3[i]){
 80001b2:	79fb      	ldrb	r3, [r7, #7]
 80001b4:	4a24      	ldr	r2, [pc, #144]	; (8000248 <buttonRun+0xfc>)
 80001b6:	5cd2      	ldrb	r2, [r2, r3]
 80001b8:	79fb      	ldrb	r3, [r7, #7]
 80001ba:	4926      	ldr	r1, [pc, #152]	; (8000254 <buttonRun+0x108>)
 80001bc:	5ccb      	ldrb	r3, [r1, r3]
 80001be:	429a      	cmp	r2, r3
 80001c0:	d014      	beq.n	80001ec <buttonRun+0xa0>
				//BEGIN trigger edge
				button_buffers3[i] = button_buffers2[i];
 80001c2:	79fa      	ldrb	r2, [r7, #7]
 80001c4:	79fb      	ldrb	r3, [r7, #7]
 80001c6:	4920      	ldr	r1, [pc, #128]	; (8000248 <buttonRun+0xfc>)
 80001c8:	5c89      	ldrb	r1, [r1, r2]
 80001ca:	4a22      	ldr	r2, [pc, #136]	; (8000254 <buttonRun+0x108>)
 80001cc:	54d1      	strb	r1, [r2, r3]
				if(button_buffers2[i]==BUTTON_PRESSED){
 80001ce:	79fb      	ldrb	r3, [r7, #7]
 80001d0:	4a1d      	ldr	r2, [pc, #116]	; (8000248 <buttonRun+0xfc>)
 80001d2:	5cd3      	ldrb	r3, [r2, r3]
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d127      	bne.n	8000228 <buttonRun+0xdc>
					//Edge down
					button_press_flags[i] = 1;
 80001d8:	79fb      	ldrb	r3, [r7, #7]
 80001da:	4a1f      	ldr	r2, [pc, #124]	; (8000258 <buttonRun+0x10c>)
 80001dc:	2101      	movs	r1, #1
 80001de:	54d1      	strb	r1, [r2, r3]
					button_hold_counters[i] = BUTTON_HOLD_DUR;
 80001e0:	79fb      	ldrb	r3, [r7, #7]
 80001e2:	4a1e      	ldr	r2, [pc, #120]	; (800025c <buttonRun+0x110>)
 80001e4:	2164      	movs	r1, #100	; 0x64
 80001e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if(button_buffers2[i] != button_buffers3[i]){
 80001ea:	e01d      	b.n	8000228 <buttonRun+0xdc>
				}
				//END trigger edge
			}else if(button_buffers3[i] == BUTTON_PRESSED){
 80001ec:	79fb      	ldrb	r3, [r7, #7]
 80001ee:	4a19      	ldr	r2, [pc, #100]	; (8000254 <buttonRun+0x108>)
 80001f0:	5cd3      	ldrb	r3, [r2, r3]
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d118      	bne.n	8000228 <buttonRun+0xdc>
				//Stable pressed condition
				button_hold_counters[i]--;
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	4a18      	ldr	r2, [pc, #96]	; (800025c <buttonRun+0x110>)
 80001fa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80001fe:	3a01      	subs	r2, #1
 8000200:	b291      	uxth	r1, r2
 8000202:	4a16      	ldr	r2, [pc, #88]	; (800025c <buttonRun+0x110>)
 8000204:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(button_hold_counters[i]==0) button_hold_flags[i] = 1;
 8000208:	79fb      	ldrb	r3, [r7, #7]
 800020a:	4a14      	ldr	r2, [pc, #80]	; (800025c <buttonRun+0x110>)
 800020c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000210:	2b00      	cmp	r3, #0
 8000212:	d109      	bne.n	8000228 <buttonRun+0xdc>
 8000214:	79fb      	ldrb	r3, [r7, #7]
 8000216:	4a12      	ldr	r2, [pc, #72]	; (8000260 <buttonRun+0x114>)
 8000218:	2101      	movs	r1, #1
 800021a:	54d1      	strb	r1, [r2, r3]
			if(button_buffers2[i] != button_buffers3[i]){
 800021c:	e004      	b.n	8000228 <buttonRun+0xdc>
			}
			//END stable condition
		} else{
			button_hold_flags[i] = 0;
 800021e:	79fb      	ldrb	r3, [r7, #7]
 8000220:	4a0f      	ldr	r2, [pc, #60]	; (8000260 <buttonRun+0x114>)
 8000222:	2100      	movs	r1, #0
 8000224:	54d1      	strb	r1, [r2, r3]
 8000226:	e000      	b.n	800022a <buttonRun+0xde>
			if(button_buffers2[i] != button_buffers3[i]){
 8000228:	bf00      	nop
	for(uint8_t i=0; i < MAX_BUTTONS; i++){
 800022a:	79fb      	ldrb	r3, [r7, #7]
 800022c:	3301      	adds	r3, #1
 800022e:	71fb      	strb	r3, [r7, #7]
 8000230:	79fb      	ldrb	r3, [r7, #7]
 8000232:	2b02      	cmp	r3, #2
 8000234:	d990      	bls.n	8000158 <buttonRun+0xc>
		}
		//END for
	}
}
 8000236:	bf00      	nop
 8000238:	bf00      	nop
 800023a:	370c      	adds	r7, #12
 800023c:	46bd      	mov	sp, r7
 800023e:	bd90      	pop	{r4, r7, pc}
 8000240:	20000044 	.word	0x20000044
 8000244:	20000040 	.word	0x20000040
 8000248:	20000048 	.word	0x20000048
 800024c:	20000000 	.word	0x20000000
 8000250:	2000000c 	.word	0x2000000c
 8000254:	2000004c 	.word	0x2000004c
 8000258:	20000050 	.word	0x20000050
 800025c:	20000058 	.word	0x20000058
 8000260:	20000054 	.word	0x20000054

08000264 <isButtonPressed>:
uint8_t isButtonPressed(uint8_t index){
 8000264:	b480      	push	{r7}
 8000266:	b083      	sub	sp, #12
 8000268:	af00      	add	r7, sp, #0
 800026a:	4603      	mov	r3, r0
 800026c:	71fb      	strb	r3, [r7, #7]
	if(index >= MAX_BUTTONS) return 0;
 800026e:	79fb      	ldrb	r3, [r7, #7]
 8000270:	2b02      	cmp	r3, #2
 8000272:	d901      	bls.n	8000278 <isButtonPressed+0x14>
 8000274:	2300      	movs	r3, #0
 8000276:	e00b      	b.n	8000290 <isButtonPressed+0x2c>
	if(button_press_flags[index] == 1){
 8000278:	79fb      	ldrb	r3, [r7, #7]
 800027a:	4a08      	ldr	r2, [pc, #32]	; (800029c <isButtonPressed+0x38>)
 800027c:	5cd3      	ldrb	r3, [r2, r3]
 800027e:	2b01      	cmp	r3, #1
 8000280:	d105      	bne.n	800028e <isButtonPressed+0x2a>
		button_press_flags[index] = 0;
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	4a05      	ldr	r2, [pc, #20]	; (800029c <isButtonPressed+0x38>)
 8000286:	2100      	movs	r1, #0
 8000288:	54d1      	strb	r1, [r2, r3]
		return 1;
 800028a:	2301      	movs	r3, #1
 800028c:	e000      	b.n	8000290 <isButtonPressed+0x2c>
	}
	return 0;
 800028e:	2300      	movs	r3, #0
}
 8000290:	4618      	mov	r0, r3
 8000292:	370c      	adds	r7, #12
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	20000050 	.word	0x20000050

080002a0 <isButtonHolding>:
uint8_t isButtonHolding(uint8_t index){
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	4603      	mov	r3, r0
 80002a8:	71fb      	strb	r3, [r7, #7]
	if(index >= MAX_BUTTONS) return 0;
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	2b02      	cmp	r3, #2
 80002ae:	d901      	bls.n	80002b4 <isButtonHolding+0x14>
 80002b0:	2300      	movs	r3, #0
 80002b2:	e002      	b.n	80002ba <isButtonHolding+0x1a>
	return button_hold_flags[index];
 80002b4:	79fb      	ldrb	r3, [r7, #7]
 80002b6:	4a03      	ldr	r2, [pc, #12]	; (80002c4 <isButtonHolding+0x24>)
 80002b8:	5cd3      	ldrb	r3, [r2, r3]
}
 80002ba:	4618      	mov	r0, r3
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	20000054 	.word	0x20000054

080002c8 <setCounter>:

#include "counter.h"

uint8_t counters[MAX_COUNTER];
uint8_t red_duration, amber_duration, green_duration;
void setCounter(uint8_t index, uint8_t value){
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	4603      	mov	r3, r0
 80002d0:	460a      	mov	r2, r1
 80002d2:	71fb      	strb	r3, [r7, #7]
 80002d4:	4613      	mov	r3, r2
 80002d6:	71bb      	strb	r3, [r7, #6]
	setTimer(0, 1000);
 80002d8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80002dc:	2000      	movs	r0, #0
 80002de:	f000 fc45 	bl	8000b6c <setTimer>
	counters[index] = value;
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	4907      	ldr	r1, [pc, #28]	; (8000304 <setCounter+0x3c>)
 80002e6:	79ba      	ldrb	r2, [r7, #6]
 80002e8:	54ca      	strb	r2, [r1, r3]
	updateBuffer7SEG(counters[0], counters[1]);
 80002ea:	4b06      	ldr	r3, [pc, #24]	; (8000304 <setCounter+0x3c>)
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	4a05      	ldr	r2, [pc, #20]	; (8000304 <setCounter+0x3c>)
 80002f0:	7852      	ldrb	r2, [r2, #1]
 80002f2:	4611      	mov	r1, r2
 80002f4:	4618      	mov	r0, r3
 80002f6:	f000 f863 	bl	80003c0 <updateBuffer7SEG>
}
 80002fa:	bf00      	nop
 80002fc:	3708      	adds	r7, #8
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	20000074 	.word	0x20000074

08000308 <counterRun>:
void counterRun(){
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
	if(isFlagTimer(0) && counters[0]>0 && counters[1]>0){
 800030c:	2000      	movs	r0, #0
 800030e:	f000 fc1d 	bl	8000b4c <isFlagTimer>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d020      	beq.n	800035a <counterRun+0x52>
 8000318:	4b11      	ldr	r3, [pc, #68]	; (8000360 <counterRun+0x58>)
 800031a:	781b      	ldrb	r3, [r3, #0]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d01c      	beq.n	800035a <counterRun+0x52>
 8000320:	4b0f      	ldr	r3, [pc, #60]	; (8000360 <counterRun+0x58>)
 8000322:	785b      	ldrb	r3, [r3, #1]
 8000324:	2b00      	cmp	r3, #0
 8000326:	d018      	beq.n	800035a <counterRun+0x52>
		setTimer(0, 1000);
 8000328:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800032c:	2000      	movs	r0, #0
 800032e:	f000 fc1d 	bl	8000b6c <setTimer>
		counters[0]--;
 8000332:	4b0b      	ldr	r3, [pc, #44]	; (8000360 <counterRun+0x58>)
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	3b01      	subs	r3, #1
 8000338:	b2da      	uxtb	r2, r3
 800033a:	4b09      	ldr	r3, [pc, #36]	; (8000360 <counterRun+0x58>)
 800033c:	701a      	strb	r2, [r3, #0]
		counters[1]--;
 800033e:	4b08      	ldr	r3, [pc, #32]	; (8000360 <counterRun+0x58>)
 8000340:	785b      	ldrb	r3, [r3, #1]
 8000342:	3b01      	subs	r3, #1
 8000344:	b2da      	uxtb	r2, r3
 8000346:	4b06      	ldr	r3, [pc, #24]	; (8000360 <counterRun+0x58>)
 8000348:	705a      	strb	r2, [r3, #1]
		updateBuffer7SEG(counters[0], counters[1]);
 800034a:	4b05      	ldr	r3, [pc, #20]	; (8000360 <counterRun+0x58>)
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	4a04      	ldr	r2, [pc, #16]	; (8000360 <counterRun+0x58>)
 8000350:	7852      	ldrb	r2, [r2, #1]
 8000352:	4611      	mov	r1, r2
 8000354:	4618      	mov	r0, r3
 8000356:	f000 f833 	bl	80003c0 <updateBuffer7SEG>
	}
}
 800035a:	bf00      	nop
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	20000074 	.word	0x20000074

08000364 <increaseRed>:
void increaseRed(){
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
	red_duration++;
 8000368:	4b04      	ldr	r3, [pc, #16]	; (800037c <increaseRed+0x18>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	3301      	adds	r3, #1
 800036e:	b2da      	uxtb	r2, r3
 8000370:	4b02      	ldr	r3, [pc, #8]	; (800037c <increaseRed+0x18>)
 8000372:	701a      	strb	r2, [r3, #0]
}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	bc80      	pop	{r7}
 800037a:	4770      	bx	lr
 800037c:	20000076 	.word	0x20000076

08000380 <run7SEG>:
#include "display7SEG.h"

uint8_t led7SEG_index = 0;
uint8_t led7SEG_buffer[MAX_LED7SEG];

void run7SEG(){
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
	if(isFlagTimer(1)){
 8000384:	2001      	movs	r0, #1
 8000386:	f000 fbe1 	bl	8000b4c <isFlagTimer>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d013      	beq.n	80003b8 <run7SEG+0x38>
		setTimer(1, 100);
 8000390:	2164      	movs	r1, #100	; 0x64
 8000392:	2001      	movs	r0, #1
 8000394:	f000 fbea 	bl	8000b6c <setTimer>
		if(led7SEG_index >= MAX_LED7SEG) led7SEG_index = 0;
 8000398:	4b08      	ldr	r3, [pc, #32]	; (80003bc <run7SEG+0x3c>)
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	2b03      	cmp	r3, #3
 800039e:	d902      	bls.n	80003a6 <run7SEG+0x26>
 80003a0:	4b06      	ldr	r3, [pc, #24]	; (80003bc <run7SEG+0x3c>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	701a      	strb	r2, [r3, #0]
		update7SEG(led7SEG_index++);
 80003a6:	4b05      	ldr	r3, [pc, #20]	; (80003bc <run7SEG+0x3c>)
 80003a8:	781b      	ldrb	r3, [r3, #0]
 80003aa:	1c5a      	adds	r2, r3, #1
 80003ac:	b2d1      	uxtb	r1, r2
 80003ae:	4a03      	ldr	r2, [pc, #12]	; (80003bc <run7SEG+0x3c>)
 80003b0:	7011      	strb	r1, [r2, #0]
 80003b2:	4618      	mov	r0, r3
 80003b4:	f000 f840 	bl	8000438 <update7SEG>
	}
}
 80003b8:	bf00      	nop
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	2000005e 	.word	0x2000005e

080003c0 <updateBuffer7SEG>:
void updateBuffer7SEG(uint8_t num1, uint8_t num2){
 80003c0:	b480      	push	{r7}
 80003c2:	b083      	sub	sp, #12
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	460a      	mov	r2, r1
 80003ca:	71fb      	strb	r3, [r7, #7]
 80003cc:	4613      	mov	r3, r2
 80003ce:	71bb      	strb	r3, [r7, #6]
	led7SEG_buffer[0] = num1/10;
 80003d0:	79fb      	ldrb	r3, [r7, #7]
 80003d2:	4a17      	ldr	r2, [pc, #92]	; (8000430 <updateBuffer7SEG+0x70>)
 80003d4:	fba2 2303 	umull	r2, r3, r2, r3
 80003d8:	08db      	lsrs	r3, r3, #3
 80003da:	b2da      	uxtb	r2, r3
 80003dc:	4b15      	ldr	r3, [pc, #84]	; (8000434 <updateBuffer7SEG+0x74>)
 80003de:	701a      	strb	r2, [r3, #0]
	led7SEG_buffer[1] = num1%10;
 80003e0:	79fa      	ldrb	r2, [r7, #7]
 80003e2:	4b13      	ldr	r3, [pc, #76]	; (8000430 <updateBuffer7SEG+0x70>)
 80003e4:	fba3 1302 	umull	r1, r3, r3, r2
 80003e8:	08d9      	lsrs	r1, r3, #3
 80003ea:	460b      	mov	r3, r1
 80003ec:	009b      	lsls	r3, r3, #2
 80003ee:	440b      	add	r3, r1
 80003f0:	005b      	lsls	r3, r3, #1
 80003f2:	1ad3      	subs	r3, r2, r3
 80003f4:	b2da      	uxtb	r2, r3
 80003f6:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <updateBuffer7SEG+0x74>)
 80003f8:	705a      	strb	r2, [r3, #1]
	led7SEG_buffer[2] = num2/10;
 80003fa:	79bb      	ldrb	r3, [r7, #6]
 80003fc:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <updateBuffer7SEG+0x70>)
 80003fe:	fba2 2303 	umull	r2, r3, r2, r3
 8000402:	08db      	lsrs	r3, r3, #3
 8000404:	b2da      	uxtb	r2, r3
 8000406:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <updateBuffer7SEG+0x74>)
 8000408:	709a      	strb	r2, [r3, #2]
	led7SEG_buffer[3] = num2%10;
 800040a:	79ba      	ldrb	r2, [r7, #6]
 800040c:	4b08      	ldr	r3, [pc, #32]	; (8000430 <updateBuffer7SEG+0x70>)
 800040e:	fba3 1302 	umull	r1, r3, r3, r2
 8000412:	08d9      	lsrs	r1, r3, #3
 8000414:	460b      	mov	r3, r1
 8000416:	009b      	lsls	r3, r3, #2
 8000418:	440b      	add	r3, r1
 800041a:	005b      	lsls	r3, r3, #1
 800041c:	1ad3      	subs	r3, r2, r3
 800041e:	b2da      	uxtb	r2, r3
 8000420:	4b04      	ldr	r3, [pc, #16]	; (8000434 <updateBuffer7SEG+0x74>)
 8000422:	70da      	strb	r2, [r3, #3]
}
 8000424:	bf00      	nop
 8000426:	370c      	adds	r7, #12
 8000428:	46bd      	mov	sp, r7
 800042a:	bc80      	pop	{r7}
 800042c:	4770      	bx	lr
 800042e:	bf00      	nop
 8000430:	cccccccd 	.word	0xcccccccd
 8000434:	20000078 	.word	0x20000078

08000438 <update7SEG>:
void update7SEG(uint8_t num){
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	4603      	mov	r3, r0
 8000440:	71fb      	strb	r3, [r7, #7]
	switch (num) {
 8000442:	79fb      	ldrb	r3, [r7, #7]
 8000444:	2b03      	cmp	r3, #3
 8000446:	d873      	bhi.n	8000530 <update7SEG+0xf8>
 8000448:	a201      	add	r2, pc, #4	; (adr r2, 8000450 <update7SEG+0x18>)
 800044a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800044e:	bf00      	nop
 8000450:	08000461 	.word	0x08000461
 8000454:	08000495 	.word	0x08000495
 8000458:	080004c9 	.word	0x080004c9
 800045c:	080004fd 	.word	0x080004fd
		case 0:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000460:	2200      	movs	r2, #0
 8000462:	2102      	movs	r1, #2
 8000464:	483f      	ldr	r0, [pc, #252]	; (8000564 <update7SEG+0x12c>)
 8000466:	f001 fbe2 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800046a:	2201      	movs	r2, #1
 800046c:	2104      	movs	r1, #4
 800046e:	483d      	ldr	r0, [pc, #244]	; (8000564 <update7SEG+0x12c>)
 8000470:	f001 fbdd 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000474:	2201      	movs	r2, #1
 8000476:	2108      	movs	r1, #8
 8000478:	483a      	ldr	r0, [pc, #232]	; (8000564 <update7SEG+0x12c>)
 800047a:	f001 fbd8 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800047e:	2201      	movs	r2, #1
 8000480:	2110      	movs	r1, #16
 8000482:	4838      	ldr	r0, [pc, #224]	; (8000564 <update7SEG+0x12c>)
 8000484:	f001 fbd3 	bl	8001c2e <HAL_GPIO_WritePin>
			display7SEG(led7SEG_buffer[0]);
 8000488:	4b37      	ldr	r3, [pc, #220]	; (8000568 <update7SEG+0x130>)
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	4618      	mov	r0, r3
 800048e:	f000 f86d 	bl	800056c <display7SEG>
			break;
 8000492:	e062      	b.n	800055a <update7SEG+0x122>
		case 1:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000494:	2201      	movs	r2, #1
 8000496:	2102      	movs	r1, #2
 8000498:	4832      	ldr	r0, [pc, #200]	; (8000564 <update7SEG+0x12c>)
 800049a:	f001 fbc8 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	2104      	movs	r1, #4
 80004a2:	4830      	ldr	r0, [pc, #192]	; (8000564 <update7SEG+0x12c>)
 80004a4:	f001 fbc3 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80004a8:	2201      	movs	r2, #1
 80004aa:	2108      	movs	r1, #8
 80004ac:	482d      	ldr	r0, [pc, #180]	; (8000564 <update7SEG+0x12c>)
 80004ae:	f001 fbbe 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80004b2:	2201      	movs	r2, #1
 80004b4:	2110      	movs	r1, #16
 80004b6:	482b      	ldr	r0, [pc, #172]	; (8000564 <update7SEG+0x12c>)
 80004b8:	f001 fbb9 	bl	8001c2e <HAL_GPIO_WritePin>
			display7SEG(led7SEG_buffer[1]);
 80004bc:	4b2a      	ldr	r3, [pc, #168]	; (8000568 <update7SEG+0x130>)
 80004be:	785b      	ldrb	r3, [r3, #1]
 80004c0:	4618      	mov	r0, r3
 80004c2:	f000 f853 	bl	800056c <display7SEG>
			break;
 80004c6:	e048      	b.n	800055a <update7SEG+0x122>
		case 2:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80004c8:	2201      	movs	r2, #1
 80004ca:	2102      	movs	r1, #2
 80004cc:	4825      	ldr	r0, [pc, #148]	; (8000564 <update7SEG+0x12c>)
 80004ce:	f001 fbae 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80004d2:	2201      	movs	r2, #1
 80004d4:	2104      	movs	r1, #4
 80004d6:	4823      	ldr	r0, [pc, #140]	; (8000564 <update7SEG+0x12c>)
 80004d8:	f001 fba9 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	2108      	movs	r1, #8
 80004e0:	4820      	ldr	r0, [pc, #128]	; (8000564 <update7SEG+0x12c>)
 80004e2:	f001 fba4 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80004e6:	2201      	movs	r2, #1
 80004e8:	2110      	movs	r1, #16
 80004ea:	481e      	ldr	r0, [pc, #120]	; (8000564 <update7SEG+0x12c>)
 80004ec:	f001 fb9f 	bl	8001c2e <HAL_GPIO_WritePin>
			display7SEG(led7SEG_buffer[2]);
 80004f0:	4b1d      	ldr	r3, [pc, #116]	; (8000568 <update7SEG+0x130>)
 80004f2:	789b      	ldrb	r3, [r3, #2]
 80004f4:	4618      	mov	r0, r3
 80004f6:	f000 f839 	bl	800056c <display7SEG>
			break;
 80004fa:	e02e      	b.n	800055a <update7SEG+0x122>
		case 3:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80004fc:	2201      	movs	r2, #1
 80004fe:	2102      	movs	r1, #2
 8000500:	4818      	ldr	r0, [pc, #96]	; (8000564 <update7SEG+0x12c>)
 8000502:	f001 fb94 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000506:	2201      	movs	r2, #1
 8000508:	2104      	movs	r1, #4
 800050a:	4816      	ldr	r0, [pc, #88]	; (8000564 <update7SEG+0x12c>)
 800050c:	f001 fb8f 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000510:	2201      	movs	r2, #1
 8000512:	2108      	movs	r1, #8
 8000514:	4813      	ldr	r0, [pc, #76]	; (8000564 <update7SEG+0x12c>)
 8000516:	f001 fb8a 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800051a:	2200      	movs	r2, #0
 800051c:	2110      	movs	r1, #16
 800051e:	4811      	ldr	r0, [pc, #68]	; (8000564 <update7SEG+0x12c>)
 8000520:	f001 fb85 	bl	8001c2e <HAL_GPIO_WritePin>
			display7SEG(led7SEG_buffer[3]);
 8000524:	4b10      	ldr	r3, [pc, #64]	; (8000568 <update7SEG+0x130>)
 8000526:	78db      	ldrb	r3, [r3, #3]
 8000528:	4618      	mov	r0, r3
 800052a:	f000 f81f 	bl	800056c <display7SEG>
			break;
 800052e:	e014      	b.n	800055a <update7SEG+0x122>
		default:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000530:	2201      	movs	r2, #1
 8000532:	2102      	movs	r1, #2
 8000534:	480b      	ldr	r0, [pc, #44]	; (8000564 <update7SEG+0x12c>)
 8000536:	f001 fb7a 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800053a:	2201      	movs	r2, #1
 800053c:	2104      	movs	r1, #4
 800053e:	4809      	ldr	r0, [pc, #36]	; (8000564 <update7SEG+0x12c>)
 8000540:	f001 fb75 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000544:	2201      	movs	r2, #1
 8000546:	2108      	movs	r1, #8
 8000548:	4806      	ldr	r0, [pc, #24]	; (8000564 <update7SEG+0x12c>)
 800054a:	f001 fb70 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800054e:	2201      	movs	r2, #1
 8000550:	2110      	movs	r1, #16
 8000552:	4804      	ldr	r0, [pc, #16]	; (8000564 <update7SEG+0x12c>)
 8000554:	f001 fb6b 	bl	8001c2e <HAL_GPIO_WritePin>
			break;
 8000558:	bf00      	nop
	}
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40010800 	.word	0x40010800
 8000568:	20000078 	.word	0x20000078

0800056c <display7SEG>:
void display7SEG(uint8_t num){
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	4603      	mov	r3, r0
 8000574:	71fb      	strb	r3, [r7, #7]
  switch(num){
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	2b09      	cmp	r3, #9
 800057a:	f200 817f 	bhi.w	800087c <display7SEG+0x310>
 800057e:	a201      	add	r2, pc, #4	; (adr r2, 8000584 <display7SEG+0x18>)
 8000580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000584:	080005ad 	.word	0x080005ad
 8000588:	080005f5 	.word	0x080005f5
 800058c:	0800063d 	.word	0x0800063d
 8000590:	08000685 	.word	0x08000685
 8000594:	080006cd 	.word	0x080006cd
 8000598:	08000715 	.word	0x08000715
 800059c:	0800075d 	.word	0x0800075d
 80005a0:	080007a5 	.word	0x080007a5
 80005a4:	080007ed 	.word	0x080007ed
 80005a8:	08000835 	.word	0x08000835
	  case 0:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2101      	movs	r1, #1
 80005b0:	48c6      	ldr	r0, [pc, #792]	; (80008cc <display7SEG+0x360>)
 80005b2:	f001 fb3c 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2102      	movs	r1, #2
 80005ba:	48c4      	ldr	r0, [pc, #784]	; (80008cc <display7SEG+0x360>)
 80005bc:	f001 fb37 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2104      	movs	r1, #4
 80005c4:	48c1      	ldr	r0, [pc, #772]	; (80008cc <display7SEG+0x360>)
 80005c6:	f001 fb32 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2108      	movs	r1, #8
 80005ce:	48bf      	ldr	r0, [pc, #764]	; (80008cc <display7SEG+0x360>)
 80005d0:	f001 fb2d 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80005d4:	2200      	movs	r2, #0
 80005d6:	2110      	movs	r1, #16
 80005d8:	48bc      	ldr	r0, [pc, #752]	; (80008cc <display7SEG+0x360>)
 80005da:	f001 fb28 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80005de:	2200      	movs	r2, #0
 80005e0:	2120      	movs	r1, #32
 80005e2:	48ba      	ldr	r0, [pc, #744]	; (80008cc <display7SEG+0x360>)
 80005e4:	f001 fb23 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	2140      	movs	r1, #64	; 0x40
 80005ec:	48b7      	ldr	r0, [pc, #732]	; (80008cc <display7SEG+0x360>)
 80005ee:	f001 fb1e 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 80005f2:	e167      	b.n	80008c4 <display7SEG+0x358>
	  case 1:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 80005f4:	2201      	movs	r2, #1
 80005f6:	2101      	movs	r1, #1
 80005f8:	48b4      	ldr	r0, [pc, #720]	; (80008cc <display7SEG+0x360>)
 80005fa:	f001 fb18 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80005fe:	2200      	movs	r2, #0
 8000600:	2102      	movs	r1, #2
 8000602:	48b2      	ldr	r0, [pc, #712]	; (80008cc <display7SEG+0x360>)
 8000604:	f001 fb13 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	2104      	movs	r1, #4
 800060c:	48af      	ldr	r0, [pc, #700]	; (80008cc <display7SEG+0x360>)
 800060e:	f001 fb0e 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000612:	2201      	movs	r2, #1
 8000614:	2108      	movs	r1, #8
 8000616:	48ad      	ldr	r0, [pc, #692]	; (80008cc <display7SEG+0x360>)
 8000618:	f001 fb09 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800061c:	2201      	movs	r2, #1
 800061e:	2110      	movs	r1, #16
 8000620:	48aa      	ldr	r0, [pc, #680]	; (80008cc <display7SEG+0x360>)
 8000622:	f001 fb04 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000626:	2201      	movs	r2, #1
 8000628:	2120      	movs	r1, #32
 800062a:	48a8      	ldr	r0, [pc, #672]	; (80008cc <display7SEG+0x360>)
 800062c:	f001 faff 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000630:	2201      	movs	r2, #1
 8000632:	2140      	movs	r1, #64	; 0x40
 8000634:	48a5      	ldr	r0, [pc, #660]	; (80008cc <display7SEG+0x360>)
 8000636:	f001 fafa 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 800063a:	e143      	b.n	80008c4 <display7SEG+0x358>
	  case 2:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	2101      	movs	r1, #1
 8000640:	48a2      	ldr	r0, [pc, #648]	; (80008cc <display7SEG+0x360>)
 8000642:	f001 faf4 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	2102      	movs	r1, #2
 800064a:	48a0      	ldr	r0, [pc, #640]	; (80008cc <display7SEG+0x360>)
 800064c:	f001 faef 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000650:	2201      	movs	r2, #1
 8000652:	2104      	movs	r1, #4
 8000654:	489d      	ldr	r0, [pc, #628]	; (80008cc <display7SEG+0x360>)
 8000656:	f001 faea 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	2108      	movs	r1, #8
 800065e:	489b      	ldr	r0, [pc, #620]	; (80008cc <display7SEG+0x360>)
 8000660:	f001 fae5 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000664:	2200      	movs	r2, #0
 8000666:	2110      	movs	r1, #16
 8000668:	4898      	ldr	r0, [pc, #608]	; (80008cc <display7SEG+0x360>)
 800066a:	f001 fae0 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800066e:	2201      	movs	r2, #1
 8000670:	2120      	movs	r1, #32
 8000672:	4896      	ldr	r0, [pc, #600]	; (80008cc <display7SEG+0x360>)
 8000674:	f001 fadb 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	2140      	movs	r1, #64	; 0x40
 800067c:	4893      	ldr	r0, [pc, #588]	; (80008cc <display7SEG+0x360>)
 800067e:	f001 fad6 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 8000682:	e11f      	b.n	80008c4 <display7SEG+0x358>
	  case 3:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000684:	2200      	movs	r2, #0
 8000686:	2101      	movs	r1, #1
 8000688:	4890      	ldr	r0, [pc, #576]	; (80008cc <display7SEG+0x360>)
 800068a:	f001 fad0 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2102      	movs	r1, #2
 8000692:	488e      	ldr	r0, [pc, #568]	; (80008cc <display7SEG+0x360>)
 8000694:	f001 facb 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000698:	2200      	movs	r2, #0
 800069a:	2104      	movs	r1, #4
 800069c:	488b      	ldr	r0, [pc, #556]	; (80008cc <display7SEG+0x360>)
 800069e:	f001 fac6 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2108      	movs	r1, #8
 80006a6:	4889      	ldr	r0, [pc, #548]	; (80008cc <display7SEG+0x360>)
 80006a8:	f001 fac1 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80006ac:	2201      	movs	r2, #1
 80006ae:	2110      	movs	r1, #16
 80006b0:	4886      	ldr	r0, [pc, #536]	; (80008cc <display7SEG+0x360>)
 80006b2:	f001 fabc 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80006b6:	2201      	movs	r2, #1
 80006b8:	2120      	movs	r1, #32
 80006ba:	4884      	ldr	r0, [pc, #528]	; (80008cc <display7SEG+0x360>)
 80006bc:	f001 fab7 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80006c0:	2200      	movs	r2, #0
 80006c2:	2140      	movs	r1, #64	; 0x40
 80006c4:	4881      	ldr	r0, [pc, #516]	; (80008cc <display7SEG+0x360>)
 80006c6:	f001 fab2 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 80006ca:	e0fb      	b.n	80008c4 <display7SEG+0x358>
	  case 4:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 80006cc:	2201      	movs	r2, #1
 80006ce:	2101      	movs	r1, #1
 80006d0:	487e      	ldr	r0, [pc, #504]	; (80008cc <display7SEG+0x360>)
 80006d2:	f001 faac 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80006d6:	2200      	movs	r2, #0
 80006d8:	2102      	movs	r1, #2
 80006da:	487c      	ldr	r0, [pc, #496]	; (80008cc <display7SEG+0x360>)
 80006dc:	f001 faa7 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80006e0:	2200      	movs	r2, #0
 80006e2:	2104      	movs	r1, #4
 80006e4:	4879      	ldr	r0, [pc, #484]	; (80008cc <display7SEG+0x360>)
 80006e6:	f001 faa2 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	2108      	movs	r1, #8
 80006ee:	4877      	ldr	r0, [pc, #476]	; (80008cc <display7SEG+0x360>)
 80006f0:	f001 fa9d 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80006f4:	2201      	movs	r2, #1
 80006f6:	2110      	movs	r1, #16
 80006f8:	4874      	ldr	r0, [pc, #464]	; (80008cc <display7SEG+0x360>)
 80006fa:	f001 fa98 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80006fe:	2200      	movs	r2, #0
 8000700:	2120      	movs	r1, #32
 8000702:	4872      	ldr	r0, [pc, #456]	; (80008cc <display7SEG+0x360>)
 8000704:	f001 fa93 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2140      	movs	r1, #64	; 0x40
 800070c:	486f      	ldr	r0, [pc, #444]	; (80008cc <display7SEG+0x360>)
 800070e:	f001 fa8e 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 8000712:	e0d7      	b.n	80008c4 <display7SEG+0x358>
	  case 5:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	2101      	movs	r1, #1
 8000718:	486c      	ldr	r0, [pc, #432]	; (80008cc <display7SEG+0x360>)
 800071a:	f001 fa88 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 800071e:	2201      	movs	r2, #1
 8000720:	2102      	movs	r1, #2
 8000722:	486a      	ldr	r0, [pc, #424]	; (80008cc <display7SEG+0x360>)
 8000724:	f001 fa83 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000728:	2200      	movs	r2, #0
 800072a:	2104      	movs	r1, #4
 800072c:	4867      	ldr	r0, [pc, #412]	; (80008cc <display7SEG+0x360>)
 800072e:	f001 fa7e 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	2108      	movs	r1, #8
 8000736:	4865      	ldr	r0, [pc, #404]	; (80008cc <display7SEG+0x360>)
 8000738:	f001 fa79 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800073c:	2201      	movs	r2, #1
 800073e:	2110      	movs	r1, #16
 8000740:	4862      	ldr	r0, [pc, #392]	; (80008cc <display7SEG+0x360>)
 8000742:	f001 fa74 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000746:	2200      	movs	r2, #0
 8000748:	2120      	movs	r1, #32
 800074a:	4860      	ldr	r0, [pc, #384]	; (80008cc <display7SEG+0x360>)
 800074c:	f001 fa6f 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000750:	2200      	movs	r2, #0
 8000752:	2140      	movs	r1, #64	; 0x40
 8000754:	485d      	ldr	r0, [pc, #372]	; (80008cc <display7SEG+0x360>)
 8000756:	f001 fa6a 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 800075a:	e0b3      	b.n	80008c4 <display7SEG+0x358>
	  case 6:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800075c:	2200      	movs	r2, #0
 800075e:	2101      	movs	r1, #1
 8000760:	485a      	ldr	r0, [pc, #360]	; (80008cc <display7SEG+0x360>)
 8000762:	f001 fa64 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000766:	2201      	movs	r2, #1
 8000768:	2102      	movs	r1, #2
 800076a:	4858      	ldr	r0, [pc, #352]	; (80008cc <display7SEG+0x360>)
 800076c:	f001 fa5f 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2104      	movs	r1, #4
 8000774:	4855      	ldr	r0, [pc, #340]	; (80008cc <display7SEG+0x360>)
 8000776:	f001 fa5a 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	2108      	movs	r1, #8
 800077e:	4853      	ldr	r0, [pc, #332]	; (80008cc <display7SEG+0x360>)
 8000780:	f001 fa55 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000784:	2200      	movs	r2, #0
 8000786:	2110      	movs	r1, #16
 8000788:	4850      	ldr	r0, [pc, #320]	; (80008cc <display7SEG+0x360>)
 800078a:	f001 fa50 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2120      	movs	r1, #32
 8000792:	484e      	ldr	r0, [pc, #312]	; (80008cc <display7SEG+0x360>)
 8000794:	f001 fa4b 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	2140      	movs	r1, #64	; 0x40
 800079c:	484b      	ldr	r0, [pc, #300]	; (80008cc <display7SEG+0x360>)
 800079e:	f001 fa46 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 80007a2:	e08f      	b.n	80008c4 <display7SEG+0x358>
	  case 7:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	2101      	movs	r1, #1
 80007a8:	4848      	ldr	r0, [pc, #288]	; (80008cc <display7SEG+0x360>)
 80007aa:	f001 fa40 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2102      	movs	r1, #2
 80007b2:	4846      	ldr	r0, [pc, #280]	; (80008cc <display7SEG+0x360>)
 80007b4:	f001 fa3b 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80007b8:	2200      	movs	r2, #0
 80007ba:	2104      	movs	r1, #4
 80007bc:	4843      	ldr	r0, [pc, #268]	; (80008cc <display7SEG+0x360>)
 80007be:	f001 fa36 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80007c2:	2201      	movs	r2, #1
 80007c4:	2108      	movs	r1, #8
 80007c6:	4841      	ldr	r0, [pc, #260]	; (80008cc <display7SEG+0x360>)
 80007c8:	f001 fa31 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	2110      	movs	r1, #16
 80007d0:	483e      	ldr	r0, [pc, #248]	; (80008cc <display7SEG+0x360>)
 80007d2:	f001 fa2c 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80007d6:	2201      	movs	r2, #1
 80007d8:	2120      	movs	r1, #32
 80007da:	483c      	ldr	r0, [pc, #240]	; (80008cc <display7SEG+0x360>)
 80007dc:	f001 fa27 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2140      	movs	r1, #64	; 0x40
 80007e4:	4839      	ldr	r0, [pc, #228]	; (80008cc <display7SEG+0x360>)
 80007e6:	f001 fa22 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 80007ea:	e06b      	b.n	80008c4 <display7SEG+0x358>
	  case 8:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80007ec:	2200      	movs	r2, #0
 80007ee:	2101      	movs	r1, #1
 80007f0:	4836      	ldr	r0, [pc, #216]	; (80008cc <display7SEG+0x360>)
 80007f2:	f001 fa1c 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2102      	movs	r1, #2
 80007fa:	4834      	ldr	r0, [pc, #208]	; (80008cc <display7SEG+0x360>)
 80007fc:	f001 fa17 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000800:	2200      	movs	r2, #0
 8000802:	2104      	movs	r1, #4
 8000804:	4831      	ldr	r0, [pc, #196]	; (80008cc <display7SEG+0x360>)
 8000806:	f001 fa12 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	2108      	movs	r1, #8
 800080e:	482f      	ldr	r0, [pc, #188]	; (80008cc <display7SEG+0x360>)
 8000810:	f001 fa0d 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000814:	2200      	movs	r2, #0
 8000816:	2110      	movs	r1, #16
 8000818:	482c      	ldr	r0, [pc, #176]	; (80008cc <display7SEG+0x360>)
 800081a:	f001 fa08 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	2120      	movs	r1, #32
 8000822:	482a      	ldr	r0, [pc, #168]	; (80008cc <display7SEG+0x360>)
 8000824:	f001 fa03 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000828:	2200      	movs	r2, #0
 800082a:	2140      	movs	r1, #64	; 0x40
 800082c:	4827      	ldr	r0, [pc, #156]	; (80008cc <display7SEG+0x360>)
 800082e:	f001 f9fe 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 8000832:	e047      	b.n	80008c4 <display7SEG+0x358>
	  case 9:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000834:	2200      	movs	r2, #0
 8000836:	2101      	movs	r1, #1
 8000838:	4824      	ldr	r0, [pc, #144]	; (80008cc <display7SEG+0x360>)
 800083a:	f001 f9f8 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	2102      	movs	r1, #2
 8000842:	4822      	ldr	r0, [pc, #136]	; (80008cc <display7SEG+0x360>)
 8000844:	f001 f9f3 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000848:	2200      	movs	r2, #0
 800084a:	2104      	movs	r1, #4
 800084c:	481f      	ldr	r0, [pc, #124]	; (80008cc <display7SEG+0x360>)
 800084e:	f001 f9ee 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	2108      	movs	r1, #8
 8000856:	481d      	ldr	r0, [pc, #116]	; (80008cc <display7SEG+0x360>)
 8000858:	f001 f9e9 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800085c:	2201      	movs	r2, #1
 800085e:	2110      	movs	r1, #16
 8000860:	481a      	ldr	r0, [pc, #104]	; (80008cc <display7SEG+0x360>)
 8000862:	f001 f9e4 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	2120      	movs	r1, #32
 800086a:	4818      	ldr	r0, [pc, #96]	; (80008cc <display7SEG+0x360>)
 800086c:	f001 f9df 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	2140      	movs	r1, #64	; 0x40
 8000874:	4815      	ldr	r0, [pc, #84]	; (80008cc <display7SEG+0x360>)
 8000876:	f001 f9da 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 800087a:	e023      	b.n	80008c4 <display7SEG+0x358>
	  default:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2101      	movs	r1, #1
 8000880:	4812      	ldr	r0, [pc, #72]	; (80008cc <display7SEG+0x360>)
 8000882:	f001 f9d4 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000886:	2201      	movs	r2, #1
 8000888:	2102      	movs	r1, #2
 800088a:	4810      	ldr	r0, [pc, #64]	; (80008cc <display7SEG+0x360>)
 800088c:	f001 f9cf 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000890:	2201      	movs	r2, #1
 8000892:	2104      	movs	r1, #4
 8000894:	480d      	ldr	r0, [pc, #52]	; (80008cc <display7SEG+0x360>)
 8000896:	f001 f9ca 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800089a:	2201      	movs	r2, #1
 800089c:	2108      	movs	r1, #8
 800089e:	480b      	ldr	r0, [pc, #44]	; (80008cc <display7SEG+0x360>)
 80008a0:	f001 f9c5 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80008a4:	2201      	movs	r2, #1
 80008a6:	2110      	movs	r1, #16
 80008a8:	4808      	ldr	r0, [pc, #32]	; (80008cc <display7SEG+0x360>)
 80008aa:	f001 f9c0 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80008ae:	2201      	movs	r2, #1
 80008b0:	2120      	movs	r1, #32
 80008b2:	4806      	ldr	r0, [pc, #24]	; (80008cc <display7SEG+0x360>)
 80008b4:	f001 f9bb 	bl	8001c2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80008b8:	2201      	movs	r2, #1
 80008ba:	2140      	movs	r1, #64	; 0x40
 80008bc:	4803      	ldr	r0, [pc, #12]	; (80008cc <display7SEG+0x360>)
 80008be:	f001 f9b6 	bl	8001c2e <HAL_GPIO_WritePin>
		  break;
 80008c2:	bf00      	nop
  }
}
 80008c4:	bf00      	nop
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40010c00 	.word	0x40010c00

080008d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008d4:	f000 feaa 	bl	800162c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008d8:	f000 f834 	bl	8000944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008dc:	f000 f8c2 	bl	8000a64 <MX_GPIO_Init>
  MX_TIM2_Init();
 80008e0:	f000 f86c 	bl	80009bc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 80008e4:	4813      	ldr	r0, [pc, #76]	; (8000934 <main+0x64>)
 80008e6:	f001 fe09 	bl	80024fc <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer(0, 2000);
 80008ea:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80008ee:	2000      	movs	r0, #0
 80008f0:	f000 f93c 	bl	8000b6c <setTimer>
  setTimer(1, 1000);
 80008f4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80008f8:	2001      	movs	r0, #1
 80008fa:	f000 f937 	bl	8000b6c <setTimer>
  setTimer(2, 1000);
 80008fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000902:	2002      	movs	r0, #2
 8000904:	f000 f932 	bl	8000b6c <setTimer>
  red_duration = 5;
 8000908:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <main+0x68>)
 800090a:	2205      	movs	r2, #5
 800090c:	701a      	strb	r2, [r3, #0]
  amber_duration = 2;
 800090e:	4b0b      	ldr	r3, [pc, #44]	; (800093c <main+0x6c>)
 8000910:	2202      	movs	r2, #2
 8000912:	701a      	strb	r2, [r3, #0]
  green_duration = 3;
 8000914:	4b0a      	ldr	r3, [pc, #40]	; (8000940 <main+0x70>)
 8000916:	2203      	movs	r2, #3
 8000918:	701a      	strb	r2, [r3, #0]
  while (1)
  {
	  traffic_light_fsm_sel();
 800091a:	f000 fc07 	bl	800112c <traffic_light_fsm_sel>
	  traffic_light_fsm_auto();
 800091e:	f000 fa1d 	bl	8000d5c <traffic_light_fsm_auto>
	  traffic_light_fsm_man();
 8000922:	f000 fb21 	bl	8000f68 <traffic_light_fsm_man>
	  traffic_light_fsm_set();
 8000926:	f000 fded 	bl	8001504 <traffic_light_fsm_set>
	  run7SEG();
 800092a:	f7ff fd29 	bl	8000380 <run7SEG>
	  counterRun();
 800092e:	f7ff fceb 	bl	8000308 <counterRun>
	  traffic_light_fsm_sel();
 8000932:	e7f2      	b.n	800091a <main+0x4a>
 8000934:	20000080 	.word	0x20000080
 8000938:	20000076 	.word	0x20000076
 800093c:	20000071 	.word	0x20000071
 8000940:	20000070 	.word	0x20000070

08000944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b090      	sub	sp, #64	; 0x40
 8000948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800094a:	f107 0318 	add.w	r3, r7, #24
 800094e:	2228      	movs	r2, #40	; 0x28
 8000950:	2100      	movs	r1, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f002 f982 	bl	8002c5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000966:	2302      	movs	r3, #2
 8000968:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800096a:	2301      	movs	r3, #1
 800096c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800096e:	2310      	movs	r3, #16
 8000970:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000972:	2300      	movs	r3, #0
 8000974:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000976:	f107 0318 	add.w	r3, r7, #24
 800097a:	4618      	mov	r0, r3
 800097c:	f001 f988 	bl	8001c90 <HAL_RCC_OscConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000986:	f000 f8db 	bl	8000b40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800098a:	230f      	movs	r3, #15
 800098c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800098e:	2300      	movs	r3, #0
 8000990:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000992:	2300      	movs	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000996:	2300      	movs	r3, #0
 8000998:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800099a:	2300      	movs	r3, #0
 800099c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f001 fbf4 	bl	8002190 <HAL_RCC_ClockConfig>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80009ae:	f000 f8c7 	bl	8000b40 <Error_Handler>
  }
}
 80009b2:	bf00      	nop
 80009b4:	3740      	adds	r7, #64	; 0x40
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
	...

080009bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009c2:	f107 0308 	add.w	r3, r7, #8
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	609a      	str	r2, [r3, #8]
 80009ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d0:	463b      	mov	r3, r7
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009d8:	4b21      	ldr	r3, [pc, #132]	; (8000a60 <MX_TIM2_Init+0xa4>)
 80009da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80009e0:	4b1f      	ldr	r3, [pc, #124]	; (8000a60 <MX_TIM2_Init+0xa4>)
 80009e2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80009e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e8:	4b1d      	ldr	r3, [pc, #116]	; (8000a60 <MX_TIM2_Init+0xa4>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80009ee:	4b1c      	ldr	r3, [pc, #112]	; (8000a60 <MX_TIM2_Init+0xa4>)
 80009f0:	2209      	movs	r2, #9
 80009f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f4:	4b1a      	ldr	r3, [pc, #104]	; (8000a60 <MX_TIM2_Init+0xa4>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fa:	4b19      	ldr	r3, [pc, #100]	; (8000a60 <MX_TIM2_Init+0xa4>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a00:	4817      	ldr	r0, [pc, #92]	; (8000a60 <MX_TIM2_Init+0xa4>)
 8000a02:	f001 fd2b 	bl	800245c <HAL_TIM_Base_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000a0c:	f000 f898 	bl	8000b40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a16:	f107 0308 	add.w	r3, r7, #8
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4810      	ldr	r0, [pc, #64]	; (8000a60 <MX_TIM2_Init+0xa4>)
 8000a1e:	f001 fea9 	bl	8002774 <HAL_TIM_ConfigClockSource>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000a28:	f000 f88a 	bl	8000b40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a30:	2300      	movs	r3, #0
 8000a32:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a34:	463b      	mov	r3, r7
 8000a36:	4619      	mov	r1, r3
 8000a38:	4809      	ldr	r0, [pc, #36]	; (8000a60 <MX_TIM2_Init+0xa4>)
 8000a3a:	f002 f881 	bl	8002b40 <HAL_TIMEx_MasterConfigSynchronization>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a44:	f000 f87c 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  timerInit(htim2.Init.Prescaler, htim2.Init.Period);
 8000a48:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <MX_TIM2_Init+0xa4>)
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	4a04      	ldr	r2, [pc, #16]	; (8000a60 <MX_TIM2_Init+0xa4>)
 8000a4e:	68d2      	ldr	r2, [r2, #12]
 8000a50:	4611      	mov	r1, r2
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 f8a2 	bl	8000b9c <timerInit>
  /* USER CODE END TIM2_Init 2 */

}
 8000a58:	bf00      	nop
 8000a5a:	3718      	adds	r7, #24
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000080 	.word	0x20000080

08000a64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6a:	f107 0308 	add.w	r3, r7, #8
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a78:	4b28      	ldr	r3, [pc, #160]	; (8000b1c <MX_GPIO_Init+0xb8>)
 8000a7a:	699b      	ldr	r3, [r3, #24]
 8000a7c:	4a27      	ldr	r2, [pc, #156]	; (8000b1c <MX_GPIO_Init+0xb8>)
 8000a7e:	f043 0304 	orr.w	r3, r3, #4
 8000a82:	6193      	str	r3, [r2, #24]
 8000a84:	4b25      	ldr	r3, [pc, #148]	; (8000b1c <MX_GPIO_Init+0xb8>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	f003 0304 	and.w	r3, r3, #4
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a90:	4b22      	ldr	r3, [pc, #136]	; (8000b1c <MX_GPIO_Init+0xb8>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	4a21      	ldr	r2, [pc, #132]	; (8000b1c <MX_GPIO_Init+0xb8>)
 8000a96:	f043 0308 	orr.w	r3, r3, #8
 8000a9a:	6193      	str	r3, [r2, #24]
 8000a9c:	4b1f      	ldr	r3, [pc, #124]	; (8000b1c <MX_GPIO_Init+0xb8>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	f003 0308 	and.w	r3, r3, #8
 8000aa4:	603b      	str	r3, [r7, #0]
 8000aa6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8000aae:	481c      	ldr	r0, [pc, #112]	; (8000b20 <MX_GPIO_Init+0xbc>)
 8000ab0:	f001 f8bd 	bl	8001c2e <HAL_GPIO_WritePin>
                          |LED_RED0_Pin|LED_AMBER0_Pin|LED_GREEN0_Pin|LED_RED1_Pin
                          |LED_AMBER1_Pin|LED_GREEN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	217f      	movs	r1, #127	; 0x7f
 8000ab8:	481a      	ldr	r0, [pc, #104]	; (8000b24 <MX_GPIO_Init+0xc0>)
 8000aba:	f001 f8b8 	bl	8001c2e <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           LED_RED0_Pin LED_AMBER0_Pin LED_GREEN0_Pin LED_RED1_Pin
                           LED_AMBER1_Pin LED_GREEN1_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000abe:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8000ac2:	60bb      	str	r3, [r7, #8]
                          |LED_RED0_Pin|LED_AMBER0_Pin|LED_GREEN0_Pin|LED_RED1_Pin
                          |LED_AMBER1_Pin|LED_GREEN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2302      	movs	r3, #2
 8000ace:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad0:	f107 0308 	add.w	r3, r7, #8
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4812      	ldr	r0, [pc, #72]	; (8000b20 <MX_GPIO_Init+0xbc>)
 8000ad8:	f000 ff18 	bl	800190c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000adc:	237f      	movs	r3, #127	; 0x7f
 8000ade:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aec:	f107 0308 	add.w	r3, r7, #8
 8000af0:	4619      	mov	r1, r3
 8000af2:	480c      	ldr	r0, [pc, #48]	; (8000b24 <MX_GPIO_Init+0xc0>)
 8000af4:	f000 ff0a 	bl	800190c <HAL_GPIO_Init>

  /*Configure GPIO pins : BT_MODE_Pin BT_SET_Pin BT_OK_Pin */
  GPIO_InitStruct.Pin = BT_MODE_Pin|BT_SET_Pin|BT_OK_Pin;
 8000af8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000afc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b02:	2301      	movs	r3, #1
 8000b04:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b06:	f107 0308 	add.w	r3, r7, #8
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4804      	ldr	r0, [pc, #16]	; (8000b20 <MX_GPIO_Init+0xbc>)
 8000b0e:	f000 fefd 	bl	800190c <HAL_GPIO_Init>

}
 8000b12:	bf00      	nop
 8000b14:	3718      	adds	r7, #24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	40010800 	.word	0x40010800
 8000b24:	40010c00 	.word	0x40010c00

08000b28 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
	timerRun();
 8000b30:	f000 f852 	bl	8000bd8 <timerRun>
	buttonRun();
 8000b34:	f7ff fb0a 	bl	800014c <buttonRun>
}
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b44:	b672      	cpsid	i
}
 8000b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <Error_Handler+0x8>
	...

08000b4c <isFlagTimer>:

static uint32_t timer_counters[MAX_TIMERS] ={0,0};
static uint8_t timer_flags[] = {0,0};


uint8_t isFlagTimer(uint8_t index){
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	71fb      	strb	r3, [r7, #7]
	return timer_flags[index];
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	4a03      	ldr	r2, [pc, #12]	; (8000b68 <isFlagTimer+0x1c>)
 8000b5a:	5cd3      	ldrb	r3, [r2, r3]
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bc80      	pop	{r7}
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	2000006c 	.word	0x2000006c

08000b6c <setTimer>:
void setTimer(uint8_t index, uint32_t duration){
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	6039      	str	r1, [r7, #0]
 8000b76:	71fb      	strb	r3, [r7, #7]
	timer_flags[index] = 0;
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	4a06      	ldr	r2, [pc, #24]	; (8000b94 <setTimer+0x28>)
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	54d1      	strb	r1, [r2, r3]
	timer_counters[index] = duration;
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	4905      	ldr	r1, [pc, #20]	; (8000b98 <setTimer+0x2c>)
 8000b84:	683a      	ldr	r2, [r7, #0]
 8000b86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr
 8000b94:	2000006c 	.word	0x2000006c
 8000b98:	20000060 	.word	0x20000060

08000b9c <timerInit>:
void timerInit(uint32_t prescaler, uint32_t period){
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]
	uint32_t frequency = HAL_RCC_GetHCLKFreq();
 8000ba6:	f001 fc31 	bl	800240c <HAL_RCC_GetHCLKFreq>
 8000baa:	60f8      	str	r0, [r7, #12]
	interrupt_duration  = (prescaler+1)*(period+1)*1000/frequency;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	3301      	adds	r3, #1
 8000bb0:	683a      	ldr	r2, [r7, #0]
 8000bb2:	3201      	adds	r2, #1
 8000bb4:	fb02 f303 	mul.w	r3, r2, r3
 8000bb8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bbc:	fb02 f203 	mul.w	r2, r2, r3
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bc6:	4a03      	ldr	r2, [pc, #12]	; (8000bd4 <timerInit+0x38>)
 8000bc8:	6013      	str	r3, [r2, #0]
//	interrupt_duration = 10;
}
 8000bca:	bf00      	nop
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	20000014 	.word	0x20000014

08000bd8 <timerRun>:
void timerRun(){
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
	for(uint8_t i = 0 ; i < MAX_TIMERS; i++ ){
 8000bde:	2300      	movs	r3, #0
 8000be0:	71fb      	strb	r3, [r7, #7]
 8000be2:	e01d      	b.n	8000c20 <timerRun+0x48>
		if(timer_counters[i] > 0){
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	4a13      	ldr	r2, [pc, #76]	; (8000c34 <timerRun+0x5c>)
 8000be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d014      	beq.n	8000c1a <timerRun+0x42>
			timer_counters[i] -= interrupt_duration;
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	4a10      	ldr	r2, [pc, #64]	; (8000c34 <timerRun+0x5c>)
 8000bf4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <timerRun+0x60>)
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	1a8a      	subs	r2, r1, r2
 8000c00:	490c      	ldr	r1, [pc, #48]	; (8000c34 <timerRun+0x5c>)
 8000c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counters[i] <=0){
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	4a0a      	ldr	r2, [pc, #40]	; (8000c34 <timerRun+0x5c>)
 8000c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d103      	bne.n	8000c1a <timerRun+0x42>
				timer_flags[i] = 1;
 8000c12:	79fb      	ldrb	r3, [r7, #7]
 8000c14:	4a09      	ldr	r2, [pc, #36]	; (8000c3c <timerRun+0x64>)
 8000c16:	2101      	movs	r1, #1
 8000c18:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0 ; i < MAX_TIMERS; i++ ){
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	71fb      	strb	r3, [r7, #7]
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	2b02      	cmp	r3, #2
 8000c24:	d9de      	bls.n	8000be4 <timerRun+0xc>
			}
		}
	}

}
 8000c26:	bf00      	nop
 8000c28:	bf00      	nop
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bc80      	pop	{r7}
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	20000060 	.word	0x20000060
 8000c38:	20000014 	.word	0x20000014
 8000c3c:	2000006c 	.word	0x2000006c

08000c40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c46:	4b15      	ldr	r3, [pc, #84]	; (8000c9c <HAL_MspInit+0x5c>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	4a14      	ldr	r2, [pc, #80]	; (8000c9c <HAL_MspInit+0x5c>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6193      	str	r3, [r2, #24]
 8000c52:	4b12      	ldr	r3, [pc, #72]	; (8000c9c <HAL_MspInit+0x5c>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	60bb      	str	r3, [r7, #8]
 8000c5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	; (8000c9c <HAL_MspInit+0x5c>)
 8000c60:	69db      	ldr	r3, [r3, #28]
 8000c62:	4a0e      	ldr	r2, [pc, #56]	; (8000c9c <HAL_MspInit+0x5c>)
 8000c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c68:	61d3      	str	r3, [r2, #28]
 8000c6a:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <HAL_MspInit+0x5c>)
 8000c6c:	69db      	ldr	r3, [r3, #28]
 8000c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000c76:	4b0a      	ldr	r3, [pc, #40]	; (8000ca0 <HAL_MspInit+0x60>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	4a04      	ldr	r2, [pc, #16]	; (8000ca0 <HAL_MspInit+0x60>)
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c92:	bf00      	nop
 8000c94:	3714      	adds	r7, #20
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40010000 	.word	0x40010000

08000ca4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cb4:	d113      	bne.n	8000cde <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <HAL_TIM_Base_MspInit+0x44>)
 8000cb8:	69db      	ldr	r3, [r3, #28]
 8000cba:	4a0b      	ldr	r2, [pc, #44]	; (8000ce8 <HAL_TIM_Base_MspInit+0x44>)
 8000cbc:	f043 0301 	orr.w	r3, r3, #1
 8000cc0:	61d3      	str	r3, [r2, #28]
 8000cc2:	4b09      	ldr	r3, [pc, #36]	; (8000ce8 <HAL_TIM_Base_MspInit+0x44>)
 8000cc4:	69db      	ldr	r3, [r3, #28]
 8000cc6:	f003 0301 	and.w	r3, r3, #1
 8000cca:	60fb      	str	r3, [r7, #12]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	201c      	movs	r0, #28
 8000cd4:	f000 fde3 	bl	800189e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000cd8:	201c      	movs	r0, #28
 8000cda:	f000 fdfc 	bl	80018d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000cde:	bf00      	nop
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40021000 	.word	0x40021000

08000cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cf0:	e7fe      	b.n	8000cf0 <NMI_Handler+0x4>

08000cf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf6:	e7fe      	b.n	8000cf6 <HardFault_Handler+0x4>

08000cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cfc:	e7fe      	b.n	8000cfc <MemManage_Handler+0x4>

08000cfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d02:	e7fe      	b.n	8000d02 <BusFault_Handler+0x4>

08000d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d08:	e7fe      	b.n	8000d08 <UsageFault_Handler+0x4>

08000d0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bc80      	pop	{r7}
 8000d14:	4770      	bx	lr

08000d16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d16:	b480      	push	{r7}
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bc80      	pop	{r7}
 8000d20:	4770      	bx	lr

08000d22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bc80      	pop	{r7}
 8000d2c:	4770      	bx	lr

08000d2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d32:	f000 fcc1 	bl	80016b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
	...

08000d3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d40:	4802      	ldr	r0, [pc, #8]	; (8000d4c <TIM2_IRQHandler+0x10>)
 8000d42:	f001 fc27 	bl	8002594 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000080 	.word	0x20000080

08000d50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bc80      	pop	{r7}
 8000d5a:	4770      	bx	lr

08000d5c <traffic_light_fsm_auto>:
 */


#include "traffic_light_fsm_auto.h"

void traffic_light_fsm_auto(){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
	switch (status) {
 8000d60:	4b7b      	ldr	r3, [pc, #492]	; (8000f50 <traffic_light_fsm_auto+0x1f4>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	3b06      	subs	r3, #6
 8000d66:	2b03      	cmp	r3, #3
 8000d68:	f200 80e7 	bhi.w	8000f3a <traffic_light_fsm_auto+0x1de>
 8000d6c:	a201      	add	r2, pc, #4	; (adr r2, 8000d74 <traffic_light_fsm_auto+0x18>)
 8000d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d72:	bf00      	nop
 8000d74:	08000d85 	.word	0x08000d85
 8000d78:	08000df9 	.word	0x08000df9
 8000d7c:	08000e6b 	.word	0x08000e6b
 8000d80:	08000ec9 	.word	0x08000ec9
		case AUTO_RED_GREEN:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	2120      	movs	r1, #32
 8000d88:	4872      	ldr	r0, [pc, #456]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000d8a:	f000 ff50 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, SET);
 8000d8e:	2201      	movs	r2, #1
 8000d90:	2140      	movs	r1, #64	; 0x40
 8000d92:	4870      	ldr	r0, [pc, #448]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000d94:	f000 ff4b 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, SET);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	2180      	movs	r1, #128	; 0x80
 8000d9c:	486d      	ldr	r0, [pc, #436]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000d9e:	f000 ff46 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000da2:	2201      	movs	r2, #1
 8000da4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000da8:	486a      	ldr	r0, [pc, #424]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000daa:	f000 ff40 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 8000dae:	2201      	movs	r2, #1
 8000db0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000db4:	4867      	ldr	r0, [pc, #412]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000db6:	f000 ff3a 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dc0:	4864      	ldr	r0, [pc, #400]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000dc2:	f000 ff34 	bl	8001c2e <HAL_GPIO_WritePin>
			if(counters[1] == 0){
 8000dc6:	4b64      	ldr	r3, [pc, #400]	; (8000f58 <traffic_light_fsm_auto+0x1fc>)
 8000dc8:	785b      	ldrb	r3, [r3, #1]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d109      	bne.n	8000de2 <traffic_light_fsm_auto+0x86>
				status = AUTO_RED_AMBER;
 8000dce:	4b60      	ldr	r3, [pc, #384]	; (8000f50 <traffic_light_fsm_auto+0x1f4>)
 8000dd0:	2207      	movs	r2, #7
 8000dd2:	701a      	strb	r2, [r3, #0]
				setCounter(1, amber_duration);
 8000dd4:	4b61      	ldr	r3, [pc, #388]	; (8000f5c <traffic_light_fsm_auto+0x200>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	4619      	mov	r1, r3
 8000dda:	2001      	movs	r0, #1
 8000ddc:	f7ff fa74 	bl	80002c8 <setCounter>
			}else if(isButtonPressed(0)){
				status = INIT;
			}
			break;
 8000de0:	e0ad      	b.n	8000f3e <traffic_light_fsm_auto+0x1e2>
			}else if(isButtonPressed(0)){
 8000de2:	2000      	movs	r0, #0
 8000de4:	f7ff fa3e 	bl	8000264 <isButtonPressed>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	f000 80a7 	beq.w	8000f3e <traffic_light_fsm_auto+0x1e2>
				status = INIT;
 8000df0:	4b57      	ldr	r3, [pc, #348]	; (8000f50 <traffic_light_fsm_auto+0x1f4>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	701a      	strb	r2, [r3, #0]
			break;
 8000df6:	e0a2      	b.n	8000f3e <traffic_light_fsm_auto+0x1e2>
		case AUTO_RED_AMBER:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2120      	movs	r1, #32
 8000dfc:	4855      	ldr	r0, [pc, #340]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000dfe:	f000 ff16 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	2140      	movs	r1, #64	; 0x40
 8000e06:	4853      	ldr	r0, [pc, #332]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e08:	f000 ff11 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, SET);
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2180      	movs	r1, #128	; 0x80
 8000e10:	4850      	ldr	r0, [pc, #320]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e12:	f000 ff0c 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000e16:	2201      	movs	r2, #1
 8000e18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e1c:	484d      	ldr	r0, [pc, #308]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e1e:	f000 ff06 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e28:	484a      	ldr	r0, [pc, #296]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e2a:	f000 ff00 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e34:	4847      	ldr	r0, [pc, #284]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e36:	f000 fefa 	bl	8001c2e <HAL_GPIO_WritePin>
			if(counters[1]==0 || counters[0]==0){
 8000e3a:	4b47      	ldr	r3, [pc, #284]	; (8000f58 <traffic_light_fsm_auto+0x1fc>)
 8000e3c:	785b      	ldrb	r3, [r3, #1]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d003      	beq.n	8000e4a <traffic_light_fsm_auto+0xee>
 8000e42:	4b45      	ldr	r3, [pc, #276]	; (8000f58 <traffic_light_fsm_auto+0x1fc>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d17b      	bne.n	8000f42 <traffic_light_fsm_auto+0x1e6>
				status = AUTO_GREEN_RED;
 8000e4a:	4b41      	ldr	r3, [pc, #260]	; (8000f50 <traffic_light_fsm_auto+0x1f4>)
 8000e4c:	2208      	movs	r2, #8
 8000e4e:	701a      	strb	r2, [r3, #0]
				setCounter(0, green_duration);
 8000e50:	4b43      	ldr	r3, [pc, #268]	; (8000f60 <traffic_light_fsm_auto+0x204>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	4619      	mov	r1, r3
 8000e56:	2000      	movs	r0, #0
 8000e58:	f7ff fa36 	bl	80002c8 <setCounter>
				setCounter(1, red_duration);
 8000e5c:	4b41      	ldr	r3, [pc, #260]	; (8000f64 <traffic_light_fsm_auto+0x208>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	4619      	mov	r1, r3
 8000e62:	2001      	movs	r0, #1
 8000e64:	f7ff fa30 	bl	80002c8 <setCounter>
			}
			break;
 8000e68:	e06b      	b.n	8000f42 <traffic_light_fsm_auto+0x1e6>
		case AUTO_GREEN_RED:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, SET);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	2120      	movs	r1, #32
 8000e6e:	4839      	ldr	r0, [pc, #228]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e70:	f000 fedd 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2140      	movs	r1, #64	; 0x40
 8000e78:	4836      	ldr	r0, [pc, #216]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e7a:	f000 fed8 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, RESET);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2180      	movs	r1, #128	; 0x80
 8000e82:	4834      	ldr	r0, [pc, #208]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e84:	f000 fed3 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e8e:	4831      	ldr	r0, [pc, #196]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e90:	f000 fecd 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 8000e94:	2201      	movs	r2, #1
 8000e96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e9a:	482e      	ldr	r0, [pc, #184]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000e9c:	f000 fec7 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ea6:	482b      	ldr	r0, [pc, #172]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000ea8:	f000 fec1 	bl	8001c2e <HAL_GPIO_WritePin>
			if(counters[0]==0){
 8000eac:	4b2a      	ldr	r3, [pc, #168]	; (8000f58 <traffic_light_fsm_auto+0x1fc>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d148      	bne.n	8000f46 <traffic_light_fsm_auto+0x1ea>
				status = AUTO_AMBER_RED;
 8000eb4:	4b26      	ldr	r3, [pc, #152]	; (8000f50 <traffic_light_fsm_auto+0x1f4>)
 8000eb6:	2209      	movs	r2, #9
 8000eb8:	701a      	strb	r2, [r3, #0]
				setCounter(0, amber_duration);
 8000eba:	4b28      	ldr	r3, [pc, #160]	; (8000f5c <traffic_light_fsm_auto+0x200>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f7ff fa01 	bl	80002c8 <setCounter>
			}
			break;
 8000ec6:	e03e      	b.n	8000f46 <traffic_light_fsm_auto+0x1ea>
		case AUTO_AMBER_RED:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, SET);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	2120      	movs	r1, #32
 8000ecc:	4821      	ldr	r0, [pc, #132]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000ece:	f000 feae 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2140      	movs	r1, #64	; 0x40
 8000ed6:	481f      	ldr	r0, [pc, #124]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000ed8:	f000 fea9 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, SET);
 8000edc:	2201      	movs	r2, #1
 8000ede:	2180      	movs	r1, #128	; 0x80
 8000ee0:	481c      	ldr	r0, [pc, #112]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000ee2:	f000 fea4 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eec:	4819      	ldr	r0, [pc, #100]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000eee:	f000 fe9e 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ef8:	4816      	ldr	r0, [pc, #88]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000efa:	f000 fe98 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8000efe:	2201      	movs	r2, #1
 8000f00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f04:	4813      	ldr	r0, [pc, #76]	; (8000f54 <traffic_light_fsm_auto+0x1f8>)
 8000f06:	f000 fe92 	bl	8001c2e <HAL_GPIO_WritePin>
			if(counters[0]==0 || counters[1] == 0){
 8000f0a:	4b13      	ldr	r3, [pc, #76]	; (8000f58 <traffic_light_fsm_auto+0x1fc>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d003      	beq.n	8000f1a <traffic_light_fsm_auto+0x1be>
 8000f12:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <traffic_light_fsm_auto+0x1fc>)
 8000f14:	785b      	ldrb	r3, [r3, #1]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d117      	bne.n	8000f4a <traffic_light_fsm_auto+0x1ee>
				status = AUTO_RED_GREEN;
 8000f1a:	4b0d      	ldr	r3, [pc, #52]	; (8000f50 <traffic_light_fsm_auto+0x1f4>)
 8000f1c:	2206      	movs	r2, #6
 8000f1e:	701a      	strb	r2, [r3, #0]
				setCounter(0, red_duration);
 8000f20:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <traffic_light_fsm_auto+0x208>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	4619      	mov	r1, r3
 8000f26:	2000      	movs	r0, #0
 8000f28:	f7ff f9ce 	bl	80002c8 <setCounter>
				setCounter(1, green_duration);
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <traffic_light_fsm_auto+0x204>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	4619      	mov	r1, r3
 8000f32:	2001      	movs	r0, #1
 8000f34:	f7ff f9c8 	bl	80002c8 <setCounter>
			}
			break;
 8000f38:	e007      	b.n	8000f4a <traffic_light_fsm_auto+0x1ee>
		default:
			break;
 8000f3a:	bf00      	nop
 8000f3c:	e006      	b.n	8000f4c <traffic_light_fsm_auto+0x1f0>
			break;
 8000f3e:	bf00      	nop
 8000f40:	e004      	b.n	8000f4c <traffic_light_fsm_auto+0x1f0>
			break;
 8000f42:	bf00      	nop
 8000f44:	e002      	b.n	8000f4c <traffic_light_fsm_auto+0x1f0>
			break;
 8000f46:	bf00      	nop
 8000f48:	e000      	b.n	8000f4c <traffic_light_fsm_auto+0x1f0>
			break;
 8000f4a:	bf00      	nop
	}
}
 8000f4c:	bf00      	nop
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	2000007c 	.word	0x2000007c
 8000f54:	40010800 	.word	0x40010800
 8000f58:	20000074 	.word	0x20000074
 8000f5c:	20000071 	.word	0x20000071
 8000f60:	20000070 	.word	0x20000070
 8000f64:	20000076 	.word	0x20000076

08000f68 <traffic_light_fsm_man>:
 *      Author: hachi
 */

#include "traffic_light_fsm_man.h"

void traffic_light_fsm_man(){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	switch (status) {
 8000f6c:	4b6d      	ldr	r3, [pc, #436]	; (8001124 <traffic_light_fsm_man+0x1bc>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	3b0b      	subs	r3, #11
 8000f72:	2b03      	cmp	r3, #3
 8000f74:	f200 80ca 	bhi.w	800110c <traffic_light_fsm_man+0x1a4>
 8000f78:	a201      	add	r2, pc, #4	; (adr r2, 8000f80 <traffic_light_fsm_man+0x18>)
 8000f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f7e:	bf00      	nop
 8000f80:	08000f91 	.word	0x08000f91
 8000f84:	0800101b 	.word	0x0800101b
 8000f88:	0800105d 	.word	0x0800105d
 8000f8c:	080010d1 	.word	0x080010d1
		break;
		case MAN_RED_GREEN:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2120      	movs	r1, #32
 8000f94:	4864      	ldr	r0, [pc, #400]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8000f96:	f000 fe4a 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, SET);
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	2140      	movs	r1, #64	; 0x40
 8000f9e:	4862      	ldr	r0, [pc, #392]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8000fa0:	f000 fe45 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, SET);
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2180      	movs	r1, #128	; 0x80
 8000fa8:	485f      	ldr	r0, [pc, #380]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8000faa:	f000 fe40 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000fae:	2201      	movs	r2, #1
 8000fb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb4:	485c      	ldr	r0, [pc, #368]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8000fb6:	f000 fe3a 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 8000fba:	2201      	movs	r2, #1
 8000fbc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fc0:	4859      	ldr	r0, [pc, #356]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8000fc2:	f000 fe34 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fcc:	4856      	ldr	r0, [pc, #344]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8000fce:	f000 fe2e 	bl	8001c2e <HAL_GPIO_WritePin>
			if(isFlagTimer(0)){
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f7ff fdba 	bl	8000b4c <isFlagTimer>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d003      	beq.n	8000fe6 <traffic_light_fsm_man+0x7e>
				status = INIT;
 8000fde:	4b51      	ldr	r3, [pc, #324]	; (8001124 <traffic_light_fsm_man+0x1bc>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	701a      	strb	r2, [r3, #0]
				status = SEL_MAN;
			}else if(isButtonPressed(1)){
				status = MAN_RED_AMBER;
				setTimer(0, 2000);
			}
			break;
 8000fe4:	e094      	b.n	8001110 <traffic_light_fsm_man+0x1a8>
			}else if(isButtonPressed(0)){
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f7ff f93c 	bl	8000264 <isButtonPressed>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d003      	beq.n	8000ffa <traffic_light_fsm_man+0x92>
				status = SEL_MAN;
 8000ff2:	4b4c      	ldr	r3, [pc, #304]	; (8001124 <traffic_light_fsm_man+0x1bc>)
 8000ff4:	2202      	movs	r2, #2
 8000ff6:	701a      	strb	r2, [r3, #0]
			break;
 8000ff8:	e08a      	b.n	8001110 <traffic_light_fsm_man+0x1a8>
			}else if(isButtonPressed(1)){
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f7ff f932 	bl	8000264 <isButtonPressed>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	f000 8084 	beq.w	8001110 <traffic_light_fsm_man+0x1a8>
				status = MAN_RED_AMBER;
 8001008:	4b46      	ldr	r3, [pc, #280]	; (8001124 <traffic_light_fsm_man+0x1bc>)
 800100a:	220c      	movs	r2, #12
 800100c:	701a      	strb	r2, [r3, #0]
				setTimer(0, 2000);
 800100e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001012:	2000      	movs	r0, #0
 8001014:	f7ff fdaa 	bl	8000b6c <setTimer>
			break;
 8001018:	e07a      	b.n	8001110 <traffic_light_fsm_man+0x1a8>
		case MAN_RED_AMBER:
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 800101a:	2201      	movs	r2, #1
 800101c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001020:	4841      	ldr	r0, [pc, #260]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8001022:	f000 fe04 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, RESET);
 8001026:	2200      	movs	r2, #0
 8001028:	f44f 7100 	mov.w	r1, #512	; 0x200
 800102c:	483e      	ldr	r0, [pc, #248]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 800102e:	f000 fdfe 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8001032:	2201      	movs	r2, #1
 8001034:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001038:	483b      	ldr	r0, [pc, #236]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 800103a:	f000 fdf8 	bl	8001c2e <HAL_GPIO_WritePin>
			if(isFlagTimer(0)){
 800103e:	2000      	movs	r0, #0
 8001040:	f7ff fd84 	bl	8000b4c <isFlagTimer>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d064      	beq.n	8001114 <traffic_light_fsm_man+0x1ac>
				status = MAN_GREEN_RED;
 800104a:	4b36      	ldr	r3, [pc, #216]	; (8001124 <traffic_light_fsm_man+0x1bc>)
 800104c:	220d      	movs	r2, #13
 800104e:	701a      	strb	r2, [r3, #0]
				setTimer(0, 10000);
 8001050:	f242 7110 	movw	r1, #10000	; 0x2710
 8001054:	2000      	movs	r0, #0
 8001056:	f7ff fd89 	bl	8000b6c <setTimer>
			}
			break;
 800105a:	e05b      	b.n	8001114 <traffic_light_fsm_man+0x1ac>
		case MAN_GREEN_RED:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, SET);
 800105c:	2201      	movs	r2, #1
 800105e:	2120      	movs	r1, #32
 8001060:	4831      	ldr	r0, [pc, #196]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8001062:	f000 fde4 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, SET);
 8001066:	2201      	movs	r2, #1
 8001068:	2140      	movs	r1, #64	; 0x40
 800106a:	482f      	ldr	r0, [pc, #188]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 800106c:	f000 fddf 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	2180      	movs	r1, #128	; 0x80
 8001074:	482c      	ldr	r0, [pc, #176]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8001076:	f000 fdda 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001080:	4829      	ldr	r0, [pc, #164]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 8001082:	f000 fdd4 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 8001086:	2201      	movs	r2, #1
 8001088:	f44f 7100 	mov.w	r1, #512	; 0x200
 800108c:	4826      	ldr	r0, [pc, #152]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 800108e:	f000 fdce 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8001092:	2201      	movs	r2, #1
 8001094:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001098:	4823      	ldr	r0, [pc, #140]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 800109a:	f000 fdc8 	bl	8001c2e <HAL_GPIO_WritePin>
			if(isFlagTimer(0)){
 800109e:	2000      	movs	r0, #0
 80010a0:	f7ff fd54 	bl	8000b4c <isFlagTimer>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <traffic_light_fsm_man+0x14a>
				status = INIT;
 80010aa:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <traffic_light_fsm_man+0x1bc>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
			}else if(isButtonPressed(1)){
				status = MAN_AMBER_RED;
				setTimer(0, 2000);
			}
			break;
 80010b0:	e032      	b.n	8001118 <traffic_light_fsm_man+0x1b0>
			}else if(isButtonPressed(1)){
 80010b2:	2001      	movs	r0, #1
 80010b4:	f7ff f8d6 	bl	8000264 <isButtonPressed>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d02c      	beq.n	8001118 <traffic_light_fsm_man+0x1b0>
				status = MAN_AMBER_RED;
 80010be:	4b19      	ldr	r3, [pc, #100]	; (8001124 <traffic_light_fsm_man+0x1bc>)
 80010c0:	220e      	movs	r2, #14
 80010c2:	701a      	strb	r2, [r3, #0]
				setTimer(0, 2000);
 80010c4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80010c8:	2000      	movs	r0, #0
 80010ca:	f7ff fd4f 	bl	8000b6c <setTimer>
			break;
 80010ce:	e023      	b.n	8001118 <traffic_light_fsm_man+0x1b0>
		case MAN_AMBER_RED:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	2120      	movs	r1, #32
 80010d4:	4814      	ldr	r0, [pc, #80]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 80010d6:	f000 fdaa 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	2140      	movs	r1, #64	; 0x40
 80010de:	4812      	ldr	r0, [pc, #72]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 80010e0:	f000 fda5 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, SET);
 80010e4:	2201      	movs	r2, #1
 80010e6:	2180      	movs	r1, #128	; 0x80
 80010e8:	480f      	ldr	r0, [pc, #60]	; (8001128 <traffic_light_fsm_man+0x1c0>)
 80010ea:	f000 fda0 	bl	8001c2e <HAL_GPIO_WritePin>
			if(isFlagTimer(0)){
 80010ee:	2000      	movs	r0, #0
 80010f0:	f7ff fd2c 	bl	8000b4c <isFlagTimer>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d010      	beq.n	800111c <traffic_light_fsm_man+0x1b4>
				status = MAN_RED_GREEN;
 80010fa:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <traffic_light_fsm_man+0x1bc>)
 80010fc:	220b      	movs	r2, #11
 80010fe:	701a      	strb	r2, [r3, #0]
				setTimer(0, 10000);
 8001100:	f242 7110 	movw	r1, #10000	; 0x2710
 8001104:	2000      	movs	r0, #0
 8001106:	f7ff fd31 	bl	8000b6c <setTimer>
			}
			break;
 800110a:	e007      	b.n	800111c <traffic_light_fsm_man+0x1b4>
		default:
			break;
 800110c:	bf00      	nop
 800110e:	e006      	b.n	800111e <traffic_light_fsm_man+0x1b6>
			break;
 8001110:	bf00      	nop
 8001112:	e004      	b.n	800111e <traffic_light_fsm_man+0x1b6>
			break;
 8001114:	bf00      	nop
 8001116:	e002      	b.n	800111e <traffic_light_fsm_man+0x1b6>
			break;
 8001118:	bf00      	nop
 800111a:	e000      	b.n	800111e <traffic_light_fsm_man+0x1b6>
			break;
 800111c:	bf00      	nop
	}
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	2000007c 	.word	0x2000007c
 8001128:	40010800 	.word	0x40010800

0800112c <traffic_light_fsm_sel>:
 */


#include "traffic_light_fsm_sel.h"

void traffic_light_fsm_sel(){
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	switch (status) {
 8001130:	4bb9      	ldr	r3, [pc, #740]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b05      	cmp	r3, #5
 8001136:	f200 81d2 	bhi.w	80014de <traffic_light_fsm_sel+0x3b2>
 800113a:	a201      	add	r2, pc, #4	; (adr r2, 8001140 <traffic_light_fsm_sel+0x14>)
 800113c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001140:	08001159 	.word	0x08001159
 8001144:	0800117b 	.word	0x0800117b
 8001148:	08001215 	.word	0x08001215
 800114c:	080012b1 	.word	0x080012b1
 8001150:	08001365 	.word	0x08001365
 8001154:	0800142d 	.word	0x0800142d
		case INIT:
			if(1){
				status = SEL_AUTO;
 8001158:	4baf      	ldr	r3, [pc, #700]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 800115a:	2201      	movs	r2, #1
 800115c:	701a      	strb	r2, [r3, #0]
				setCounter(0, 0);
 800115e:	2100      	movs	r1, #0
 8001160:	2000      	movs	r0, #0
 8001162:	f7ff f8b1 	bl	80002c8 <setCounter>
				setCounter(1, 0);
 8001166:	2100      	movs	r1, #0
 8001168:	2001      	movs	r0, #1
 800116a:	f7ff f8ad 	bl	80002c8 <setCounter>
				setTimer(0, 5000);
 800116e:	f241 3188 	movw	r1, #5000	; 0x1388
 8001172:	2000      	movs	r0, #0
 8001174:	f7ff fcfa 	bl	8000b6c <setTimer>
			}
			break;
 8001178:	e1bc      	b.n	80014f4 <traffic_light_fsm_sel+0x3c8>
		case SEL_AUTO:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	2120      	movs	r1, #32
 800117e:	48a7      	ldr	r0, [pc, #668]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 8001180:	f000 fd55 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, RESET);
 8001184:	2200      	movs	r2, #0
 8001186:	2140      	movs	r1, #64	; 0x40
 8001188:	48a4      	ldr	r0, [pc, #656]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 800118a:	f000 fd50 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	2180      	movs	r1, #128	; 0x80
 8001192:	48a2      	ldr	r0, [pc, #648]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 8001194:	f000 fd4b 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800119e:	489f      	ldr	r0, [pc, #636]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80011a0:	f000 fd45 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, RESET);
 80011a4:	2200      	movs	r2, #0
 80011a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011aa:	489c      	ldr	r0, [pc, #624]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80011ac:	f000 fd3f 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 80011b0:	2200      	movs	r2, #0
 80011b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b6:	4899      	ldr	r0, [pc, #612]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80011b8:	f000 fd39 	bl	8001c2e <HAL_GPIO_WritePin>
			if(isFlagTimer(0) || isButtonPressed(2)){
 80011bc:	2000      	movs	r0, #0
 80011be:	f7ff fcc5 	bl	8000b4c <isFlagTimer>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d105      	bne.n	80011d4 <traffic_light_fsm_sel+0xa8>
 80011c8:	2002      	movs	r0, #2
 80011ca:	f7ff f84b 	bl	8000264 <isButtonPressed>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d00f      	beq.n	80011f4 <traffic_light_fsm_sel+0xc8>
				status = AUTO_RED_GREEN;
 80011d4:	4b90      	ldr	r3, [pc, #576]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 80011d6:	2206      	movs	r2, #6
 80011d8:	701a      	strb	r2, [r3, #0]
				setCounter(0, red_duration);
 80011da:	4b91      	ldr	r3, [pc, #580]	; (8001420 <traffic_light_fsm_sel+0x2f4>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	4619      	mov	r1, r3
 80011e0:	2000      	movs	r0, #0
 80011e2:	f7ff f871 	bl	80002c8 <setCounter>
				setCounter(1, green_duration);
 80011e6:	4b8f      	ldr	r3, [pc, #572]	; (8001424 <traffic_light_fsm_sel+0x2f8>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	4619      	mov	r1, r3
 80011ec:	2001      	movs	r0, #1
 80011ee:	f7ff f86b 	bl	80002c8 <setCounter>
			}else if(isButtonPressed(0)){
				status = SEL_MAN;
				setTimer(0, 5000);
			}
			break;
 80011f2:	e176      	b.n	80014e2 <traffic_light_fsm_sel+0x3b6>
			}else if(isButtonPressed(0)){
 80011f4:	2000      	movs	r0, #0
 80011f6:	f7ff f835 	bl	8000264 <isButtonPressed>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f000 8170 	beq.w	80014e2 <traffic_light_fsm_sel+0x3b6>
				status = SEL_MAN;
 8001202:	4b85      	ldr	r3, [pc, #532]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 8001204:	2202      	movs	r2, #2
 8001206:	701a      	strb	r2, [r3, #0]
				setTimer(0, 5000);
 8001208:	f241 3188 	movw	r1, #5000	; 0x1388
 800120c:	2000      	movs	r0, #0
 800120e:	f7ff fcad 	bl	8000b6c <setTimer>
			break;
 8001212:	e166      	b.n	80014e2 <traffic_light_fsm_sel+0x3b6>
		case SEL_MAN:
			if(isFlagTimer(2)){
 8001214:	2002      	movs	r0, #2
 8001216:	f7ff fc99 	bl	8000b4c <isFlagTimer>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d01f      	beq.n	8001260 <traffic_light_fsm_sel+0x134>
				setTimer(2, 500);
 8001220:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001224:	2002      	movs	r0, #2
 8001226:	f7ff fca1 	bl	8000b6c <setTimer>
				HAL_GPIO_TogglePin(LED_RED0_GPIO_Port, LED_RED0_Pin);
 800122a:	2120      	movs	r1, #32
 800122c:	487b      	ldr	r0, [pc, #492]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 800122e:	f000 fd16 	bl	8001c5e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin);
 8001232:	2140      	movs	r1, #64	; 0x40
 8001234:	4879      	ldr	r0, [pc, #484]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 8001236:	f000 fd12 	bl	8001c5e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin);
 800123a:	2180      	movs	r1, #128	; 0x80
 800123c:	4877      	ldr	r0, [pc, #476]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 800123e:	f000 fd0e 	bl	8001c5e <HAL_GPIO_TogglePin>

				HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 8001242:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001246:	4875      	ldr	r0, [pc, #468]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 8001248:	f000 fd09 	bl	8001c5e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin);
 800124c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001250:	4872      	ldr	r0, [pc, #456]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 8001252:	f000 fd04 	bl	8001c5e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8001256:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800125a:	4870      	ldr	r0, [pc, #448]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 800125c:	f000 fcff 	bl	8001c5e <HAL_GPIO_TogglePin>
			}

			if(isFlagTimer(0)){
 8001260:	2000      	movs	r0, #0
 8001262:	f7ff fc73 	bl	8000b4c <isFlagTimer>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d002      	beq.n	8001272 <traffic_light_fsm_sel+0x146>
				status = INIT;
 800126c:	4b6a      	ldr	r3, [pc, #424]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(2)){
 8001272:	2002      	movs	r0, #2
 8001274:	f7fe fff6 	bl	8000264 <isButtonPressed>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d008      	beq.n	8001290 <traffic_light_fsm_sel+0x164>
				status = MAN_RED_GREEN;
 800127e:	4b66      	ldr	r3, [pc, #408]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 8001280:	220b      	movs	r2, #11
 8001282:	701a      	strb	r2, [r3, #0]
				setTimer(0, 10000);
 8001284:	f242 7110 	movw	r1, #10000	; 0x2710
 8001288:	2000      	movs	r0, #0
 800128a:	f7ff fc6f 	bl	8000b6c <setTimer>
			}else if(isButtonPressed(0)){
				status = SEL_RED;
				setTimer(0, 5000);
			}
			break;
 800128e:	e12a      	b.n	80014e6 <traffic_light_fsm_sel+0x3ba>
			}else if(isButtonPressed(0)){
 8001290:	2000      	movs	r0, #0
 8001292:	f7fe ffe7 	bl	8000264 <isButtonPressed>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	f000 8124 	beq.w	80014e6 <traffic_light_fsm_sel+0x3ba>
				status = SEL_RED;
 800129e:	4b5e      	ldr	r3, [pc, #376]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 80012a0:	2203      	movs	r2, #3
 80012a2:	701a      	strb	r2, [r3, #0]
				setTimer(0, 5000);
 80012a4:	f241 3188 	movw	r1, #5000	; 0x1388
 80012a8:	2000      	movs	r0, #0
 80012aa:	f7ff fc5f 	bl	8000b6c <setTimer>
			break;
 80012ae:	e11a      	b.n	80014e6 <traffic_light_fsm_sel+0x3ba>
		case SEL_RED:
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, SET);
 80012b0:	2201      	movs	r2, #1
 80012b2:	2140      	movs	r1, #64	; 0x40
 80012b4:	4859      	ldr	r0, [pc, #356]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80012b6:	f000 fcba 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, SET);
 80012ba:	2201      	movs	r2, #1
 80012bc:	2180      	movs	r1, #128	; 0x80
 80012be:	4857      	ldr	r0, [pc, #348]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80012c0:	f000 fcb5 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 80012c4:	2201      	movs	r2, #1
 80012c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012ca:	4854      	ldr	r0, [pc, #336]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80012cc:	f000 fcaf 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 80012d0:	2201      	movs	r2, #1
 80012d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012d6:	4851      	ldr	r0, [pc, #324]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80012d8:	f000 fca9 	bl	8001c2e <HAL_GPIO_WritePin>
			if(isFlagTimer(2)){
 80012dc:	2002      	movs	r0, #2
 80012de:	f7ff fc35 	bl	8000b4c <isFlagTimer>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d00d      	beq.n	8001304 <traffic_light_fsm_sel+0x1d8>
				setTimer(2, 500);
 80012e8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80012ec:	2002      	movs	r0, #2
 80012ee:	f7ff fc3d 	bl	8000b6c <setTimer>
				HAL_GPIO_TogglePin(LED_RED0_GPIO_Port, LED_RED0_Pin);
 80012f2:	2120      	movs	r1, #32
 80012f4:	4849      	ldr	r0, [pc, #292]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80012f6:	f000 fcb2 	bl	8001c5e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 80012fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012fe:	4847      	ldr	r0, [pc, #284]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 8001300:	f000 fcad 	bl	8001c5e <HAL_GPIO_TogglePin>
			}
			if(isFlagTimer(0)){
 8001304:	2000      	movs	r0, #0
 8001306:	f7ff fc21 	bl	8000b4c <isFlagTimer>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d002      	beq.n	8001316 <traffic_light_fsm_sel+0x1ea>
				status = INIT;
 8001310:	4b41      	ldr	r3, [pc, #260]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(2)){
 8001316:	2002      	movs	r0, #2
 8001318:	f7fe ffa4 	bl	8000264 <isButtonPressed>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d010      	beq.n	8001344 <traffic_light_fsm_sel+0x218>
				status = SET_RED;
 8001322:	4b3d      	ldr	r3, [pc, #244]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 8001324:	2214      	movs	r2, #20
 8001326:	701a      	strb	r2, [r3, #0]
				setTimer(0, 20000);
 8001328:	f644 6120 	movw	r1, #20000	; 0x4e20
 800132c:	2000      	movs	r0, #0
 800132e:	f7ff fc1d 	bl	8000b6c <setTimer>
				updateBuffer7SEG(red_duration, red_duration);
 8001332:	4b3b      	ldr	r3, [pc, #236]	; (8001420 <traffic_light_fsm_sel+0x2f4>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	4a3a      	ldr	r2, [pc, #232]	; (8001420 <traffic_light_fsm_sel+0x2f4>)
 8001338:	7812      	ldrb	r2, [r2, #0]
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff f83f 	bl	80003c0 <updateBuffer7SEG>
			}else if(isButtonPressed(0)){
				status = SEL_AMBER;
				setTimer(0, 5000);
			}
			break;
 8001342:	e0d2      	b.n	80014ea <traffic_light_fsm_sel+0x3be>
			}else if(isButtonPressed(0)){
 8001344:	2000      	movs	r0, #0
 8001346:	f7fe ff8d 	bl	8000264 <isButtonPressed>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	f000 80cc 	beq.w	80014ea <traffic_light_fsm_sel+0x3be>
				status = SEL_AMBER;
 8001352:	4b31      	ldr	r3, [pc, #196]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 8001354:	2204      	movs	r2, #4
 8001356:	701a      	strb	r2, [r3, #0]
				setTimer(0, 5000);
 8001358:	f241 3188 	movw	r1, #5000	; 0x1388
 800135c:	2000      	movs	r0, #0
 800135e:	f7ff fc05 	bl	8000b6c <setTimer>
			break;
 8001362:	e0c2      	b.n	80014ea <traffic_light_fsm_sel+0x3be>
		case SEL_AMBER:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, SET);
 8001364:	2201      	movs	r2, #1
 8001366:	2120      	movs	r1, #32
 8001368:	482c      	ldr	r0, [pc, #176]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 800136a:	f000 fc60 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin, SET);
 800136e:	2201      	movs	r2, #1
 8001370:	2180      	movs	r1, #128	; 0x80
 8001372:	482a      	ldr	r0, [pc, #168]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 8001374:	f000 fc5b 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001378:	2201      	movs	r2, #1
 800137a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800137e:	4827      	ldr	r0, [pc, #156]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 8001380:	f000 fc55 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8001384:	2201      	movs	r2, #1
 8001386:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800138a:	4824      	ldr	r0, [pc, #144]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 800138c:	f000 fc4f 	bl	8001c2e <HAL_GPIO_WritePin>
			if(isFlagTimer(2)){
 8001390:	2002      	movs	r0, #2
 8001392:	f7ff fbdb 	bl	8000b4c <isFlagTimer>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d00d      	beq.n	80013b8 <traffic_light_fsm_sel+0x28c>
				setTimer(2, 500);
 800139c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80013a0:	2002      	movs	r0, #2
 80013a2:	f7ff fbe3 	bl	8000b6c <setTimer>
				HAL_GPIO_TogglePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin);
 80013a6:	2140      	movs	r1, #64	; 0x40
 80013a8:	481c      	ldr	r0, [pc, #112]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80013aa:	f000 fc58 	bl	8001c5e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin);
 80013ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013b2:	481a      	ldr	r0, [pc, #104]	; (800141c <traffic_light_fsm_sel+0x2f0>)
 80013b4:	f000 fc53 	bl	8001c5e <HAL_GPIO_TogglePin>
			}
			if(isFlagTimer(0)){
 80013b8:	2000      	movs	r0, #0
 80013ba:	f7ff fbc7 	bl	8000b4c <isFlagTimer>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <traffic_light_fsm_sel+0x29e>
				status = INIT;
 80013c4:	4b14      	ldr	r3, [pc, #80]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(2)){
 80013ca:	2002      	movs	r0, #2
 80013cc:	f7fe ff4a 	bl	8000264 <isButtonPressed>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d010      	beq.n	80013f8 <traffic_light_fsm_sel+0x2cc>
				status = SET_AMBER;
 80013d6:	4b10      	ldr	r3, [pc, #64]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 80013d8:	2215      	movs	r2, #21
 80013da:	701a      	strb	r2, [r3, #0]
				setTimer(0, 20000);
 80013dc:	f644 6120 	movw	r1, #20000	; 0x4e20
 80013e0:	2000      	movs	r0, #0
 80013e2:	f7ff fbc3 	bl	8000b6c <setTimer>
				updateBuffer7SEG(amber_duration, amber_duration);
 80013e6:	4b10      	ldr	r3, [pc, #64]	; (8001428 <traffic_light_fsm_sel+0x2fc>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	4a0f      	ldr	r2, [pc, #60]	; (8001428 <traffic_light_fsm_sel+0x2fc>)
 80013ec:	7812      	ldrb	r2, [r2, #0]
 80013ee:	4611      	mov	r1, r2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7fe ffe5 	bl	80003c0 <updateBuffer7SEG>
			}else if(isButtonPressed(0)){
				status = SEL_GREEN;
				setTimer(0, 5000);
			}
			break;
 80013f6:	e07a      	b.n	80014ee <traffic_light_fsm_sel+0x3c2>
			}else if(isButtonPressed(0)){
 80013f8:	2000      	movs	r0, #0
 80013fa:	f7fe ff33 	bl	8000264 <isButtonPressed>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d074      	beq.n	80014ee <traffic_light_fsm_sel+0x3c2>
				status = SEL_GREEN;
 8001404:	4b04      	ldr	r3, [pc, #16]	; (8001418 <traffic_light_fsm_sel+0x2ec>)
 8001406:	2205      	movs	r2, #5
 8001408:	701a      	strb	r2, [r3, #0]
				setTimer(0, 5000);
 800140a:	f241 3188 	movw	r1, #5000	; 0x1388
 800140e:	2000      	movs	r0, #0
 8001410:	f7ff fbac 	bl	8000b6c <setTimer>
			break;
 8001414:	e06b      	b.n	80014ee <traffic_light_fsm_sel+0x3c2>
 8001416:	bf00      	nop
 8001418:	2000007c 	.word	0x2000007c
 800141c:	40010800 	.word	0x40010800
 8001420:	20000076 	.word	0x20000076
 8001424:	20000070 	.word	0x20000070
 8001428:	20000071 	.word	0x20000071
		case SEL_GREEN:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, SET);
 800142c:	2201      	movs	r2, #1
 800142e:	2120      	movs	r1, #32
 8001430:	4831      	ldr	r0, [pc, #196]	; (80014f8 <traffic_light_fsm_sel+0x3cc>)
 8001432:	f000 fbfc 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER0_GPIO_Port, LED_AMBER0_Pin, SET);
 8001436:	2201      	movs	r2, #1
 8001438:	2140      	movs	r1, #64	; 0x40
 800143a:	482f      	ldr	r0, [pc, #188]	; (80014f8 <traffic_light_fsm_sel+0x3cc>)
 800143c:	f000 fbf7 	bl	8001c2e <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001440:	2201      	movs	r2, #1
 8001442:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001446:	482c      	ldr	r0, [pc, #176]	; (80014f8 <traffic_light_fsm_sel+0x3cc>)
 8001448:	f000 fbf1 	bl	8001c2e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 800144c:	2201      	movs	r2, #1
 800144e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001452:	4829      	ldr	r0, [pc, #164]	; (80014f8 <traffic_light_fsm_sel+0x3cc>)
 8001454:	f000 fbeb 	bl	8001c2e <HAL_GPIO_WritePin>
			if(isFlagTimer(2)){
 8001458:	2002      	movs	r0, #2
 800145a:	f7ff fb77 	bl	8000b4c <isFlagTimer>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d00d      	beq.n	8001480 <traffic_light_fsm_sel+0x354>
				setTimer(2, 500);
 8001464:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001468:	2002      	movs	r0, #2
 800146a:	f7ff fb7f 	bl	8000b6c <setTimer>
				HAL_GPIO_TogglePin(LED_GREEN0_GPIO_Port, LED_GREEN0_Pin);
 800146e:	2180      	movs	r1, #128	; 0x80
 8001470:	4821      	ldr	r0, [pc, #132]	; (80014f8 <traffic_light_fsm_sel+0x3cc>)
 8001472:	f000 fbf4 	bl	8001c5e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8001476:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800147a:	481f      	ldr	r0, [pc, #124]	; (80014f8 <traffic_light_fsm_sel+0x3cc>)
 800147c:	f000 fbef 	bl	8001c5e <HAL_GPIO_TogglePin>
			}
			if(isFlagTimer(0)){
 8001480:	2000      	movs	r0, #0
 8001482:	f7ff fb63 	bl	8000b4c <isFlagTimer>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d002      	beq.n	8001492 <traffic_light_fsm_sel+0x366>
				status = INIT;
 800148c:	4b1b      	ldr	r3, [pc, #108]	; (80014fc <traffic_light_fsm_sel+0x3d0>)
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(2)){
 8001492:	2002      	movs	r0, #2
 8001494:	f7fe fee6 	bl	8000264 <isButtonPressed>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d010      	beq.n	80014c0 <traffic_light_fsm_sel+0x394>
				status = SET_GREEN;
 800149e:	4b17      	ldr	r3, [pc, #92]	; (80014fc <traffic_light_fsm_sel+0x3d0>)
 80014a0:	2216      	movs	r2, #22
 80014a2:	701a      	strb	r2, [r3, #0]
				setTimer(0, 20000);
 80014a4:	f644 6120 	movw	r1, #20000	; 0x4e20
 80014a8:	2000      	movs	r0, #0
 80014aa:	f7ff fb5f 	bl	8000b6c <setTimer>
				updateBuffer7SEG(green_duration, green_duration);
 80014ae:	4b14      	ldr	r3, [pc, #80]	; (8001500 <traffic_light_fsm_sel+0x3d4>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	4a13      	ldr	r2, [pc, #76]	; (8001500 <traffic_light_fsm_sel+0x3d4>)
 80014b4:	7812      	ldrb	r2, [r2, #0]
 80014b6:	4611      	mov	r1, r2
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7fe ff81 	bl	80003c0 <updateBuffer7SEG>
			}else if(isButtonPressed(0)){
				status = SEL_AUTO;
				setTimer(0, 5000);
			}
			break;
 80014be:	e018      	b.n	80014f2 <traffic_light_fsm_sel+0x3c6>
			}else if(isButtonPressed(0)){
 80014c0:	2000      	movs	r0, #0
 80014c2:	f7fe fecf 	bl	8000264 <isButtonPressed>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d012      	beq.n	80014f2 <traffic_light_fsm_sel+0x3c6>
				status = SEL_AUTO;
 80014cc:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <traffic_light_fsm_sel+0x3d0>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	701a      	strb	r2, [r3, #0]
				setTimer(0, 5000);
 80014d2:	f241 3188 	movw	r1, #5000	; 0x1388
 80014d6:	2000      	movs	r0, #0
 80014d8:	f7ff fb48 	bl	8000b6c <setTimer>
			break;
 80014dc:	e009      	b.n	80014f2 <traffic_light_fsm_sel+0x3c6>
		default:
			break;
 80014de:	bf00      	nop
 80014e0:	e008      	b.n	80014f4 <traffic_light_fsm_sel+0x3c8>
			break;
 80014e2:	bf00      	nop
 80014e4:	e006      	b.n	80014f4 <traffic_light_fsm_sel+0x3c8>
			break;
 80014e6:	bf00      	nop
 80014e8:	e004      	b.n	80014f4 <traffic_light_fsm_sel+0x3c8>
			break;
 80014ea:	bf00      	nop
 80014ec:	e002      	b.n	80014f4 <traffic_light_fsm_sel+0x3c8>
			break;
 80014ee:	bf00      	nop
 80014f0:	e000      	b.n	80014f4 <traffic_light_fsm_sel+0x3c8>
			break;
 80014f2:	bf00      	nop
	}
}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40010800 	.word	0x40010800
 80014fc:	2000007c 	.word	0x2000007c
 8001500:	20000070 	.word	0x20000070

08001504 <traffic_light_fsm_set>:
 *      Author: hachi
 */

#include "traffic_light_fsm_set.h"

void traffic_light_fsm_set(){
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
	switch (status) {
 8001508:	4b30      	ldr	r3, [pc, #192]	; (80015cc <traffic_light_fsm_set+0xc8>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b14      	cmp	r3, #20
 800150e:	d157      	bne.n	80015c0 <traffic_light_fsm_set+0xbc>
		case SET_RED:
			HAL_GPIO_WritePin(LED_RED0_GPIO_Port, LED_RED0_Pin, SET);
 8001510:	2201      	movs	r2, #1
 8001512:	2120      	movs	r1, #32
 8001514:	482e      	ldr	r0, [pc, #184]	; (80015d0 <traffic_light_fsm_set+0xcc>)
 8001516:	f000 fb8a 	bl	8001c2e <HAL_GPIO_WritePin>
			if(isButtonPressed(1)){
 800151a:	2001      	movs	r0, #1
 800151c:	f7fe fea2 	bl	8000264 <isButtonPressed>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d00e      	beq.n	8001544 <traffic_light_fsm_set+0x40>
				increaseRed();
 8001526:	f7fe ff1d 	bl	8000364 <increaseRed>
				updateBuffer7SEG(red_duration, red_duration);
 800152a:	4b2a      	ldr	r3, [pc, #168]	; (80015d4 <traffic_light_fsm_set+0xd0>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	4a29      	ldr	r2, [pc, #164]	; (80015d4 <traffic_light_fsm_set+0xd0>)
 8001530:	7812      	ldrb	r2, [r2, #0]
 8001532:	4611      	mov	r1, r2
 8001534:	4618      	mov	r0, r3
 8001536:	f7fe ff43 	bl	80003c0 <updateBuffer7SEG>
				setTimer(0, 20000);
 800153a:	f644 6120 	movw	r1, #20000	; 0x4e20
 800153e:	2000      	movs	r0, #0
 8001540:	f7ff fb14 	bl	8000b6c <setTimer>
			}
			if(isButtonHolding(1)){
 8001544:	2001      	movs	r0, #1
 8001546:	f7fe feab 	bl	80002a0 <isButtonHolding>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d01f      	beq.n	8001590 <traffic_light_fsm_set+0x8c>
				if(isFlagTimer(2)){
 8001550:	2002      	movs	r0, #2
 8001552:	f7ff fafb 	bl	8000b4c <isFlagTimer>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d019      	beq.n	8001590 <traffic_light_fsm_set+0x8c>
					setTimer(2, 500);
 800155c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001560:	2002      	movs	r0, #2
 8001562:	f7ff fb03 	bl	8000b6c <setTimer>
					red_duration = red_duration + 1;
 8001566:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <traffic_light_fsm_set+0xd0>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	3301      	adds	r3, #1
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <traffic_light_fsm_set+0xd0>)
 8001570:	701a      	strb	r2, [r3, #0]
					if(red_duration > 99) red_duration = 1;
 8001572:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <traffic_light_fsm_set+0xd0>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b63      	cmp	r3, #99	; 0x63
 8001578:	d902      	bls.n	8001580 <traffic_light_fsm_set+0x7c>
 800157a:	4b16      	ldr	r3, [pc, #88]	; (80015d4 <traffic_light_fsm_set+0xd0>)
 800157c:	2201      	movs	r2, #1
 800157e:	701a      	strb	r2, [r3, #0]
					updateBuffer7SEG(red_duration, red_duration);
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <traffic_light_fsm_set+0xd0>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	4a13      	ldr	r2, [pc, #76]	; (80015d4 <traffic_light_fsm_set+0xd0>)
 8001586:	7812      	ldrb	r2, [r2, #0]
 8001588:	4611      	mov	r1, r2
 800158a:	4618      	mov	r0, r3
 800158c:	f7fe ff18 	bl	80003c0 <updateBuffer7SEG>
				}
			}
			if(isButtonPressed(2)|| isFlagTimer(0)){
 8001590:	2002      	movs	r0, #2
 8001592:	f7fe fe67 	bl	8000264 <isButtonPressed>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d105      	bne.n	80015a8 <traffic_light_fsm_set+0xa4>
 800159c:	2000      	movs	r0, #0
 800159e:	f7ff fad5 	bl	8000b4c <isFlagTimer>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d00d      	beq.n	80015c4 <traffic_light_fsm_set+0xc0>
				green_duration = red_duration - amber_duration;
 80015a8:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <traffic_light_fsm_set+0xd0>)
 80015aa:	781a      	ldrb	r2, [r3, #0]
 80015ac:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <traffic_light_fsm_set+0xd4>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	4b09      	ldr	r3, [pc, #36]	; (80015dc <traffic_light_fsm_set+0xd8>)
 80015b6:	701a      	strb	r2, [r3, #0]
				status = INIT;
 80015b8:	4b04      	ldr	r3, [pc, #16]	; (80015cc <traffic_light_fsm_set+0xc8>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80015be:	e001      	b.n	80015c4 <traffic_light_fsm_set+0xc0>
		default:
			break;
 80015c0:	bf00      	nop
 80015c2:	e000      	b.n	80015c6 <traffic_light_fsm_set+0xc2>
			break;
 80015c4:	bf00      	nop
	}
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	2000007c 	.word	0x2000007c
 80015d0:	40010800 	.word	0x40010800
 80015d4:	20000076 	.word	0x20000076
 80015d8:	20000071 	.word	0x20000071
 80015dc:	20000070 	.word	0x20000070

080015e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015e0:	f7ff fbb6 	bl	8000d50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e4:	480b      	ldr	r0, [pc, #44]	; (8001614 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015e6:	490c      	ldr	r1, [pc, #48]	; (8001618 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015e8:	4a0c      	ldr	r2, [pc, #48]	; (800161c <LoopFillZerobss+0x16>)
  movs r3, #0
 80015ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015ec:	e002      	b.n	80015f4 <LoopCopyDataInit>

080015ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015f2:	3304      	adds	r3, #4

080015f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f8:	d3f9      	bcc.n	80015ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015fa:	4a09      	ldr	r2, [pc, #36]	; (8001620 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015fc:	4c09      	ldr	r4, [pc, #36]	; (8001624 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001600:	e001      	b.n	8001606 <LoopFillZerobss>

08001602 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001602:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001604:	3204      	adds	r2, #4

08001606 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001606:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001608:	d3fb      	bcc.n	8001602 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800160a:	f001 fb03 	bl	8002c14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800160e:	f7ff f95f 	bl	80008d0 <main>
  bx lr
 8001612:	4770      	bx	lr
  ldr r0, =_sdata
 8001614:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001618:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 800161c:	08002cb0 	.word	0x08002cb0
  ldr r2, =_sbss
 8001620:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8001624:	200000cc 	.word	0x200000cc

08001628 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001628:	e7fe      	b.n	8001628 <ADC1_2_IRQHandler>
	...

0800162c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001630:	4b08      	ldr	r3, [pc, #32]	; (8001654 <HAL_Init+0x28>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a07      	ldr	r2, [pc, #28]	; (8001654 <HAL_Init+0x28>)
 8001636:	f043 0310 	orr.w	r3, r3, #16
 800163a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800163c:	2003      	movs	r0, #3
 800163e:	f000 f923 	bl	8001888 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001642:	200f      	movs	r0, #15
 8001644:	f000 f808 	bl	8001658 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001648:	f7ff fafa 	bl	8000c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40022000 	.word	0x40022000

08001658 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001660:	4b12      	ldr	r3, [pc, #72]	; (80016ac <HAL_InitTick+0x54>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <HAL_InitTick+0x58>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	4619      	mov	r1, r3
 800166a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800166e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001672:	fbb2 f3f3 	udiv	r3, r2, r3
 8001676:	4618      	mov	r0, r3
 8001678:	f000 f93b 	bl	80018f2 <HAL_SYSTICK_Config>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e00e      	b.n	80016a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b0f      	cmp	r3, #15
 800168a:	d80a      	bhi.n	80016a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800168c:	2200      	movs	r2, #0
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	f04f 30ff 	mov.w	r0, #4294967295
 8001694:	f000 f903 	bl	800189e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001698:	4a06      	ldr	r2, [pc, #24]	; (80016b4 <HAL_InitTick+0x5c>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800169e:	2300      	movs	r3, #0
 80016a0:	e000      	b.n	80016a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000018 	.word	0x20000018
 80016b0:	20000020 	.word	0x20000020
 80016b4:	2000001c 	.word	0x2000001c

080016b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <HAL_IncTick+0x1c>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	461a      	mov	r2, r3
 80016c2:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <HAL_IncTick+0x20>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4413      	add	r3, r2
 80016c8:	4a03      	ldr	r2, [pc, #12]	; (80016d8 <HAL_IncTick+0x20>)
 80016ca:	6013      	str	r3, [r2, #0]
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr
 80016d4:	20000020 	.word	0x20000020
 80016d8:	200000c8 	.word	0x200000c8

080016dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  return uwTick;
 80016e0:	4b02      	ldr	r3, [pc, #8]	; (80016ec <HAL_GetTick+0x10>)
 80016e2:	681b      	ldr	r3, [r3, #0]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr
 80016ec:	200000c8 	.word	0x200000c8

080016f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001700:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800170c:	4013      	ands	r3, r2
 800170e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001718:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800171c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001722:	4a04      	ldr	r2, [pc, #16]	; (8001734 <__NVIC_SetPriorityGrouping+0x44>)
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	60d3      	str	r3, [r2, #12]
}
 8001728:	bf00      	nop
 800172a:	3714      	adds	r7, #20
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800173c:	4b04      	ldr	r3, [pc, #16]	; (8001750 <__NVIC_GetPriorityGrouping+0x18>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	f003 0307 	and.w	r3, r3, #7
}
 8001746:	4618      	mov	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001762:	2b00      	cmp	r3, #0
 8001764:	db0b      	blt.n	800177e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	f003 021f 	and.w	r2, r3, #31
 800176c:	4906      	ldr	r1, [pc, #24]	; (8001788 <__NVIC_EnableIRQ+0x34>)
 800176e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001772:	095b      	lsrs	r3, r3, #5
 8001774:	2001      	movs	r0, #1
 8001776:	fa00 f202 	lsl.w	r2, r0, r2
 800177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr
 8001788:	e000e100 	.word	0xe000e100

0800178c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	6039      	str	r1, [r7, #0]
 8001796:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179c:	2b00      	cmp	r3, #0
 800179e:	db0a      	blt.n	80017b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	490c      	ldr	r1, [pc, #48]	; (80017d8 <__NVIC_SetPriority+0x4c>)
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	0112      	lsls	r2, r2, #4
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	440b      	add	r3, r1
 80017b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b4:	e00a      	b.n	80017cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	4908      	ldr	r1, [pc, #32]	; (80017dc <__NVIC_SetPriority+0x50>)
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	f003 030f 	and.w	r3, r3, #15
 80017c2:	3b04      	subs	r3, #4
 80017c4:	0112      	lsls	r2, r2, #4
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	440b      	add	r3, r1
 80017ca:	761a      	strb	r2, [r3, #24]
}
 80017cc:	bf00      	nop
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bc80      	pop	{r7}
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	e000e100 	.word	0xe000e100
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b089      	sub	sp, #36	; 0x24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f003 0307 	and.w	r3, r3, #7
 80017f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	f1c3 0307 	rsb	r3, r3, #7
 80017fa:	2b04      	cmp	r3, #4
 80017fc:	bf28      	it	cs
 80017fe:	2304      	movcs	r3, #4
 8001800:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	3304      	adds	r3, #4
 8001806:	2b06      	cmp	r3, #6
 8001808:	d902      	bls.n	8001810 <NVIC_EncodePriority+0x30>
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	3b03      	subs	r3, #3
 800180e:	e000      	b.n	8001812 <NVIC_EncodePriority+0x32>
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001814:	f04f 32ff 	mov.w	r2, #4294967295
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	43da      	mvns	r2, r3
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	401a      	ands	r2, r3
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001828:	f04f 31ff 	mov.w	r1, #4294967295
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	fa01 f303 	lsl.w	r3, r1, r3
 8001832:	43d9      	mvns	r1, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001838:	4313      	orrs	r3, r2
         );
}
 800183a:	4618      	mov	r0, r3
 800183c:	3724      	adds	r7, #36	; 0x24
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr

08001844 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3b01      	subs	r3, #1
 8001850:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001854:	d301      	bcc.n	800185a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001856:	2301      	movs	r3, #1
 8001858:	e00f      	b.n	800187a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800185a:	4a0a      	ldr	r2, [pc, #40]	; (8001884 <SysTick_Config+0x40>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3b01      	subs	r3, #1
 8001860:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001862:	210f      	movs	r1, #15
 8001864:	f04f 30ff 	mov.w	r0, #4294967295
 8001868:	f7ff ff90 	bl	800178c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800186c:	4b05      	ldr	r3, [pc, #20]	; (8001884 <SysTick_Config+0x40>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001872:	4b04      	ldr	r3, [pc, #16]	; (8001884 <SysTick_Config+0x40>)
 8001874:	2207      	movs	r2, #7
 8001876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	e000e010 	.word	0xe000e010

08001888 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ff2d 	bl	80016f0 <__NVIC_SetPriorityGrouping>
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800189e:	b580      	push	{r7, lr}
 80018a0:	b086      	sub	sp, #24
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	4603      	mov	r3, r0
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018b0:	f7ff ff42 	bl	8001738 <__NVIC_GetPriorityGrouping>
 80018b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	68b9      	ldr	r1, [r7, #8]
 80018ba:	6978      	ldr	r0, [r7, #20]
 80018bc:	f7ff ff90 	bl	80017e0 <NVIC_EncodePriority>
 80018c0:	4602      	mov	r2, r0
 80018c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c6:	4611      	mov	r1, r2
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff5f 	bl	800178c <__NVIC_SetPriority>
}
 80018ce:	bf00      	nop
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	4603      	mov	r3, r0
 80018de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff ff35 	bl	8001754 <__NVIC_EnableIRQ>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f7ff ffa2 	bl	8001844 <SysTick_Config>
 8001900:	4603      	mov	r3, r0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800190c:	b480      	push	{r7}
 800190e:	b08b      	sub	sp, #44	; 0x2c
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001916:	2300      	movs	r3, #0
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800191a:	2300      	movs	r3, #0
 800191c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800191e:	e148      	b.n	8001bb2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001920:	2201      	movs	r2, #1
 8001922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	69fa      	ldr	r2, [r7, #28]
 8001930:	4013      	ands	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	429a      	cmp	r2, r3
 800193a:	f040 8137 	bne.w	8001bac <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	4aa3      	ldr	r2, [pc, #652]	; (8001bd0 <HAL_GPIO_Init+0x2c4>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d05e      	beq.n	8001a06 <HAL_GPIO_Init+0xfa>
 8001948:	4aa1      	ldr	r2, [pc, #644]	; (8001bd0 <HAL_GPIO_Init+0x2c4>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d875      	bhi.n	8001a3a <HAL_GPIO_Init+0x12e>
 800194e:	4aa1      	ldr	r2, [pc, #644]	; (8001bd4 <HAL_GPIO_Init+0x2c8>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d058      	beq.n	8001a06 <HAL_GPIO_Init+0xfa>
 8001954:	4a9f      	ldr	r2, [pc, #636]	; (8001bd4 <HAL_GPIO_Init+0x2c8>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d86f      	bhi.n	8001a3a <HAL_GPIO_Init+0x12e>
 800195a:	4a9f      	ldr	r2, [pc, #636]	; (8001bd8 <HAL_GPIO_Init+0x2cc>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d052      	beq.n	8001a06 <HAL_GPIO_Init+0xfa>
 8001960:	4a9d      	ldr	r2, [pc, #628]	; (8001bd8 <HAL_GPIO_Init+0x2cc>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d869      	bhi.n	8001a3a <HAL_GPIO_Init+0x12e>
 8001966:	4a9d      	ldr	r2, [pc, #628]	; (8001bdc <HAL_GPIO_Init+0x2d0>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d04c      	beq.n	8001a06 <HAL_GPIO_Init+0xfa>
 800196c:	4a9b      	ldr	r2, [pc, #620]	; (8001bdc <HAL_GPIO_Init+0x2d0>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d863      	bhi.n	8001a3a <HAL_GPIO_Init+0x12e>
 8001972:	4a9b      	ldr	r2, [pc, #620]	; (8001be0 <HAL_GPIO_Init+0x2d4>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d046      	beq.n	8001a06 <HAL_GPIO_Init+0xfa>
 8001978:	4a99      	ldr	r2, [pc, #612]	; (8001be0 <HAL_GPIO_Init+0x2d4>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d85d      	bhi.n	8001a3a <HAL_GPIO_Init+0x12e>
 800197e:	2b12      	cmp	r3, #18
 8001980:	d82a      	bhi.n	80019d8 <HAL_GPIO_Init+0xcc>
 8001982:	2b12      	cmp	r3, #18
 8001984:	d859      	bhi.n	8001a3a <HAL_GPIO_Init+0x12e>
 8001986:	a201      	add	r2, pc, #4	; (adr r2, 800198c <HAL_GPIO_Init+0x80>)
 8001988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800198c:	08001a07 	.word	0x08001a07
 8001990:	080019e1 	.word	0x080019e1
 8001994:	080019f3 	.word	0x080019f3
 8001998:	08001a35 	.word	0x08001a35
 800199c:	08001a3b 	.word	0x08001a3b
 80019a0:	08001a3b 	.word	0x08001a3b
 80019a4:	08001a3b 	.word	0x08001a3b
 80019a8:	08001a3b 	.word	0x08001a3b
 80019ac:	08001a3b 	.word	0x08001a3b
 80019b0:	08001a3b 	.word	0x08001a3b
 80019b4:	08001a3b 	.word	0x08001a3b
 80019b8:	08001a3b 	.word	0x08001a3b
 80019bc:	08001a3b 	.word	0x08001a3b
 80019c0:	08001a3b 	.word	0x08001a3b
 80019c4:	08001a3b 	.word	0x08001a3b
 80019c8:	08001a3b 	.word	0x08001a3b
 80019cc:	08001a3b 	.word	0x08001a3b
 80019d0:	080019e9 	.word	0x080019e9
 80019d4:	080019fd 	.word	0x080019fd
 80019d8:	4a82      	ldr	r2, [pc, #520]	; (8001be4 <HAL_GPIO_Init+0x2d8>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d013      	beq.n	8001a06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019de:	e02c      	b.n	8001a3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	623b      	str	r3, [r7, #32]
          break;
 80019e6:	e029      	b.n	8001a3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	3304      	adds	r3, #4
 80019ee:	623b      	str	r3, [r7, #32]
          break;
 80019f0:	e024      	b.n	8001a3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	68db      	ldr	r3, [r3, #12]
 80019f6:	3308      	adds	r3, #8
 80019f8:	623b      	str	r3, [r7, #32]
          break;
 80019fa:	e01f      	b.n	8001a3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	330c      	adds	r3, #12
 8001a02:	623b      	str	r3, [r7, #32]
          break;
 8001a04:	e01a      	b.n	8001a3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d102      	bne.n	8001a14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a0e:	2304      	movs	r3, #4
 8001a10:	623b      	str	r3, [r7, #32]
          break;
 8001a12:	e013      	b.n	8001a3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d105      	bne.n	8001a28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a1c:	2308      	movs	r3, #8
 8001a1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	69fa      	ldr	r2, [r7, #28]
 8001a24:	611a      	str	r2, [r3, #16]
          break;
 8001a26:	e009      	b.n	8001a3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a28:	2308      	movs	r3, #8
 8001a2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	69fa      	ldr	r2, [r7, #28]
 8001a30:	615a      	str	r2, [r3, #20]
          break;
 8001a32:	e003      	b.n	8001a3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a34:	2300      	movs	r3, #0
 8001a36:	623b      	str	r3, [r7, #32]
          break;
 8001a38:	e000      	b.n	8001a3c <HAL_GPIO_Init+0x130>
          break;
 8001a3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	2bff      	cmp	r3, #255	; 0xff
 8001a40:	d801      	bhi.n	8001a46 <HAL_GPIO_Init+0x13a>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	e001      	b.n	8001a4a <HAL_GPIO_Init+0x13e>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	3304      	adds	r3, #4
 8001a4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	2bff      	cmp	r3, #255	; 0xff
 8001a50:	d802      	bhi.n	8001a58 <HAL_GPIO_Init+0x14c>
 8001a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	e002      	b.n	8001a5e <HAL_GPIO_Init+0x152>
 8001a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5a:	3b08      	subs	r3, #8
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	210f      	movs	r1, #15
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	fa01 f303 	lsl.w	r3, r1, r3
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	401a      	ands	r2, r3
 8001a70:	6a39      	ldr	r1, [r7, #32]
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	fa01 f303 	lsl.w	r3, r1, r3
 8001a78:	431a      	orrs	r2, r3
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	f000 8090 	beq.w	8001bac <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a8c:	4b56      	ldr	r3, [pc, #344]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	4a55      	ldr	r2, [pc, #340]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001a92:	f043 0301 	orr.w	r3, r3, #1
 8001a96:	6193      	str	r3, [r2, #24]
 8001a98:	4b53      	ldr	r3, [pc, #332]	; (8001be8 <HAL_GPIO_Init+0x2dc>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001aa4:	4a51      	ldr	r2, [pc, #324]	; (8001bec <HAL_GPIO_Init+0x2e0>)
 8001aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa8:	089b      	lsrs	r3, r3, #2
 8001aaa:	3302      	adds	r3, #2
 8001aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab4:	f003 0303 	and.w	r3, r3, #3
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	220f      	movs	r2, #15
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a49      	ldr	r2, [pc, #292]	; (8001bf0 <HAL_GPIO_Init+0x2e4>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d00d      	beq.n	8001aec <HAL_GPIO_Init+0x1e0>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a48      	ldr	r2, [pc, #288]	; (8001bf4 <HAL_GPIO_Init+0x2e8>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d007      	beq.n	8001ae8 <HAL_GPIO_Init+0x1dc>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a47      	ldr	r2, [pc, #284]	; (8001bf8 <HAL_GPIO_Init+0x2ec>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d101      	bne.n	8001ae4 <HAL_GPIO_Init+0x1d8>
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	e004      	b.n	8001aee <HAL_GPIO_Init+0x1e2>
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e002      	b.n	8001aee <HAL_GPIO_Init+0x1e2>
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <HAL_GPIO_Init+0x1e2>
 8001aec:	2300      	movs	r3, #0
 8001aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001af0:	f002 0203 	and.w	r2, r2, #3
 8001af4:	0092      	lsls	r2, r2, #2
 8001af6:	4093      	lsls	r3, r2
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001afe:	493b      	ldr	r1, [pc, #236]	; (8001bec <HAL_GPIO_Init+0x2e0>)
 8001b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b02:	089b      	lsrs	r3, r3, #2
 8001b04:	3302      	adds	r3, #2
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d006      	beq.n	8001b26 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b18:	4b38      	ldr	r3, [pc, #224]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	4937      	ldr	r1, [pc, #220]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	608b      	str	r3, [r1, #8]
 8001b24:	e006      	b.n	8001b34 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b26:	4b35      	ldr	r3, [pc, #212]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	4933      	ldr	r1, [pc, #204]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b30:	4013      	ands	r3, r2
 8001b32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d006      	beq.n	8001b4e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b40:	4b2e      	ldr	r3, [pc, #184]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b42:	68da      	ldr	r2, [r3, #12]
 8001b44:	492d      	ldr	r1, [pc, #180]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	60cb      	str	r3, [r1, #12]
 8001b4c:	e006      	b.n	8001b5c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b4e:	4b2b      	ldr	r3, [pc, #172]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	43db      	mvns	r3, r3
 8001b56:	4929      	ldr	r1, [pc, #164]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b58:	4013      	ands	r3, r2
 8001b5a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d006      	beq.n	8001b76 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b68:	4b24      	ldr	r3, [pc, #144]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	4923      	ldr	r1, [pc, #140]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	604b      	str	r3, [r1, #4]
 8001b74:	e006      	b.n	8001b84 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b76:	4b21      	ldr	r3, [pc, #132]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	491f      	ldr	r1, [pc, #124]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b80:	4013      	ands	r3, r2
 8001b82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d006      	beq.n	8001b9e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b90:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	4919      	ldr	r1, [pc, #100]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	600b      	str	r3, [r1, #0]
 8001b9c:	e006      	b.n	8001bac <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b9e:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	4915      	ldr	r1, [pc, #84]	; (8001bfc <HAL_GPIO_Init+0x2f0>)
 8001ba8:	4013      	ands	r3, r2
 8001baa:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bae:	3301      	adds	r3, #1
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	fa22 f303 	lsr.w	r3, r2, r3
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f47f aeaf 	bne.w	8001920 <HAL_GPIO_Init+0x14>
  }
}
 8001bc2:	bf00      	nop
 8001bc4:	bf00      	nop
 8001bc6:	372c      	adds	r7, #44	; 0x2c
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc80      	pop	{r7}
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	10320000 	.word	0x10320000
 8001bd4:	10310000 	.word	0x10310000
 8001bd8:	10220000 	.word	0x10220000
 8001bdc:	10210000 	.word	0x10210000
 8001be0:	10120000 	.word	0x10120000
 8001be4:	10110000 	.word	0x10110000
 8001be8:	40021000 	.word	0x40021000
 8001bec:	40010000 	.word	0x40010000
 8001bf0:	40010800 	.word	0x40010800
 8001bf4:	40010c00 	.word	0x40010c00
 8001bf8:	40011000 	.word	0x40011000
 8001bfc:	40010400 	.word	0x40010400

08001c00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	460b      	mov	r3, r1
 8001c0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689a      	ldr	r2, [r3, #8]
 8001c10:	887b      	ldrh	r3, [r7, #2]
 8001c12:	4013      	ands	r3, r2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d002      	beq.n	8001c1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	73fb      	strb	r3, [r7, #15]
 8001c1c:	e001      	b.n	8001c22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3714      	adds	r7, #20
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr

08001c2e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b083      	sub	sp, #12
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
 8001c36:	460b      	mov	r3, r1
 8001c38:	807b      	strh	r3, [r7, #2]
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c3e:	787b      	ldrb	r3, [r7, #1]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d003      	beq.n	8001c4c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c44:	887a      	ldrh	r2, [r7, #2]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c4a:	e003      	b.n	8001c54 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c4c:	887b      	ldrh	r3, [r7, #2]
 8001c4e:	041a      	lsls	r2, r3, #16
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	611a      	str	r2, [r3, #16]
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bc80      	pop	{r7}
 8001c5c:	4770      	bx	lr

08001c5e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b085      	sub	sp, #20
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
 8001c66:	460b      	mov	r3, r1
 8001c68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c70:	887a      	ldrh	r2, [r7, #2]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	4013      	ands	r3, r2
 8001c76:	041a      	lsls	r2, r3, #16
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	43d9      	mvns	r1, r3
 8001c7c:	887b      	ldrh	r3, [r7, #2]
 8001c7e:	400b      	ands	r3, r1
 8001c80:	431a      	orrs	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	611a      	str	r2, [r3, #16]
}
 8001c86:	bf00      	nop
 8001c88:	3714      	adds	r7, #20
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d101      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e26c      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f000 8087 	beq.w	8001dbe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cb0:	4b92      	ldr	r3, [pc, #584]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 030c 	and.w	r3, r3, #12
 8001cb8:	2b04      	cmp	r3, #4
 8001cba:	d00c      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cbc:	4b8f      	ldr	r3, [pc, #572]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f003 030c 	and.w	r3, r3, #12
 8001cc4:	2b08      	cmp	r3, #8
 8001cc6:	d112      	bne.n	8001cee <HAL_RCC_OscConfig+0x5e>
 8001cc8:	4b8c      	ldr	r3, [pc, #560]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cd4:	d10b      	bne.n	8001cee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cd6:	4b89      	ldr	r3, [pc, #548]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d06c      	beq.n	8001dbc <HAL_RCC_OscConfig+0x12c>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d168      	bne.n	8001dbc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e246      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf6:	d106      	bne.n	8001d06 <HAL_RCC_OscConfig+0x76>
 8001cf8:	4b80      	ldr	r3, [pc, #512]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a7f      	ldr	r2, [pc, #508]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	e02e      	b.n	8001d64 <HAL_RCC_OscConfig+0xd4>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d10c      	bne.n	8001d28 <HAL_RCC_OscConfig+0x98>
 8001d0e:	4b7b      	ldr	r3, [pc, #492]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a7a      	ldr	r2, [pc, #488]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	4b78      	ldr	r3, [pc, #480]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a77      	ldr	r2, [pc, #476]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	e01d      	b.n	8001d64 <HAL_RCC_OscConfig+0xd4>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d30:	d10c      	bne.n	8001d4c <HAL_RCC_OscConfig+0xbc>
 8001d32:	4b72      	ldr	r3, [pc, #456]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a71      	ldr	r2, [pc, #452]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d3c:	6013      	str	r3, [r2, #0]
 8001d3e:	4b6f      	ldr	r3, [pc, #444]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a6e      	ldr	r2, [pc, #440]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	e00b      	b.n	8001d64 <HAL_RCC_OscConfig+0xd4>
 8001d4c:	4b6b      	ldr	r3, [pc, #428]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a6a      	ldr	r2, [pc, #424]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d56:	6013      	str	r3, [r2, #0]
 8001d58:	4b68      	ldr	r3, [pc, #416]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a67      	ldr	r2, [pc, #412]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d62:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d013      	beq.n	8001d94 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d6c:	f7ff fcb6 	bl	80016dc <HAL_GetTick>
 8001d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d74:	f7ff fcb2 	bl	80016dc <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b64      	cmp	r3, #100	; 0x64
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e1fa      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d86:	4b5d      	ldr	r3, [pc, #372]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCC_OscConfig+0xe4>
 8001d92:	e014      	b.n	8001dbe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d94:	f7ff fca2 	bl	80016dc <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d9c:	f7ff fc9e 	bl	80016dc <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b64      	cmp	r3, #100	; 0x64
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e1e6      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dae:	4b53      	ldr	r3, [pc, #332]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f0      	bne.n	8001d9c <HAL_RCC_OscConfig+0x10c>
 8001dba:	e000      	b.n	8001dbe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d063      	beq.n	8001e92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dca:	4b4c      	ldr	r3, [pc, #304]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f003 030c 	and.w	r3, r3, #12
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00b      	beq.n	8001dee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001dd6:	4b49      	ldr	r3, [pc, #292]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f003 030c 	and.w	r3, r3, #12
 8001dde:	2b08      	cmp	r3, #8
 8001de0:	d11c      	bne.n	8001e1c <HAL_RCC_OscConfig+0x18c>
 8001de2:	4b46      	ldr	r3, [pc, #280]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d116      	bne.n	8001e1c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dee:	4b43      	ldr	r3, [pc, #268]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d005      	beq.n	8001e06 <HAL_RCC_OscConfig+0x176>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d001      	beq.n	8001e06 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e1ba      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e06:	4b3d      	ldr	r3, [pc, #244]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	695b      	ldr	r3, [r3, #20]
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	4939      	ldr	r1, [pc, #228]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e1a:	e03a      	b.n	8001e92 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d020      	beq.n	8001e66 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e24:	4b36      	ldr	r3, [pc, #216]	; (8001f00 <HAL_RCC_OscConfig+0x270>)
 8001e26:	2201      	movs	r2, #1
 8001e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2a:	f7ff fc57 	bl	80016dc <HAL_GetTick>
 8001e2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e30:	e008      	b.n	8001e44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e32:	f7ff fc53 	bl	80016dc <HAL_GetTick>
 8001e36:	4602      	mov	r2, r0
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e19b      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e44:	4b2d      	ldr	r3, [pc, #180]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0302 	and.w	r3, r3, #2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d0f0      	beq.n	8001e32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e50:	4b2a      	ldr	r3, [pc, #168]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	4927      	ldr	r1, [pc, #156]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	600b      	str	r3, [r1, #0]
 8001e64:	e015      	b.n	8001e92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e66:	4b26      	ldr	r3, [pc, #152]	; (8001f00 <HAL_RCC_OscConfig+0x270>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e6c:	f7ff fc36 	bl	80016dc <HAL_GetTick>
 8001e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e72:	e008      	b.n	8001e86 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e74:	f7ff fc32 	bl	80016dc <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e17a      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e86:	4b1d      	ldr	r3, [pc, #116]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1f0      	bne.n	8001e74 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0308 	and.w	r3, r3, #8
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d03a      	beq.n	8001f14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d019      	beq.n	8001eda <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ea6:	4b17      	ldr	r3, [pc, #92]	; (8001f04 <HAL_RCC_OscConfig+0x274>)
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eac:	f7ff fc16 	bl	80016dc <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eb4:	f7ff fc12 	bl	80016dc <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e15a      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	; (8001efc <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0f0      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	f000 faa4 	bl	8002420 <RCC_Delay>
 8001ed8:	e01c      	b.n	8001f14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eda:	4b0a      	ldr	r3, [pc, #40]	; (8001f04 <HAL_RCC_OscConfig+0x274>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ee0:	f7ff fbfc 	bl	80016dc <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ee6:	e00f      	b.n	8001f08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ee8:	f7ff fbf8 	bl	80016dc <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d908      	bls.n	8001f08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e140      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
 8001efa:	bf00      	nop
 8001efc:	40021000 	.word	0x40021000
 8001f00:	42420000 	.word	0x42420000
 8001f04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f08:	4b9e      	ldr	r3, [pc, #632]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1e9      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 80a6 	beq.w	800206e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f22:	2300      	movs	r3, #0
 8001f24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f26:	4b97      	ldr	r3, [pc, #604]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d10d      	bne.n	8001f4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f32:	4b94      	ldr	r3, [pc, #592]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	4a93      	ldr	r2, [pc, #588]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001f38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f3c:	61d3      	str	r3, [r2, #28]
 8001f3e:	4b91      	ldr	r3, [pc, #580]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f46:	60bb      	str	r3, [r7, #8]
 8001f48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4e:	4b8e      	ldr	r3, [pc, #568]	; (8002188 <HAL_RCC_OscConfig+0x4f8>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d118      	bne.n	8001f8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f5a:	4b8b      	ldr	r3, [pc, #556]	; (8002188 <HAL_RCC_OscConfig+0x4f8>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a8a      	ldr	r2, [pc, #552]	; (8002188 <HAL_RCC_OscConfig+0x4f8>)
 8001f60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f66:	f7ff fbb9 	bl	80016dc <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f6e:	f7ff fbb5 	bl	80016dc <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b64      	cmp	r3, #100	; 0x64
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e0fd      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f80:	4b81      	ldr	r3, [pc, #516]	; (8002188 <HAL_RCC_OscConfig+0x4f8>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0f0      	beq.n	8001f6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d106      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x312>
 8001f94:	4b7b      	ldr	r3, [pc, #492]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	4a7a      	ldr	r2, [pc, #488]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	6213      	str	r3, [r2, #32]
 8001fa0:	e02d      	b.n	8001ffe <HAL_RCC_OscConfig+0x36e>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10c      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x334>
 8001faa:	4b76      	ldr	r3, [pc, #472]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fac:	6a1b      	ldr	r3, [r3, #32]
 8001fae:	4a75      	ldr	r2, [pc, #468]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fb0:	f023 0301 	bic.w	r3, r3, #1
 8001fb4:	6213      	str	r3, [r2, #32]
 8001fb6:	4b73      	ldr	r3, [pc, #460]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	4a72      	ldr	r2, [pc, #456]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fbc:	f023 0304 	bic.w	r3, r3, #4
 8001fc0:	6213      	str	r3, [r2, #32]
 8001fc2:	e01c      	b.n	8001ffe <HAL_RCC_OscConfig+0x36e>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	2b05      	cmp	r3, #5
 8001fca:	d10c      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x356>
 8001fcc:	4b6d      	ldr	r3, [pc, #436]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	4a6c      	ldr	r2, [pc, #432]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fd2:	f043 0304 	orr.w	r3, r3, #4
 8001fd6:	6213      	str	r3, [r2, #32]
 8001fd8:	4b6a      	ldr	r3, [pc, #424]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	4a69      	ldr	r2, [pc, #420]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	6213      	str	r3, [r2, #32]
 8001fe4:	e00b      	b.n	8001ffe <HAL_RCC_OscConfig+0x36e>
 8001fe6:	4b67      	ldr	r3, [pc, #412]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	4a66      	ldr	r2, [pc, #408]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001fec:	f023 0301 	bic.w	r3, r3, #1
 8001ff0:	6213      	str	r3, [r2, #32]
 8001ff2:	4b64      	ldr	r3, [pc, #400]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	4a63      	ldr	r2, [pc, #396]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8001ff8:	f023 0304 	bic.w	r3, r3, #4
 8001ffc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d015      	beq.n	8002032 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002006:	f7ff fb69 	bl	80016dc <HAL_GetTick>
 800200a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800200c:	e00a      	b.n	8002024 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800200e:	f7ff fb65 	bl	80016dc <HAL_GetTick>
 8002012:	4602      	mov	r2, r0
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	f241 3288 	movw	r2, #5000	; 0x1388
 800201c:	4293      	cmp	r3, r2
 800201e:	d901      	bls.n	8002024 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e0ab      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002024:	4b57      	ldr	r3, [pc, #348]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	f003 0302 	and.w	r3, r3, #2
 800202c:	2b00      	cmp	r3, #0
 800202e:	d0ee      	beq.n	800200e <HAL_RCC_OscConfig+0x37e>
 8002030:	e014      	b.n	800205c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002032:	f7ff fb53 	bl	80016dc <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002038:	e00a      	b.n	8002050 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800203a:	f7ff fb4f 	bl	80016dc <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	f241 3288 	movw	r2, #5000	; 0x1388
 8002048:	4293      	cmp	r3, r2
 800204a:	d901      	bls.n	8002050 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800204c:	2303      	movs	r3, #3
 800204e:	e095      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002050:	4b4c      	ldr	r3, [pc, #304]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d1ee      	bne.n	800203a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800205c:	7dfb      	ldrb	r3, [r7, #23]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d105      	bne.n	800206e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002062:	4b48      	ldr	r3, [pc, #288]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	4a47      	ldr	r2, [pc, #284]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8002068:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800206c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	2b00      	cmp	r3, #0
 8002074:	f000 8081 	beq.w	800217a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002078:	4b42      	ldr	r3, [pc, #264]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 030c 	and.w	r3, r3, #12
 8002080:	2b08      	cmp	r3, #8
 8002082:	d061      	beq.n	8002148 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	69db      	ldr	r3, [r3, #28]
 8002088:	2b02      	cmp	r3, #2
 800208a:	d146      	bne.n	800211a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800208c:	4b3f      	ldr	r3, [pc, #252]	; (800218c <HAL_RCC_OscConfig+0x4fc>)
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002092:	f7ff fb23 	bl	80016dc <HAL_GetTick>
 8002096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002098:	e008      	b.n	80020ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800209a:	f7ff fb1f 	bl	80016dc <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e067      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020ac:	4b35      	ldr	r3, [pc, #212]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1f0      	bne.n	800209a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020c0:	d108      	bne.n	80020d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020c2:	4b30      	ldr	r3, [pc, #192]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	492d      	ldr	r1, [pc, #180]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020d4:	4b2b      	ldr	r3, [pc, #172]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a19      	ldr	r1, [r3, #32]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e4:	430b      	orrs	r3, r1
 80020e6:	4927      	ldr	r1, [pc, #156]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020ec:	4b27      	ldr	r3, [pc, #156]	; (800218c <HAL_RCC_OscConfig+0x4fc>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f2:	f7ff faf3 	bl	80016dc <HAL_GetTick>
 80020f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020f8:	e008      	b.n	800210c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020fa:	f7ff faef 	bl	80016dc <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	2b02      	cmp	r3, #2
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e037      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800210c:	4b1d      	ldr	r3, [pc, #116]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d0f0      	beq.n	80020fa <HAL_RCC_OscConfig+0x46a>
 8002118:	e02f      	b.n	800217a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800211a:	4b1c      	ldr	r3, [pc, #112]	; (800218c <HAL_RCC_OscConfig+0x4fc>)
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002120:	f7ff fadc 	bl	80016dc <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002128:	f7ff fad8 	bl	80016dc <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e020      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800213a:	4b12      	ldr	r3, [pc, #72]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1f0      	bne.n	8002128 <HAL_RCC_OscConfig+0x498>
 8002146:	e018      	b.n	800217a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d101      	bne.n	8002154 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e013      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002154:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <HAL_RCC_OscConfig+0x4f4>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	429a      	cmp	r2, r3
 8002166:	d106      	bne.n	8002176 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002172:	429a      	cmp	r2, r3
 8002174:	d001      	beq.n	800217a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e000      	b.n	800217c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40021000 	.word	0x40021000
 8002188:	40007000 	.word	0x40007000
 800218c:	42420060 	.word	0x42420060

08002190 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e0d0      	b.n	8002346 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021a4:	4b6a      	ldr	r3, [pc, #424]	; (8002350 <HAL_RCC_ClockConfig+0x1c0>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0307 	and.w	r3, r3, #7
 80021ac:	683a      	ldr	r2, [r7, #0]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d910      	bls.n	80021d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021b2:	4b67      	ldr	r3, [pc, #412]	; (8002350 <HAL_RCC_ClockConfig+0x1c0>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f023 0207 	bic.w	r2, r3, #7
 80021ba:	4965      	ldr	r1, [pc, #404]	; (8002350 <HAL_RCC_ClockConfig+0x1c0>)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	4313      	orrs	r3, r2
 80021c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021c2:	4b63      	ldr	r3, [pc, #396]	; (8002350 <HAL_RCC_ClockConfig+0x1c0>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0307 	and.w	r3, r3, #7
 80021ca:	683a      	ldr	r2, [r7, #0]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d001      	beq.n	80021d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e0b8      	b.n	8002346 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d020      	beq.n	8002222 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d005      	beq.n	80021f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021ec:	4b59      	ldr	r3, [pc, #356]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	4a58      	ldr	r2, [pc, #352]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 80021f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80021f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0308 	and.w	r3, r3, #8
 8002200:	2b00      	cmp	r3, #0
 8002202:	d005      	beq.n	8002210 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002204:	4b53      	ldr	r3, [pc, #332]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	4a52      	ldr	r2, [pc, #328]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800220e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002210:	4b50      	ldr	r3, [pc, #320]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	494d      	ldr	r1, [pc, #308]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 800221e:	4313      	orrs	r3, r2
 8002220:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	2b00      	cmp	r3, #0
 800222c:	d040      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d107      	bne.n	8002246 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002236:	4b47      	ldr	r3, [pc, #284]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d115      	bne.n	800226e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e07f      	b.n	8002346 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	2b02      	cmp	r3, #2
 800224c:	d107      	bne.n	800225e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800224e:	4b41      	ldr	r3, [pc, #260]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d109      	bne.n	800226e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e073      	b.n	8002346 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800225e:	4b3d      	ldr	r3, [pc, #244]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e06b      	b.n	8002346 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800226e:	4b39      	ldr	r3, [pc, #228]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f023 0203 	bic.w	r2, r3, #3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	4936      	ldr	r1, [pc, #216]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 800227c:	4313      	orrs	r3, r2
 800227e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002280:	f7ff fa2c 	bl	80016dc <HAL_GetTick>
 8002284:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002286:	e00a      	b.n	800229e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002288:	f7ff fa28 	bl	80016dc <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	f241 3288 	movw	r2, #5000	; 0x1388
 8002296:	4293      	cmp	r3, r2
 8002298:	d901      	bls.n	800229e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e053      	b.n	8002346 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800229e:	4b2d      	ldr	r3, [pc, #180]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f003 020c 	and.w	r2, r3, #12
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d1eb      	bne.n	8002288 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022b0:	4b27      	ldr	r3, [pc, #156]	; (8002350 <HAL_RCC_ClockConfig+0x1c0>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0307 	and.w	r3, r3, #7
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d210      	bcs.n	80022e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022be:	4b24      	ldr	r3, [pc, #144]	; (8002350 <HAL_RCC_ClockConfig+0x1c0>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f023 0207 	bic.w	r2, r3, #7
 80022c6:	4922      	ldr	r1, [pc, #136]	; (8002350 <HAL_RCC_ClockConfig+0x1c0>)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ce:	4b20      	ldr	r3, [pc, #128]	; (8002350 <HAL_RCC_ClockConfig+0x1c0>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d001      	beq.n	80022e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e032      	b.n	8002346 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0304 	and.w	r3, r3, #4
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d008      	beq.n	80022fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022ec:	4b19      	ldr	r3, [pc, #100]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	4916      	ldr	r1, [pc, #88]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0308 	and.w	r3, r3, #8
 8002306:	2b00      	cmp	r3, #0
 8002308:	d009      	beq.n	800231e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800230a:	4b12      	ldr	r3, [pc, #72]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	00db      	lsls	r3, r3, #3
 8002318:	490e      	ldr	r1, [pc, #56]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 800231a:	4313      	orrs	r3, r2
 800231c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800231e:	f000 f821 	bl	8002364 <HAL_RCC_GetSysClockFreq>
 8002322:	4602      	mov	r2, r0
 8002324:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <HAL_RCC_ClockConfig+0x1c4>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	091b      	lsrs	r3, r3, #4
 800232a:	f003 030f 	and.w	r3, r3, #15
 800232e:	490a      	ldr	r1, [pc, #40]	; (8002358 <HAL_RCC_ClockConfig+0x1c8>)
 8002330:	5ccb      	ldrb	r3, [r1, r3]
 8002332:	fa22 f303 	lsr.w	r3, r2, r3
 8002336:	4a09      	ldr	r2, [pc, #36]	; (800235c <HAL_RCC_ClockConfig+0x1cc>)
 8002338:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800233a:	4b09      	ldr	r3, [pc, #36]	; (8002360 <HAL_RCC_ClockConfig+0x1d0>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff f98a 	bl	8001658 <HAL_InitTick>

  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40022000 	.word	0x40022000
 8002354:	40021000 	.word	0x40021000
 8002358:	08002c84 	.word	0x08002c84
 800235c:	20000018 	.word	0x20000018
 8002360:	2000001c 	.word	0x2000001c

08002364 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002364:	b480      	push	{r7}
 8002366:	b087      	sub	sp, #28
 8002368:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800236a:	2300      	movs	r3, #0
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	2300      	movs	r3, #0
 8002370:	60bb      	str	r3, [r7, #8]
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800237e:	4b1e      	ldr	r3, [pc, #120]	; (80023f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f003 030c 	and.w	r3, r3, #12
 800238a:	2b04      	cmp	r3, #4
 800238c:	d002      	beq.n	8002394 <HAL_RCC_GetSysClockFreq+0x30>
 800238e:	2b08      	cmp	r3, #8
 8002390:	d003      	beq.n	800239a <HAL_RCC_GetSysClockFreq+0x36>
 8002392:	e027      	b.n	80023e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002394:	4b19      	ldr	r3, [pc, #100]	; (80023fc <HAL_RCC_GetSysClockFreq+0x98>)
 8002396:	613b      	str	r3, [r7, #16]
      break;
 8002398:	e027      	b.n	80023ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	0c9b      	lsrs	r3, r3, #18
 800239e:	f003 030f 	and.w	r3, r3, #15
 80023a2:	4a17      	ldr	r2, [pc, #92]	; (8002400 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023a4:	5cd3      	ldrb	r3, [r2, r3]
 80023a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d010      	beq.n	80023d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023b2:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	0c5b      	lsrs	r3, r3, #17
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	4a11      	ldr	r2, [pc, #68]	; (8002404 <HAL_RCC_GetSysClockFreq+0xa0>)
 80023be:	5cd3      	ldrb	r3, [r2, r3]
 80023c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a0d      	ldr	r2, [pc, #52]	; (80023fc <HAL_RCC_GetSysClockFreq+0x98>)
 80023c6:	fb02 f203 	mul.w	r2, r2, r3
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d0:	617b      	str	r3, [r7, #20]
 80023d2:	e004      	b.n	80023de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a0c      	ldr	r2, [pc, #48]	; (8002408 <HAL_RCC_GetSysClockFreq+0xa4>)
 80023d8:	fb02 f303 	mul.w	r3, r2, r3
 80023dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	613b      	str	r3, [r7, #16]
      break;
 80023e2:	e002      	b.n	80023ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023e4:	4b05      	ldr	r3, [pc, #20]	; (80023fc <HAL_RCC_GetSysClockFreq+0x98>)
 80023e6:	613b      	str	r3, [r7, #16]
      break;
 80023e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023ea:	693b      	ldr	r3, [r7, #16]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	371c      	adds	r7, #28
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40021000 	.word	0x40021000
 80023fc:	007a1200 	.word	0x007a1200
 8002400:	08002c94 	.word	0x08002c94
 8002404:	08002ca4 	.word	0x08002ca4
 8002408:	003d0900 	.word	0x003d0900

0800240c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002410:	4b02      	ldr	r3, [pc, #8]	; (800241c <HAL_RCC_GetHCLKFreq+0x10>)
 8002412:	681b      	ldr	r3, [r3, #0]
}
 8002414:	4618      	mov	r0, r3
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr
 800241c:	20000018 	.word	0x20000018

08002420 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002428:	4b0a      	ldr	r3, [pc, #40]	; (8002454 <RCC_Delay+0x34>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a0a      	ldr	r2, [pc, #40]	; (8002458 <RCC_Delay+0x38>)
 800242e:	fba2 2303 	umull	r2, r3, r2, r3
 8002432:	0a5b      	lsrs	r3, r3, #9
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	fb02 f303 	mul.w	r3, r2, r3
 800243a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800243c:	bf00      	nop
  }
  while (Delay --);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	1e5a      	subs	r2, r3, #1
 8002442:	60fa      	str	r2, [r7, #12]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1f9      	bne.n	800243c <RCC_Delay+0x1c>
}
 8002448:	bf00      	nop
 800244a:	bf00      	nop
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	20000018 	.word	0x20000018
 8002458:	10624dd3 	.word	0x10624dd3

0800245c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e041      	b.n	80024f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d106      	bne.n	8002488 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7fe fc0e 	bl	8000ca4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2202      	movs	r2, #2
 800248c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	3304      	adds	r3, #4
 8002498:	4619      	mov	r1, r3
 800249a:	4610      	mov	r0, r2
 800249c:	f000 fa56 	bl	800294c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800250a:	b2db      	uxtb	r3, r3
 800250c:	2b01      	cmp	r3, #1
 800250e:	d001      	beq.n	8002514 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e035      	b.n	8002580 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2202      	movs	r2, #2
 8002518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68da      	ldr	r2, [r3, #12]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f042 0201 	orr.w	r2, r2, #1
 800252a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a16      	ldr	r2, [pc, #88]	; (800258c <HAL_TIM_Base_Start_IT+0x90>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d009      	beq.n	800254a <HAL_TIM_Base_Start_IT+0x4e>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800253e:	d004      	beq.n	800254a <HAL_TIM_Base_Start_IT+0x4e>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a12      	ldr	r2, [pc, #72]	; (8002590 <HAL_TIM_Base_Start_IT+0x94>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d111      	bne.n	800256e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f003 0307 	and.w	r3, r3, #7
 8002554:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2b06      	cmp	r3, #6
 800255a:	d010      	beq.n	800257e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 0201 	orr.w	r2, r2, #1
 800256a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800256c:	e007      	b.n	800257e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f042 0201 	orr.w	r2, r2, #1
 800257c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	bc80      	pop	{r7}
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40000400 	.word	0x40000400

08002594 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d020      	beq.n	80025f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d01b      	beq.n	80025f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f06f 0202 	mvn.w	r2, #2
 80025c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2201      	movs	r2, #1
 80025ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	f003 0303 	and.w	r3, r3, #3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 f998 	bl	8002914 <HAL_TIM_IC_CaptureCallback>
 80025e4:	e005      	b.n	80025f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 f98b 	bl	8002902 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f000 f99a 	bl	8002926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f003 0304 	and.w	r3, r3, #4
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d020      	beq.n	8002644 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f003 0304 	and.w	r3, r3, #4
 8002608:	2b00      	cmp	r3, #0
 800260a:	d01b      	beq.n	8002644 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f06f 0204 	mvn.w	r2, #4
 8002614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2202      	movs	r2, #2
 800261a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002626:	2b00      	cmp	r3, #0
 8002628:	d003      	beq.n	8002632 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 f972 	bl	8002914 <HAL_TIM_IC_CaptureCallback>
 8002630:	e005      	b.n	800263e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f000 f965 	bl	8002902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 f974 	bl	8002926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	f003 0308 	and.w	r3, r3, #8
 800264a:	2b00      	cmp	r3, #0
 800264c:	d020      	beq.n	8002690 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f003 0308 	and.w	r3, r3, #8
 8002654:	2b00      	cmp	r3, #0
 8002656:	d01b      	beq.n	8002690 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f06f 0208 	mvn.w	r2, #8
 8002660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2204      	movs	r2, #4
 8002666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	f003 0303 	and.w	r3, r3, #3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d003      	beq.n	800267e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 f94c 	bl	8002914 <HAL_TIM_IC_CaptureCallback>
 800267c:	e005      	b.n	800268a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f93f 	bl	8002902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f000 f94e 	bl	8002926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	f003 0310 	and.w	r3, r3, #16
 8002696:	2b00      	cmp	r3, #0
 8002698:	d020      	beq.n	80026dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f003 0310 	and.w	r3, r3, #16
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d01b      	beq.n	80026dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f06f 0210 	mvn.w	r2, #16
 80026ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2208      	movs	r2, #8
 80026b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d003      	beq.n	80026ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f000 f926 	bl	8002914 <HAL_TIM_IC_CaptureCallback>
 80026c8:	e005      	b.n	80026d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f919 	bl	8002902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f000 f928 	bl	8002926 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00c      	beq.n	8002700 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d007      	beq.n	8002700 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f06f 0201 	mvn.w	r2, #1
 80026f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f7fe fa14 	bl	8000b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00c      	beq.n	8002724 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002710:	2b00      	cmp	r3, #0
 8002712:	d007      	beq.n	8002724 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800271c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 fa6f 	bl	8002c02 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00c      	beq.n	8002748 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002734:	2b00      	cmp	r3, #0
 8002736:	d007      	beq.n	8002748 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 f8f8 	bl	8002938 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	f003 0320 	and.w	r3, r3, #32
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00c      	beq.n	800276c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f003 0320 	and.w	r3, r3, #32
 8002758:	2b00      	cmp	r3, #0
 800275a:	d007      	beq.n	800276c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f06f 0220 	mvn.w	r2, #32
 8002764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 fa42 	bl	8002bf0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800276c:	bf00      	nop
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002788:	2b01      	cmp	r3, #1
 800278a:	d101      	bne.n	8002790 <HAL_TIM_ConfigClockSource+0x1c>
 800278c:	2302      	movs	r3, #2
 800278e:	e0b4      	b.n	80028fa <HAL_TIM_ConfigClockSource+0x186>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2202      	movs	r2, #2
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80027ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68ba      	ldr	r2, [r7, #8]
 80027be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027c8:	d03e      	beq.n	8002848 <HAL_TIM_ConfigClockSource+0xd4>
 80027ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027ce:	f200 8087 	bhi.w	80028e0 <HAL_TIM_ConfigClockSource+0x16c>
 80027d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027d6:	f000 8086 	beq.w	80028e6 <HAL_TIM_ConfigClockSource+0x172>
 80027da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027de:	d87f      	bhi.n	80028e0 <HAL_TIM_ConfigClockSource+0x16c>
 80027e0:	2b70      	cmp	r3, #112	; 0x70
 80027e2:	d01a      	beq.n	800281a <HAL_TIM_ConfigClockSource+0xa6>
 80027e4:	2b70      	cmp	r3, #112	; 0x70
 80027e6:	d87b      	bhi.n	80028e0 <HAL_TIM_ConfigClockSource+0x16c>
 80027e8:	2b60      	cmp	r3, #96	; 0x60
 80027ea:	d050      	beq.n	800288e <HAL_TIM_ConfigClockSource+0x11a>
 80027ec:	2b60      	cmp	r3, #96	; 0x60
 80027ee:	d877      	bhi.n	80028e0 <HAL_TIM_ConfigClockSource+0x16c>
 80027f0:	2b50      	cmp	r3, #80	; 0x50
 80027f2:	d03c      	beq.n	800286e <HAL_TIM_ConfigClockSource+0xfa>
 80027f4:	2b50      	cmp	r3, #80	; 0x50
 80027f6:	d873      	bhi.n	80028e0 <HAL_TIM_ConfigClockSource+0x16c>
 80027f8:	2b40      	cmp	r3, #64	; 0x40
 80027fa:	d058      	beq.n	80028ae <HAL_TIM_ConfigClockSource+0x13a>
 80027fc:	2b40      	cmp	r3, #64	; 0x40
 80027fe:	d86f      	bhi.n	80028e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002800:	2b30      	cmp	r3, #48	; 0x30
 8002802:	d064      	beq.n	80028ce <HAL_TIM_ConfigClockSource+0x15a>
 8002804:	2b30      	cmp	r3, #48	; 0x30
 8002806:	d86b      	bhi.n	80028e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002808:	2b20      	cmp	r3, #32
 800280a:	d060      	beq.n	80028ce <HAL_TIM_ConfigClockSource+0x15a>
 800280c:	2b20      	cmp	r3, #32
 800280e:	d867      	bhi.n	80028e0 <HAL_TIM_ConfigClockSource+0x16c>
 8002810:	2b00      	cmp	r3, #0
 8002812:	d05c      	beq.n	80028ce <HAL_TIM_ConfigClockSource+0x15a>
 8002814:	2b10      	cmp	r3, #16
 8002816:	d05a      	beq.n	80028ce <HAL_TIM_ConfigClockSource+0x15a>
 8002818:	e062      	b.n	80028e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6818      	ldr	r0, [r3, #0]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	6899      	ldr	r1, [r3, #8]
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f000 f96a 	bl	8002b02 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800283c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68ba      	ldr	r2, [r7, #8]
 8002844:	609a      	str	r2, [r3, #8]
      break;
 8002846:	e04f      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6818      	ldr	r0, [r3, #0]
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	6899      	ldr	r1, [r3, #8]
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685a      	ldr	r2, [r3, #4]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	f000 f953 	bl	8002b02 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800286a:	609a      	str	r2, [r3, #8]
      break;
 800286c:	e03c      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6818      	ldr	r0, [r3, #0]
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	6859      	ldr	r1, [r3, #4]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	461a      	mov	r2, r3
 800287c:	f000 f8ca 	bl	8002a14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2150      	movs	r1, #80	; 0x50
 8002886:	4618      	mov	r0, r3
 8002888:	f000 f921 	bl	8002ace <TIM_ITRx_SetConfig>
      break;
 800288c:	e02c      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6818      	ldr	r0, [r3, #0]
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	6859      	ldr	r1, [r3, #4]
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	461a      	mov	r2, r3
 800289c:	f000 f8e8 	bl	8002a70 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2160      	movs	r1, #96	; 0x60
 80028a6:	4618      	mov	r0, r3
 80028a8:	f000 f911 	bl	8002ace <TIM_ITRx_SetConfig>
      break;
 80028ac:	e01c      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6818      	ldr	r0, [r3, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	6859      	ldr	r1, [r3, #4]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	461a      	mov	r2, r3
 80028bc:	f000 f8aa 	bl	8002a14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2140      	movs	r1, #64	; 0x40
 80028c6:	4618      	mov	r0, r3
 80028c8:	f000 f901 	bl	8002ace <TIM_ITRx_SetConfig>
      break;
 80028cc:	e00c      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4619      	mov	r1, r3
 80028d8:	4610      	mov	r0, r2
 80028da:	f000 f8f8 	bl	8002ace <TIM_ITRx_SetConfig>
      break;
 80028de:	e003      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	73fb      	strb	r3, [r7, #15]
      break;
 80028e4:	e000      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80028e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80028f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002902:	b480      	push	{r7}
 8002904:	b083      	sub	sp, #12
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800290a:	bf00      	nop
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	bc80      	pop	{r7}
 8002912:	4770      	bx	lr

08002914 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	bc80      	pop	{r7}
 8002924:	4770      	bx	lr

08002926 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800292e:	bf00      	nop
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr

08002938 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	bc80      	pop	{r7}
 8002948:	4770      	bx	lr
	...

0800294c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a2b      	ldr	r2, [pc, #172]	; (8002a0c <TIM_Base_SetConfig+0xc0>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d007      	beq.n	8002974 <TIM_Base_SetConfig+0x28>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800296a:	d003      	beq.n	8002974 <TIM_Base_SetConfig+0x28>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a28      	ldr	r2, [pc, #160]	; (8002a10 <TIM_Base_SetConfig+0xc4>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d108      	bne.n	8002986 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800297a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	4313      	orrs	r3, r2
 8002984:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a20      	ldr	r2, [pc, #128]	; (8002a0c <TIM_Base_SetConfig+0xc0>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d007      	beq.n	800299e <TIM_Base_SetConfig+0x52>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002994:	d003      	beq.n	800299e <TIM_Base_SetConfig+0x52>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a1d      	ldr	r2, [pc, #116]	; (8002a10 <TIM_Base_SetConfig+0xc4>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d108      	bne.n	80029b0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a0d      	ldr	r2, [pc, #52]	; (8002a0c <TIM_Base_SetConfig+0xc0>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d103      	bne.n	80029e4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	691a      	ldr	r2, [r3, #16]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d005      	beq.n	8002a02 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	f023 0201 	bic.w	r2, r3, #1
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	611a      	str	r2, [r3, #16]
  }
}
 8002a02:	bf00      	nop
 8002a04:	3714      	adds	r7, #20
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr
 8002a0c:	40012c00 	.word	0x40012c00
 8002a10:	40000400 	.word	0x40000400

08002a14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b087      	sub	sp, #28
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6a1b      	ldr	r3, [r3, #32]
 8002a24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	f023 0201 	bic.w	r2, r3, #1
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	f023 030a 	bic.w	r3, r3, #10
 8002a50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a52:	697a      	ldr	r2, [r7, #20]
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	621a      	str	r2, [r3, #32]
}
 8002a66:	bf00      	nop
 8002a68:	371c      	adds	r7, #28
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr

08002a70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b087      	sub	sp, #28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	f023 0210 	bic.w	r2, r3, #16
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	031b      	lsls	r3, r3, #12
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002aac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	011b      	lsls	r3, r3, #4
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	697a      	ldr	r2, [r7, #20]
 8002ac2:	621a      	str	r2, [r3, #32]
}
 8002ac4:	bf00      	nop
 8002ac6:	371c      	adds	r7, #28
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr

08002ace <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	b085      	sub	sp, #20
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
 8002ad6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ae4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	f043 0307 	orr.w	r3, r3, #7
 8002af0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	68fa      	ldr	r2, [r7, #12]
 8002af6:	609a      	str	r2, [r3, #8]
}
 8002af8:	bf00      	nop
 8002afa:	3714      	adds	r7, #20
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bc80      	pop	{r7}
 8002b00:	4770      	bx	lr

08002b02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b087      	sub	sp, #28
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	60f8      	str	r0, [r7, #12]
 8002b0a:	60b9      	str	r1, [r7, #8]
 8002b0c:	607a      	str	r2, [r7, #4]
 8002b0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	021a      	lsls	r2, r3, #8
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	431a      	orrs	r2, r3
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	697a      	ldr	r2, [r7, #20]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	609a      	str	r2, [r3, #8]
}
 8002b36:	bf00      	nop
 8002b38:	371c      	adds	r7, #28
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d101      	bne.n	8002b58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b54:	2302      	movs	r3, #2
 8002b56:	e041      	b.n	8002bdc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2202      	movs	r2, #2
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a14      	ldr	r2, [pc, #80]	; (8002be8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d009      	beq.n	8002bb0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba4:	d004      	beq.n	8002bb0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a10      	ldr	r2, [pc, #64]	; (8002bec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d10c      	bne.n	8002bca <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bb6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bc80      	pop	{r7}
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	40012c00 	.word	0x40012c00
 8002bec:	40000400 	.word	0x40000400

08002bf0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr

08002c02 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr

08002c14 <__libc_init_array>:
 8002c14:	b570      	push	{r4, r5, r6, lr}
 8002c16:	2600      	movs	r6, #0
 8002c18:	4d0c      	ldr	r5, [pc, #48]	; (8002c4c <__libc_init_array+0x38>)
 8002c1a:	4c0d      	ldr	r4, [pc, #52]	; (8002c50 <__libc_init_array+0x3c>)
 8002c1c:	1b64      	subs	r4, r4, r5
 8002c1e:	10a4      	asrs	r4, r4, #2
 8002c20:	42a6      	cmp	r6, r4
 8002c22:	d109      	bne.n	8002c38 <__libc_init_array+0x24>
 8002c24:	f000 f822 	bl	8002c6c <_init>
 8002c28:	2600      	movs	r6, #0
 8002c2a:	4d0a      	ldr	r5, [pc, #40]	; (8002c54 <__libc_init_array+0x40>)
 8002c2c:	4c0a      	ldr	r4, [pc, #40]	; (8002c58 <__libc_init_array+0x44>)
 8002c2e:	1b64      	subs	r4, r4, r5
 8002c30:	10a4      	asrs	r4, r4, #2
 8002c32:	42a6      	cmp	r6, r4
 8002c34:	d105      	bne.n	8002c42 <__libc_init_array+0x2e>
 8002c36:	bd70      	pop	{r4, r5, r6, pc}
 8002c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c3c:	4798      	blx	r3
 8002c3e:	3601      	adds	r6, #1
 8002c40:	e7ee      	b.n	8002c20 <__libc_init_array+0xc>
 8002c42:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c46:	4798      	blx	r3
 8002c48:	3601      	adds	r6, #1
 8002c4a:	e7f2      	b.n	8002c32 <__libc_init_array+0x1e>
 8002c4c:	08002ca8 	.word	0x08002ca8
 8002c50:	08002ca8 	.word	0x08002ca8
 8002c54:	08002ca8 	.word	0x08002ca8
 8002c58:	08002cac 	.word	0x08002cac

08002c5c <memset>:
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	4402      	add	r2, r0
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d100      	bne.n	8002c66 <memset+0xa>
 8002c64:	4770      	bx	lr
 8002c66:	f803 1b01 	strb.w	r1, [r3], #1
 8002c6a:	e7f9      	b.n	8002c60 <memset+0x4>

08002c6c <_init>:
 8002c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c6e:	bf00      	nop
 8002c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c72:	bc08      	pop	{r3}
 8002c74:	469e      	mov	lr, r3
 8002c76:	4770      	bx	lr

08002c78 <_fini>:
 8002c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c7a:	bf00      	nop
 8002c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c7e:	bc08      	pop	{r3}
 8002c80:	469e      	mov	lr, r3
 8002c82:	4770      	bx	lr
