<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/13.1/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>main_top.rpt</ascFile><devFile>C:/Xilinx/13.1/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>main_top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 2- 4-2021" design="main_top" device="XC9572XL" eqnType="1" pkg="VQ64" speed="-5" status="1" statusStr="Successful" swVersion="O.40d" time="  5:49PM" version="1.0"/><inputs id="A20_SPECSIG" userloc="P51"/><inputs id="A19_SPECSIG" userloc="P56"/><inputs id="A18_SPECSIG" userloc="P57"/><inputs id="A17_SPECSIG" userloc="P48"/><inputs id="A16_SPECSIG" userloc="P47"/><inputs id="A15_SPECSIG" userloc="P46"/><inputs id="A14_SPECSIG" userloc="P45"/><inputs id="A13_SPECSIG" userloc="P44"/><inputs id="A12_SPECSIG" userloc="P43"/><inputs id="A11_SPECSIG" userloc="P42"/><inputs id="A10_SPECSIG" userloc="P40"/><inputs id="PUNT_IN" userloc="P9"/><inputs id="A2_SPECSIG" userloc="P31"/><inputs id="A23_SPECSIG" userloc="P49"/><inputs id="A21_SPECSIG" userloc="P52"/><inputs id="A1_SPECSIG" userloc="P25"/><inputs id="DS20" userloc="P4"/><inputs id="A8_SPECSIG" userloc="P38"/><inputs id="A7_SPECSIG" userloc="P36"/><inputs id="A6_SPECSIG" userloc="P35"/><inputs id="A5_SPECSIG" userloc="P34"/><inputs id="A4_SPECSIG" userloc="P33"/><inputs id="A3_SPECSIG" userloc="P32"/><inputs id="A9_SPECSIG" userloc="P39"/><inputs id="A22_SPECSIG" userloc="P50"/><inputs id="INTSIG7" userloc="P10"/><inputs id="INTSIG6" userloc="P11"/><inputs id="A0_SPECSIG" userloc="P27"/><global_inputs id="CLKCPU_A" pinnum="GCK1" use="GCK1" userloc="P15"/><pin id="FB1_MC2_PIN8" pinnum="8" signal="PUNT_OUT" use="O"/><pin id="FB1_MC3_PIN12" pinnum="12"/><pin id="FB1_MC4_PIN13" pinnum="13"/><pin id="FB1_MC5_PIN9" pinnum="9" signal="PUNT_IN" use="I"/><pin id="FB1_MC6_PIN10" pinnum="10" signal="INTSIG7" use="I"/><pin id="FB1_MC8_PIN11" pinnum="11" signal="INTSIG6" use="I"/><pin id="FB1_MC9_PIN15" pinnum="15" signal="CLKCPU_A" use="GCK"/><pin id="FB1_MC10_PIN18" pinnum="18" signal="INTSIG8" use="O"/><pin id="FB1_MC11_PIN16" pinnum="16"/><pin id="FB1_MC12_PIN23" pinnum="23" signal="INTSIG2" use="O"/><pin id="FB1_MC14_PIN17" pinnum="17" signal="actual_acknowledge" use="b_SPECSIG"/><pin id="FB1_MC15_PIN19" pinnum="19" signal="SPI_MISO" use="O"/><pin id="FB1_MC17_PIN20" pinnum="20" signal="INTSIG1" use="O"/><pin id="FB2_MC2_PIN60" pinnum="60"/><pin id="FB2_MC3_PIN58" pinnum="58"/><pin id="FB2_MC4_PIN59" pinnum="59"/><pin id="FB2_MC5_PIN61" pinnum="61"/><pin id="FB2_MC6_PIN62" pinnum="62"/><pin id="FB2_MC8_PIN63" pinnum="63"/><pin id="FB2_MC9_PIN64" pinnum="64"/><pin id="FB2_MC10_PIN1" pinnum="1"/><pin id="FB2_MC11_PIN2" pinnum="2"/><pin id="FB2_MC12_PIN4" pinnum="4" signal="DS20" use="I"/><pin id="FB2_MC14_PIN5" pinnum="5" signal="ack0_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC15_PIN6" pinnum="6" signal="DSACK1_SPECSIG" use="O"/><pin id="FB2_MC17_PIN7" pinnum="7" signal="DSACK0_SPECSIG" use="O"/><pin id="FB3_MC2_PIN22" pinnum="22"/><pin id="FB3_MC3_PIN31" pinnum="31" signal="A2_SPECSIG" use="I"/><pin id="FB3_MC4_PIN32" pinnum="32" signal="A3_SPECSIG" use="I"/><pin id="FB3_MC5_PIN24" pinnum="24" signal="INTSIG3" use="O"/><pin id="FB3_MC6_PIN34" pinnum="34" signal="A5_SPECSIG" use="I"/><pin id="FB3_MC8_PIN25" pinnum="25" signal="A1_SPECSIG" use="I"/><pin id="FB3_MC9_PIN27" pinnum="27" signal="A0_SPECSIG" use="I"/><pin id="FB3_MC10_PIN39" pinnum="39" signal="A9_SPECSIG" use="I"/><pin id="FB3_MC11_PIN33" pinnum="33" signal="A4_SPECSIG" use="I"/><pin id="FB3_MC12_PIN40" pinnum="40" signal="A10_SPECSIG" use="I"/><pin id="FB3_MC14_PIN35" pinnum="35" signal="A6_SPECSIG" use="I"/><pin id="FB3_MC15_PIN36" pinnum="36" signal="A7_SPECSIG" use="I"/><pin id="FB3_MC16_PIN42" pinnum="42" signal="A11_SPECSIG" use="I"/><pin id="FB3_MC17_PIN38" pinnum="38" signal="A8_SPECSIG" use="I"/><pin id="FB4_MC2_PIN43" pinnum="43" signal="A12_SPECSIG" use="I"/><pin id="FB4_MC3_PIN46" pinnum="46" signal="A15_SPECSIG" use="I"/><pin id="FB4_MC4_PIN47" pinnum="47" signal="A16_SPECSIG" use="I"/><pin id="FB4_MC5_PIN44" pinnum="44" signal="A13_SPECSIG" use="I"/><pin id="FB4_MC6_PIN49" pinnum="49" signal="A23_SPECSIG" use="I"/><pin id="FB4_MC8_PIN45" pinnum="45" signal="A14_SPECSIG" use="I"/><pin id="FB4_MC10_PIN51" pinnum="51" signal="A20_SPECSIG" use="I"/><pin id="FB4_MC11_PIN48" pinnum="48" signal="A17_SPECSIG" use="I"/><pin id="FB4_MC12_PIN52" pinnum="52" signal="A21_SPECSIG" use="I"/><pin id="FB4_MC14_PIN50" pinnum="50" signal="A22_SPECSIG" use="I"/><pin id="FB4_MC15_PIN56" pinnum="56" signal="A19_SPECSIG" use="I"/><pin id="FB4_MC17_PIN57" pinnum="57" signal="A18_SPECSIG" use="I"/><fblock id="FB1" inputUse="26" pinUse="8"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN8" sigUse="1" signal="PUNT_OUT"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN12"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN13"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN9"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN10"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN11"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN15"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN18" sigUse="3" signal="INTSIG8"><pterms pt1="FB1_10_1" pt2="FB1_10_2"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN16"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23" sigUse="2" signal="INTSIG2"><pterms pt1="FB1_12_1"/></macrocell><macrocell id="FB1_MC13" sigUse="8" signal="punt_ok"><pterms pt1="FB1_13_1"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN17" sigUse="2" signal="actual_acknowledge"><pterms pt1="FB1_14_1"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN19" sigUse="18" signal="SPI_MISO"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16" sigUse="1" signal="ack1_SPECSIG"><pterms pt1="FB1_16_1"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN20" sigUse="18" signal="INTSIG1"><pterms pt1="FB1_17_1"/></macrocell><macrocell id="FB1_MC18" sigUse="8" signal="N0N0_TRST_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="OpTxFX_DC29_SPECSIG"/><fbinput id="FB1_I2" signal="A10_SPECSIG"/><fbinput id="FB1_I3" signal="A11_SPECSIG"/><fbinput id="FB1_I4" signal="A12_SPECSIG"/><fbinput id="FB1_I5" signal="A13_SPECSIG"/><fbinput id="FB1_I6" signal="A14_SPECSIG"/><fbinput id="FB1_I7" signal="A15_SPECSIG"/><fbinput id="FB1_I8" signal="A16_SPECSIG"/><fbinput id="FB1_I9" signal="A17_SPECSIG"/><fbinput id="FB1_I10" signal="A18_SPECSIG"/><fbinput id="FB1_I11" signal="A19_SPECSIG"/><fbinput id="FB1_I12" signal="A20_SPECSIG"/><fbinput id="FB1_I13" signal="A21_SPECSIG"/><fbinput id="FB1_I14" signal="A22_SPECSIG"/><fbinput id="FB1_I15" signal="A23_SPECSIG"/><fbinput id="FB1_I16" signal="A8_SPECSIG"/><fbinput id="FB1_I17" signal="A9_SPECSIG"/><fbinput id="FB1_I18" signal="DS20"/><fbinput id="FB1_I19" signal="INTSIG6"/><fbinput id="FB1_I20" signal="N0N0_TRST_SPECSIG"/><fbinput id="FB1_I21" signal="PUNT_IN"/><fbinput id="FB1_I22" signal="ack0_SPECSIG"/><fbinput id="FB1_I23" signal="ack1_SPECSIG"/><fbinput id="FB1_I24" signal="button_int"/><fbinput id="FB1_I25" signal="da_int"/><fbinput id="FB1_I26" signal="joy_int"/><pterm id="FB1_2_1"><signal id="N0N0_TRST_SPECSIG"/></pterm><pterm id="FB1_10_1"><signal id="da_int"/></pterm><pterm id="FB1_10_2"><signal id="INTSIG6"/><signal id="joy_int"/></pterm><pterm id="FB1_12_1"><signal id="INTSIG6"/><signal id="button_int"/></pterm><pterm id="FB1_13_1"><signal id="A20_SPECSIG"/><signal id="A19_SPECSIG"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="PUNT_IN"/><signal id="A23_SPECSIG"/><signal id="A8_SPECSIG" negated="ON"/><signal id="OpTxFX_DC29_SPECSIG"/></pterm><pterm id="FB1_14_1"><signal id="ack0_SPECSIG"/><signal id="ack1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_1"><signal id="A20_SPECSIG"/><signal id="A19_SPECSIG"/><signal id="A18_SPECSIG" negated="ON"/><signal id="A17_SPECSIG" negated="ON"/><signal id="A16_SPECSIG" negated="ON"/><signal id="A15_SPECSIG" negated="ON"/><signal id="A14_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="PUNT_IN"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/><signal id="DS20" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/></pterm><pterm id="FB1_16_1"><signal id="ack0_SPECSIG"/></pterm><pterm id="FB1_17_1"><signal id="A20_SPECSIG"/><signal id="A19_SPECSIG"/><signal id="A18_SPECSIG"/><signal id="A17_SPECSIG" negated="ON"/><signal id="A16_SPECSIG" negated="ON"/><signal id="A15_SPECSIG" negated="ON"/><signal id="A14_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="PUNT_IN"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/><signal id="DS20" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/></pterm><pterm id="FB1_18_1"><signal id="PUNT_IN" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="A20_SPECSIG"/><signal id="A19_SPECSIG"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="A23_SPECSIG"/><signal id="A8_SPECSIG" negated="ON"/><signal id="OpTxFX_DC29_SPECSIG"/></pterm><equation id="PUNT_OUT" userloc="P8"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB1_2_1"/></oe></equation><equation id="INTSIG8" userloc="P18"><d2><eq_pterm ptindx="FB1_10_1"/><eq_pterm ptindx="FB1_10_2"/></d2></equation><equation id="INTSIG2" userloc="P23"><d2><eq_pterm ptindx="FB1_12_1"/></d2></equation><equation id="punt_ok" regUse="D"><d2><eq_pterm ptindx="FB1_13_1"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><prld ptindx="GND"/></equation><equation id="actual_acknowledge" regUse="D"><d2><eq_pterm ptindx="FB1_14_1"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><prld ptindx="GND"/></equation><equation id="SPI_MISO" regUse="D" userloc="P19"><d2><eq_pterm ptindx="FB1_15_1"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><prld ptindx="GND"/></equation><equation id="ack1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_16_1"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><prld ptindx="GND"/></equation><equation id="INTSIG1" regUse="D" userloc="P20"><d2><eq_pterm ptindx="FB1_17_1"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><prld ptindx="GND"/></equation><equation id="N0N0_TRST_SPECSIG"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/></d2></equation></fblock><fblock id="FB2" inputUse="24" pinUse="3"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN60"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN58"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN59"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN61"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN62"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN63"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN64"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN2"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN4"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN5" sigUse="1" signal="ack0_SPECSIG"><pterms pt1="FB2_14_1"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN6" sigUse="2" signal="DSACK1_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2"/></macrocell><macrocell id="FB2_MC16" sigUse="2" signal="OpTxFX_DC25_SPECSIG"><pterms pt1="FB2_16_1"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN7" sigUse="3" signal="DSACK0_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3"/></macrocell><macrocell id="FB2_MC18" sigUse="20" signal="OpTxFX_DC29_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4" pt5="FB2_18_5"/></macrocell><fbinput id="FB2_I1" signal="OpTxFX_DC25_SPECSIG"/><fbinput id="FB2_I2" signal="A0_SPECSIG"/><fbinput id="FB2_I3" signal="A12_SPECSIG"/><fbinput id="FB2_I4" signal="A13_SPECSIG"/><fbinput id="FB2_I5" signal="A14_SPECSIG"/><fbinput id="FB2_I6" signal="A15_SPECSIG"/><fbinput id="FB2_I7" signal="A16_SPECSIG"/><fbinput id="FB2_I8" signal="A17_SPECSIG"/><fbinput id="FB2_I9" signal="A18_SPECSIG"/><fbinput id="FB2_I10" signal="A1_SPECSIG"/><fbinput id="FB2_I11" signal="A21_SPECSIG"/><fbinput id="FB2_I12" signal="A22_SPECSIG"/><fbinput id="FB2_I13" signal="A2_SPECSIG"/><fbinput id="FB2_I14" signal="A4_SPECSIG"/><fbinput id="FB2_I15" signal="A5_SPECSIG"/><fbinput id="FB2_I16" signal="A6_SPECSIG"/><fbinput id="FB2_I17" signal="A7_SPECSIG"/><fbinput id="FB2_I18" signal="A9_SPECSIG"/><fbinput id="FB2_I19" signal="DS20"/><fbinput id="FB2_I20" signal="A3_SPECSIG"/><fbinput id="FB2_I21" signal="INTSIG6"/><fbinput id="FB2_I22" signal="INTSIG7"/><fbinput id="FB2_I23" signal="actual_acknowledge"/><fbinput id="FB2_I24" signal="punt_ok"/><pterm id="FB2_14_1"><signal id="INTSIG7"/></pterm><pterm id="FB2_15_1"><signal id="DS20"/></pterm><pterm id="FB2_15_2"><signal id="punt_ok"/></pterm><pterm id="FB2_16_1"><signal id="A1_SPECSIG" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="actual_acknowledge" negated="ON"/></pterm><pterm id="FB2_17_2"><signal id="DS20"/></pterm><pterm id="FB2_17_3"><signal id="punt_ok"/></pterm><pterm id="FB2_18_1"><signal id="A17_SPECSIG" negated="ON"/><signal id="A16_SPECSIG" negated="ON"/><signal id="A15_SPECSIG" negated="ON"/><signal id="A14_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="A18_SPECSIG"/><signal id="A17_SPECSIG"/><signal id="A16_SPECSIG"/><signal id="A15_SPECSIG"/><signal id="A14_SPECSIG"/><signal id="A13_SPECSIG"/><signal id="A12_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/><signal id="INTSIG6"/></pterm><pterm id="FB2_18_3"><signal id="A18_SPECSIG"/><signal id="A17_SPECSIG"/><signal id="A16_SPECSIG"/><signal id="A15_SPECSIG"/><signal id="A14_SPECSIG"/><signal id="A13_SPECSIG"/><signal id="A12_SPECSIG"/><signal id="A2_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A4_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/><signal id="INTSIG6"/><signal id="OpTxFX_DC25_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_4"><signal id="A18_SPECSIG"/><signal id="A17_SPECSIG"/><signal id="A16_SPECSIG"/><signal id="A15_SPECSIG"/><signal id="A14_SPECSIG"/><signal id="A13_SPECSIG"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A21_SPECSIG"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/><signal id="INTSIG6"/><signal id="A0_SPECSIG"/><signal id="OpTxFX_DC25_SPECSIG"/></pterm><pterm id="FB2_18_5"><signal id="A18_SPECSIG" negated="ON"/><signal id="A17_SPECSIG"/><signal id="A16_SPECSIG" negated="ON"/><signal id="A15_SPECSIG" negated="ON"/><signal id="A14_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="A21_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/></pterm><equation id="ack0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><prld ptindx="GND"/></equation><equation id="DSACK1_SPECSIG" regUse="D" userloc="P6"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><set><eq_pterm ptindx="FB2_15_1"/></set><oe><eq_pterm ptindx="FB2_15_2"/></oe><prld ptindx="GND"/></equation><equation id="OpTxFX_DC25_SPECSIG"><d2><eq_pterm ptindx="FB2_16_1"/></d2></equation><equation id="DSACK0_SPECSIG" regUse="D" userloc="P7"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><set><eq_pterm ptindx="FB2_17_2"/></set><oe><eq_pterm ptindx="FB2_17_3"/></oe><prld ptindx="GND"/></equation><equation id="OpTxFX_DC29_SPECSIG"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/><eq_pterm ptindx="FB2_18_3"/><eq_pterm ptindx="FB2_18_4"/><eq_pterm ptindx="FB2_18_5"/></d2></equation></fblock><fblock id="FB3" inputUse="26" pinUse="13"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN22"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN31"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN32"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN24" sigUse="1" signal="INTSIG3"><pterms pt1="FB3_5_1"/></macrocell><macrocell id="FB3_MC6" pin="FB3_MC6_PIN34"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN25"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN27"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN39"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN33"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN40"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN35"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN36"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN42"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN38" sigUse="26" signal="joy_int"><pterms pt1="FB3_17_1" pt2="FB3_17_2"/></macrocell><macrocell id="FB3_MC18" sigUse="25" signal="button_int"><pterms pt1="FB3_18_1" pt2="FB3_18_2"/></macrocell><fbinput id="FB3_I1" signal="OpTxFX_DC25_SPECSIG"/><fbinput id="FB3_I2" signal="A0_SPECSIG"/><fbinput id="FB3_I3" signal="A10_SPECSIG"/><fbinput id="FB3_I4" signal="A11_SPECSIG"/><fbinput id="FB3_I5" signal="A12_SPECSIG"/><fbinput id="FB3_I6" signal="A13_SPECSIG"/><fbinput id="FB3_I7" signal="A14_SPECSIG"/><fbinput id="FB3_I8" signal="A15_SPECSIG"/><fbinput id="FB3_I9" signal="A16_SPECSIG"/><fbinput id="FB3_I10" signal="A17_SPECSIG"/><fbinput id="FB3_I11" signal="A18_SPECSIG"/><fbinput id="FB3_I12" signal="A19_SPECSIG"/><fbinput id="FB3_I13" signal="A20_SPECSIG"/><fbinput id="FB3_I14" signal="A21_SPECSIG"/><fbinput id="FB3_I15" signal="A22_SPECSIG"/><fbinput id="FB3_I16" signal="A23_SPECSIG"/><fbinput id="FB3_I17" signal="A2_SPECSIG"/><fbinput id="FB3_I18" signal="A4_SPECSIG"/><fbinput id="FB3_I19" signal="A5_SPECSIG"/><fbinput id="FB3_I20" signal="A6_SPECSIG"/><fbinput id="FB3_I21" signal="A7_SPECSIG"/><fbinput id="FB3_I22" signal="A8_SPECSIG"/><fbinput id="FB3_I23" signal="A9_SPECSIG"/><fbinput id="FB3_I24" signal="DS20"/><fbinput id="FB3_I25" signal="A3_SPECSIG"/><fbinput id="FB3_I26" signal="PUNT_IN"/><pterm id="FB3_5_1"><signal id="A3_SPECSIG"/></pterm><pterm id="FB3_17_1"><signal id="A20_SPECSIG"/><signal id="A19_SPECSIG"/><signal id="A18_SPECSIG"/><signal id="A17_SPECSIG"/><signal id="A16_SPECSIG"/><signal id="A15_SPECSIG"/><signal id="A14_SPECSIG"/><signal id="A13_SPECSIG"/><signal id="A12_SPECSIG"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="PUNT_IN"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/><signal id="DS20" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/></pterm><pterm id="FB3_17_2"><signal id="A20_SPECSIG"/><signal id="A19_SPECSIG"/><signal id="A18_SPECSIG"/><signal id="A17_SPECSIG"/><signal id="A16_SPECSIG"/><signal id="A15_SPECSIG"/><signal id="A14_SPECSIG"/><signal id="A13_SPECSIG"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="PUNT_IN"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG"/><signal id="DS20" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A9_SPECSIG"/><signal id="A22_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="OpTxFX_DC25_SPECSIG"/></pterm><pterm id="FB3_18_1"><signal id="A20_SPECSIG"/><signal id="A19_SPECSIG"/><signal id="A18_SPECSIG"/><signal id="A17_SPECSIG"/><signal id="A16_SPECSIG"/><signal id="A15_SPECSIG"/><signal id="A14_SPECSIG"/><signal id="A13_SPECSIG"/><signal id="A12_SPECSIG"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="PUNT_IN"/><signal id="A2_SPECSIG"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG" negated="ON"/><signal id="DS20" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A4_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG"/><signal id="OpTxFX_DC25_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_2"><signal id="A20_SPECSIG"/><signal id="A19_SPECSIG"/><signal id="A18_SPECSIG"/><signal id="A17_SPECSIG"/><signal id="A16_SPECSIG"/><signal id="A15_SPECSIG"/><signal id="A14_SPECSIG"/><signal id="A13_SPECSIG"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="PUNT_IN"/><signal id="A2_SPECSIG" negated="ON"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG"/><signal id="DS20" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/><signal id="OpTxFX_DC25_SPECSIG"/></pterm><equation id="INTSIG3" userloc="P24"><d2><eq_pterm ptindx="FB3_5_1"/></d2></equation><equation id="joy_int" regUse="D"><d2><eq_pterm ptindx="FB3_17_1"/><eq_pterm ptindx="FB3_17_2"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><prld ptindx="GND"/></equation><equation id="button_int" regUse="D"><d2><eq_pterm ptindx="FB3_18_1"/><eq_pterm ptindx="FB3_18_2"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="25" pinUse="12"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN43"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN46"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN47"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN44"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN49"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN45"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN51"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN48"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN52"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN50"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN56"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN57"/><macrocell id="FB4_MC18" sigUse="25" signal="da_int"><pterms pt1="FB4_18_1"/></macrocell><fbinput id="FB4_I1" signal="A10_SPECSIG"/><fbinput id="FB4_I2" signal="A11_SPECSIG"/><fbinput id="FB4_I3" signal="A12_SPECSIG"/><fbinput id="FB4_I4" signal="A13_SPECSIG"/><fbinput id="FB4_I5" signal="A14_SPECSIG"/><fbinput id="FB4_I6" signal="A15_SPECSIG"/><fbinput id="FB4_I7" signal="A16_SPECSIG"/><fbinput id="FB4_I8" signal="A17_SPECSIG"/><fbinput id="FB4_I9" signal="A18_SPECSIG"/><fbinput id="FB4_I10" signal="A19_SPECSIG"/><fbinput id="FB4_I11" signal="A1_SPECSIG"/><fbinput id="FB4_I12" signal="A20_SPECSIG"/><fbinput id="FB4_I13" signal="A21_SPECSIG"/><fbinput id="FB4_I14" signal="A22_SPECSIG"/><fbinput id="FB4_I15" signal="A23_SPECSIG"/><fbinput id="FB4_I16" signal="A2_SPECSIG"/><fbinput id="FB4_I17" signal="A4_SPECSIG"/><fbinput id="FB4_I18" signal="A5_SPECSIG"/><fbinput id="FB4_I19" signal="A6_SPECSIG"/><fbinput id="FB4_I20" signal="A7_SPECSIG"/><fbinput id="FB4_I21" signal="A8_SPECSIG"/><fbinput id="FB4_I22" signal="A9_SPECSIG"/><fbinput id="FB4_I23" signal="DS20"/><fbinput id="FB4_I24" signal="A3_SPECSIG"/><fbinput id="FB4_I25" signal="PUNT_IN"/><pterm id="FB4_18_1"><signal id="A20_SPECSIG"/><signal id="A19_SPECSIG"/><signal id="A18_SPECSIG" negated="ON"/><signal id="A17_SPECSIG"/><signal id="A16_SPECSIG" negated="ON"/><signal id="A15_SPECSIG" negated="ON"/><signal id="A14_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="PUNT_IN"/><signal id="A2_SPECSIG"/><signal id="A23_SPECSIG"/><signal id="A21_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="DS20" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A22_SPECSIG" negated="ON"/></pterm><equation id="da_int" regUse="D"><d2><eq_pterm ptindx="FB4_18_1"/></d2><clk><fastsig signal="CLKCPU_A"/></clk><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'main_top.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'CLKCPU_A' based upon the LOC   constraint 'P15'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'SPI_CK' based upon the LOC   constraint 'P16'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'SPI_MOSI' based upon the LOC   constraint 'P17'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:936 - The output buffer 'INTSIG5_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'INTSIG4_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'AS20'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;24&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;25&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;26&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;27&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;28&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;29&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;30&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'D&lt;31&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'RW'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'SPI_CK'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'SPI_MOSI'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc9572xl-5-VQ64" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="A20_SPECSIG" value="A&lt;20&gt;"/><specSig signal="A19_SPECSIG" value="A&lt;19&gt;"/><specSig signal="A18_SPECSIG" value="A&lt;18&gt;"/><specSig signal="A17_SPECSIG" value="A&lt;17&gt;"/><specSig signal="A16_SPECSIG" value="A&lt;16&gt;"/><specSig signal="A15_SPECSIG" value="A&lt;15&gt;"/><specSig signal="A14_SPECSIG" value="A&lt;14&gt;"/><specSig signal="A13_SPECSIG" value="A&lt;13&gt;"/><specSig signal="A12_SPECSIG" value="A&lt;12&gt;"/><specSig signal="A11_SPECSIG" value="A&lt;11&gt;"/><specSig signal="A10_SPECSIG" value="A&lt;10&gt;"/><specSig signal="A2_SPECSIG" value="A&lt;2&gt;"/><specSig signal="A23_SPECSIG" value="A&lt;23&gt;"/><specSig signal="A21_SPECSIG" value="A&lt;21&gt;"/><specSig signal="A1_SPECSIG" value="A&lt;1&gt;"/><specSig signal="A8_SPECSIG" value="A&lt;8&gt;"/><specSig signal="A7_SPECSIG" value="A&lt;7&gt;"/><specSig signal="A6_SPECSIG" value="A&lt;6&gt;"/><specSig signal="A5_SPECSIG" value="A&lt;5&gt;"/><specSig signal="A4_SPECSIG" value="A&lt;4&gt;"/><specSig signal="A3_SPECSIG" value="A&lt;3&gt;"/><specSig signal="A9_SPECSIG" value="A&lt;9&gt;"/><specSig signal="A22_SPECSIG" value="A&lt;22&gt;"/><specSig signal="A0_SPECSIG" value="A&lt;0&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="ack0_SPECSIG" value="ack&lt;0&gt;"/><specSig signal="DSACK1_SPECSIG" value="DSACK&lt;1&gt;"/><specSig signal="DSACK0_SPECSIG" value="DSACK&lt;0&gt;"/><specSig signal="ack1_SPECSIG" value="ack&lt;1&gt;"/><specSig signal="N0N0_TRST_SPECSIG" value="N0/N0_TRST"/><specSig signal="OpTxFX_DC29_SPECSIG" value="$OpTx$FX_DC$29"/><specSig signal="OpTxFX_DC25_SPECSIG" value="$OpTx$FX_DC$25"/></document>
