$date
	Sun Oct 23 02:15:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#163298
b10111 &
b10111 %
1$
b10111 !
1"
#163299
0"
#163302
b1000110 &
b1000110 %
#163306
b100011 &
b100011 %
#163310
b1101010 &
b1101010 %
#163314
b110101 &
b110101 %
#163318
b10100000 &
b10100000 %
#163322
b1010000 &
b1010000 %
#163326
b101000 &
b101000 %
#163330
b10100 &
b10100 %
#163334
b1010 &
b1010 %
#163338
b101 &
b101 %
#163342
b10000 &
b10000 %
#163346
b1000 &
b1000 %
#163350
b100 &
b100 %
#163354
b10 &
b10 %
#163358
b1 &
1#
b1 %
#163362
b0 &
b0 %
0#
0$
#1245068
b10 !
1"
#1245070
b10 &
b10 %
1$
#1245071
0"
#1245074
b1 &
b1 %
1#
#1245078
b0 &
0#
b0 %
0$
#2197881
b11000 !
1"
#2197882
b11000 &
b11000 %
1$
#2197883
0"
#2197886
b1100 &
b1100 %
#2197890
b110 &
b110 %
#2197894
b11 &
b11 %
#2197898
b1010 &
b1010 %
#2197902
b101 &
b101 %
#2197906
b10000 &
b10000 %
#2197910
b1000 &
b1000 %
#2197914
b100 &
b100 %
#2197918
b10 &
b10 %
#2197922
b1 &
b1 %
1#
#2197926
b0 &
0#
b0 %
0$
#4500012
