Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/James/Desktop/Lab3_part1/tb_lab3dpath_isim_par.exe -prj C:/Users/James/Desktop/Lab3_part1/tb_lab3dpath_par.prj work.tb_lab3dpath work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/James/Desktop/Lab3_part1/netgen/par/lab3dpath_timesim.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/Lab3_part1/tb_lab3dpath.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mux
Compiling module X_MUX2
Compiling module X_BUF
Compiling module X_XOR2
Compiling module X_AND2
Compiling module X_LUT4(INIT=16'b0110011001100110...
Compiling module X_ONE
Compiling module X_ZERO
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_IPAD
Compiling module lab3dpath
Compiling module tb_lab3dpath
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 1389 Verilog Units
Built simulation executable C:/Users/James/Desktop/Lab3_part1/tb_lab3dpath_isim_par.exe
Fuse Memory Usage: 41448 KB
Fuse CPU Usage: 3992 ms
