<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Oct 28 11:13:55 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="bd_0" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="in_r_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_in_r_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="in_r_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="in_r_tready" SIGIS="undef" SIGNAME="hls_inst_in_r_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="in_r_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="in_r_tvalid" SIGIS="undef" SIGNAME="hls_inst_in_r_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="in_r_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="out_r_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_out_r_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="out_r_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="out_r_tready" SIGIS="undef" SIGNAME="hls_inst_out_r_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="out_r_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="out_r_tvalid" SIGIS="undef" SIGNAME="hls_inst_out_r_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="out_r_TVALID"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_in_r" NAME="in_r" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="in_r_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="in_r_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="in_r_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_out_r" NAME="out_r" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="out_r_tdata"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="out_r_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="out_r_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2113797673" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="maxpool_CIF_0_3" VLNV="xilinx.com:hls:maxpool_CIF_0_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="in_r_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_in_r_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="in_r_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in_r_TREADY" SIGIS="undef" SIGNAME="hls_inst_in_r_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="in_r_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in_r_TVALID" SIGIS="undef" SIGNAME="hls_inst_in_r_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="in_r_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="out_r_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_out_r_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="out_r_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_r_TREADY" SIGIS="undef" SIGNAME="hls_inst_out_r_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="out_r_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_r_TVALID" SIGIS="undef" SIGNAME="hls_inst_out_r_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="out_r_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_in_r" NAME="in_r" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in_r_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in_r_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in_r_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_out_r" NAME="out_r" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_r_TDATA"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_r_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_r_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
