# compile vhdl design source files
vhdl xpm  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd"
vhdl xil_defaultlib  "../../../vhdl_project.srcs/sources_1/imports/new/block_generator.vhd"
vhdl xil_defaultlib  "../../../vhdl_project.srcs/sim_1/new/block_generator_TB.vhd"

# Do not sort compile order
nosort
