

================================================================
== Vivado HLS Report for 'QIO_accel_hw_int_s'
================================================================
* Date:           Thu Jan 28 09:59:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    14639|   226479| 0.146 ms | 2.265 ms |  14639|  226479|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- QIO_hw_loop1  |      128|      128|             2|          -|          -|    64|    no    |
        |- QIO_hw_loop2  |    14380|   226220| 1438 ~ 22622 |          -|          -|    10|    no    |
        |- QIO_hw_loop3  |      128|      128|             2|          -|          -|    64|    no    |
        +----------------+---------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 96
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 95 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 4 
95 --> 96 
96 --> 95 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%current_val = alloca [64 x i32], align 16" [QIO/QIO_accel.cpp:4]   --->   Operation 97 'alloca' 'current_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%new_val = alloca [64 x i32], align 16" [QIO/QIO_accel.cpp:5]   --->   Operation 98 'alloca' 'new_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 99 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO_accel.cpp:17]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 100 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.48ns)   --->   "%icmp_ln17 = icmp eq i7 %i_0, -64" [QIO/QIO_accel.cpp:17]   --->   Operation 101 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [QIO/QIO_accel.cpp:17]   --->   Operation 103 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.preheader15.preheader, label %2" [QIO/QIO_accel.cpp:17]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %i_0 to i64" [QIO/QIO_accel.cpp:18]   --->   Operation 105 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr [64 x i32]* %init_val, i64 0, i64 %zext_ln18" [QIO/QIO_accel.cpp:18]   --->   Operation 106 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 107 'load' 'init_val_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%cost_old = alloca float"   --->   Operation 108 'alloca' 'cost_old' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.76ns)   --->   "store float 1.000000e+09, float* %cost_old" [QIO/QIO_accel.cpp:22]   --->   Operation 109 'store' <Predicate = (icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 110 [1/1] (1.76ns)   --->   "br label %.preheader15" [QIO/QIO_accel.cpp:22]   --->   Operation 110 'br' <Predicate = (icmp_ln17)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [QIO/QIO_accel.cpp:17]   --->   Operation 111 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 112 'load' 'init_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%current_val_addr = getelementptr inbounds [64 x i32]* %current_val, i64 0, i64 %zext_ln18" [QIO/QIO_accel.cpp:18]   --->   Operation 113 'getelementptr' 'current_val_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %current_val_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%new_val_addr = getelementptr inbounds [64 x i32]* %new_val, i64 0, i64 %zext_ln18" [QIO/QIO_accel.cpp:19]   --->   Operation 115 'getelementptr' 'new_val_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %new_val_addr, align 4" [QIO/QIO_accel.cpp:19]   --->   Operation 116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO_accel.cpp:17]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%rnd_input_0 = phi i32 [ 14, %.preheader15.preheader ], [ %rnd_out_3, %.preheader15.backedge ]"   --->   Operation 118 'phi' 'rnd_input_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ 0, %.preheader15.preheader ], [ %i_2, %.preheader15.backedge ]"   --->   Operation 119 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %i1_0, -6" [QIO/QIO_accel.cpp:22]   --->   Operation 120 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 121 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i1_0, 1" [QIO/QIO_accel.cpp:22]   --->   Operation 122 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader.preheader, label %3" [QIO/QIO_accel.cpp:22]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.76ns)   --->   "br label %.preheader" [QIO/QIO_accel.cpp:51]   --->   Operation 124 'br' <Predicate = (icmp_ln22)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.85>
ST_5 : Operation 125 [1/1] (2.85ns)   --->   "%rnd_out = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_input_0)" [QIO/QIO_accel.cpp:24]   --->   Operation 125 'call' 'rnd_out' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 6.28>
ST_6 : Operation 126 [6/6] (6.28ns)   --->   "%tmp_3_i = uitofp i32 %rnd_out to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 126 'uitodp' 'tmp_3_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (2.85ns)   --->   "%rnd_out_1 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out)" [QIO/QIO_accel.cpp:28]   --->   Operation 127 'call' 'rnd_out_1' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 6.28>
ST_7 : Operation 128 [5/6] (6.28ns)   --->   "%tmp_3_i = uitofp i32 %rnd_out to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 128 'uitodp' 'tmp_3_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (2.85ns)   --->   "%rnd_out_2 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out_1)" [QIO/QIO_accel.cpp:31]   --->   Operation 129 'call' 'rnd_out_2' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 6.28>
ST_8 : Operation 130 [4/6] (6.28ns)   --->   "%tmp_3_i = uitofp i32 %rnd_out to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 130 'uitodp' 'tmp_3_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 131 [6/6] (6.28ns)   --->   "%tmp_3_i1 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 131 'uitodp' 'tmp_3_i1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 132 [6/6] (6.28ns)   --->   "%tmp_3_i2 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 132 'uitodp' 'tmp_3_i2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.28>
ST_9 : Operation 133 [3/6] (6.28ns)   --->   "%tmp_3_i = uitofp i32 %rnd_out to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 133 'uitodp' 'tmp_3_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 134 [5/6] (6.28ns)   --->   "%tmp_3_i1 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 134 'uitodp' 'tmp_3_i1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 135 [5/6] (6.28ns)   --->   "%tmp_3_i2 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 135 'uitodp' 'tmp_3_i2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.28>
ST_10 : Operation 136 [2/6] (6.28ns)   --->   "%tmp_3_i = uitofp i32 %rnd_out to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 136 'uitodp' 'tmp_3_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 137 [4/6] (6.28ns)   --->   "%tmp_3_i1 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 137 'uitodp' 'tmp_3_i1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 138 [4/6] (6.28ns)   --->   "%tmp_3_i2 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 138 'uitodp' 'tmp_3_i2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.28>
ST_11 : Operation 139 [1/6] (6.28ns)   --->   "%tmp_3_i = uitofp i32 %rnd_out to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 139 'uitodp' 'tmp_3_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 140 [3/6] (6.28ns)   --->   "%tmp_3_i1 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 140 'uitodp' 'tmp_3_i1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 141 [3/6] (6.28ns)   --->   "%tmp_3_i2 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 141 'uitodp' 'tmp_3_i2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 10> <Delay = 7.78>
ST_12 : Operation 142 [6/6] (7.78ns)   --->   "%tmp_4_i = fmul double %tmp_3_i, 6.400000e+01" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 142 'dmul' 'tmp_4_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [2/6] (6.28ns)   --->   "%tmp_3_i1 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 143 'uitodp' 'tmp_3_i1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 144 [2/6] (6.28ns)   --->   "%tmp_3_i2 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 144 'uitodp' 'tmp_3_i2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.78>
ST_13 : Operation 145 [5/6] (7.78ns)   --->   "%tmp_4_i = fmul double %tmp_3_i, 6.400000e+01" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 145 'dmul' 'tmp_4_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/6] (6.28ns)   --->   "%tmp_3_i1 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 146 'uitodp' 'tmp_3_i1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 147 [1/6] (6.28ns)   --->   "%tmp_3_i2 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 147 'uitodp' 'tmp_3_i2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.78>
ST_14 : Operation 148 [4/6] (7.78ns)   --->   "%tmp_4_i = fmul double %tmp_3_i, 6.400000e+01" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 148 'dmul' 'tmp_4_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [6/6] (7.78ns)   --->   "%tmp_4_i1 = fmul double %tmp_3_i1, 5.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 149 'dmul' 'tmp_4_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [6/6] (7.78ns)   --->   "%tmp_4_i2 = fmul double %tmp_3_i2, 2.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 150 'dmul' 'tmp_4_i2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.78>
ST_15 : Operation 151 [3/6] (7.78ns)   --->   "%tmp_4_i = fmul double %tmp_3_i, 6.400000e+01" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 151 'dmul' 'tmp_4_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [5/6] (7.78ns)   --->   "%tmp_4_i1 = fmul double %tmp_3_i1, 5.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 152 'dmul' 'tmp_4_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [5/6] (7.78ns)   --->   "%tmp_4_i2 = fmul double %tmp_3_i2, 2.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 153 'dmul' 'tmp_4_i2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.78>
ST_16 : Operation 154 [2/6] (7.78ns)   --->   "%tmp_4_i = fmul double %tmp_3_i, 6.400000e+01" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 154 'dmul' 'tmp_4_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [4/6] (7.78ns)   --->   "%tmp_4_i1 = fmul double %tmp_3_i1, 5.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 155 'dmul' 'tmp_4_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [4/6] (7.78ns)   --->   "%tmp_4_i2 = fmul double %tmp_3_i2, 2.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 156 'dmul' 'tmp_4_i2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.78>
ST_17 : Operation 157 [1/6] (7.78ns)   --->   "%tmp_4_i = fmul double %tmp_3_i, 6.400000e+01" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 157 'dmul' 'tmp_4_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [3/6] (7.78ns)   --->   "%tmp_4_i1 = fmul double %tmp_3_i1, 5.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 158 'dmul' 'tmp_4_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [3/6] (7.78ns)   --->   "%tmp_4_i2 = fmul double %tmp_3_i2, 2.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 159 'dmul' 'tmp_4_i2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 8.62>
ST_18 : Operation 160 [31/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 160 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [2/6] (7.78ns)   --->   "%tmp_4_i1 = fmul double %tmp_3_i1, 5.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 161 'dmul' 'tmp_4_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [2/6] (7.78ns)   --->   "%tmp_4_i2 = fmul double %tmp_3_i2, 2.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 162 'dmul' 'tmp_4_i2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 8.62>
ST_19 : Operation 163 [30/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 163 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/6] (7.78ns)   --->   "%tmp_4_i1 = fmul double %tmp_3_i1, 5.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 164 'dmul' 'tmp_4_i1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/6] (7.78ns)   --->   "%tmp_4_i2 = fmul double %tmp_3_i2, 2.000000e+00" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 165 'dmul' 'tmp_4_i2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 8.62>
ST_20 : Operation 166 [29/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 166 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [31/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 167 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [31/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 168 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 8.62>
ST_21 : Operation 169 [28/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 169 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [30/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 170 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [30/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 171 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 8.62>
ST_22 : Operation 172 [27/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 172 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 173 [29/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 173 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [29/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 174 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 8.62>
ST_23 : Operation 175 [26/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 175 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [28/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 176 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [28/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 177 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 8.62>
ST_24 : Operation 178 [25/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 178 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 179 [27/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 179 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [27/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 180 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 8.62>
ST_25 : Operation 181 [24/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 181 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [26/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 182 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [26/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 183 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 8.62>
ST_26 : Operation 184 [23/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 184 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 185 [25/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 185 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [25/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 186 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 8.62>
ST_27 : Operation 187 [22/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 187 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 188 [24/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 188 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 189 [24/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 189 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 8.62>
ST_28 : Operation 190 [21/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 190 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 191 [23/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 191 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [23/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 192 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 8.62>
ST_29 : Operation 193 [20/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 193 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [22/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 194 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [22/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 195 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 8.62>
ST_30 : Operation 196 [19/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 196 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 197 [21/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 197 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 198 [21/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 198 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 8.62>
ST_31 : Operation 199 [18/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 199 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [20/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 200 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 201 [20/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 201 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 8.62>
ST_32 : Operation 202 [17/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 202 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 203 [19/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 203 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 204 [19/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 204 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 8.62>
ST_33 : Operation 205 [16/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 205 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 206 [18/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 206 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 207 [18/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 207 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 8.62>
ST_34 : Operation 208 [15/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 208 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 209 [17/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 209 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 210 [17/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 210 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 8.62>
ST_35 : Operation 211 [14/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 211 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 212 [16/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 212 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 213 [16/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 213 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 8.62>
ST_36 : Operation 214 [13/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 214 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 215 [15/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 215 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 216 [15/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 216 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 8.62>
ST_37 : Operation 217 [12/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 217 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 218 [14/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 218 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 219 [14/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 219 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 8.62>
ST_38 : Operation 220 [11/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 220 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 221 [13/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 221 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 222 [13/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 222 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 8.62>
ST_39 : Operation 223 [10/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 223 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 224 [12/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 224 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 225 [12/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 225 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 8.62>
ST_40 : Operation 226 [9/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 226 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 227 [11/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 227 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 228 [11/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 228 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 8.62>
ST_41 : Operation 229 [8/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 229 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 230 [10/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 230 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 231 [10/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 231 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 8.62>
ST_42 : Operation 232 [7/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 232 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 233 [9/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 233 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 234 [9/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 234 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 8.62>
ST_43 : Operation 235 [6/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 235 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 236 [8/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 236 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 237 [8/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 237 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 8.62>
ST_44 : Operation 238 [5/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 238 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 239 [7/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 239 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 240 [7/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 240 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 8.62>
ST_45 : Operation 241 [4/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 241 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 242 [6/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 242 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 243 [6/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 243 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 8.62>
ST_46 : Operation 244 [3/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 244 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 245 [5/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 245 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 246 [5/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 246 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 8.62>
ST_47 : Operation 247 [2/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 247 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 248 [4/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 248 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 249 [4/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 249 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 8.62>
ST_48 : Operation 250 [1/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_4_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 250 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 251 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 251 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 252 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 253 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 254 [3/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 254 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 255 [3/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 255 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 8.62>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 256 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 257 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 258 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 259 [1/1] (1.63ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 259 'add' 'add_ln502' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 260 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 260 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 261 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 261 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 262 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 263 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 263 'select' 'ush' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 264 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 265 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 266 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 267 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 268 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 269 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp_6 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 270 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 271 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_5" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:25]   --->   Operation 272 'select' 'val_V' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 273 [2/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 273 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 274 [2/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 274 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 8.62>
ST_50 : Operation 275 [1/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_4_i1, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 275 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 276 [1/1] (0.00ns)   --->   "%p_Val2_4 = bitcast double %x_assign_1 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 276 'bitcast' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_4, i32 52, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 277 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_4 to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 278 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 279 [1/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_4_i2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 279 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 280 [1/1] (0.00ns)   --->   "%p_Val2_8 = bitcast double %x_assign_2 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 280 'bitcast' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_8, i32 52, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 281 'partselect' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i64 %p_Val2_8 to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 282 'trunc' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i32 %val_V to i64" [QIO/QIO_accel.cpp:35]   --->   Operation 283 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 284 [1/1] (0.00ns)   --->   "%current_val_addr_1 = getelementptr inbounds [64 x i32]* %current_val, i64 0, i64 %zext_ln35" [QIO/QIO_accel.cpp:35]   --->   Operation 284 'getelementptr' 'current_val_addr_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 285 [2/2] (3.25ns)   --->   "%current_val_load = load i32* %current_val_addr_1, align 4" [QIO/QIO_accel.cpp:35]   --->   Operation 285 'load' 'current_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 49> <Delay = 6.94>
ST_51 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [QIO/QIO_accel.cpp:22]   --->   Operation 286 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 287 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_3, i1 false)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 287 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln682_1 = zext i54 %mantissa_V_1 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 288 'zext' 'zext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln502_1 = zext i11 %tmp_V_2 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 289 'zext' 'zext_ln502_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 290 [1/1] (1.63ns)   --->   "%add_ln502_1 = add i12 -1023, %zext_ln502_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 290 'add' 'add_ln502_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 291 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_1, i32 11)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 291 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 292 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, %tmp_V_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 292 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_1 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 293 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 294 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_2, i12 %add_ln502_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 294 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i12 %ush_1 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 295 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_3 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 296 'zext' 'zext_ln1287_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln1285_1 = zext i32 %sext_ln1311_3 to i54" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 297 'zext' 'zext_ln1285_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_2 = lshr i54 %mantissa_V_1, %zext_ln1285_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 298 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_3 = shl i137 %zext_ln682_1, %zext_ln1287_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 299 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_2, i32 53)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 300 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln662_1 = zext i1 %tmp_10 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 301 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_3, i32 53, i32 84)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 302 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 303 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_V_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_7" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29]   --->   Operation 303 'select' 'val_V_1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_5, i1 false)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 304 'bitconcatenate' 'mantissa_V_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%zext_ln682_2 = zext i54 %mantissa_V_2 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 305 'zext' 'zext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln502_2 = zext i11 %tmp_V_4 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 306 'zext' 'zext_ln502_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 307 [1/1] (1.63ns)   --->   "%add_ln502_2 = add i12 -1023, %zext_ln502_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 307 'add' 'add_ln502_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 308 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_2, i32 11)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 308 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 309 [1/1] (1.63ns)   --->   "%sub_ln1311_2 = sub i11 1023, %tmp_V_4" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 309 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_2 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 310 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 311 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_4, i12 %add_ln502_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 311 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i12 %ush_2 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 312 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_5 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 313 'zext' 'zext_ln1287_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%zext_ln1285_2 = zext i32 %sext_ln1311_5 to i54" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 314 'zext' 'zext_ln1285_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%r_V_4 = lshr i54 %mantissa_V_2, %zext_ln1285_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 315 'lshr' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%r_V_5 = shl i137 %zext_ln682_2, %zext_ln1287_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 316 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_4, i32 53)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 317 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%zext_ln662_2 = zext i1 %tmp_12 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 318 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_5, i32 53, i32 84)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 319 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%val_V_2 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_9" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:32]   --->   Operation 320 'select' 'val_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 321 [1/1] (4.61ns) (out node of the LUT)   --->   "%icmp_ln34 = icmp eq i32 %val_V_2, 0" [QIO/QIO_accel.cpp:34]   --->   Operation 321 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 4.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 322 [1/2] (3.25ns)   --->   "%current_val_load = load i32* %current_val_addr_1, align 4" [QIO/QIO_accel.cpp:35]   --->   Operation 322 'load' 'current_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %4, label %5" [QIO/QIO_accel.cpp:34]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 50> <Delay = 5.80>
ST_52 : Operation 324 [1/1] (2.55ns)   --->   "%sub_ln38 = sub i32 %current_val_load, %val_V_1" [QIO/QIO_accel.cpp:38]   --->   Operation 324 'sub' 'sub_ln38' <Predicate = (!icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%new_val_addr_2 = getelementptr inbounds [64 x i32]* %new_val, i64 0, i64 %zext_ln35" [QIO/QIO_accel.cpp:38]   --->   Operation 325 'getelementptr' 'new_val_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (3.25ns)   --->   "store i32 %sub_ln38, i32* %new_val_addr_2, align 4" [QIO/QIO_accel.cpp:38]   --->   Operation 326 'store' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 327 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_52 : Operation 328 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %current_val_load, %val_V_1" [QIO/QIO_accel.cpp:35]   --->   Operation 328 'add' 'add_ln35' <Predicate = (icmp_ln34)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 329 [1/1] (0.00ns)   --->   "%new_val_addr_1 = getelementptr inbounds [64 x i32]* %new_val, i64 0, i64 %zext_ln35" [QIO/QIO_accel.cpp:35]   --->   Operation 329 'getelementptr' 'new_val_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_52 : Operation 330 [1/1] (3.25ns)   --->   "store i32 %add_ln35, i32* %new_val_addr_1, align 4" [QIO/QIO_accel.cpp:35]   --->   Operation 330 'store' <Predicate = (icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 331 [1/1] (0.00ns)   --->   "br label %6" [QIO/QIO_accel.cpp:36]   --->   Operation 331 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_52 : Operation 332 [1/1] (2.85ns)   --->   "%rnd_out_3 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out_2)" [QIO/QIO_accel.cpp:42]   --->   Operation 332 'call' 'rnd_out_3' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 51> <Delay = 6.28>
ST_53 : Operation 333 [6/6] (6.28ns)   --->   "%tmp_i = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 333 'uitodp' 'tmp_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 52> <Delay = 6.28>
ST_54 : Operation 334 [5/6] (6.28ns)   --->   "%tmp_i = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 334 'uitodp' 'tmp_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 53> <Delay = 6.28>
ST_55 : Operation 335 [4/6] (6.28ns)   --->   "%tmp_i = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 335 'uitodp' 'tmp_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 54> <Delay = 6.28>
ST_56 : Operation 336 [3/6] (6.28ns)   --->   "%tmp_i = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 336 'uitodp' 'tmp_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 55> <Delay = 6.28>
ST_57 : Operation 337 [2/6] (6.28ns)   --->   "%tmp_i = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 337 'uitodp' 'tmp_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 56> <Delay = 6.28>
ST_58 : Operation 338 [1/6] (6.28ns)   --->   "%tmp_i = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 338 'uitodp' 'tmp_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 57> <Delay = 8.62>
ST_59 : Operation 339 [31/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 339 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 8.62>
ST_60 : Operation 340 [30/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 340 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 8.62>
ST_61 : Operation 341 [29/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 341 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 8.62>
ST_62 : Operation 342 [28/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 342 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 8.62>
ST_63 : Operation 343 [27/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 343 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 8.62>
ST_64 : Operation 344 [26/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 344 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 8.62>
ST_65 : Operation 345 [25/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 345 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 8.62>
ST_66 : Operation 346 [24/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 346 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 8.62>
ST_67 : Operation 347 [23/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 347 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 8.62>
ST_68 : Operation 348 [22/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 348 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 8.62>
ST_69 : Operation 349 [21/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 349 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 8.62>
ST_70 : Operation 350 [20/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 350 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 69> <Delay = 8.62>
ST_71 : Operation 351 [19/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 351 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 8.62>
ST_72 : Operation 352 [18/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 352 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 8.62>
ST_73 : Operation 353 [17/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 353 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 8.62>
ST_74 : Operation 354 [16/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 354 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 8.62>
ST_75 : Operation 355 [2/2] (0.00ns)   --->   "%cost_new = call fastcc float @"QIO<int>"([64 x i32]* %new_val, [4096 x float]* %coef_list)" [QIO/QIO_accel.cpp:41]   --->   Operation 355 'call' 'cost_new' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 356 [15/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 356 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 8.62>
ST_76 : Operation 357 [1/1] (0.00ns)   --->   "%cost_old_load = load float* %cost_old" [QIO/QIO_accel.cpp:45]   --->   Operation 357 'load' 'cost_old_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 358 [1/2] (0.00ns)   --->   "%cost_new = call fastcc float @"QIO<int>"([64 x i32]* %new_val, [4096 x float]* %coef_list)" [QIO/QIO_accel.cpp:41]   --->   Operation 358 'call' 'cost_new' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 359 [14/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 359 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 360 [16/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 360 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 8.62>
ST_77 : Operation 361 [13/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 361 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 362 [15/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 362 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 8.62>
ST_78 : Operation 363 [12/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 363 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 364 [14/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 364 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 77> <Delay = 8.62>
ST_79 : Operation 365 [11/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 365 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 366 [13/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 366 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 8.62>
ST_80 : Operation 367 [10/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 367 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 368 [12/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 368 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 8.62>
ST_81 : Operation 369 [9/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 369 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 370 [11/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 370 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 8.62>
ST_82 : Operation 371 [8/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 371 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 372 [10/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 372 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 8.62>
ST_83 : Operation 373 [7/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 373 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 374 [9/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 374 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 8.62>
ST_84 : Operation 375 [6/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 375 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 376 [8/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 376 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 8.62>
ST_85 : Operation 377 [5/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 377 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 378 [7/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 378 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 8.62>
ST_86 : Operation 379 [4/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 379 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 380 [6/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 380 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 85> <Delay = 8.62>
ST_87 : Operation 381 [3/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 381 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 382 [5/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 382 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 8.62>
ST_88 : Operation 383 [2/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 383 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 384 [4/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 384 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 87> <Delay = 8.62>
ST_89 : Operation 385 [1/31] (8.62ns)   --->   "%tmp_1_i = fdiv double %tmp_i, 0x41EFFFFFFFE00000" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 385 'ddiv' 'tmp_1_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 386 [3/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 386 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 88> <Delay = 6.07>
ST_90 : Operation 387 [2/2] (5.20ns)   --->   "%random = fptrunc double %tmp_1_i to float" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 387 'fptrunc' 'random' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 388 [2/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 388 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 89> <Delay = 6.07>
ST_91 : Operation 389 [1/2] (5.20ns)   --->   "%random = fptrunc double %tmp_1_i to float" [QIO/LFSR.h:26->QIO/QIO_accel.cpp:43]   --->   Operation 389 'fptrunc' 'random' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 390 [1/16] (6.07ns)   --->   "%tmp = fdiv float %cost_new, %cost_old_load" [QIO/QIO_accel.cpp:45]   --->   Operation 390 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 5.43>
ST_92 : Operation 391 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast float %random to i32" [QIO/QIO_accel.cpp:45]   --->   Operation 391 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln45, i32 23, i32 30)" [QIO/QIO_accel.cpp:45]   --->   Operation 392 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %bitcast_ln45 to i23" [QIO/QIO_accel.cpp:45]   --->   Operation 393 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast float %tmp to i32" [QIO/QIO_accel.cpp:45]   --->   Operation 394 'bitcast' 'bitcast_ln45_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln45_1, i32 23, i32 30)" [QIO/QIO_accel.cpp:45]   --->   Operation 395 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i32 %bitcast_ln45_1 to i23" [QIO/QIO_accel.cpp:45]   --->   Operation 396 'trunc' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 397 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp ne i8 %tmp_1, -1" [QIO/QIO_accel.cpp:45]   --->   Operation 397 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 398 [1/1] (2.44ns)   --->   "%icmp_ln45_1 = icmp eq i23 %trunc_ln45, 0" [QIO/QIO_accel.cpp:45]   --->   Operation 398 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 399 [1/1] (1.55ns)   --->   "%icmp_ln45_2 = icmp ne i8 %tmp_2, -1" [QIO/QIO_accel.cpp:45]   --->   Operation 399 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 400 [1/1] (2.44ns)   --->   "%icmp_ln45_3 = icmp eq i23 %trunc_ln45_1, 0" [QIO/QIO_accel.cpp:45]   --->   Operation 400 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 401 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ole float %random, %tmp" [QIO/QIO_accel.cpp:45]   --->   Operation 401 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 91> <Delay = 6.40>
ST_93 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_1)   --->   "%or_ln45 = or i1 %icmp_ln45_1, %icmp_ln45" [QIO/QIO_accel.cpp:45]   --->   Operation 402 'or' 'or_ln45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_1)   --->   "%or_ln45_1 = or i1 %icmp_ln45_3, %icmp_ln45_2" [QIO/QIO_accel.cpp:45]   --->   Operation 403 'or' 'or_ln45_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln45_1)   --->   "%and_ln45 = and i1 %or_ln45, %or_ln45_1" [QIO/QIO_accel.cpp:45]   --->   Operation 404 'and' 'and_ln45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 405 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ole float %random, %tmp" [QIO/QIO_accel.cpp:45]   --->   Operation 405 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 406 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln45_1 = and i1 %and_ln45, %tmp_3" [QIO/QIO_accel.cpp:45]   --->   Operation 406 'and' 'and_ln45_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %and_ln45_1, label %7, label %.preheader15.backedge" [QIO/QIO_accel.cpp:45]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 408 [1/1] (0.00ns)   --->   "%new_val_addr_3 = getelementptr inbounds [64 x i32]* %new_val, i64 0, i64 %zext_ln35" [QIO/QIO_accel.cpp:47]   --->   Operation 408 'getelementptr' 'new_val_addr_3' <Predicate = (and_ln45_1)> <Delay = 0.00>
ST_93 : Operation 409 [2/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr_3, align 4" [QIO/QIO_accel.cpp:47]   --->   Operation 409 'load' 'new_val_load' <Predicate = (and_ln45_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 410 [1/1] (1.76ns)   --->   "store float %cost_new, float* %cost_old" [QIO/QIO_accel.cpp:48]   --->   Operation 410 'store' <Predicate = (and_ln45_1)> <Delay = 1.76>

State 94 <SV = 92> <Delay = 6.50>
ST_94 : Operation 411 [1/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr_3, align 4" [QIO/QIO_accel.cpp:47]   --->   Operation 411 'load' 'new_val_load' <Predicate = (and_ln45_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 412 [1/1] (3.25ns)   --->   "store i32 %new_val_load, i32* %current_val_addr_1, align 4" [QIO/QIO_accel.cpp:47]   --->   Operation 412 'store' <Predicate = (and_ln45_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 413 [1/1] (0.00ns)   --->   "br label %.preheader15.backedge" [QIO/QIO_accel.cpp:48]   --->   Operation 413 'br' <Predicate = (and_ln45_1)> <Delay = 0.00>
ST_94 : Operation 414 [1/1] (0.00ns)   --->   "br label %.preheader15"   --->   Operation 414 'br' <Predicate = true> <Delay = 0.00>

State 95 <SV = 3> <Delay = 3.25>
ST_95 : Operation 415 [1/1] (0.00ns)   --->   "%i2_0 = phi i7 [ %i_3, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 415 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 416 [1/1] (1.48ns)   --->   "%icmp_ln51 = icmp eq i7 %i2_0, -64" [QIO/QIO_accel.cpp:51]   --->   Operation 416 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 417 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 417 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 418 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i2_0, 1" [QIO/QIO_accel.cpp:51]   --->   Operation 418 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 419 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %9, label %8" [QIO/QIO_accel.cpp:51]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i7 %i2_0 to i64" [QIO/QIO_accel.cpp:52]   --->   Operation 420 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_95 : Operation 421 [1/1] (0.00ns)   --->   "%current_val_addr_2 = getelementptr inbounds [64 x i32]* %current_val, i64 0, i64 %zext_ln52" [QIO/QIO_accel.cpp:52]   --->   Operation 421 'getelementptr' 'current_val_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_95 : Operation 422 [2/2] (3.25ns)   --->   "%current_val_load_1 = load i32* %current_val_addr_2, align 4" [QIO/QIO_accel.cpp:52]   --->   Operation 422 'load' 'current_val_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_95 : Operation 423 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO_accel.cpp:54]   --->   Operation 423 'ret' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 96 <SV = 4> <Delay = 6.50>
ST_96 : Operation 424 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [QIO/QIO_accel.cpp:51]   --->   Operation 424 'specloopname' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 425 [1/2] (3.25ns)   --->   "%current_val_load_1 = load i32* %current_val_addr_2, align 4" [QIO/QIO_accel.cpp:52]   --->   Operation 425 'load' 'current_val_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_96 : Operation 426 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr [64 x i32]* %final_val, i64 0, i64 %zext_ln52" [QIO/QIO_accel.cpp:52]   --->   Operation 426 'getelementptr' 'final_val_addr' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 427 [1/1] (3.25ns)   --->   "store i32 %current_val_load_1, i32* %final_val_addr, align 4" [QIO/QIO_accel.cpp:52]   --->   Operation 427 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_96 : Operation 428 [1/1] (0.00ns)   --->   "br label %.preheader" [QIO/QIO_accel.cpp:51]   --->   Operation 428 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', QIO/QIO_accel.cpp:17) [12]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO_accel.cpp:17) [12]  (0 ns)
	'getelementptr' operation ('init_val_addr', QIO/QIO_accel.cpp:18) [20]  (0 ns)
	'load' operation ('init_val_load', QIO/QIO_accel.cpp:18) on array 'init_val' [21]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('init_val_load', QIO/QIO_accel.cpp:18) on array 'init_val' [21]  (3.25 ns)
	'store' operation ('store_ln18', QIO/QIO_accel.cpp:18) of variable 'init_val_load', QIO/QIO_accel.cpp:18 on array 'current_val', QIO/QIO_accel.cpp:4 [23]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', QIO/QIO_accel.cpp:51) [162]  (1.77 ns)

 <State 5>: 2.85ns
The critical path consists of the following:
	'call' operation ('rnd_out', QIO/QIO_accel.cpp:24) to 'Galois_LFSR_32_33_hw' [40]  (2.85 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_3_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [41]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_3_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [41]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_3_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [41]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_3_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [41]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_3_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [41]  (6.28 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_3_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [41]  (6.28 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [42]  (7.79 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [42]  (7.79 ns)

 <State 14>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [42]  (7.79 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [42]  (7.79 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [42]  (7.79 ns)

 <State 17>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_i', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [42]  (7.79 ns)

 <State 18>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 19>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 20>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 21>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 22>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 23>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 24>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 25>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 26>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 27>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 28>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 29>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 30>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 31>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 32>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 33>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 34>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 35>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 36>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 37>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 38>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 39>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 40>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 41>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 42>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 43>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 44>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 45>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 46>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 47>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 48>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:25) [43]  (8.62 ns)

 <State 49>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:29) [67]  (8.62 ns)

 <State 50>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x', QIO/LFSR.h:30->QIO/QIO_accel.cpp:29) [67]  (8.62 ns)

 <State 51>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29) [74]  (1.64 ns)
	'select' operation ('sh', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29) [78]  (0.697 ns)
	'lshr' operation ('r.V', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29) [82]  (0 ns)
	'select' operation ('val.V', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:30->QIO/QIO_accel.cpp:29) [87]  (4.61 ns)

 <State 52>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln38', QIO/QIO_accel.cpp:38) [118]  (2.55 ns)
	'store' operation ('store_ln38', QIO/QIO_accel.cpp:38) of variable 'sub_ln38', QIO/QIO_accel.cpp:38 on array 'new_val', QIO/QIO_accel.cpp:5 [120]  (3.25 ns)

 <State 53>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [131]  (6.28 ns)

 <State 54>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [131]  (6.28 ns)

 <State 55>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [131]  (6.28 ns)

 <State 56>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [131]  (6.28 ns)

 <State 57>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [131]  (6.28 ns)

 <State 58>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('tmp_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [131]  (6.28 ns)

 <State 59>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 60>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 61>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 62>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 63>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 64>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 65>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 66>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 67>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 68>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 69>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 70>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 71>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 72>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 73>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 74>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 75>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 76>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 77>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 78>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 79>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 80>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 81>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 82>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 83>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 84>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 85>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 86>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 87>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 88>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 89>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_1_i', QIO/LFSR.h:26->QIO/QIO_accel.cpp:43) [132]  (8.62 ns)

 <State 90>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', QIO/QIO_accel.cpp:45) [134]  (6.08 ns)

 <State 91>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', QIO/QIO_accel.cpp:45) [134]  (6.08 ns)

 <State 92>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', QIO/QIO_accel.cpp:45) [148]  (5.43 ns)

 <State 93>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', QIO/QIO_accel.cpp:45) [148]  (5.43 ns)
	'and' operation ('and_ln45_1', QIO/QIO_accel.cpp:45) [149]  (0.978 ns)

 <State 94>: 6.51ns
The critical path consists of the following:
	'load' operation ('new_val_load', QIO/QIO_accel.cpp:47) on array 'new_val', QIO/QIO_accel.cpp:5 [153]  (3.25 ns)
	'store' operation ('store_ln47', QIO/QIO_accel.cpp:47) of variable 'new_val_load', QIO/QIO_accel.cpp:47 on array 'current_val', QIO/QIO_accel.cpp:4 [154]  (3.25 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO_accel.cpp:51) [162]  (0 ns)
	'getelementptr' operation ('current_val_addr_2', QIO/QIO_accel.cpp:52) [170]  (0 ns)
	'load' operation ('current_val_load_1', QIO/QIO_accel.cpp:52) on array 'current_val', QIO/QIO_accel.cpp:4 [171]  (3.25 ns)

 <State 96>: 6.51ns
The critical path consists of the following:
	'load' operation ('current_val_load_1', QIO/QIO_accel.cpp:52) on array 'current_val', QIO/QIO_accel.cpp:4 [171]  (3.25 ns)
	'store' operation ('store_ln52', QIO/QIO_accel.cpp:52) of variable 'current_val_load_1', QIO/QIO_accel.cpp:52 on array 'final_val' [173]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
