
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: b_i (input port clocked by __VIRTUAL_CLK__)
Endpoint: sum_o (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002876    0.018749    0.009458    2.009458 v b_i (in)
                                                         b_i (net)
                      0.018749    0.000000    2.009458 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.007794    0.101590    0.180363    2.189821 v input2/X (sky130_fd_sc_hd__buf_1)
                                                         net2 (net)
                      0.101590    0.000088    2.189909 v _6_/A (sky130_fd_sc_hd__xnor2_1)
     2    0.007563    0.351336    0.373714    2.563623 ^ _6_/Y (sky130_fd_sc_hd__xnor2_1)
                                                         _2_ (net)
                      0.351336    0.000046    2.563669 ^ _7_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.008430    0.367495    0.358573    2.922242 ^ _7_/Y (sky130_fd_sc_hd__xnor2_1)
                                                         net5 (net)
                      0.367495    0.000317    2.922559 ^ output5/A (sky130_fd_sc_hd__buf_2)
     1    0.034060    0.271461    0.470529    3.393089 ^ output5/X (sky130_fd_sc_hd__buf_2)
                                                         sum_o (net)
                      0.271461    0.000202    3.393291 ^ sum_o (out)
                                              3.393291   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.393291   data arrival time
---------------------------------------------------------------------------------------------
                                              4.356710   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
