Source Block: oh/elink/dv/elink_e16_model.v@3919:3929@HdlStmAssign

   //# Read (second short word of the next transaction to dispatch)
   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];

   //# Read (third short word of the next transaction to dispatch)
   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];

   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];

   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],
                                      traninfo1_tlc[2*LW-1:0],

Diff Content:
- 3924    assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];
+ 3924 endmodule // link_transmitter
+ 3924 module link_txo_arbiter(/*AUTOARG*/
+ 3924    txo_launch_req_tlc, txo_rotate_dis_tlc, c0_txo_launch_ack_tlc,
+ 3924    c1_txo_launch_ack_tlc, c2_txo_launch_ack_tlc,
+ 3924    c3_txo_launch_ack_tlc,
+ 3924    txo_lclk, reset, txo_wait, txo_wait_int, c0_txo_launch_req_tlc,
+ 3924    c0_txo_rotate_dis, c1_txo_launch_req_tlc, c1_txo_rotate_dis,
+ 3924    c2_txo_launch_req_tlc, c2_txo_rotate_dis, c3_txo_launch_req_tlc,
+ 3924    c3_txo_rotate_dis
+ 3924    );

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/elink_e16_model.v@3916:3926

   //# Read (first short word of the next transaction to dispatch)
   assign traninfo0_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo0_tlc[FAD-1:0]];

   //# Read (second short word of the next transaction to dispatch)
   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];

   //# Read (third short word of the next transaction to dispatch)
   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];

   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];

Clone Blocks 2:
oh/elink/dv/elink_e16_model.v@3923:3935
   //# Read (third short word of the next transaction to dispatch)
   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];

   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];

   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],
                                      traninfo1_tlc[2*LW-1:0],
                                      traninfo2_tlc[2*LW-1:4]};

   assign next_datamode_tlc[1:0] = traninfo2_tlc[3:2];

   assign next_write_tlc  = traninfo2_tlc[1];
   assign next_access_tlc = traninfo2_tlc[0];

Clone Blocks 3:
oh/elink/dv/elink_e16_model.v@3921:3931
   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];

   //# Read (third short word of the next transaction to dispatch)
   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];

   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];

   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],
                                      traninfo1_tlc[2*LW-1:0],
                                      traninfo2_tlc[2*LW-1:4]};


