<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>PROC_SUBSYSTEM</design>
	<target_edif>C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\PROC_SUBSYSTEM.edn</target_edif>
</SynplifyOutput>
