GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v'
Analyzing included file 'define.vh'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":276)
Back to file '/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":276)
Analyzing included file '/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/static_macro_define.v'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":276)
Back to file '/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":276)
Analyzing Verilog file '/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v'
Analyzing included file 'define.vh'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v":12)
Back to file '/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v":12)
Analyzing included file '/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/static_macro_define.v'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v":13)
Back to file '/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v":13)
Analyzing included file 'parameter.vh'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v":25)
Back to file '/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v":25)
Compiling module 'CIC_Filter_d16'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter_wrap.v":14)
Compiling module '**'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":0)
Compiling module '**'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":0)
Compiling module '**'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":0)
Compiling module '**'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":0)
Compiling module '**'("/home/tvl/Gowin/IDE/ipcore/CIC_Filter/data/CIC_Filter.v":0)
NOTE  (EX0101) : Current top module is "CIC_Filter_d16"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/tvl/Gowin/Projects/reciever/src/cic_filter/temp/cic_filter/cic_filter_d16.vg" completed
Generate template file "/home/tvl/Gowin/Projects/reciever/src/cic_filter/temp/cic_filter/cic_filter_d16_tmp.v" completed
[100%] Generate report file "/home/tvl/Gowin/Projects/reciever/src/cic_filter/temp/cic_filter/cic_filter_d16_syn.rpt.html" completed
GowinSynthesis finish
