# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 900 3.2e-05 2048 0.059 1040 589824 157.49 70.3073 1910.31 2095.2 4233.52 4233.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 900 3.2e-05 2048 0.059 1040 589824 158.174 70.3733 2191.66 2096.64 4517.06 4517.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 900 3.2e-05 2048 0.059 1040 588800 157.731 70.228 2280.04 2096 4604.2 4604.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 900 3.2e-05 2048 0.059 1040 589824 157.25 70.2792 2135.72 2092.92 4456.37 4456.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 900 3.2e-05 2048 0.059 1040 588800 158.02 70.2892 2158.27 2093.8 4480.58 4480.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 900 3.2e-05 2048 0.059 1040 584192 157.571 70.0273 2197.91 2087.62 4513.34 4513.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 900 3.2e-05 2048 0.059 1040 587520 157.921 70.4348 2221.45 2090.94 4540.95 4541.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 900 3.2e-05 2048 0.059 1040 585728 157.353 69.9989 2138.34 2089.56 4455.46 4455.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 900 3.2e-05 2048 0.059 1040 589824 157.266 70.078 2173.71 2093.48 4494.74 4494.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 900 3.2e-05 2048 0.059 1040 588800 157.923 70.2208 2320.85 2094.09 4643.28 4643.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 900 3.2e-05 2048 0.059 1040 581632 157.994 70.1202 2676.98 2088.13 4993.43 4993.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 900 3.2e-05 2048 0.059 1035 588800 158.342 70.1932 2913.72 2094.5 5236.96 5237.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 900 3.2e-05 2048 0.059 1035 588800 158.689 70.4368 3074.87 2094.47 5398.66 5398.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 900 3.2e-05 2048 0.059 1035 588288 158.064 70.194 1880.08 2092.81 4201.34 4201.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 900 3.2e-05 2048 0.059 1035 587776 158.11 70.19 1930.12 2091.08 4249.71 4249.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 900 3.2e-05 2048 0.059 1035 587776 158.128 70.0943 1960.35 2092.83 4281.61 4281.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 900 3.2e-05 2048 0.059 1035 587520 158.511 70.5802 2227.38 2096.93 4553.61 4553.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 900 3.2e-05 2048 0.059 1035 588800 157.755 70.2824 2182.3 2094.27 4504.8 4504.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 900 3.2e-05 2048 0.059 1035 586752 157.872 70.0571 2316.91 2094.7 4639.73 4639.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 900 3.2e-05 2048 0.059 1035 588800 157.773 70.2554 2302.85 2096.08 4627.16 4627.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 900 3.2e-05 2048 0.059 1035 584192 157.356 70.1584 2304.53 2088.04 4620.28 4620.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 900 3.2e-05 2048 0.059 1035 587520 157.761 70.1934 2277.34 2092.48 4597.97 4598.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 900 3.2e-05 2048 0.059 1035 585728 157.213 70.1728 2176.77 2089.32 4493.67 4493.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 900 3.2e-05 2048 0.059 1035 583680 158.381 70.1799 2527.99 2094.55 4851.3 4851.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 900 3.2e-05 2048 0.059 1035 588800 157.868 70.3769 2560.57 2096.26 4885.28 4885.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 900 3.2e-05 2048 0.059 1035 581632 157.935 70.3003 2304.51 2088.16 4621.11 4621.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 900 3.2e-05 2048 0.059 1040 588800 157.966 70.1814 2872.29 2092.64 5193.28 5193.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 900 3.2e-05 2048 0.059 1040 590080 157.785 70.3611 2012.48 2095.92 4336.75 4336.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 900 3.2e-05 2048 0.059 1040 588288 157.993 70.1957 1866.2 2094.57 4189.16 4189.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 900 3.2e-05 2048 0.059 1040 587776 158.057 70.1927 1898.97 2092.52 4219.95 4220.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 900 3.2e-05 2048 0.059 1040 587776 157.995 70.1179 1907.16 2094.6 4230.08 4230.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 900 3.2e-05 2048 0.059 1040 589824 157.736 70.3186 2358.92 2096.48 4683.66 4683.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 900 3.2e-05 2048 0.059 1040 585216 157.613 70.3439 1629.66 2090.73 3948.53 3948.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 900 3.2e-05 2048 0.059 1040 588800 157.497 70.1335 2265.28 2096.02 4589.13 4589.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 900 3.2e-05 2048 0.059 1040 583680 157.328 70.0088 1570.07 2089.63 3887.25 3887.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 900 3.2e-05 2048 0.059 1040 586752 157.821 70.2835 2119.65 2092.61 4440.56 4440.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 900 3.2e-05 2048 0.059 1040 583680 158.39 70.2352 1506.52 2095.09 3830.44 3830.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 900 3.2e-05 2048 0.059 1040 588800 157.735 70.3931 2220.66 2094.34 4543.34 4543.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 900 3.2e-05 2048 0.059 1040 588800 157.877 70.328 1565.18 2094.76 3888.35 3888.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 900 3.2e-05 2048 0.059 1040 584192 157.383 70.0029 2811.59 2088.08 5127.26 5127.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 900 3.2e-05 2048 0.059 1040 580608 156.787 70.1747 1822.5 2078.55 4128.22 4128.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 900 3.2e-05 2048 0.059 1040 587520 157.752 70.3267 2701.1 2092.48 5021.87 5022.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 900 3.2e-05 2048 0.059 1040 583680 156.781 70.0396 1820.69 2081.29 4129.01 4129.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 900 3.2e-05 2048 0.059 1040 585728 157.176 69.9829 2611.6 2089.48 4928.45 4928.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 900 3.2e-05 2048 0.059 1040 581632 157.986 70.0226 1750.79 2087.4 4066.41 4066.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 900 3.2e-05 2048 0.059 1040 583680 158.394 70.1606 2278.28 2095.1 4602.14 4602.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 900 3.2e-05 2048 0.059 1040 577536 157.379 69.9718 1585.8 2077.25 3890.6 3890.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 900 3.2e-05 2048 0.059 1040 588800 157.907 70.4491 2383.69 2096.56 4708.81 4708.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 900 3.2e-05 2048 0.059 1040 588800 157.671 70.3427 1702 2096.85 4027.05 4027.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 900 3.2e-05 2048 0.059 1056 587776 158.282 70.0857 2833.8 2092.79 5155.15 5155.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 900 3.2e-05 2048 0.059 1056 588800 158.224 70.2662 1891.2 2094.48 4214.38 4214.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 900 3.2e-05 2048 0.059 1056 588288 157.841 70.1747 1859.57 2094.54 4182.34 4182.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 900 3.2e-05 2048 0.059 1056 586752 157.984 70.1235 1193.88 2094.95 3517.14 3517.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 900 3.2e-05 2048 0.059 1056 587776 157.862 70.2587 2145.25 2090.78 4464.35 4464.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 900 3.2e-05 2048 0.059 1056 584192 157.318 70.0559 1356.41 2088.11 3672.1 3672.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 900 3.2e-05 2048 0.059 1056 587776 157.892 70.1082 2073.62 2092.87 4394.69 4394.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 900 3.2e-05 2048 0.059 1056 585728 157.161 70.1841 1366.79 2087.51 3681.85 3682.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 900 3.2e-05 2048 0.059 1056 587520 158.343 70.3027 2277.7 2094.91 4601.45 4601.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 900 3.2e-05 2048 0.059 1056 585216 157.662 70.0764 1586.97 2090.91 3905.81 3905.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 900 3.2e-05 2048 0.059 1056 588800 157.541 70.266 2165.7 2094.29 4488 4488.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 900 3.2e-05 2048 0.059 1056 583680 157.331 70.0087 1536.61 2088.09 3852.24 3852.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 900 3.2e-05 2048 0.059 1056 586752 157.773 70.0736 2770.62 2092.42 5091.09 5091.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 900 3.2e-05 2048 0.059 1056 583680 158.389 70.3329 1758.82 2093.71 4081.46 4081.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 900 3.2e-05 2048 0.059 1056 588800 157.687 70.2916 2726.39 2094.5 5049.07 5049.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 900 3.2e-05 2048 0.059 1056 588800 157.866 70.2994 1852.72 2096.15 4177.24 4177.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 900 3.2e-05 2048 0.059 1056 584192 157.365 70.0355 2653.13 2086.12 4966.85 4967.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 900 3.2e-05 2048 0.059 1056 580608 156.693 70.0498 1747.45 2078.77 4053.16 4053.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 900 3.2e-05 2048 0.059 1056 587520 157.675 70.3676 2590.9 2090.95 4910.09 4910.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 900 3.2e-05 2048 0.059 1056 583680 156.782 70.0752 1665.13 2082.92 3975.11 3975.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 900 3.2e-05 2048 0.059 1056 585728 157.127 70.0378 2469.25 2087.79 4784.41 4784.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 900 3.2e-05 2048 0.059 1056 581632 157.962 70.0416 1651.07 2087.91 3967.18 3967.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 900 3.2e-05 2048 0.059 1050 584704 158.478 70.2447 3060.68 2094.52 5384.14 5384.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 900 3.2e-05 2048 0.059 1050 584960 158.862 70.2636 1804.07 2094.03 4127.42 4127.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 900 3.2e-05 2048 0.059 1050 583680 159.453 70.2173 2435.61 2096.28 4761.77 4761.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 900 3.2e-05 2048 0.059 1050 585216 158.349 70.2597 1910.51 2092.42 4231.75 4231.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 900 3.2e-05 2048 0.059 1050 583680 158.307 70.2587 1232.29 2093.26 3554.33 3554.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 900 3.2e-05 2048 0.059 1050 584192 158.526 70.1787 2043.58 2090.57 4363.05 4363.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 900 3.2e-05 2048 0.059 1050 580608 158.037 70.2078 1296.58 2085.72 3610.75 3610.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 900 3.2e-05 2048 0.059 1050 583680 158.376 70.1637 2123.44 2092.86 4445.04 4445.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 900 3.2e-05 2048 0.059 1050 581632 157.941 69.9923 1397.34 2087.82 3713.31 3713.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 900 3.2e-05 2048 0.059 1050 585216 158.515 70.3953 2257.75 2096.94 4583.8 4583.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 900 3.2e-05 2048 0.059 1050 580608 158.249 70.2075 1608.67 2090.91 3928.24 3928.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 900 3.2e-05 2048 0.059 1050 583680 158.347 70.3549 2188.57 2095.76 4513.23 4513.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 900 3.2e-05 2048 0.059 1050 578560 158.179 70.0385 1526.46 2089.59 3844.47 3844.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 900 3.2e-05 2048 0.059 1050 583680 158.103 70.2215 2665.89 2092.62 4987.04 4987.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 900 3.2e-05 2048 0.059 1050 583680 158.345 70.0969 1789.55 2093.23 4111.41 4111.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 900 3.2e-05 2048 0.059 1050 585600 158.442 70.3243 2672 2094.35 4995.32 4995.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 900 3.2e-05 2048 0.059 1050 582400 158.897 70.2976 1790.51 2096.68 4116.59 4116.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 900 3.2e-05 2048 0.059 1050 580608 157.959 70.0816 2572.42 2088.09 4888.75 4888.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 900 3.2e-05 2048 0.059 1050 573440 158.033 69.9269 1674.43 2077.13 3979.73 3979.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 900 3.2e-05 2048 0.059 1050 583680 158.471 70.2607 2510.63 2092.89 4832.46 4832.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 900 3.2e-05 2048 0.059 1050 576000 158.279 70.1999 1639.78 2080.92 3949.37 3949.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 900 3.2e-05 2048 0.059 1050 581632 157.923 69.9476 2388.74 2087.51 4704.32 4704.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 900 3.2e-05 2048 0.059 1050 581632 157.976 69.9658 1688.13 2089.84 4006.11 4006.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 900 3.2e-05 2048 0.059 1056 584704 158.764 70.2034 2624.62 2094.47 4948.27 4948.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 900 3.2e-05 2048 0.059 1056 583680 159.327 70.0565 2365.24 2094.85 4689.68 4689.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 900 3.2e-05 2048 0.059 1056 584960 158.869 70.2626 1791.2 2095.7 4116.24 4116.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 900 3.2e-05 2048 0.059 1056 583680 159.001 70.3644 2430.47 2096.24 4756.28 4756.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 900 3.2e-05 2048 0.059 1056 583680 158.521 70.4189 1931.69 2094.8 4255.63 4255.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 900 3.2e-05 2048 0.059 1056 583680 158.171 70.4239 1238.44 2092.91 3560.13 3560.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 900 3.2e-05 2048 0.059 1056 584192 158.524 70.2955 1908.95 2091.09 4229.06 4229.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 900 3.2e-05 2048 0.059 1056 580608 158.075 70.0621 1219.17 2086.14 3533.65 3533.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 900 3.2e-05 2048 0.059 1056 580608 158.926 70.2664 1003.54 2091.4 3324.33 3324.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 900 3.2e-05 2048 0.059 1056 583680 158.467 70.0922 1926.78 2093.36 4248.9 4249.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 900 3.2e-05 2048 0.059 1056 581632 157.907 70.0148 1284.78 2089.27 3602.17 3602.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 900 3.2e-05 2048 0.059 1056 583680 158.4 70.2626 1072.52 2094.96 3396.33 3396.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 900 3.2e-05 2048 0.059 1056 585216 158.491 70.2382 2755.94 2094.94 5079.81 5079.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 900 3.2e-05 2048 0.059 1056 580608 158.328 70.2382 1722.01 2090.9 4041.69 4041.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 900 3.2e-05 2048 0.059 1056 573696 158.541 70.0079 1405.7 2076.26 3710.7 3710.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 900 3.2e-05 2048 0.059 1056 583680 158.287 70.279 2553.84 2095.81 4878.43 4878.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 900 3.2e-05 2048 0.059 1056 578560 158.193 69.9392 1708.62 2089.62 4026.57 4026.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 900 3.2e-05 2048 0.059 1056 576000 158.217 70.0435 1421.14 2082.71 3732.3 3732.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 900 3.2e-05 2048 0.059 1056 583680 158.116 70.0805 2426.96 2094.93 4750.29 4750.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 900 3.2e-05 2048 0.059 1056 583680 158.392 70.1136 1574.53 2094.68 3897.91 3898.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 900 3.2e-05 2048 0.059 1056 571392 158.418 70.0255 1345.98 2077.25 3651.87 3652.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 900 3.2e-05 2048 0.059 1056 582400 158.898 70.4628 2385.52 2094.46 4709.55 4709.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 900 3.2e-05 2048 0.059 1056 582400 158.916 70.2403 1656.18 2096.31 3981.84 3981.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 900 3.2e-05 2048 0.059 1056 576000 159.172 70.2553 1363.7 2086.44 3679.77 3679.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 900 3.2e-05 2048 0.059 1056 580608 158.001 70.0927 2303.72 2086.14 4618.16 4618.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 900 3.2e-05 2048 0.059 1056 573440 158.012 69.9628 1589.71 2076.35 3894.25 3894.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 900 3.2e-05 2048 0.059 1056 569856 158.992 69.909 1303.72 2078.86 3611.68 3611.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 900 3.2e-05 2048 0.059 1056 583680 158.509 70.2037 2270.72 2092.93 4592.56 4592.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 900 3.2e-05 2048 0.059 1056 576000 158.23 70.0948 1612.75 2082.73 3924.01 3924.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 900 3.2e-05 2048 0.059 1056 576000 157.429 69.9846 1330.84 2072.74 3631.2 3631.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 900 3.2e-05 2048 0.059 1056 581632 157.94 69.9225 2284.42 2089.29 4601.77 4601.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 900 3.2e-05 2048 0.059 1056 581632 157.96 70.0051 1548.07 2087.88 3864.11 3864.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 900 3.2e-05 2048 0.059 1056 577536 157.385 69.8102 1393.57 2076.73 3697.69 3697.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 900 3.2e-05 2048 0.059 1040 583680 158.705 70.2485 2657.07 2092.95 4979.17 4979.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 900 3.2e-05 2048 0.059 1040 583680 158.979 70.0568 2391.65 2092.98 4713.88 4714.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 900 3.2e-05 2048 0.059 1040 583680 158.55 70.3514 2027.19 2095.68 4351.98 4352.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 900 3.2e-05 2048 0.059 1040 583680 158.331 70.2181 1289.56 2094.75 3613.06 3613.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 900 3.2e-05 2048 0.059 1040 579840 159.441 70.1912 2602.2 2090.93 4922.95 4923.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 900 3.2e-05 2048 0.059 1040 583680 158.437 70.2365 1862.32 2092.86 4184.05 4184.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 900 3.2e-05 2048 0.059 1040 583680 158.087 70.2681 1218.98 2093.22 3540.75 3540.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 900 3.2e-05 2048 0.059 1040 580608 158.303 70.1215 993.376 2088.63 3310.63 3310.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 900 3.2e-05 2048 0.059 1040 582400 158.736 70.3293 2667.21 2091.07 4987.55 4987.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 900 3.2e-05 2048 0.059 1040 580608 158.064 70.0027 1673.17 2088.06 3989.5 3989.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 900 3.2e-05 2048 0.059 1040 580608 158.893 70.2792 1363.99 2092.36 3685.72 3685.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 900 3.2e-05 2048 0.059 1040 583680 158.307 70.1842 2482.27 2094.34 4805.3 4805.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 900 3.2e-05 2048 0.059 1040 581632 157.921 70.13 1571.61 2089.05 3888.9 3889.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 900 3.2e-05 2048 0.059 1040 583680 158.351 70.0473 1280.83 2093.25 3602.68 3602.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 900 3.2e-05 2048 0.059 1040 582912 158.919 70.4337 2539.35 2095.53 4864.43 4864.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 900 3.2e-05 2048 0.059 1040 580608 158.307 70.1261 1648.82 2090.69 3968.15 3968.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 900 3.2e-05 2048 0.059 1040 573696 158.507 69.9143 1435.63 2076.51 3740.76 3740.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 900 3.2e-05 2048 0.059 1040 571392 158.452 70.003 1270.18 2078.68 3577.52 3577.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 900 3.2e-05 2048 0.059 1040 583680 158.278 70.2212 2387.23 2094.27 4710.2 4710.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 900 3.2e-05 2048 0.059 1040 578560 158.155 70.1493 1604 2089.55 3922.05 3922.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 900 3.2e-05 2048 0.059 1040 576000 158.226 69.9286 1342.15 2080.92 3651.42 3651.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 900 3.2e-05 2048 0.059 1040 573440 159.674 69.9604 1314.12 2088.05 3632.01 3632.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 900 3.2e-05 2048 0.059 1040 583680 158.17 70.1932 2242.9 2092.4 4563.86 4564.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 900 3.2e-05 2048 0.059 1040 583680 158.39 70.0867 1601.89 2095.18 3925.75 3925.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 900 3.2e-05 2048 0.059 1040 571392 158.407 69.9553 1293.22 2076.66 3598.44 3598.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 900 3.2e-05 2048 0.059 1040 577536 157.44 70.0688 1232.34 2077.19 3537.23 3537.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 900 3.2e-05 2048 0.059 1040 582400 158.883 70.3975 2324.79 2094.32 4648.59 4648.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 900 3.2e-05 2048 0.059 1040 582400 158.927 70.3242 1588.15 2094.64 3912.24 3912.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 900 3.2e-05 2048 0.059 1040 576000 159.132 70.1933 1362.13 2088.02 3679.68 3679.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 900 3.2e-05 2048 0.059 1040 576000 160.035 70.2864 1249.69 2095.43 3575.64 3575.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 900 3.2e-05 2048 0.059 1056 583680 158.573 70.1403 2871.04 2094.32 5194.27 5194.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 900 3.2e-05 2048 0.059 1056 583680 158.89 70.0732 2579.32 2092.9 4901.38 4901.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 900 3.2e-05 2048 0.059 1056 583680 158.672 70.0459 2492.84 2094.25 4816.01 4816.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 900 3.2e-05 2048 0.059 1056 583680 158.622 70.5823 1878.97 2093.81 4202.19 4202.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 900 3.2e-05 2048 0.059 1056 583680 158.349 70.2177 1230.6 2095.99 3555.36 3555.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 900 3.2e-05 2048 0.059 1056 579840 159.582 70.2492 2418.44 2092.9 4741.37 4741.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 900 3.2e-05 2048 0.059 1056 583680 158.345 70.4694 2614.32 2092.84 4936.17 4936.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 900 3.2e-05 2048 0.059 1056 583680 158.161 70.2025 1645.81 2094.38 3968.75 3968.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 900 3.2e-05 2048 0.059 1056 580608 158.315 70.1428 1321.05 2090.42 3640.13 3640.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 900 3.2e-05 2048 0.059 1056 583680 158.352 70.1401 1124.2 2093.18 3446.08 3446.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 900 3.2e-05 2048 0.059 1056 582400 158.716 70.2615 2415.5 2092.78 4737.45 4737.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 900 3.2e-05 2048 0.059 1056 580608 158.034 70.0387 1527.76 2085.59 3841.62 3841.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 900 3.2e-05 2048 0.059 1056 580608 158.935 70.2915 1256.22 2093.07 3578.71 3578.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 900 3.2e-05 2048 0.059 1056 573440 157.99 70.0034 1122.12 2076.78 3427.09 3427.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 900 3.2e-05 2048 0.059 1056 583680 158.289 70.3099 2341.44 2094.44 4664.68 4664.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 900 3.2e-05 2048 0.059 1056 581632 157.91 70.0027 1508.73 2089.27 3826.11 3826.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 900 3.2e-05 2048 0.059 1056 583680 158.442 70.1783 1269.77 2094.93 3593.53 3593.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 900 3.2e-05 2048 0.059 1056 581632 157.972 70.0928 1115.69 2089.82 3433.77 3433.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 900 3.2e-05 2048 0.059 1056 582912 158.909 70.2645 2287.42 2096.68 4613.48 4613.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 900 3.2e-05 2048 0.059 1056 580608 158.266 70.0886 1589.13 2088.97 3906.67 3906.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 900 3.2e-05 2048 0.059 1056 573696 158.506 69.9266 1330.38 2078.93 3637.93 3638.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 900 3.2e-05 2048 0.059 1056 571392 158.442 69.7938 1330.22 2078.93 3637.59 3637.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 900 3.2e-05 2048 0.059 1056 583680 158.269 70.1583 2269.64 2094.29 4592.57 4592.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 900 3.2e-05 2048 0.059 1056 578560 158.154 70.0802 1613.58 2089.59 3931.6 3931.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 900 3.2e-05 2048 0.059 1056 576000 158.281 70.1542 1326.78 2081.28 3636.7 3636.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 900 3.2e-05 2048 0.059 1056 573440 159.668 69.9637 1236.53 2089.98 3556.33 3556.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 900 3.2e-05 2048 0.059 1050 577536 159.619 70.1276 2902.71 2094.79 5227.46 5227.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 900 3.2e-05 2048 0.059 1050 577536 159.916 70.3178 2597.36 2092.71 4920.49 4920.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 900 3.2e-05 2048 0.059 1050 577536 159.748 70.3406 2505 2092.95 4828.23 4828.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 900 3.2e-05 2048 0.059 1050 577280 160.162 70.3304 1864.53 2094.19 4189.4 4189.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 900 3.2e-05 2048 0.059 1050 576000 160.003 70.1298 1197.07 2094.23 3521.63 3521.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 900 3.2e-05 2048 0.059 1050 576000 160.661 70.2283 2359.32 2092.46 4682.87 4683.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 900 3.2e-05 2048 0.059 1050 573440 160.052 70.0579 2215.12 2087.51 4532.94 4533.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 900 3.2e-05 2048 0.059 1050 577536 159.504 70.2534 2539.21 2094.83 4864 4864.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 900 3.2e-05 2048 0.059 1050 577536 159.336 70.06 1582.9 2093.07 3905.57 3905.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 900 3.2e-05 2048 0.059 1050 576000 159.206 70.1076 1287.17 2089.26 3605.94 3606.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 900 3.2e-05 2048 0.059 1050 577536 159.585 70.1378 1098.01 2095.17 3423.1 3423.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 900 3.2e-05 2048 0.059 1050 575232 159.996 70.3066 2326.79 2090.78 4648.07 4648.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 900 3.2e-05 2048 0.059 1050 573440 159.407 70.1256 1475.2 2085.93 3790.87 3791.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 900 3.2e-05 2048 0.059 1050 575232 160.024 70.1745 1216.71 2091.09 3538.19 3538.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 900 3.2e-05 2048 0.059 1050 566272 159.424 69.7789 1078.06 2076.81 3384.27 3384.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 900 3.2e-05 2048 0.059 1050 577536 159.506 70.116 2304.55 2094.59 4628.96 4629.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 900 3.2e-05 2048 0.059 1050 573440 159.513 69.9945 1486.83 2089.02 3805.56 3805.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 900 3.2e-05 2048 0.059 1050 577536 159.617 70.0785 1268.8 2093.1 3591.81 3591.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 900 3.2e-05 2048 0.059 1050 573440 159.624 69.9753 1114.43 2087.86 3432.09 3432.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 900 3.2e-05 2048 0.059 1050 578304 159.807 70.3352 2369.31 2094.95 4694.6 4694.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 900 3.2e-05 2048 0.059 1050 576000 159.205 70.181 1679.37 2088.47 3997.42 3997.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 900 3.2e-05 2048 0.059 1050 566784 159.728 70.064 1359.82 2078.55 3668.35 3668.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 900 3.2e-05 2048 0.059 1050 571392 158.382 69.9501 1305.83 2076.86 3611.23 3611.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 900 3.2e-05 2048 0.059 1050 564480 159.698 70.0755 1182.14 2072.75 3484.87 3485.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 900 3.2e-05 2048 0.059 1050 576000 159.967 70.2633 2283.07 2094.32 4607.82 4607.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 900 3.2e-05 2048 0.059 1050 573440 159.331 70.0972 1571.44 2089.25 3890.32 3890.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 900 3.2e-05 2048 0.059 1050 568320 159.777 69.888 1317.18 2080.94 3627.98 3628.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 900 3.2e-05 2048 0.059 1050 573440 159.685 70.1321 1228.39 2089.61 3548.02 3548.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 900 3.2e-05 2048 0.059 1050 576000 160.026 70.3181 1181.83 2095.47 3507.85 3508.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 900 3.2e-05 2048 0.059 1080 583680 158.733 70.0724 2826.14 2093.04 5148.2 5148.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 900 3.2e-05 2048 0.059 1080 583680 158.87 70.168 2555.44 2092.83 4877.51 4877.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 900 3.2e-05 2048 0.059 1080 583680 158.698 70.0726 2454.3 2092.95 4776.23 4776.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 900 3.2e-05 2048 0.059 1080 581632 158.617 70.0448 2442.33 2089.27 4760.46 4760.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 900 3.2e-05 2048 0.059 1080 583680 158.452 70.2157 2639.7 2094.14 4962.7 4962.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 900 3.2e-05 2048 0.059 1080 583680 158.327 70.2221 1641.37 2094.56 3964.69 3964.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 900 3.2e-05 2048 0.059 1080 579840 158.992 70.2165 1332.64 2092.94 3654.99 3655.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 900 3.2e-05 2048 0.059 1080 578560 158.278 69.9456 2948.58 2089.8 5266.81 5266.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 900 3.2e-05 2048 0.059 1080 583680 158.349 70.3365 2412.42 2092.63 4733.93 4734.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 900 3.2e-05 2048 0.059 1080 583680 158.136 70.142 1519.49 2094.71 3842.67 3842.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 900 3.2e-05 2048 0.059 1080 580608 158.317 70.0827 1242 2089.28 3559.88 3560.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 900 3.2e-05 2048 0.059 1080 583680 158.432 70.1175 1126.35 2093.17 3448.26 3448.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 900 3.2e-05 2048 0.059 1080 576000 158.246 69.9361 963.902 2080.97 3273.26 3273.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 900 3.2e-05 2048 0.059 1080 582400 158.727 70.3665 2306.28 2092.72 4628.29 4628.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 900 3.2e-05 2048 0.059 1080 580608 158.043 70.1883 1465.24 2087.83 3781.5 3781.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 900 3.2e-05 2048 0.059 1080 580608 158.956 70.2882 1233.43 2092.6 3555.47 3555.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 900 3.2e-05 2048 0.059 1080 573440 157.939 69.9675 1070.6 2078.35 3377.06 3377.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 900 3.2e-05 2048 0.059 1080 582400 158.494 70.2607 965.924 2091.33 3286.2 3286.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 900 3.2e-05 2048 0.059 1080 583680 158.284 70.0355 2179.59 2094.59 4502.71 4502.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 900 3.2e-05 2048 0.059 1080 581632 157.938 70.0398 1483.01 2089.3 3800.49 3800.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 900 3.2e-05 2048 0.059 1080 583680 158.394 70.1852 1238.89 2093.49 3561.16 3561.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 900 3.2e-05 2048 0.059 1080 581632 157.932 70.0457 1140.66 2089.99 3458.83 3458.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 900 3.2e-05 2048 0.059 1080 573440 159.653 70.0621 1026.24 2090.05 3346.2 3346.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 900 3.2e-05 2048 0.059 1088 574464 160.62 70.0533 2688.29 2092.8 5011.96 5012.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 900 3.2e-05 2048 0.059 1088 573440 161.086 70.1509 2415.42 2092.79 4739.65 4739.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 900 3.2e-05 2048 0.059 1088 574464 160.536 70.0596 2330.54 2092.94 4654.28 4654.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 900 3.2e-05 2048 0.059 1088 569344 161.104 70.1379 2255.45 2087.05 4573.93 4574.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 900 3.2e-05 2048 0.059 1088 574720 160.524 70.2645 2494.83 2095.89 4821.7 4821.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 900 3.2e-05 2048 0.059 1088 573440 160.522 70.1911 1519.66 2094.25 3844.81 3844.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 900 3.2e-05 2048 0.059 1088 572160 160.766 70.2938 1253.12 2092.7 3577.08 3577.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 900 3.2e-05 2048 0.059 1088 568320 160.505 70.091 2801.04 2087.83 5119.67 5119.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 900 3.2e-05 2048 0.059 1088 569600 162.41 70.3508 3007.3 2096.39 5336.66 5336.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 900 3.2e-05 2048 0.059 1088 574464 160.162 70.1493 2292.19 2094.82 4617.52 4617.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 900 3.2e-05 2048 0.059 1088 574464 159.948 70.2005 1435.01 2094.71 3760.06 3760.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 900 3.2e-05 2048 0.059 1088 571392 160.199 70.1275 1174.76 2089.14 3494.43 3494.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 900 3.2e-05 2048 0.059 1088 571392 161.039 70.1819 1045.56 2093.35 3370.33 3370.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 900 3.2e-05 2048 0.059 1088 568320 159.794 70.0539 913.45 2080.62 3224.11 3224.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 900 3.2e-05 2048 0.059 1088 573440 160.232 70.4091 2156.43 2092.75 4480.03 4480.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 900 3.2e-05 2048 0.059 1088 569856 160.224 70.0928 1364.19 2087.65 3682.35 3682.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 900 3.2e-05 2048 0.059 1088 569856 161.28 70.3898 1155.81 2093.02 3480.7 3480.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 900 3.2e-05 2048 0.059 1088 566272 159.409 70.0375 1012.19 2076.78 3318.61 3318.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 900 3.2e-05 2048 0.059 1088 573440 160.287 70.4308 915.231 2093.38 3239.53 3239.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 900 3.2e-05 2048 0.059 1088 573440 160.35 70.0887 2122.84 2094.35 4447.84 4448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 900 3.2e-05 2048 0.059 1088 569344 160.381 69.9603 1418.75 2088.97 3738.26 3738.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 900 3.2e-05 2048 0.059 1088 571392 161.023 70.1561 1180.86 2092.74 3504.98 3505.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 900 3.2e-05 2048 0.059 1088 565248 161.761 70.0503 1075.65 2087.87 3395.52 3395.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 900 3.2e-05 2048 0.059 1088 563200 161.998 69.9515 985.012 2089.54 3306.69 3306.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 900 3.2e-05 2048 0.059 1088 565248 159.784 69.9747 936.917 2076.73 3243.61 3243.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 900 3.2e-05 2048 0.059 1152 568832 162.672 70.1155 3195.15 2094.08 5522.22 5522.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 900 3.2e-05 2048 0.059 1152 568320 162.397 70.0667 3049.11 2092.26 5374.04 5374.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 900 3.2e-05 2048 0.059 1152 567296 162.732 70.1534 2745.36 2092.87 5071.32 5071.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 900 3.2e-05 2048 0.059 1152 568320 162.339 70.0835 2650.3 2092.68 4975.6 4975.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 900 3.2e-05 2048 0.059 1152 565248 162.103 70.0434 2588.02 2087.52 4907.89 4908.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 900 3.2e-05 2048 0.059 1152 563200 162.249 70.06 2548.88 2089.61 4870.99 4871.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 900 3.2e-05 2048 0.059 1152 565248 162.598 70.2485 2531.36 2094.94 4859.35 4859.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 900 3.2e-05 2048 0.059 1152 559104 161.868 69.9686 2481.71 2077.12 4790.87 4791.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 900 3.2e-05 2048 0.059 1152 565248 162.083 70.1194 2551.15 2089.85 4873.41 4873.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 900 3.2e-05 2048 0.059 1080 573440 158.768 69.7642 2371.68 2077.1 4677.51 4677.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 900 3.2e-05 2048 0.059 1088 566272 160.293 70.0374 2263.63 2078.84 4573.01 4573.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 900 3.2e-05 2048 0.059 1050 573440 160.863 70.1993 2304.73 2092.89 4628.88 4629.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 900 3.2e-05 2048 0.059 1056 582400 159.168 70.1831 2385.71 2093.25 4708.51 4708.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 900 3.2e-05 2048 0.059 1056 581632 159.012 69.9452 2491.78 2089.47 4810.43 4810.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 900 3.2e-05 2048 0.059 1056 568320 157.299 70.1003 3250.24 2060.99 5538.83 5538.99
