Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Dec 27 15:30:35 2016
| Host         : Shana-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             195 |          108 |
| No           | No                    | Yes                    |              65 |           24 |
| No           | Yes                   | No                     |              30 |            8 |
| Yes          | No                    | No                     |              23 |           10 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |              29 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+
|          Clock Signal         |              Enable Signal             |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+
|  M2/pulse_out[2]              |                                        |                                     |                1 |              1 |
|  clock/d_hour0_out            |                                        |                                     |                1 |              1 |
|  clock/d_min1_out             |                                        |                                     |                1 |              1 |
|  clock/d_sec2_out             |                                        |                                     |                1 |              1 |
|  M2/pulse_out[0]              |                                        |                                     |                1 |              3 |
|  clk_100mhz_IBUF_BUFG         | M6/LED_P2S/_n0075_inv_cepot            | M2/rst                              |                2 |              4 |
|  M2/clk1_BUFG                 | M2/_n0225_inv1_cepot                   |                                     |                4 |              6 |
|  clock/m13_min/clk_2          |                                        |                                     |                4 |              8 |
|  M2/clk1_BUFG                 |                                        |                                     |                5 |              8 |
|  clk_100mhz_IBUF_BUFG         | M2/counter1[31]_GND_1_o_LessThan_102_o | M2/RSTN_temp_sw_temp[15]_OR_54_o    |                3 |              8 |
|  clock/m13_sec/clk_1          |                                        |                                     |                4 |              9 |
|  clock/m13_ms/CLK             |                                        | clock/m13_sec/count[7]_i_2__0_n_0   |                3 |              9 |
|  clock/millisecond/clk_1s_reg |                                        |                                     |               10 |             13 |
| ~clk_100mhz_IBUF_BUFG         |                                        | M2/rst                              |                6 |             16 |
|  clk_100mhz_IBUF_BUFG         | M2/_n0243_inv1_cepot_cepot             |                                     |                6 |             17 |
|  M2/clk1_BUFG                 | M2/counter[31]_GND_1_o_LessThan_5_o    | M2/btn_temp[3]_scan_AND_1_o         |                6 |             21 |
|  clk_100mhz_IBUF_BUFG         |                                        | clock/millisecond/count[30]_i_1_n_0 |                8 |             30 |
|  clk_100mhz_IBUF_BUFG         |                                        | M2/rst                              |               15 |             40 |
|  clk_100mhz_IBUF_BUFG         |                                        |                                     |               80 |            150 |
+-------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 3      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 8      |                     3 |
| 9      |                     2 |
| 13     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


