Classic Timing Analyzer report for reg8x8
Fri Oct 07 12:39:41 2011
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                          ;
+------------------------------+-------+---------------+-------------+--------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+-------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.826 ns   ; clock4 ; dataoutb[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+-------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To          ;
+-------+-------------------+-----------------+-------------+-------------+
; N/A   ; None              ; 17.826 ns       ; clock4      ; dataoutb[2] ;
; N/A   ; None              ; 17.349 ns       ; clock4      ; dataouta[3] ;
; N/A   ; None              ; 16.946 ns       ; w_addr[0]   ; dataoutb[2] ;
; N/A   ; None              ; 16.469 ns       ; w_addr[0]   ; dataouta[3] ;
; N/A   ; None              ; 16.275 ns       ; datain[2]   ; dataoutb[2] ;
; N/A   ; None              ; 16.136 ns       ; clock4      ; dataouta[1] ;
; N/A   ; None              ; 16.002 ns       ; w_addr[1]   ; dataoutb[2] ;
; N/A   ; None              ; 15.818 ns       ; datain[1]   ; dataouta[1] ;
; N/A   ; None              ; 15.256 ns       ; w_addr[0]   ; dataouta[1] ;
; N/A   ; None              ; 15.236 ns       ; clock4      ; dataoutb[3] ;
; N/A   ; None              ; 15.212 ns       ; clock4      ; dataouta[2] ;
; N/A   ; None              ; 14.757 ns       ; w_addr[1]   ; dataouta[1] ;
; N/A   ; None              ; 14.561 ns       ; datain[3]   ; dataouta[3] ;
; N/A   ; None              ; 14.356 ns       ; w_addr[0]   ; dataoutb[3] ;
; N/A   ; None              ; 14.332 ns       ; w_addr[0]   ; dataouta[2] ;
; N/A   ; None              ; 14.102 ns       ; w_addr[1]   ; dataouta[3] ;
; N/A   ; None              ; 14.012 ns       ; clock4      ; dataoutb[0] ;
; N/A   ; None              ; 13.904 ns       ; clock4      ; dataouta[0] ;
; N/A   ; None              ; 13.661 ns       ; datain[2]   ; dataouta[2] ;
; N/A   ; None              ; 13.652 ns       ; clock4      ; dataoutb[1] ;
; N/A   ; None              ; 13.388 ns       ; w_addr[1]   ; dataouta[2] ;
; N/A   ; None              ; 13.334 ns       ; datain[1]   ; dataoutb[1] ;
; N/A   ; None              ; 13.283 ns       ; r_addr_b[0] ; dataoutb[2] ;
; N/A   ; None              ; 13.132 ns       ; w_addr[0]   ; dataoutb[0] ;
; N/A   ; None              ; 13.024 ns       ; w_addr[0]   ; dataouta[0] ;
; N/A   ; None              ; 12.772 ns       ; w_addr[0]   ; dataoutb[1] ;
; N/A   ; None              ; 12.641 ns       ; r_addr_b[1] ; dataoutb[2] ;
; N/A   ; None              ; 12.448 ns       ; datain[3]   ; dataoutb[3] ;
; N/A   ; None              ; 12.273 ns       ; w_addr[1]   ; dataoutb[1] ;
; N/A   ; None              ; 12.040 ns       ; w_addr[1]   ; dataouta[0] ;
; N/A   ; None              ; 11.989 ns       ; w_addr[1]   ; dataoutb[3] ;
; N/A   ; None              ; 11.837 ns       ; w_addr[1]   ; dataoutb[0] ;
; N/A   ; None              ; 11.642 ns       ; datain[0]   ; dataoutb[0] ;
; N/A   ; None              ; 11.406 ns       ; datain[0]   ; dataouta[0] ;
; N/A   ; None              ; 10.632 ns       ; r_addr_b[1] ; dataoutb[0] ;
; N/A   ; None              ; 10.445 ns       ; r_addr_b[0] ; dataoutb[3] ;
; N/A   ; None              ; 10.383 ns       ; r_addr_b[1] ; dataoutb[1] ;
; N/A   ; None              ; 10.293 ns       ; r_addr_b[1] ; dataoutb[3] ;
; N/A   ; None              ; 10.090 ns       ; r_addr_b[0] ; dataoutb[0] ;
; N/A   ; None              ; 9.839 ns        ; r_addr_b[0] ; dataoutb[1] ;
; N/A   ; None              ; 9.461 ns        ; r_addr_a[0] ; dataouta[3] ;
; N/A   ; None              ; 9.438 ns        ; r_addr_a[1] ; dataouta[3] ;
; N/A   ; None              ; 8.830 ns        ; r_addr_a[1] ; dataouta[1] ;
; N/A   ; None              ; 8.798 ns        ; r_addr_a[0] ; dataouta[1] ;
; N/A   ; None              ; 6.948 ns        ; r_addr_a[1] ; dataouta[2] ;
; N/A   ; None              ; 6.828 ns        ; r_addr_a[0] ; dataouta[2] ;
; N/A   ; None              ; 6.775 ns        ; r_addr_a[0] ; dataouta[0] ;
; N/A   ; None              ; 6.568 ns        ; r_addr_a[1] ; dataouta[0] ;
+-------+-------------------+-----------------+-------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Fri Oct 07 12:39:41 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg8x8 -c reg8x8 --timing_analysis_only
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R4|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R4|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R3|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R3|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R2|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R2|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R1|d_flip_flop_en:r3|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R1|d_flip_flop_en:r3|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R2|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R2|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R4|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R4|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R1|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R1|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R3|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R3|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R3|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R3|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R4|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R4|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R2|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R2|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R1|d_flip_flop_en:r1|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R1|d_flip_flop_en:r1|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R2|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R2|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R4|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R4|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R3|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R3|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~61"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:slave|q~60"
Warning: Found combinational loop of 1 nodes
    Warning: Node "reg:R1|d_flip_flop_en:r0|master_slave:d_ff|d_latch:master|q~61"
Info: Longest tpd from source pin "clock4" to destination pin "dataoutb[2]" is 17.826 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 2; PIN Node = 'clock4'
    Info: 2: + IC(6.502 ns) + CELL(0.275 ns) = 7.627 ns; Loc. = LCCOMB_X35_Y35_N18; Fanout = 32; COMB Node = 'and_gate:AND1|o~17'
    Info: 3: + IC(0.000 ns) + CELL(0.725 ns) = 8.352 ns; Loc. = LCCOMB_X35_Y35_N30; Fanout = 3; COMB LOOP Node = 'reg:R1|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~61'
        Info: Loc. = LCCOMB_X35_Y35_N30; Node "reg:R1|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~61"
    Info: 4: + IC(0.000 ns) + CELL(0.683 ns) = 9.035 ns; Loc. = LCCOMB_X35_Y35_N8; Fanout = 3; COMB LOOP Node = 'reg:R1|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~60'
        Info: Loc. = LCCOMB_X35_Y35_N8; Node "reg:R1|d_flip_flop_en:r2|master_slave:d_ff|d_latch:slave|q~60"
        Info: Loc. = LCCOMB_X35_Y35_N30; Node "reg:R1|d_flip_flop_en:r2|master_slave:d_ff|d_latch:master|q~61"
    Info: 5: + IC(1.656 ns) + CELL(0.419 ns) = 11.110 ns; Loc. = LCCOMB_X48_Y34_N0; Fanout = 1; COMB Node = 'multiplexer4:MUXB|o[2]~72'
    Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 11.504 ns; Loc. = LCCOMB_X48_Y34_N10; Fanout = 1; COMB Node = 'multiplexer4:MUXB|o[2]~73'
    Info: 7: + IC(3.534 ns) + CELL(2.788 ns) = 17.826 ns; Loc. = PIN_AC19; Fanout = 0; PIN Node = 'dataoutb[2]'
    Info: Total cell delay = 5.890 ns ( 33.04 % )
    Info: Total interconnect delay = 11.936 ns ( 66.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Fri Oct 07 12:39:41 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


