#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 25 03:53:21 2021
# Process ID: 9440
# Current directory: D:/ELEC 4200/lab9/9_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18056 D:\ELEC 4200\lab9\9_3\9_3.xpr
# Log file: D:/ELEC 4200/lab9/9_3/vivado.log
# Journal file: D:/ELEC 4200/lab9/9_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/ELEC 4200/lab9/9_3/9_3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.359 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:104]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/ELEC 4200/lab9/9_3/mcandsandmpliers.txt referenced on D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v at line 60 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files {{D:/ELEC 4200/lab9/9_3/mcandsandpliers.txt}}] -no_script -reset -force -quiet
remove_files  {{D:/ELEC 4200/lab9/9_3/mcandsandpliers.txt}}
add_files -norecurse {{D:/ELEC 4200/lab9/9_3/mcandsandpliers.mem}}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:101]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.bcd_converter_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File mcandsandmpliers.mem referenced on D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v at line 57 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1014.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:101]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.bcd_converter_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File mcandsandmpliers.mem referenced on D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v at line 57 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1014.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:101]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.bcd_converter_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File mcandsandmpliers.mem referenced on D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v at line 57 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.359 ; gain = 0.000
set_property is_enabled false [get_files  {{D:/ELEC 4200/lab9/9_3/mcandsandpliers.mem}}]
add_files -norecurse {{D:/ELEC 4200/lab9/9_3/memory.mem}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:109]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.bcd_converter_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:109]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.bcd_converter_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.359 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_4x4/DUT/ones}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_4x4/DUT/tens}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_4x4/DUT/hundreds}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_4x4/DUT/Product}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.359 ; gain = 0.000
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:109]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.bcd_converter_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.359 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_4x4/DUT/Product}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.359 ; gain = 0.000
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:110]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.bcd_converter_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1014.359 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_4x4/DUT/Product}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'v' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:109]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.bcd_converter_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1014.359 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
log_wave {/tb_4x4/DUT/Product} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_4x4/DUT/Product}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_4x4/DUT/ones}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_4x4/DUT/tens}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_4x4/DUT/hundreds}} 
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_4x4/DUT/counter}} 
run 300 ns
close [ open {D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/clock_divider.v} w ]
add_files {{D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/clock_divider.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2458] undeclared symbol clk_src_100MHz, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:126]
INFO: [VRFC 10-2458] undeclared symbol clk_500Hz, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1014.359 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2458] undeclared symbol clk_500Hz, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.359 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/tb_4x4/DUT/clk_src_5MHz}} 
run 300 ns
set_property is_enabled false [get_files  {{D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_converter_7_seg.v}}]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2458] undeclared symbol clk_500Hz, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4x4' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/mcandsandpliers.mem'
INFO: [SIM-utils-43] Exported 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim/memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4x4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
"xelab -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ELEC 4200/lab9/9_3/9_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4x4_behav -key {Behavioral:sim_1:Functional:tb_4x4} -tclbatch {tb_4x4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4x4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4x4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.359 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_4x4/DUT/clk_src_5MHz}} 
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 05:09:10 2021...
