{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650181599880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650181599881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 15:46:39 2022 " "Processing started: Sun Apr 17 15:46:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650181599881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650181599881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock -c Alarm_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock -c Alarm_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650181599881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650181600258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650181600258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm_Clock " "Found entity 1: Alarm_Clock" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650181606115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650181606115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm_Clock_tb " "Found entity 1: Alarm_Clock_tb" {  } { { "Alarm_Clock_tb.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650181606116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650181606116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alarm_Clock " "Elaborating entity \"Alarm_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650181606144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_up Alarm_Clock.v(24) " "Verilog HDL or VHDL warning at Alarm_Clock.v(24): object \"count_up\" assigned a value but never read" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650181606145 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Alarm_Clock.v(24) " "Verilog HDL assignment warning at Alarm_Clock.v(24): truncated value with size 4 to match size of target (1)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606145 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Alarm_Clock.v(110) " "Verilog HDL assignment warning at Alarm_Clock.v(110): truncated value with size 32 to match size of target (28)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606145 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Alarm_Clock.v(119) " "Verilog HDL assignment warning at Alarm_Clock.v(119): truncated value with size 32 to match size of target (28)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606146 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Alarm_Clock.v(128) " "Verilog HDL assignment warning at Alarm_Clock.v(128): truncated value with size 32 to match size of target (28)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606146 "|Alarm_Clock"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "Decoder Decoder Alarm_Clock.v(45) " "Verilog HDL warning at Alarm_Clock.v(45): variable Decoder in static task or function Decoder may have unintended latch behavior" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 45 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1650181606147 "|Alarm_Clock"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "Decoder Alarm_Clock.v(45) " "Verilog HDL Function Declaration warning at Alarm_Clock.v(45): function \"Decoder\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 45 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1650181606147 "|Alarm_Clock"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "Encoder Encoder Alarm_Clock.v(66) " "Verilog HDL warning at Alarm_Clock.v(66): variable Encoder in static task or function Encoder may have unintended latch behavior" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 66 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1650181606147 "|Alarm_Clock"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "Encoder Alarm_Clock.v(66) " "Verilog HDL Function Declaration warning at Alarm_Clock.v(66): function \"Encoder\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 66 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1650181606147 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(165) " "Verilog HDL assignment warning at Alarm_Clock.v(165): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606149 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(175) " "Verilog HDL assignment warning at Alarm_Clock.v(175): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606150 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(233) " "Verilog HDL assignment warning at Alarm_Clock.v(233): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606155 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(243) " "Verilog HDL assignment warning at Alarm_Clock.v(243): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606156 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(257) " "Verilog HDL assignment warning at Alarm_Clock.v(257): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606157 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(273) " "Verilog HDL assignment warning at Alarm_Clock.v(273): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606158 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(363) " "Verilog HDL assignment warning at Alarm_Clock.v(363): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606167 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(373) " "Verilog HDL assignment warning at Alarm_Clock.v(373): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606168 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(387) " "Verilog HDL assignment warning at Alarm_Clock.v(387): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606169 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(403) " "Verilog HDL assignment warning at Alarm_Clock.v(403): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606170 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(423) " "Verilog HDL assignment warning at Alarm_Clock.v(423): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606171 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(445) " "Verilog HDL assignment warning at Alarm_Clock.v(445): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606172 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(492) " "Verilog HDL assignment warning at Alarm_Clock.v(492): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606178 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(502) " "Verilog HDL assignment warning at Alarm_Clock.v(502): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606179 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(516) " "Verilog HDL assignment warning at Alarm_Clock.v(516): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606180 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(532) " "Verilog HDL assignment warning at Alarm_Clock.v(532): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606181 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(552) " "Verilog HDL assignment warning at Alarm_Clock.v(552): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606182 "|Alarm_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Alarm_Clock.v(574) " "Verilog HDL assignment warning at Alarm_Clock.v(574): truncated value with size 32 to match size of target (4)" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650181606183 "|Alarm_Clock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Decoder 0 Alarm_Clock.v(45) " "Net \"Decoder\" at Alarm_Clock.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650181606205 "|Alarm_Clock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Encoder 0 Alarm_Clock.v(66) " "Net \"Encoder\" at Alarm_Clock.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "Alarm_Clock.v" "" { Text "C:/FPGA/0328_Hw/Alarm_Clock/Alarm_Clock.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650181606205 "|Alarm_Clock"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650181608904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650181610994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650181610994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "792 " "Implemented 792 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650181611043 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650181611043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "738 " "Implemented 738 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650181611043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650181611043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650181611054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 15:46:51 2022 " "Processing ended: Sun Apr 17 15:46:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650181611054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650181611054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650181611054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650181611054 ""}
