#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

C:/Verilog-lab/Zynq_axi_7seg_sw/axi_7seg_plat/zynq_fsbl/fsbl_handoff.S

