// Seed: 753717239
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4
);
  type_11(
      id_2, 1, id_0
  );
  assign id_1 = 1;
  logic id_5;
  assign id_5 = id_2;
  logic id_6;
  logic id_7;
  assign id_6 = 1'b0;
endmodule
