Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Oct  9 19:10:18 2022
| Host         : DESKTOP-7O83OJ9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  429         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.749    -1423.149                    815                10715        0.015        0.000                      0                10715        4.020        0.000                       0                  4065  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -12.749    -1423.149                    815                10715        0.015        0.000                      0                10715        4.020        0.000                       0                  4065  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          815  Failing Endpoints,  Worst Slack      -12.749ns,  Total Violation    -1423.149ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.749ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.650ns  (logic 12.787ns (56.456%)  route 9.863ns (43.544%))
  Logic Levels:           31  (CARRY4=20 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          1.007    24.507    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I3_O)        0.124    24.631 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1/O
                         net (fo=1, routed)           0.000    24.631    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.164 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.164    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.281 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.281    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.604 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    25.604    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0_n_6
    SLICE_X46Y38         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.491    12.670    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y38         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[13]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.109    12.855    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[13]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -25.604    
  -------------------------------------------------------------------
                         slack                                -12.749    

Slack (VIOLATED) :        -12.741ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.642ns  (logic 12.779ns (56.440%)  route 9.863ns (43.560%))
  Logic Levels:           31  (CARRY4=20 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          1.007    24.507    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I3_O)        0.124    24.631 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1/O
                         net (fo=1, routed)           0.000    24.631    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.164 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.164    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.281 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.281    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.596 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    25.596    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0_n_4
    SLICE_X46Y38         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.491    12.670    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y38         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.109    12.855    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -25.596    
  -------------------------------------------------------------------
                         slack                                -12.741    

Slack (VIOLATED) :        -12.665ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.566ns  (logic 12.703ns (56.294%)  route 9.863ns (43.706%))
  Logic Levels:           31  (CARRY4=20 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          1.007    24.507    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I3_O)        0.124    24.631 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1/O
                         net (fo=1, routed)           0.000    24.631    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.164 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.164    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.281 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.281    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.520 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    25.520    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0_n_5
    SLICE_X46Y38         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.491    12.670    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y38         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[14]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.109    12.855    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[14]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -25.520    
  -------------------------------------------------------------------
                         slack                                -12.665    

Slack (VIOLATED) :        -12.645ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.546ns  (logic 12.683ns (56.255%)  route 9.863ns (43.745%))
  Logic Levels:           31  (CARRY4=20 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          1.007    24.507    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I3_O)        0.124    24.631 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1/O
                         net (fo=1, routed)           0.000    24.631    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.164 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.164    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.281 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.281    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    25.500    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[15]_i_2__0_n_7
    SLICE_X46Y38         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.491    12.670    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y38         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[12]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.109    12.855    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[12]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -25.500    
  -------------------------------------------------------------------
                         slack                                -12.645    

Slack (VIOLATED) :        -12.633ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.533ns  (logic 12.670ns (56.230%)  route 9.863ns (43.770%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          1.007    24.507    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I3_O)        0.124    24.631 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1/O
                         net (fo=1, routed)           0.000    24.631    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.164 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.164    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.487 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    25.487    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_6
    SLICE_X46Y37         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.490    12.670    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y37         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[9]/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.109    12.854    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[9]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -25.487    
  -------------------------------------------------------------------
                         slack                                -12.633    

Slack (VIOLATED) :        -12.625ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.525ns  (logic 12.662ns (56.214%)  route 9.863ns (43.786%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          1.007    24.507    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I3_O)        0.124    24.631 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1/O
                         net (fo=1, routed)           0.000    24.631    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.164 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.164    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.479 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    25.479    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_4
    SLICE_X46Y37         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.490    12.670    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y37         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.109    12.854    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -25.479    
  -------------------------------------------------------------------
                         slack                                -12.625    

Slack (VIOLATED) :        -12.549ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.449ns  (logic 12.586ns (56.066%)  route 9.863ns (43.934%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          1.007    24.507    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I3_O)        0.124    24.631 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1/O
                         net (fo=1, routed)           0.000    24.631    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.164 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.164    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.403 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    25.403    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_5
    SLICE_X46Y37         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.490    12.670    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y37         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[10]/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.109    12.854    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[10]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -25.403    
  -------------------------------------------------------------------
                         slack                                -12.549    

Slack (VIOLATED) :        -12.529ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.429ns  (logic 12.566ns (56.027%)  route 9.863ns (43.973%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          1.007    24.507    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I3_O)        0.124    24.631 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1/O
                         net (fo=1, routed)           0.000    24.631    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[7]_i_4__1_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.164 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.164    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.383 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    25.383    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[11]_i_1__0_n_7
    SLICE_X46Y37         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.490    12.670    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y37         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[8]/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.109    12.854    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -25.383    
  -------------------------------------------------------------------
                         slack                                -12.529    

Slack (VIOLATED) :        -12.485ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.384ns  (logic 12.670ns (56.604%)  route 9.714ns (43.396%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          0.857    24.358    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I3_O)        0.124    24.482 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[3]_i_5__1/O
                         net (fo=1, routed)           0.000    24.482    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[3]_i_5__1_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.015 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.015    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[3]_i_1__0_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.338 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    25.338    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_6
    SLICE_X46Y36         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.489    12.668    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y36         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[5]/C
                         clock pessimism              0.230    12.898    
                         clock uncertainty           -0.154    12.744    
    SLICE_X46Y36         FDRE (Setup_fdre_C_D)        0.109    12.853    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -25.338    
  -------------------------------------------------------------------
                         slack                                -12.485    

Slack (VIOLATED) :        -12.477ns  (required time - arrival time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.376ns  (logic 12.662ns (56.589%)  route 9.714ns (43.411%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=1 LUT1=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.660     2.954    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.472 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_input_buffer/x_reg[10]/Q
                         net (fo=1, routed)           0.781     4.253    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841     8.094 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/u_bn_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=20, routed)          0.712     8.805    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/z[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     8.929 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1/O
                         net (fo=1, routed)           0.330     9.259    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_5__1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.839 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     9.839    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry_i_4__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.152 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1_carry__0_i_9__0/O[3]
                         net (fo=10, routed)          0.796    10.948    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel3[8]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.254 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_11/O
                         net (fo=17, routed)          0.692    11.946    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel2[8]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.070 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3/O
                         net (fo=1, routed)           0.337    12.407    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_i_3_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.927 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.927    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.044    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__2_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.161 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.161    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__3_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.278 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.278    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.601 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5/O[1]
                         net (fo=3, routed)           0.735    14.336    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__94_carry__5_n_6
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.306    14.642 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0/O
                         net (fo=2, routed)           0.467    15.109    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_11__0_n_0
    SLICE_X39Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.233 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0/O
                         net (fo=2, routed)           0.438    15.671    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_3__0_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.795 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    15.795    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_i_7__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.328    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__5_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.445    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__6_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.684 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7/O[2]
                         net (fo=17, routed)          0.938    17.621    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__308_carry__7_n_5
    SLICE_X44Y34         LUT3 (Prop_lut3_I1_O)        0.301    17.922 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2/O
                         net (fo=1, routed)           0.471    18.393    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_i_2_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.791 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.905 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.905    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.239 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2/O[1]
                         net (fo=3, routed)           0.447    19.686    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__430_carry__2_n_6
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.303    19.989 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4/O
                         net (fo=1, routed)           0.628    20.617    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_i_4_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.143    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.257 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.257    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__3_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.591 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4/O[1]
                         net (fo=3, routed)           0.318    21.909    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__507_carry__4_n_6
    SLICE_X42Y37         LUT4 (Prop_lut4_I0_O)        0.303    22.212 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3/O
                         net (fo=1, routed)           0.768    22.980    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_i_3_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.500 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5/CO[3]
                         net (fo=16, routed)          0.857    24.358    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel1__579_carry__5_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I3_O)        0.124    24.482 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[3]_i_5__1/O
                         net (fo=1, routed)           0.000    24.482    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel[3]_i_5__1_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.015 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    25.015    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[3]_i_1__0_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.330 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    25.330    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]_i_1__0_n_4
    SLICE_X46Y36         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        1.489    12.668    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/s00_axi_aclk
    SLICE_X46Y36         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]/C
                         clock pessimism              0.230    12.898    
                         clock uncertainty           -0.154    12.744    
    SLICE_X46Y36         FDRE (Setup_fdre_C_D)        0.109    12.853    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_batch_normalization_top/u_bn_processing_element/output_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -25.330    
  -------------------------------------------------------------------
                         slack                                -12.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.863%)  route 0.247ns (54.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.247     1.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][1]
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.368 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[1]
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.173    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[17][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[16][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.455%)  route 0.173ns (57.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.542     0.878    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/s00_axi_aclk
    SLICE_X49Y75         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[17][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.128     1.006 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[17][6]/Q
                         net (fo=2, routed)           0.173     1.179    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[17]_177[6]
    SLICE_X50Y75         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.804     1.170    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/s00_axi_aclk
    SLICE_X50Y75         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[16][6]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)        -0.001     1.134    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_input_buffer/buffer_reg[16][6]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.097%)  route 0.167ns (39.903%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.543     0.879    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/s00_axi_aclk
    SLICE_X51Y70         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16][4]/Q
                         net (fo=3, routed)           0.167     1.186    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16]_100[4]
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.231 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0[16][7]_i_4/O
                         net (fo=1, routed)           0.000     1.231    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0[16][7]_i_4_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.296 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.296    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][7]_i_1_n_6
    SLICE_X49Y70         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.813     1.179    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/s00_axi_aclk
    SLICE_X49Y70         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][5]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.105     1.249    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.426%)  route 0.168ns (39.574%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.543     0.879    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/s00_axi_aclk
    SLICE_X51Y70         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16][4]/Q
                         net (fo=3, routed)           0.168     1.187    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16]_100[4]
    SLICE_X49Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.232 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0[16][7]_i_5/O
                         net (fo=1, routed)           0.000     1.232    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0[16][7]_i_5_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.302 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.302    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][7]_i_1_n_7
    SLICE_X49Y70         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.813     1.179    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/s00_axi_aclk
    SLICE_X49Y70         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][4]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.105     1.249    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][4]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.310ns (70.530%)  route 0.130ns (29.470%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.544     0.880    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/s00_axi_aclk
    SLICE_X50Y69         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16][1]/Q
                         net (fo=2, routed)           0.130     1.173    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/x_reg_reg[16]_100[1]
    SLICE_X49Y69         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.319 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.319    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][3]_i_1_n_5
    SLICE_X49Y69         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.814     1.180    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/s00_axi_aclk
    SLICE_X49Y69         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.105     1.250    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/sub0_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.597%)  route 0.148ns (39.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/Q
                         net (fo=29, routed)          0.148     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[36]
    SLICE_X30Y99         LUT5 (Prop_lut5_I1_O)        0.099     1.370 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[1]
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.275%)  route 0.150ns (39.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/Q
                         net (fo=29, routed)          0.150     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[36]
    SLICE_X30Y99         LUT4 (Prop_lut4_I1_O)        0.099     1.372 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[0]
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/result_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.014%)  route 0.165ns (53.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.552     0.888    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/s00_axi_aclk
    SLICE_X51Y95         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top/u_df_processing_element/ready_reg/Q
                         net (fo=18, routed)          0.165     1.194    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_defuzzy_top_n_23
    SLICE_X48Y95         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4065, routed)        0.824     1.190    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/result_reg[5]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y95         FDRE (Hold_fdre_C_CE)       -0.039     1.116    design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y30   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y26   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y27   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[11]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y30   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[12]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y31   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[13]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y32   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[14]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y33   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[15]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y27   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[16]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y26   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[17]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y31   design_1_i/OneDCFNN_IP_0/inst/OneDCFNN_IP_v1_0_S00_AXI_inst/nolabel_line416/u_fuzzy_rule_top/u_fr_processing_element/mult1_reg[18]/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



