                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            i_clock                               7.506 (133.227 MHz)  

Setup Slack Path Summary

               Data                                                               Data
       Setup   Path   Source    Dest.                                 Data End    End 
Index  Slack   Delay   Clock    Clock         Data Start Pin             Pin      Edge
-----  ------  -----  -------  -------  ---------------------------  -----------  ----
  1    -3.506  6.123  i_clock  i_clock  u_flow/reg_prev_max(13)/clk  debug_num_8  Rise
  2    -3.483  6.100  i_clock  i_clock  u_flow/reg_prev_max(11)/clk  debug_num_8  Rise
  3    -3.483  6.100  i_clock  i_clock  u_flow/reg_prev_max(12)/clk  debug_num_8  Rise
  4    -3.460  6.077  i_clock  i_clock  u_flow/reg_prev_max(10)/clk  debug_num_8  Rise
  5    -3.283  5.900  i_clock  i_clock  u_flow/reg_p43(13)/clk       debug_num_8  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
