{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727622581666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727622581666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 11:09:41 2024 " "Processing started: Sun Sep 29 11:09:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727622581666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727622581666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hack_the_hill -c hack_the_hill " "Command: quartus_sta hack_the_hill -c hack_the_hill" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727622581666 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727622581732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1727622582041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1727622582041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622582132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622582132 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1727622582979 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727622583179 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727622583179 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "fifo_cdc_align " "Entity fifo_cdc_align" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6 " "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727622583179 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727622583179 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727622583179 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727622583179 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727622583179 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1727622583179 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_top.sdc " "Reading SDC File: 'fpga_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727622583211 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_bot.sdc " "Reading SDC File: 'fpga_bot.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727622583213 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622583218 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727622583218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1727622583219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_rx_phy\|*\|clkout clock " "Ignored filter at fpga_bot.sdc(80): sdi_rx_phy\|*\|clkout could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_tx_phy\|*\|pmatestbussel clock " "Ignored filter at fpga_bot.sdc(80): sdi_tx_phy\|*\|pmatestbussel could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583219 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n " "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727622583219 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583219 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583220 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk )" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 116 global_reset_gen:global_reset_gen\|reset_n_o register " "Ignored filter at fpga_bot.sdc(116): global_reset_gen:global_reset_gen\|reset_n_o could not be matched with a register" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fpga_bot.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at fpga_bot.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\] " "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\]" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727622583220 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 127 tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at fpga_bot.sdc(127): tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 127 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(127): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3  " {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727622583221 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 128 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(128): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2  " {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727622583221 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727622583221 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~45 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Latch video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~45 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622583242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622583242 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer\|counter\[5\]~21 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] " "Latch video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer\|counter\[5\]~21 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622583242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622583242 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622583242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622583242 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622583242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622583242 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622583242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622583242 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622583289 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622583289 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622583289 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622583289 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622583289 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727622583289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727622583306 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727622583309 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 85C Model" {  } {  } 0 0 "Analyzing Slow 850mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727622583326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.506 " "Worst-case setup slack is 0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.506               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.547               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.791               0.000 memrefclk_i  " "    3.791               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.008               0.000 clk_lvds_i  " "    4.008               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.814               0.000 gclk0_148m50_i  " "    5.814               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.848               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.848               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.548               0.000 n/a  " "   13.548               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.382               0.000 altera_reserved_tck  " "   37.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622583444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.067 " "Worst-case hold slack is 0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 altera_reserved_tck  " "    0.067               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.113               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.148               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk_lvds_i  " "    0.153               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.155               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 memrefclk_i  " "    0.204               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 gclk0_148m50_i  " "    0.250               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.639               0.000 n/a  " "   15.639               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622583465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.679 " "Worst-case recovery slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.679               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.918               0.000 clk_lvds_i  " "    4.918               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.142               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.142               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.522               0.000 altera_reserved_tck  " "   95.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622583478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.255 " "Worst-case removal slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.255               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 altera_reserved_tck  " "    0.264               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 clk_lvds_i  " "    0.282               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.483               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622583491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.084 " "Worst-case minimum pulse width slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g  " "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.867               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.865               0.000 clk_lvds_i  " "    2.865               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 gclk0_148m50_i  " "    2.877               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 egress_refclk_0  " "    3.367               0.000 egress_refclk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.455               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.455               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.504               0.000 memrefclk_i  " "    3.504               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.137               0.000 altera_reserved_tck  " "   49.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622583494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622583494 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622583552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622583552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622583552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622583552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.222 ns " "Worst Case Available Settling Time: 3.222 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622583552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622583552 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727622583552 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 0C Model" {  } {  } 0 0 "Analyzing Slow 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727622583557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727622583607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727622585762 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~45 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Latch video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~45 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586038 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586038 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer\|counter\[5\]~21 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] " "Latch video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer\|counter\[5\]~21 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586038 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586038 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586038 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586038 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586038 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586038 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586039 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586059 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727622586059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727622586060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.648 " "Worst-case setup slack is 0.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.648               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.784               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.100               0.000 clk_lvds_i  " "    4.100               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.155               0.000 memrefclk_i  " "    4.155               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.848               0.000 gclk0_148m50_i  " "    5.848               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.903               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.903               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.549               0.000 n/a  " "   13.549               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.587               0.000 altera_reserved_tck  " "   37.587               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 altera_reserved_tck  " "    0.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.155               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.171               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.218               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 clk_lvds_i  " "    0.233               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 memrefclk_i  " "    0.261               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 gclk0_148m50_i  " "    0.319               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.664               0.000 n/a  " "   15.664               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.805 " "Worst-case recovery slack is 1.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.805               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.040               0.000 clk_lvds_i  " "    5.040               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.269               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.269               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.799               0.000 altera_reserved_tck  " "   95.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.305 " "Worst-case removal slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.305               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 altera_reserved_tck  " "    0.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 clk_lvds_i  " "    0.332               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.528               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.084 " "Worst-case minimum pulse width slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g  " "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.844               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.864               0.000 clk_lvds_i  " "    2.864               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.874               0.000 gclk0_148m50_i  " "    2.874               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 egress_refclk_0  " "    3.367               0.000 egress_refclk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.448               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.448               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.502               0.000 memrefclk_i  " "    3.502               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293               0.000 altera_reserved_tck  " "   49.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586181 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.496 ns " "Worst Case Available Settling Time: 3.496 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586227 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727622586227 ""}
{ "Info" "0" "" "Analyzing Fast 850mV 0C Model" {  } {  } 0 0 "Analyzing Fast 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727622586230 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~45 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Latch video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~45 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586525 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer\|counter\[5\]~21 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] " "Latch video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer\|counter\[5\]~21 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586525 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586525 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586525 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622586525 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727622586525 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586569 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622586569 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727622586569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727622586569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.749 " "Worst-case setup slack is 1.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.749               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.749               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.862               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.862               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.499               0.000 clk_lvds_i  " "    5.499               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.664               0.000 memrefclk_i  " "    5.664               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.374               0.000 gclk0_148m50_i  " "    6.374               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.569               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.569               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.847               0.000 n/a  " "   15.847               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.388               0.000 altera_reserved_tck  " "   40.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 altera_reserved_tck  " "    0.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.077               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.115               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_lvds_i  " "    0.125               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 memrefclk_i  " "    0.132               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.142               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 gclk0_148m50_i  " "    0.193               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.649               0.000 n/a  " "   13.649               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.417 " "Worst-case recovery slack is 2.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.417               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.417               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.991               0.000 clk_lvds_i  " "    5.991               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.625               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.625               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.249               0.000 altera_reserved_tck  " "   97.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.186 " "Worst-case removal slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.186               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 clk_lvds_i  " "    0.202               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 altera_reserved_tck  " "    0.210               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.326               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.084 " "Worst-case minimum pulse width slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g  " "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.905               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.935               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.097               0.000 clk_lvds_i  " "    3.097               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.100               0.000 gclk0_148m50_i  " "    3.100               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 egress_refclk_0  " "    3.367               0.000 egress_refclk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.725               0.000 memrefclk_i  " "    3.725               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.740               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.955               0.000 altera_reserved_tck  " "   48.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727622586641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727622586641 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 73 synchronizer chains. " "Report Metastability: Found 73 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 73 " "Number of Synchronizer Chains Found: 73" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.895 ns " "Worst Case Available Settling Time: 4.895 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586688 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727622586688 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727622586688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727622587077 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727622587077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5923 " "Peak virtual memory: 5923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727622587162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 11:09:47 2024 " "Processing ended: Sun Sep 29 11:09:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727622587162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727622587162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727622587162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727622587162 ""}
