# Installation instructions
## Python
## Backend-dependent installation instructions
### Setup and installtion of GHDL
### Setup and installtion of Icarus Verilog
### VCS Simulation Configuration
### Setup and installtion of Verilator



# Boot a simulation
## Introduction
## Configuration
## Running multiple tests on the same hardware
## Throw Success or Failure of the simulation from a thread



# Accessing signals of the simulation
## Read and write signals
## Accessing signals inside the component's hierarchy



# Clock domains
## Stimulus API
## Wait API
## Callback API
## Default ClockDomain
## New ClockDomain



# Tread-full API
## Fork and join simulation threads
## Sleep and waitUntil



# Thread-less API



# Sensitive API



# Simulation engine



# Example
## Asynchronous adder
## Dual clock fifo
## Single clock fifo
## Synchronous adder
## Uart decoder
## Uart encoder


# Introduction



# How PyHCL simulates the hardware with Verilator backend



# How PyHCL simulates the hareware with GHDL/Icarus Verilog



# How PyHCL simulates the hardware with Synopsys VCS backend



# Preformance