--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU_Pipeline.twx CPU_Pipeline.ncd -o CPU_Pipeline.twr
CPU_Pipeline.pcf

Design file:              CPU_Pipeline.ncd
Physical constraint file: CPU_Pipeline.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5012 paths analyzed, 412 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.690ns.
--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/count_7 (SLICE_X35Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          peri1/uartReceiver/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.467 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to peri1/uartReceiver/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.BMUX    Tshcko                0.488   d1/n0003_inv
                                                       d1/key_o_temp
    SLICE_X35Y11.SR      net (fanout=1042)     4.874   d1/key_o_temp
    SLICE_X35Y11.CLK     Trck                  0.313   peri1/uartReceiver/count<7>
                                                       peri1/uartReceiver/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.675ns (0.801ns logic, 4.874ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/count_6 (SLICE_X35Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          peri1/uartReceiver/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.651ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.467 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to peri1/uartReceiver/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.BMUX    Tshcko                0.488   d1/n0003_inv
                                                       d1/key_o_temp
    SLICE_X35Y11.SR      net (fanout=1042)     4.874   d1/key_o_temp
    SLICE_X35Y11.CLK     Trck                  0.289   peri1/uartReceiver/count<7>
                                                       peri1/uartReceiver/count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (0.777ns logic, 4.874ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/count_5 (SLICE_X35Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          peri1/uartReceiver/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.631ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.467 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to peri1/uartReceiver/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.BMUX    Tshcko                0.488   d1/n0003_inv
                                                       d1/key_o_temp
    SLICE_X35Y11.SR      net (fanout=1042)     4.874   d1/key_o_temp
    SLICE_X35Y11.CLK     Trck                  0.269   peri1/uartReceiver/count<7>
                                                       peri1/uartReceiver/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.631ns (0.757ns logic, 4.874ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/RX_DATA_7 (SLICE_X32Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/uartReceiver/RX_DATA_7 (FF)
  Destination:          peri1/uartReceiver/RX_DATA_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/uartReceiver/RX_DATA_7 to peri1/uartReceiver/RX_DATA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y12.AQ      Tcko                  0.200   peri1/uartReceiver/RX_DATA<7>
                                                       peri1/uartReceiver/RX_DATA_7
    SLICE_X32Y12.A6      net (fanout=2)        0.025   peri1/uartReceiver/RX_DATA<7>
    SLICE_X32Y12.CLK     Tah         (-Th)    -0.190   peri1/uartReceiver/RX_DATA<7>
                                                       peri1/uartReceiver/mux72
                                                       peri1/uartReceiver/RX_DATA_7
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point d1/count_23 (SLICE_X12Y54.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/count_23 (FF)
  Destination:          d1/count_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/count_23 to d1/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.200   d1/count<23>
                                                       d1/count_23
    SLICE_X12Y54.D6      net (fanout=2)        0.026   d1/count<23>
    SLICE_X12Y54.CLK     Tah         (-Th)    -0.237   d1/count<23>
                                                       d1/count<23>_rt
                                                       d1/Mcount_count_xor<23>
                                                       d1/count_23
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartSender/TX (SLICE_X31Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/uartSender/TX (FF)
  Destination:          peri1/uartSender/TX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/uartSender/TX to peri1/uartSender/TX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.BQ      Tcko                  0.198   peri1/uartSender/TX
                                                       peri1/uartSender/TX
    SLICE_X31Y53.B5      net (fanout=2)        0.076   peri1/uartSender/TX
    SLICE_X31Y53.CLK     Tah         (-Th)    -0.215   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot
                                                       peri1/uartSender/TX
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.413ns logic, 0.076ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: d1/key_i_t2/CLK
  Logical resource: d1/Mshreg_key_i_t2/CLK
  Location pin: SLICE_X14Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: d1/count<3>/CLK
  Logical resource: d1/count_0/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.690|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5012 paths, 0 nets, and 746 connections

Design statistics:
   Minimum period:   5.690ns{1}   (Maximum frequency: 175.747MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 21 20:06:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



