#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Aug 25 22:30:42 2025
# Process ID         : 34592
# Current directory  : D:/Vivado_project/Basic_UART
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent7304 D:\Vivado_project\Basic_UART\Basic UART.xpr
# Log file           : D:/Vivado_project/Basic_UART/vivado.log
# Journal file       : D:/Vivado_project/Basic_UART\vivado.jou
# Running On         : KIENHUYNH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 6800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16387 MB
# Swap memory        : 11274 MB
# Total Virtual      : 27662 MB
# Available Virtual  : 12099 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado_project/Basic_UART/Basic UART.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Vivado_project/SoC_UART_SPI_I2C' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Device 21-403] Loading part xc7z010clg400-1
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1971.535 ; gain = 506.273
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Vivado_project/Constraint_basys3/EBAZ4205_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/Vivado_project/Constraint_basys3/EBAZ4205_Master.xdc
generate_target all [get_files {D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/ila_0/ila_0.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Vivado_project/Basic_UART/Basic'
WARNING: [Vivado 12-818] No files matched 'UART.srcs/sources_1/ip/ila_0/ila_0.xci'
export_ip_user_files -of_objects [get_files {D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/ila_0/ila_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Vivado_project/Basic_UART/Basic'
WARNING: [Vivado 12-818] No files matched 'UART.srcs/sources_1/ip/ila_0/ila_0.xci'
export_simulation -of_objects [get_files {{D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/ila_0/ila_0.xci}}] -directory {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files} -ipstatic_source_dir {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/modelsim} {questa=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/questa} {riviera=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/riviera} {activehdl=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run ila_0_synth_1
generate_target all [get_files {D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Vivado_project/Basic_UART/Basic'
WARNING: [Vivado 12-818] No files matched 'UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_ip_user_files -of_objects [get_files {D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Vivado_project/Basic_UART/Basic'
WARNING: [Vivado 12-818] No files matched 'UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files {{D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files} -ipstatic_source_dir {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/modelsim} {questa=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/questa} {riviera=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/riviera} {activehdl=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run clk_wiz_0_synth_1
launch_run {ila_0_synth_1 clk_wiz_0_synth_1}
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado_project/Basic_UART/SoC_UART_SPI_I2C.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ila_0, cache-ID = d6e745d893a102e1; cache size = 9.535 MB.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2009.297 ; gain = 0.000
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 662c662e25e23c12; cache size = 9.535 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Aug 25 22:31:46 2025] Launched ila_0_synth_1, clk_wiz_0_synth_1...
Run output will be captured here:
ila_0_synth_1: D:/Vivado_project/Basic_UART/Basic UART.runs/ila_0_synth_1/runme.log
clk_wiz_0_synth_1: D:/Vivado_project/Basic_UART/Basic UART.runs/clk_wiz_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2026.723 ; gain = 37.738
wait_on_run ila_0_synth_1

[Mon Aug 25 22:31:46 2025] Waiting for ila_0_synth_1 to finish...
[Mon Aug 25 22:31:51 2025] Waiting for ila_0_synth_1 to finish...
[Mon Aug 25 22:31:56 2025] Waiting for ila_0_synth_1 to finish...
[Mon Aug 25 22:32:01 2025] Waiting for ila_0_synth_1 to finish...

*** Running vivado
    with args -log ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Aug 25 22:31:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source ila_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 494.152 ; gain = 210.156
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ila_0, cache-ID = d6e745d893a102e1.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 535.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 22:32:03 2025...
[Mon Aug 25 22:32:06 2025] ila_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2026.723 ; gain = 0.000
wait_on_run ila_0_synth_1
wait_on_run clk_wiz_0_synth_1

[Mon Aug 25 22:32:06 2025] Waiting for ila_0_synth_1 to finish...

*** Running vivado
    with args -log ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Aug 25 22:31:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source ila_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 494.152 ; gain = 210.156
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ila_0, cache-ID = d6e745d893a102e1.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 535.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 22:32:03 2025...
[Mon Aug 25 22:32:06 2025] ila_0_synth_1 finished
[Mon Aug 25 22:32:06 2025] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Aug 25 22:32:11 2025] Waiting for clk_wiz_0_synth_1 to finish...
[Mon Aug 25 22:32:16 2025] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Aug 25 22:32:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 497.793 ; gain = 210.422
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 662c662e25e23c12.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 22:32:12 2025...
[Mon Aug 25 22:32:17 2025] clk_wiz_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2026.723 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_project/Basic_UART/Basic UART.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/2025.1/Vivado/data/xsim/xsim.ini' copied to run dir:'D:/Vivado_project/Basic_UART/Basic UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_project/Basic_UART/Basic UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/SoC_UART_SPI_I2C.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_18_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA__parameterized0_23
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA__parameterized0_27
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized0_24
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized0_28
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized1_25
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_all_typeA_slice__parameterized1_29
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA_nodelay_22
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_allx_typeA_nodelay_26
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_async_edge_xfer__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_async_edge_xfer__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_async_edge_xfer__3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut5__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut5__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut6__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_cfglut7__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match__parameterized0__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match_nodelay__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_match_nodelay__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_3_rising_edge_detection__1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized13
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized14
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized15
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized16
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized29
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized30
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized31
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized32
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized33
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized34
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized35
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized36
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized37
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized38
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_10
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_11
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_14
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_15
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_16
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_17
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_18
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_21
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_8
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl_9
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl__parameterized1_12
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_ctl__parameterized1_13
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_19
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_20
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_5
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_6
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stat_7
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_5_xsdbs
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_11_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/SoC_UART_SPI_I2C.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/Baud_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_Gen_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/Baud_Gen_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_Gen_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/RX_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_UART
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'data_in' is not allowed [D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/new/UART.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/Basic_UART/Basic UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/Vivado_project/Basic_UART/Basic UART.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.723 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_project/Basic_UART/Basic UART.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.Baud_Gen_TX
Compiling module xil_defaultlib.Baud_Gen_RX
Compiling module xil_defaultlib.TX_UART
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.RX_UART
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2026.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_project/Basic_UART/Basic UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2037.219 ; gain = 10.496
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb.uut.ic0.inst.plle2_adv_inst are not same.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 25 22:33:11 2025...
