// Seed: 1892971772
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1 == id_3;
  for (id_4 = id_3++; 1 & 1 == 1 < 1 - 1; id_4++) begin : id_5
    assign id_1 = id_4;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_1, id_3, id_5
  );
endmodule
