// Seed: 745691870
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3,
    input tri1 id_4
);
  assign id_2 = id_4 ? -1 : id_4 - 1'b0;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd0,
    parameter id_8  = 32'd25
) (
    output supply0 id_0,
    output wand id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 _id_8,
    output logic id_9,
    output supply0 _id_10
);
  assign id_10 = id_3;
  logic [id_10 : 1 'b0] id_12 = id_3;
  wire id_13;
  always @(-1 or {id_4{id_2}})
    if (-1'd0)
      if (1) begin : LABEL_0
        #1;
      end
  initial id_9 <= 1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_4,
      id_5
  );
endmodule
