{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732825084904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732825084904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 13:18:04 2024 " "Processing started: Thu Nov 28 13:18:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732825084904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825084904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c de10nano_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c de10nano_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825084905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732825085280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732825085280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10nano_top-de10nano_arch " "Found design unit 1: de10nano_top-de10nano_arch" {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825095879 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10nano_top " "Found entity 1: de10nano_top" {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825095879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825095879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-lcd_arch " "Found design unit 1: lcd-lcd_arch" {  } { { "../../hdl/lcd/lcd.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/lcd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825095880 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "../../hdl/lcd/lcd.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825095880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825095880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10nano_top " "Elaborating entity \"de10nano_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732825095946 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_clk de10nano_top.vhd(45) " "VHDL Signal Declaration warning at de10nano_top.vhd(45): used implicit default value for signal \"hdmi_tx_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732825095949 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_d de10nano_top.vhd(46) " "VHDL Signal Declaration warning at de10nano_top.vhd(46): used implicit default value for signal \"hdmi_tx_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732825095949 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_de de10nano_top.vhd(47) " "VHDL Signal Declaration warning at de10nano_top.vhd(47): used implicit default value for signal \"hdmi_tx_de\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732825095950 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_hs de10nano_top.vhd(48) " "VHDL Signal Declaration warning at de10nano_top.vhd(48): used implicit default value for signal \"hdmi_tx_hs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732825095950 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hdmi_tx_vs de10nano_top.vhd(50) " "VHDL Signal Declaration warning at de10nano_top.vhd(50): used implicit default value for signal \"hdmi_tx_vs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732825095950 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_convst de10nano_top.vhd(191) " "VHDL Signal Declaration warning at de10nano_top.vhd(191): used implicit default value for signal \"adc_convst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732825095950 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_sck de10nano_top.vhd(192) " "VHDL Signal Declaration warning at de10nano_top.vhd(192): used implicit default value for signal \"adc_sck\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732825095950 "|de10nano_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adc_sdi de10nano_top.vhd(193) " "VHDL Signal Declaration warning at de10nano_top.vhd(193): used implicit default value for signal \"adc_sdi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732825095951 "|de10nano_top"}
{ "Error" "EVRFX_VHDL_SLICE_DIRECTION_DIFFERS_FROM_ITS_INDEX_TYPE_RANGE" "de10nano_top.vhd(282) " "VHDL error at de10nano_top.vhd(282): range direction of object slice must be same as range direction of object" {  } { { "../../hdl/lcd/de10nano_top.vhd" "" { Text "/home/rdupu/documents/git-repos/final-project-ryan-noah/hdl/lcd/de10nano_top.vhd" 282 0 0 } }  } 0 10485 "VHDL error at %1!s!: range direction of object slice must be same as range direction of object" 0 0 "Analysis & Synthesis" 0 -1 1732825095951 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732825095952 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732825096076 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 13:18:16 2024 " "Processing ended: Thu Nov 28 13:18:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732825096076 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732825096076 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732825096076 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825096076 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825096750 ""}
