
Microphone_wav_SD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017e18  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000bdda8  08018000  08018000  00019000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080d5da8  080d5da8  000ff0f0  2**0
                  CONTENTS
  4 .ARM          00000008  080d5da8  080d5da8  000d6da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080d5db0  080d5db0  000ff0f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080d5db0  080d5db0  000d6db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080d5db4  080d5db4  000d6db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000009e0  20000000  080d5db8  000d7000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000357b8  200009e0  080d6798  000d79e0  2**2
                  ALLOC
 10 ._user_heap_stack 00004000  20036198  080d6798  000d8198  2**0
                  ALLOC
 11 .sdram        000270f0  c0000000  c0000000  000d8000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 00000030  00000000  00000000  000ff0f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000262ec  00000000  00000000  000ff120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006077  00000000  00000000  0012540c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001cf8  00000000  00000000  0012b488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001562  00000000  00000000  0012d180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002eea4  00000000  00000000  0012e6e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a724  00000000  00000000  0015d586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00109b07  00000000  00000000  00187caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000f4  00000000  00000000  002917b1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000087bc  00000000  00000000  002918a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  0029a064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00003a35  00000000  00000000  0029a0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000128  00000000  00000000  0029db01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200009e0 	.word	0x200009e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017fd0 	.word	0x08017fd0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200009e4 	.word	0x200009e4
 800020c:	08017fd0 	.word	0x08017fd0

08000210 <arm_bitreversal_32>:
 8000210:	1c4b      	adds	r3, r1, #1
 8000212:	2b01      	cmp	r3, #1
 8000214:	bf98      	it	ls
 8000216:	4770      	bxls	lr
 8000218:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800021c:	1c91      	adds	r1, r2, #2
 800021e:	089b      	lsrs	r3, r3, #2

08000220 <arm_bitreversal_32_0>:
 8000220:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000224:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000228:	880a      	ldrh	r2, [r1, #0]
 800022a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800022e:	4480      	add	r8, r0
 8000230:	4481      	add	r9, r0
 8000232:	4402      	add	r2, r0
 8000234:	4484      	add	ip, r0
 8000236:	f8d9 7000 	ldr.w	r7, [r9]
 800023a:	f8d8 6000 	ldr.w	r6, [r8]
 800023e:	6815      	ldr	r5, [r2, #0]
 8000240:	f8dc 4000 	ldr.w	r4, [ip]
 8000244:	f8c9 6000 	str.w	r6, [r9]
 8000248:	f8c8 7000 	str.w	r7, [r8]
 800024c:	f8cc 5000 	str.w	r5, [ip]
 8000250:	6014      	str	r4, [r2, #0]
 8000252:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000256:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800025a:	6855      	ldr	r5, [r2, #4]
 800025c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000260:	f8c9 6004 	str.w	r6, [r9, #4]
 8000264:	f8c8 7004 	str.w	r7, [r8, #4]
 8000268:	f8cc 5004 	str.w	r5, [ip, #4]
 800026c:	6054      	str	r4, [r2, #4]
 800026e:	3108      	adds	r1, #8
 8000270:	3b01      	subs	r3, #1
 8000272:	d1d5      	bne.n	8000220 <arm_bitreversal_32_0>
 8000274:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000278:	4770      	bx	lr

0800027a <arm_bitreversal_16>:
 800027a:	1c4b      	adds	r3, r1, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	bf98      	it	ls
 8000280:	4770      	bxls	lr
 8000282:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	1c91      	adds	r1, r2, #2
 8000288:	089b      	lsrs	r3, r3, #2

0800028a <arm_bitreversal_16_0>:
 800028a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800028e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000292:	880a      	ldrh	r2, [r1, #0]
 8000294:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000298:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800029c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80002a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80002a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80002a8:	f8d9 7000 	ldr.w	r7, [r9]
 80002ac:	f8d8 6000 	ldr.w	r6, [r8]
 80002b0:	6815      	ldr	r5, [r2, #0]
 80002b2:	f8dc 4000 	ldr.w	r4, [ip]
 80002b6:	f8c9 6000 	str.w	r6, [r9]
 80002ba:	f8c8 7000 	str.w	r7, [r8]
 80002be:	f8cc 5000 	str.w	r5, [ip]
 80002c2:	6014      	str	r4, [r2, #0]
 80002c4:	3108      	adds	r1, #8
 80002c6:	3b01      	subs	r3, #1
 80002c8:	d1df      	bne.n	800028a <arm_bitreversal_16_0>
 80002ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ce:	4770      	bx	lr

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <strlen>:
 8000370:	4603      	mov	r3, r0
 8000372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000376:	2a00      	cmp	r2, #0
 8000378:	d1fb      	bne.n	8000372 <strlen+0x2>
 800037a:	1a18      	subs	r0, r3, r0
 800037c:	3801      	subs	r0, #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_dmul>:
 80006f8:	b570      	push	{r4, r5, r6, lr}
 80006fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000702:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000706:	bf1d      	ittte	ne
 8000708:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800070c:	ea94 0f0c 	teqne	r4, ip
 8000710:	ea95 0f0c 	teqne	r5, ip
 8000714:	f000 f8de 	bleq	80008d4 <__aeabi_dmul+0x1dc>
 8000718:	442c      	add	r4, r5
 800071a:	ea81 0603 	eor.w	r6, r1, r3
 800071e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000722:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000726:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800072a:	bf18      	it	ne
 800072c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000730:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000734:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000738:	d038      	beq.n	80007ac <__aeabi_dmul+0xb4>
 800073a:	fba0 ce02 	umull	ip, lr, r0, r2
 800073e:	f04f 0500 	mov.w	r5, #0
 8000742:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000746:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800074a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800074e:	f04f 0600 	mov.w	r6, #0
 8000752:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000756:	f09c 0f00 	teq	ip, #0
 800075a:	bf18      	it	ne
 800075c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000760:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000764:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000768:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800076c:	d204      	bcs.n	8000778 <__aeabi_dmul+0x80>
 800076e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000772:	416d      	adcs	r5, r5
 8000774:	eb46 0606 	adc.w	r6, r6, r6
 8000778:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800077c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000780:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000784:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000788:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800078c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000790:	bf88      	it	hi
 8000792:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000796:	d81e      	bhi.n	80007d6 <__aeabi_dmul+0xde>
 8000798:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800079c:	bf08      	it	eq
 800079e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007a2:	f150 0000 	adcs.w	r0, r0, #0
 80007a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007b0:	ea46 0101 	orr.w	r1, r6, r1
 80007b4:	ea40 0002 	orr.w	r0, r0, r2
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007c0:	bfc2      	ittt	gt
 80007c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	popgt	{r4, r5, r6, pc}
 80007cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007d0:	f04f 0e00 	mov.w	lr, #0
 80007d4:	3c01      	subs	r4, #1
 80007d6:	f300 80ab 	bgt.w	8000930 <__aeabi_dmul+0x238>
 80007da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007de:	bfde      	ittt	le
 80007e0:	2000      	movle	r0, #0
 80007e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007e6:	bd70      	pople	{r4, r5, r6, pc}
 80007e8:	f1c4 0400 	rsb	r4, r4, #0
 80007ec:	3c20      	subs	r4, #32
 80007ee:	da35      	bge.n	800085c <__aeabi_dmul+0x164>
 80007f0:	340c      	adds	r4, #12
 80007f2:	dc1b      	bgt.n	800082c <__aeabi_dmul+0x134>
 80007f4:	f104 0414 	add.w	r4, r4, #20
 80007f8:	f1c4 0520 	rsb	r5, r4, #32
 80007fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000800:	fa20 f004 	lsr.w	r0, r0, r4
 8000804:	fa01 f205 	lsl.w	r2, r1, r5
 8000808:	ea40 0002 	orr.w	r0, r0, r2
 800080c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000818:	fa21 f604 	lsr.w	r6, r1, r4
 800081c:	eb42 0106 	adc.w	r1, r2, r6
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 040c 	rsb	r4, r4, #12
 8000830:	f1c4 0520 	rsb	r5, r4, #32
 8000834:	fa00 f304 	lsl.w	r3, r0, r4
 8000838:	fa20 f005 	lsr.w	r0, r0, r5
 800083c:	fa01 f204 	lsl.w	r2, r1, r4
 8000840:	ea40 0002 	orr.w	r0, r0, r2
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800084c:	f141 0100 	adc.w	r1, r1, #0
 8000850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000854:	bf08      	it	eq
 8000856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f1c4 0520 	rsb	r5, r4, #32
 8000860:	fa00 f205 	lsl.w	r2, r0, r5
 8000864:	ea4e 0e02 	orr.w	lr, lr, r2
 8000868:	fa20 f304 	lsr.w	r3, r0, r4
 800086c:	fa01 f205 	lsl.w	r2, r1, r5
 8000870:	ea43 0302 	orr.w	r3, r3, r2
 8000874:	fa21 f004 	lsr.w	r0, r1, r4
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	fa21 f204 	lsr.w	r2, r1, r4
 8000880:	ea20 0002 	bic.w	r0, r0, r2
 8000884:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000888:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800088c:	bf08      	it	eq
 800088e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f094 0f00 	teq	r4, #0
 8000898:	d10f      	bne.n	80008ba <__aeabi_dmul+0x1c2>
 800089a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800089e:	0040      	lsls	r0, r0, #1
 80008a0:	eb41 0101 	adc.w	r1, r1, r1
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3c01      	subeq	r4, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1a6>
 80008ae:	ea41 0106 	orr.w	r1, r1, r6
 80008b2:	f095 0f00 	teq	r5, #0
 80008b6:	bf18      	it	ne
 80008b8:	4770      	bxne	lr
 80008ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008be:	0052      	lsls	r2, r2, #1
 80008c0:	eb43 0303 	adc.w	r3, r3, r3
 80008c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3d01      	subeq	r5, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1c6>
 80008ce:	ea43 0306 	orr.w	r3, r3, r6
 80008d2:	4770      	bx	lr
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008dc:	bf18      	it	ne
 80008de:	ea95 0f0c 	teqne	r5, ip
 80008e2:	d00c      	beq.n	80008fe <__aeabi_dmul+0x206>
 80008e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e8:	bf18      	it	ne
 80008ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ee:	d1d1      	bne.n	8000894 <__aeabi_dmul+0x19c>
 80008f0:	ea81 0103 	eor.w	r1, r1, r3
 80008f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f8:	f04f 0000 	mov.w	r0, #0
 80008fc:	bd70      	pop	{r4, r5, r6, pc}
 80008fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000902:	bf06      	itte	eq
 8000904:	4610      	moveq	r0, r2
 8000906:	4619      	moveq	r1, r3
 8000908:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090c:	d019      	beq.n	8000942 <__aeabi_dmul+0x24a>
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	d102      	bne.n	800091a <__aeabi_dmul+0x222>
 8000914:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000918:	d113      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	d105      	bne.n	800092c <__aeabi_dmul+0x234>
 8000920:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000924:	bf1c      	itt	ne
 8000926:	4610      	movne	r0, r2
 8000928:	4619      	movne	r1, r3
 800092a:	d10a      	bne.n	8000942 <__aeabi_dmul+0x24a>
 800092c:	ea81 0103 	eor.w	r1, r1, r3
 8000930:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000934:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000938:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	bd70      	pop	{r4, r5, r6, pc}
 8000942:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000946:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800094a:	bd70      	pop	{r4, r5, r6, pc}

0800094c <__aeabi_ddiv>:
 800094c:	b570      	push	{r4, r5, r6, lr}
 800094e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000952:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000956:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800095a:	bf1d      	ittte	ne
 800095c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000960:	ea94 0f0c 	teqne	r4, ip
 8000964:	ea95 0f0c 	teqne	r5, ip
 8000968:	f000 f8a7 	bleq	8000aba <__aeabi_ddiv+0x16e>
 800096c:	eba4 0405 	sub.w	r4, r4, r5
 8000970:	ea81 0e03 	eor.w	lr, r1, r3
 8000974:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000978:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800097c:	f000 8088 	beq.w	8000a90 <__aeabi_ddiv+0x144>
 8000980:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000984:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000988:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800098c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000990:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000994:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000998:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800099c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009a4:	429d      	cmp	r5, r3
 80009a6:	bf08      	it	eq
 80009a8:	4296      	cmpeq	r6, r2
 80009aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009b2:	d202      	bcs.n	80009ba <__aeabi_ddiv+0x6e>
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ba:	1ab6      	subs	r6, r6, r2
 80009bc:	eb65 0503 	sbc.w	r5, r5, r3
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a10:	085b      	lsrs	r3, r3, #1
 8000a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1e:	bf22      	ittt	cs
 8000a20:	1ab6      	subcs	r6, r6, r2
 8000a22:	4675      	movcs	r5, lr
 8000a24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a28:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a2c:	d018      	beq.n	8000a60 <__aeabi_ddiv+0x114>
 8000a2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a36:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a4a:	d1c0      	bne.n	80009ce <__aeabi_ddiv+0x82>
 8000a4c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a50:	d10b      	bne.n	8000a6a <__aeabi_ddiv+0x11e>
 8000a52:	ea41 0100 	orr.w	r1, r1, r0
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a5e:	e7b6      	b.n	80009ce <__aeabi_ddiv+0x82>
 8000a60:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a64:	bf04      	itt	eq
 8000a66:	4301      	orreq	r1, r0
 8000a68:	2000      	moveq	r0, #0
 8000a6a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a6e:	bf88      	it	hi
 8000a70:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a74:	f63f aeaf 	bhi.w	80007d6 <__aeabi_dmul+0xde>
 8000a78:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a7c:	bf04      	itt	eq
 8000a7e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a86:	f150 0000 	adcs.w	r0, r0, #0
 8000a8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}
 8000a90:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a9c:	bfc2      	ittt	gt
 8000a9e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000aa6:	bd70      	popgt	{r4, r5, r6, pc}
 8000aa8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aac:	f04f 0e00 	mov.w	lr, #0
 8000ab0:	3c01      	subs	r4, #1
 8000ab2:	e690      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000ab4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ab8:	e68d      	b.n	80007d6 <__aeabi_dmul+0xde>
 8000aba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000abe:	ea94 0f0c 	teq	r4, ip
 8000ac2:	bf08      	it	eq
 8000ac4:	ea95 0f0c 	teqeq	r5, ip
 8000ac8:	f43f af3b 	beq.w	8000942 <__aeabi_dmul+0x24a>
 8000acc:	ea94 0f0c 	teq	r4, ip
 8000ad0:	d10a      	bne.n	8000ae8 <__aeabi_ddiv+0x19c>
 8000ad2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ad6:	f47f af34 	bne.w	8000942 <__aeabi_dmul+0x24a>
 8000ada:	ea95 0f0c 	teq	r5, ip
 8000ade:	f47f af25 	bne.w	800092c <__aeabi_dmul+0x234>
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	e72c      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000ae8:	ea95 0f0c 	teq	r5, ip
 8000aec:	d106      	bne.n	8000afc <__aeabi_ddiv+0x1b0>
 8000aee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000af2:	f43f aefd 	beq.w	80008f0 <__aeabi_dmul+0x1f8>
 8000af6:	4610      	mov	r0, r2
 8000af8:	4619      	mov	r1, r3
 8000afa:	e722      	b.n	8000942 <__aeabi_dmul+0x24a>
 8000afc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b06:	f47f aec5 	bne.w	8000894 <__aeabi_dmul+0x19c>
 8000b0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b0e:	f47f af0d 	bne.w	800092c <__aeabi_dmul+0x234>
 8000b12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b16:	f47f aeeb 	bne.w	80008f0 <__aeabi_dmul+0x1f8>
 8000b1a:	e712      	b.n	8000942 <__aeabi_dmul+0x24a>

08000b1c <__gedf2>:
 8000b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b20:	e006      	b.n	8000b30 <__cmpdf2+0x4>
 8000b22:	bf00      	nop

08000b24 <__ledf2>:
 8000b24:	f04f 0c01 	mov.w	ip, #1
 8000b28:	e002      	b.n	8000b30 <__cmpdf2+0x4>
 8000b2a:	bf00      	nop

08000b2c <__cmpdf2>:
 8000b2c:	f04f 0c01 	mov.w	ip, #1
 8000b30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	bf18      	it	ne
 8000b42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b46:	d01b      	beq.n	8000b80 <__cmpdf2+0x54>
 8000b48:	b001      	add	sp, #4
 8000b4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b4e:	bf0c      	ite	eq
 8000b50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b54:	ea91 0f03 	teqne	r1, r3
 8000b58:	bf02      	ittt	eq
 8000b5a:	ea90 0f02 	teqeq	r0, r2
 8000b5e:	2000      	moveq	r0, #0
 8000b60:	4770      	bxeq	lr
 8000b62:	f110 0f00 	cmn.w	r0, #0
 8000b66:	ea91 0f03 	teq	r1, r3
 8000b6a:	bf58      	it	pl
 8000b6c:	4299      	cmppl	r1, r3
 8000b6e:	bf08      	it	eq
 8000b70:	4290      	cmpeq	r0, r2
 8000b72:	bf2c      	ite	cs
 8000b74:	17d8      	asrcs	r0, r3, #31
 8000b76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b7a:	f040 0001 	orr.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b88:	d102      	bne.n	8000b90 <__cmpdf2+0x64>
 8000b8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8e:	d107      	bne.n	8000ba0 <__cmpdf2+0x74>
 8000b90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d1d6      	bne.n	8000b48 <__cmpdf2+0x1c>
 8000b9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9e:	d0d3      	beq.n	8000b48 <__cmpdf2+0x1c>
 8000ba0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_cdrcmple>:
 8000ba8:	4684      	mov	ip, r0
 8000baa:	4610      	mov	r0, r2
 8000bac:	4662      	mov	r2, ip
 8000bae:	468c      	mov	ip, r1
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4663      	mov	r3, ip
 8000bb4:	e000      	b.n	8000bb8 <__aeabi_cdcmpeq>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_cdcmpeq>:
 8000bb8:	b501      	push	{r0, lr}
 8000bba:	f7ff ffb7 	bl	8000b2c <__cmpdf2>
 8000bbe:	2800      	cmp	r0, #0
 8000bc0:	bf48      	it	mi
 8000bc2:	f110 0f00 	cmnmi.w	r0, #0
 8000bc6:	bd01      	pop	{r0, pc}

08000bc8 <__aeabi_dcmpeq>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff fff4 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bd0:	bf0c      	ite	eq
 8000bd2:	2001      	moveq	r0, #1
 8000bd4:	2000      	movne	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_dcmplt>:
 8000bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be0:	f7ff ffea 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000be4:	bf34      	ite	cc
 8000be6:	2001      	movcc	r0, #1
 8000be8:	2000      	movcs	r0, #0
 8000bea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bee:	bf00      	nop

08000bf0 <__aeabi_dcmple>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff ffe0 	bl	8000bb8 <__aeabi_cdcmpeq>
 8000bf8:	bf94      	ite	ls
 8000bfa:	2001      	movls	r0, #1
 8000bfc:	2000      	movhi	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_dcmpge>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffce 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c0c:	bf94      	ite	ls
 8000c0e:	2001      	movls	r0, #1
 8000c10:	2000      	movhi	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_dcmpgt>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffc4 	bl	8000ba8 <__aeabi_cdrcmple>
 8000c20:	bf34      	ite	cc
 8000c22:	2001      	movcc	r0, #1
 8000c24:	2000      	movcs	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_dcmpun>:
 8000c2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c34:	d102      	bne.n	8000c3c <__aeabi_dcmpun+0x10>
 8000c36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c3a:	d10a      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c44:	d102      	bne.n	8000c4c <__aeabi_dcmpun+0x20>
 8000c46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_dcmpun+0x26>
 8000c4c:	f04f 0000 	mov.w	r0, #0
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0001 	mov.w	r0, #1
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2iz>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c60:	d215      	bcs.n	8000c8e <__aeabi_d2iz+0x36>
 8000c62:	d511      	bpl.n	8000c88 <__aeabi_d2iz+0x30>
 8000c64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c6c:	d912      	bls.n	8000c94 <__aeabi_d2iz+0x3c>
 8000c6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	4770      	bx	lr
 8000c88:	f04f 0000 	mov.w	r0, #0
 8000c8c:	4770      	bx	lr
 8000c8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c92:	d105      	bne.n	8000ca0 <__aeabi_d2iz+0x48>
 8000c94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	bf08      	it	eq
 8000c9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c9e:	4770      	bx	lr
 8000ca0:	f04f 0000 	mov.w	r0, #0
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b96a 	b.w	8000f94 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	460c      	mov	r4, r1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d14e      	bne.n	8000d82 <__udivmoddi4+0xaa>
 8000ce4:	4694      	mov	ip, r2
 8000ce6:	458c      	cmp	ip, r1
 8000ce8:	4686      	mov	lr, r0
 8000cea:	fab2 f282 	clz	r2, r2
 8000cee:	d962      	bls.n	8000db6 <__udivmoddi4+0xde>
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0320 	rsb	r3, r2, #32
 8000cf6:	4091      	lsls	r1, r2
 8000cf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d00:	4319      	orrs	r1, r3
 8000d02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0a:	fa1f f68c 	uxth.w	r6, ip
 8000d0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d16:	fb07 1114 	mls	r1, r7, r4, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb04 f106 	mul.w	r1, r4, r6
 8000d22:	4299      	cmp	r1, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x64>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d2e:	f080 8112 	bcs.w	8000f56 <__udivmoddi4+0x27e>
 8000d32:	4299      	cmp	r1, r3
 8000d34:	f240 810f 	bls.w	8000f56 <__udivmoddi4+0x27e>
 8000d38:	3c02      	subs	r4, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	1a59      	subs	r1, r3, r1
 8000d3e:	fa1f f38e 	uxth.w	r3, lr
 8000d42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d46:	fb07 1110 	mls	r1, r7, r0, r1
 8000d4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d4e:	fb00 f606 	mul.w	r6, r0, r6
 8000d52:	429e      	cmp	r6, r3
 8000d54:	d90a      	bls.n	8000d6c <__udivmoddi4+0x94>
 8000d56:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d5e:	f080 80fc 	bcs.w	8000f5a <__udivmoddi4+0x282>
 8000d62:	429e      	cmp	r6, r3
 8000d64:	f240 80f9 	bls.w	8000f5a <__udivmoddi4+0x282>
 8000d68:	4463      	add	r3, ip
 8000d6a:	3802      	subs	r0, #2
 8000d6c:	1b9b      	subs	r3, r3, r6
 8000d6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d72:	2100      	movs	r1, #0
 8000d74:	b11d      	cbz	r5, 8000d7e <__udivmoddi4+0xa6>
 8000d76:	40d3      	lsrs	r3, r2
 8000d78:	2200      	movs	r2, #0
 8000d7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d905      	bls.n	8000d92 <__udivmoddi4+0xba>
 8000d86:	b10d      	cbz	r5, 8000d8c <__udivmoddi4+0xb4>
 8000d88:	e9c5 0100 	strd	r0, r1, [r5]
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e7f5      	b.n	8000d7e <__udivmoddi4+0xa6>
 8000d92:	fab3 f183 	clz	r1, r3
 8000d96:	2900      	cmp	r1, #0
 8000d98:	d146      	bne.n	8000e28 <__udivmoddi4+0x150>
 8000d9a:	42a3      	cmp	r3, r4
 8000d9c:	d302      	bcc.n	8000da4 <__udivmoddi4+0xcc>
 8000d9e:	4290      	cmp	r0, r2
 8000da0:	f0c0 80f0 	bcc.w	8000f84 <__udivmoddi4+0x2ac>
 8000da4:	1a86      	subs	r6, r0, r2
 8000da6:	eb64 0303 	sbc.w	r3, r4, r3
 8000daa:	2001      	movs	r0, #1
 8000dac:	2d00      	cmp	r5, #0
 8000dae:	d0e6      	beq.n	8000d7e <__udivmoddi4+0xa6>
 8000db0:	e9c5 6300 	strd	r6, r3, [r5]
 8000db4:	e7e3      	b.n	8000d7e <__udivmoddi4+0xa6>
 8000db6:	2a00      	cmp	r2, #0
 8000db8:	f040 8090 	bne.w	8000edc <__udivmoddi4+0x204>
 8000dbc:	eba1 040c 	sub.w	r4, r1, ip
 8000dc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc4:	fa1f f78c 	uxth.w	r7, ip
 8000dc8:	2101      	movs	r1, #1
 8000dca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dda:	fb07 f006 	mul.w	r0, r7, r6
 8000dde:	4298      	cmp	r0, r3
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x11c>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x11a>
 8000dec:	4298      	cmp	r0, r3
 8000dee:	f200 80cd 	bhi.w	8000f8c <__udivmoddi4+0x2b4>
 8000df2:	4626      	mov	r6, r4
 8000df4:	1a1c      	subs	r4, r3, r0
 8000df6:	fa1f f38e 	uxth.w	r3, lr
 8000dfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000e02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e06:	fb00 f707 	mul.w	r7, r0, r7
 8000e0a:	429f      	cmp	r7, r3
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0x148>
 8000e0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e16:	d202      	bcs.n	8000e1e <__udivmoddi4+0x146>
 8000e18:	429f      	cmp	r7, r3
 8000e1a:	f200 80b0 	bhi.w	8000f7e <__udivmoddi4+0x2a6>
 8000e1e:	4620      	mov	r0, r4
 8000e20:	1bdb      	subs	r3, r3, r7
 8000e22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e26:	e7a5      	b.n	8000d74 <__udivmoddi4+0x9c>
 8000e28:	f1c1 0620 	rsb	r6, r1, #32
 8000e2c:	408b      	lsls	r3, r1
 8000e2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e32:	431f      	orrs	r7, r3
 8000e34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e38:	fa04 f301 	lsl.w	r3, r4, r1
 8000e3c:	ea43 030c 	orr.w	r3, r3, ip
 8000e40:	40f4      	lsrs	r4, r6
 8000e42:	fa00 f801 	lsl.w	r8, r0, r1
 8000e46:	0c38      	lsrs	r0, r7, #16
 8000e48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e50:	fa1f fc87 	uxth.w	ip, r7
 8000e54:	fb00 441e 	mls	r4, r0, lr, r4
 8000e58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e60:	45a1      	cmp	r9, r4
 8000e62:	fa02 f201 	lsl.w	r2, r2, r1
 8000e66:	d90a      	bls.n	8000e7e <__udivmoddi4+0x1a6>
 8000e68:	193c      	adds	r4, r7, r4
 8000e6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e6e:	f080 8084 	bcs.w	8000f7a <__udivmoddi4+0x2a2>
 8000e72:	45a1      	cmp	r9, r4
 8000e74:	f240 8081 	bls.w	8000f7a <__udivmoddi4+0x2a2>
 8000e78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e7c:	443c      	add	r4, r7
 8000e7e:	eba4 0409 	sub.w	r4, r4, r9
 8000e82:	fa1f f983 	uxth.w	r9, r3
 8000e86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e96:	45a4      	cmp	ip, r4
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x1d2>
 8000e9a:	193c      	adds	r4, r7, r4
 8000e9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ea0:	d267      	bcs.n	8000f72 <__udivmoddi4+0x29a>
 8000ea2:	45a4      	cmp	ip, r4
 8000ea4:	d965      	bls.n	8000f72 <__udivmoddi4+0x29a>
 8000ea6:	3b02      	subs	r3, #2
 8000ea8:	443c      	add	r4, r7
 8000eaa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eae:	fba0 9302 	umull	r9, r3, r0, r2
 8000eb2:	eba4 040c 	sub.w	r4, r4, ip
 8000eb6:	429c      	cmp	r4, r3
 8000eb8:	46ce      	mov	lr, r9
 8000eba:	469c      	mov	ip, r3
 8000ebc:	d351      	bcc.n	8000f62 <__udivmoddi4+0x28a>
 8000ebe:	d04e      	beq.n	8000f5e <__udivmoddi4+0x286>
 8000ec0:	b155      	cbz	r5, 8000ed8 <__udivmoddi4+0x200>
 8000ec2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ec6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eca:	fa04 f606 	lsl.w	r6, r4, r6
 8000ece:	40cb      	lsrs	r3, r1
 8000ed0:	431e      	orrs	r6, r3
 8000ed2:	40cc      	lsrs	r4, r1
 8000ed4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed8:	2100      	movs	r1, #0
 8000eda:	e750      	b.n	8000d7e <__udivmoddi4+0xa6>
 8000edc:	f1c2 0320 	rsb	r3, r2, #32
 8000ee0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ee4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ee8:	fa24 f303 	lsr.w	r3, r4, r3
 8000eec:	4094      	lsls	r4, r2
 8000eee:	430c      	orrs	r4, r1
 8000ef0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ef4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ef8:	fa1f f78c 	uxth.w	r7, ip
 8000efc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f00:	fb08 3110 	mls	r1, r8, r0, r3
 8000f04:	0c23      	lsrs	r3, r4, #16
 8000f06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f0a:	fb00 f107 	mul.w	r1, r0, r7
 8000f0e:	4299      	cmp	r1, r3
 8000f10:	d908      	bls.n	8000f24 <__udivmoddi4+0x24c>
 8000f12:	eb1c 0303 	adds.w	r3, ip, r3
 8000f16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f1a:	d22c      	bcs.n	8000f76 <__udivmoddi4+0x29e>
 8000f1c:	4299      	cmp	r1, r3
 8000f1e:	d92a      	bls.n	8000f76 <__udivmoddi4+0x29e>
 8000f20:	3802      	subs	r0, #2
 8000f22:	4463      	add	r3, ip
 8000f24:	1a5b      	subs	r3, r3, r1
 8000f26:	b2a4      	uxth	r4, r4
 8000f28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f34:	fb01 f307 	mul.w	r3, r1, r7
 8000f38:	42a3      	cmp	r3, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x276>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f44:	d213      	bcs.n	8000f6e <__udivmoddi4+0x296>
 8000f46:	42a3      	cmp	r3, r4
 8000f48:	d911      	bls.n	8000f6e <__udivmoddi4+0x296>
 8000f4a:	3902      	subs	r1, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	1ae4      	subs	r4, r4, r3
 8000f50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f54:	e739      	b.n	8000dca <__udivmoddi4+0xf2>
 8000f56:	4604      	mov	r4, r0
 8000f58:	e6f0      	b.n	8000d3c <__udivmoddi4+0x64>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e706      	b.n	8000d6c <__udivmoddi4+0x94>
 8000f5e:	45c8      	cmp	r8, r9
 8000f60:	d2ae      	bcs.n	8000ec0 <__udivmoddi4+0x1e8>
 8000f62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f6a:	3801      	subs	r0, #1
 8000f6c:	e7a8      	b.n	8000ec0 <__udivmoddi4+0x1e8>
 8000f6e:	4631      	mov	r1, r6
 8000f70:	e7ed      	b.n	8000f4e <__udivmoddi4+0x276>
 8000f72:	4603      	mov	r3, r0
 8000f74:	e799      	b.n	8000eaa <__udivmoddi4+0x1d2>
 8000f76:	4630      	mov	r0, r6
 8000f78:	e7d4      	b.n	8000f24 <__udivmoddi4+0x24c>
 8000f7a:	46d6      	mov	lr, sl
 8000f7c:	e77f      	b.n	8000e7e <__udivmoddi4+0x1a6>
 8000f7e:	4463      	add	r3, ip
 8000f80:	3802      	subs	r0, #2
 8000f82:	e74d      	b.n	8000e20 <__udivmoddi4+0x148>
 8000f84:	4606      	mov	r6, r0
 8000f86:	4623      	mov	r3, r4
 8000f88:	4608      	mov	r0, r1
 8000f8a:	e70f      	b.n	8000dac <__udivmoddi4+0xd4>
 8000f8c:	3e02      	subs	r6, #2
 8000f8e:	4463      	add	r3, ip
 8000f90:	e730      	b.n	8000df4 <__udivmoddi4+0x11c>
 8000f92:	bf00      	nop

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd4 <MX_CRC_Init+0x3c>)
 8000f9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000fd8 <MX_CRC_Init+0x40>)
 8000fa0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <MX_CRC_Init+0x3c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <MX_CRC_Init+0x3c>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000fae:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <MX_CRC_Init+0x3c>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000fb4:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <MX_CRC_Init+0x3c>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000fba:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <MX_CRC_Init+0x3c>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000fc0:	4804      	ldr	r0, [pc, #16]	@ (8000fd4 <MX_CRC_Init+0x3c>)
 8000fc2:	f004 fabb 	bl	800553c <HAL_CRC_Init>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000fcc:	f001 fa39 	bl	8002442 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	200009fc 	.word	0x200009fc
 8000fd8:	40023000 	.word	0x40023000

08000fdc <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a0a      	ldr	r2, [pc, #40]	@ (8001014 <HAL_CRC_MspInit+0x38>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d10b      	bne.n	8001006 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000fee:	4b0a      	ldr	r3, [pc, #40]	@ (8001018 <HAL_CRC_MspInit+0x3c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a09      	ldr	r2, [pc, #36]	@ (8001018 <HAL_CRC_MspInit+0x3c>)
 8000ff4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b07      	ldr	r3, [pc, #28]	@ (8001018 <HAL_CRC_MspInit+0x3c>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	40023000 	.word	0x40023000
 8001018:	40023800 	.word	0x40023800

0800101c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001022:	4b14      	ldr	r3, [pc, #80]	@ (8001074 <MX_DMA_Init+0x58>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001026:	4a13      	ldr	r2, [pc, #76]	@ (8001074 <MX_DMA_Init+0x58>)
 8001028:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800102c:	6313      	str	r3, [r2, #48]	@ 0x30
 800102e:	4b11      	ldr	r3, [pc, #68]	@ (8001074 <MX_DMA_Init+0x58>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	2039      	movs	r0, #57	@ 0x39
 8001040:	f004 fa45 	bl	80054ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001044:	2039      	movs	r0, #57	@ 0x39
 8001046:	f004 fa5e 	bl	8005506 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 2, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2102      	movs	r1, #2
 800104e:	203b      	movs	r0, #59	@ 0x3b
 8001050:	f004 fa3d 	bl	80054ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001054:	203b      	movs	r0, #59	@ 0x3b
 8001056:	f004 fa56 	bl	8005506 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 2, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2102      	movs	r1, #2
 800105e:	2045      	movs	r0, #69	@ 0x45
 8001060:	f004 fa35 	bl	80054ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001064:	2045      	movs	r0, #69	@ 0x45
 8001066:	f004 fa4e 	bl	8005506 <HAL_NVIC_EnableIRQ>

}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40023800 	.word	0x40023800

08001078 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800107e:	1d3b      	adds	r3, r7, #4
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
 800108c:	615a      	str	r2, [r3, #20]
 800108e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001090:	4b1f      	ldr	r3, [pc, #124]	@ (8001110 <MX_FMC_Init+0x98>)
 8001092:	4a20      	ldr	r2, [pc, #128]	@ (8001114 <MX_FMC_Init+0x9c>)
 8001094:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001096:	4b1e      	ldr	r3, [pc, #120]	@ (8001110 <MX_FMC_Init+0x98>)
 8001098:	2200      	movs	r2, #0
 800109a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 800109c:	4b1c      	ldr	r3, [pc, #112]	@ (8001110 <MX_FMC_Init+0x98>)
 800109e:	2201      	movs	r2, #1
 80010a0:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 80010a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001110 <MX_FMC_Init+0x98>)
 80010a4:	2208      	movs	r2, #8
 80010a6:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80010a8:	4b19      	ldr	r3, [pc, #100]	@ (8001110 <MX_FMC_Init+0x98>)
 80010aa:	2210      	movs	r2, #16
 80010ac:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80010ae:	4b18      	ldr	r3, [pc, #96]	@ (8001110 <MX_FMC_Init+0x98>)
 80010b0:	2240      	movs	r2, #64	@ 0x40
 80010b2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80010b4:	4b16      	ldr	r3, [pc, #88]	@ (8001110 <MX_FMC_Init+0x98>)
 80010b6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80010ba:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80010bc:	4b14      	ldr	r3, [pc, #80]	@ (8001110 <MX_FMC_Init+0x98>)
 80010be:	2200      	movs	r2, #0
 80010c0:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80010c2:	4b13      	ldr	r3, [pc, #76]	@ (8001110 <MX_FMC_Init+0x98>)
 80010c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010c8:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80010ca:	4b11      	ldr	r3, [pc, #68]	@ (8001110 <MX_FMC_Init+0x98>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 80010d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001110 <MX_FMC_Init+0x98>)
 80010d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010d6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80010d8:	2302      	movs	r3, #2
 80010da:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 6;
 80010dc:	2306      	movs	r3, #6
 80010de:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80010e0:	2304      	movs	r3, #4
 80010e2:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 6;
 80010e4:	2306      	movs	r3, #6
 80010e6:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 2;
 80010e8:	2302      	movs	r3, #2
 80010ea:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80010ec:	2302      	movs	r3, #2
 80010ee:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80010f0:	2302      	movs	r3, #2
 80010f2:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	4619      	mov	r1, r3
 80010f8:	4805      	ldr	r0, [pc, #20]	@ (8001110 <MX_FMC_Init+0x98>)
 80010fa:	f009 f85f 	bl	800a1bc <HAL_SDRAM_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001104:	f001 f99d 	bl	8002442 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001108:	bf00      	nop
 800110a:	3720      	adds	r7, #32
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000a20 	.word	0x20000a20
 8001114:	a0000140 	.word	0xa0000140

08001118 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800112c:	4b33      	ldr	r3, [pc, #204]	@ (80011fc <HAL_FMC_MspInit+0xe4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d15e      	bne.n	80011f2 <HAL_FMC_MspInit+0xda>
    return;
  }
  FMC_Initialized = 1;
 8001134:	4b31      	ldr	r3, [pc, #196]	@ (80011fc <HAL_FMC_MspInit+0xe4>)
 8001136:	2201      	movs	r2, #1
 8001138:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800113a:	4b31      	ldr	r3, [pc, #196]	@ (8001200 <HAL_FMC_MspInit+0xe8>)
 800113c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800113e:	4a30      	ldr	r2, [pc, #192]	@ (8001200 <HAL_FMC_MspInit+0xe8>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6393      	str	r3, [r2, #56]	@ 0x38
 8001146:	4b2e      	ldr	r3, [pc, #184]	@ (8001200 <HAL_FMC_MspInit+0xe8>)
 8001148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_2
 8001152:	f248 1337 	movw	r3, #33079	@ 0x8137
 8001156:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001158:	2302      	movs	r3, #2
 800115a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001160:	2303      	movs	r3, #3
 8001162:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001164:	230c      	movs	r3, #12
 8001166:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001168:	1d3b      	adds	r3, r7, #4
 800116a:	4619      	mov	r1, r3
 800116c:	4825      	ldr	r0, [pc, #148]	@ (8001204 <HAL_FMC_MspInit+0xec>)
 800116e:	f004 ff4b 	bl	8006008 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8001172:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001176:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001178:	2302      	movs	r3, #2
 800117a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001180:	2303      	movs	r3, #3
 8001182:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001184:	230c      	movs	r3, #12
 8001186:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	4619      	mov	r1, r3
 800118c:	481e      	ldr	r0, [pc, #120]	@ (8001208 <HAL_FMC_MspInit+0xf0>)
 800118e:	f004 ff3b 	bl	8006008 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001192:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001196:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001198:	2302      	movs	r3, #2
 800119a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a0:	2303      	movs	r3, #3
 80011a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011a4:	230c      	movs	r3, #12
 80011a6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011a8:	1d3b      	adds	r3, r7, #4
 80011aa:	4619      	mov	r1, r3
 80011ac:	4817      	ldr	r0, [pc, #92]	@ (800120c <HAL_FMC_MspInit+0xf4>)
 80011ae:	f004 ff2b 	bl	8006008 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2;
 80011b2:	232c      	movs	r3, #44	@ 0x2c
 80011b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b6:	2302      	movs	r3, #2
 80011b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011be:	2303      	movs	r3, #3
 80011c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011c2:	230c      	movs	r3, #12
 80011c4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80011c6:	1d3b      	adds	r3, r7, #4
 80011c8:	4619      	mov	r1, r3
 80011ca:	4811      	ldr	r0, [pc, #68]	@ (8001210 <HAL_FMC_MspInit+0xf8>)
 80011cc:	f004 ff1c 	bl	8006008 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14
 80011d0:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80011d4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d6:	2302      	movs	r3, #2
 80011d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011de:	2303      	movs	r3, #3
 80011e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011e2:	230c      	movs	r3, #12
 80011e4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	4619      	mov	r1, r3
 80011ea:	480a      	ldr	r0, [pc, #40]	@ (8001214 <HAL_FMC_MspInit+0xfc>)
 80011ec:	f004 ff0c 	bl	8006008 <HAL_GPIO_Init>
 80011f0:	e000      	b.n	80011f4 <HAL_FMC_MspInit+0xdc>
    return;
 80011f2:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80011f4:	3718      	adds	r7, #24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000a54 	.word	0x20000a54
 8001200:	40023800 	.word	0x40023800
 8001204:	40021800 	.word	0x40021800
 8001208:	40020c00 	.word	0x40020c00
 800120c:	40021400 	.word	0x40021400
 8001210:	40021c00 	.word	0x40021c00
 8001214:	40021000 	.word	0x40021000

08001218 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001220:	f7ff ff7a 	bl	8001118 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b090      	sub	sp, #64	@ 0x40
 8001230:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001232:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001242:	4ba5      	ldr	r3, [pc, #660]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	4aa4      	ldr	r2, [pc, #656]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001248:	f043 0310 	orr.w	r3, r3, #16
 800124c:	6313      	str	r3, [r2, #48]	@ 0x30
 800124e:	4ba2      	ldr	r3, [pc, #648]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	f003 0310 	and.w	r3, r3, #16
 8001256:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800125a:	4b9f      	ldr	r3, [pc, #636]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4a9e      	ldr	r2, [pc, #632]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001260:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4b9c      	ldr	r3, [pc, #624]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001272:	4b99      	ldr	r3, [pc, #612]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	4a98      	ldr	r2, [pc, #608]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	6313      	str	r3, [r2, #48]	@ 0x30
 800127e:	4b96      	ldr	r3, [pc, #600]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	623b      	str	r3, [r7, #32]
 8001288:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800128a:	4b93      	ldr	r3, [pc, #588]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128e:	4a92      	ldr	r2, [pc, #584]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001290:	f043 0308 	orr.w	r3, r3, #8
 8001294:	6313      	str	r3, [r2, #48]	@ 0x30
 8001296:	4b90      	ldr	r3, [pc, #576]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	f003 0308 	and.w	r3, r3, #8
 800129e:	61fb      	str	r3, [r7, #28]
 80012a0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a2:	4b8d      	ldr	r3, [pc, #564]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	4a8c      	ldr	r2, [pc, #560]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012a8:	f043 0304 	orr.w	r3, r3, #4
 80012ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ae:	4b8a      	ldr	r3, [pc, #552]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	f003 0304 	and.w	r3, r3, #4
 80012b6:	61bb      	str	r3, [r7, #24]
 80012b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	4b87      	ldr	r3, [pc, #540]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	4a86      	ldr	r2, [pc, #536]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c6:	4b84      	ldr	r3, [pc, #528]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80012d2:	4b81      	ldr	r3, [pc, #516]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	4a80      	ldr	r2, [pc, #512]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012de:	4b7e      	ldr	r3, [pc, #504]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80012ea:	4b7b      	ldr	r3, [pc, #492]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ee:	4a7a      	ldr	r2, [pc, #488]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f6:	4b78      	ldr	r3, [pc, #480]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001302:	4b75      	ldr	r3, [pc, #468]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a74      	ldr	r2, [pc, #464]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001308:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b72      	ldr	r3, [pc, #456]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800131a:	4b6f      	ldr	r3, [pc, #444]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	4a6e      	ldr	r2, [pc, #440]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001320:	f043 0320 	orr.w	r3, r3, #32
 8001324:	6313      	str	r3, [r2, #48]	@ 0x30
 8001326:	4b6c      	ldr	r3, [pc, #432]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132a:	f003 0320 	and.w	r3, r3, #32
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001332:	4b69      	ldr	r3, [pc, #420]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	4a68      	ldr	r2, [pc, #416]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001338:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800133c:	6313      	str	r3, [r2, #48]	@ 0x30
 800133e:	4b66      	ldr	r3, [pc, #408]	@ (80014d8 <MX_GPIO_Init+0x2ac>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	2102      	movs	r1, #2
 800134e:	4863      	ldr	r0, [pc, #396]	@ (80014dc <MX_GPIO_Init+0x2b0>)
 8001350:	f005 f92a 	bl	80065a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE2 PE1 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0;
 8001354:	230f      	movs	r3, #15
 8001356:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001358:	2303      	movs	r3, #3
 800135a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001360:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001364:	4619      	mov	r1, r3
 8001366:	485e      	ldr	r0, [pc, #376]	@ (80014e0 <MX_GPIO_Init+0x2b4>)
 8001368:	f004 fe4e 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG14 PG13 PG11 PG12
                           PG10 PG9 PG7 PG6
                           PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_11|GPIO_PIN_12
 800136c:	f647 63c8 	movw	r3, #32456	@ 0x7ec8
 8001370:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6
                          |GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001372:	2303      	movs	r3, #3
 8001374:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800137a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800137e:	4619      	mov	r1, r3
 8001380:	4858      	ldr	r0, [pc, #352]	@ (80014e4 <MX_GPIO_Init+0x2b8>)
 8001382:	f004 fe41 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB5 PB4 PB3
                           PB9 PB6 PB13 PB12
                           PB2 PB10 PB1 PB0
                           PB11 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3
 8001386:	f64f 737f 	movw	r3, #65407	@ 0xff7f
 800138a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_13|GPIO_PIN_12
                          |GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_1|GPIO_PIN_0
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800138c:	2303      	movs	r3, #3
 800138e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001394:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001398:	4619      	mov	r1, r3
 800139a:	4853      	ldr	r0, [pc, #332]	@ (80014e8 <MX_GPIO_Init+0x2bc>)
 800139c:	f004 fe34 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD7 PD6 PD5 PD3
                           PD4 PD12 PD13 PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
 80013a0:	f643 03f8 	movw	r3, #14584	@ 0x38f8
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_4|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013a6:	2303      	movs	r3, #3
 80013a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013b2:	4619      	mov	r1, r3
 80013b4:	484d      	ldr	r0, [pc, #308]	@ (80014ec <MX_GPIO_Init+0x2c0>)
 80013b6:	f004 fe27 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA12 PA11 PA10
                           PA8 PA1 PA0 PA4
                           PA2 PA6 PA5 PA3
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10
 80013ba:	f649 53ff 	movw	r3, #40447	@ 0x9dff
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4
                          |GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013c0:	2303      	movs	r3, #3
 80013c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013cc:	4619      	mov	r1, r3
 80013ce:	4848      	ldr	r0, [pc, #288]	@ (80014f0 <MX_GPIO_Init+0x2c4>)
 80013d0:	f004 fe1a 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ13 PJ12 PJ14 PJ15
                           PJ11 PJ8 PJ10 PJ7
                           PJ9 PJ6 PJ4 PJ5
                           PJ3 PJ2 PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80013d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7
                          |GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013da:	2303      	movs	r3, #3
 80013dc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80013e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80013e6:	4619      	mov	r1, r3
 80013e8:	4842      	ldr	r0, [pc, #264]	@ (80014f4 <MX_GPIO_Init+0x2c8>)
 80013ea:	f004 fe0d 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC10 PC14 PC15
                           PC9 PC7 PC6 PC3
                           PC0 PC1 PC2 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15
 80013ee:	f64c 63ff 	movw	r3, #52991	@ 0xceff
 80013f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_3
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f4:	2303      	movs	r3, #3
 80013f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001400:	4619      	mov	r1, r3
 8001402:	483d      	ldr	r0, [pc, #244]	@ (80014f8 <MX_GPIO_Init+0x2cc>)
 8001404:	f004 fe00 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI4 PI3 PI2
                           PI5 PI7 PI10 PI6
                           PI12 PI9 PI0 PI13
                           PI15 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2
 8001408:	f24f 73fd 	movw	r3, #63485	@ 0xf7fd
 800140c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6
                          |GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_13
                          |GPIO_PIN_15|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800140e:	2303      	movs	r3, #3
 8001410:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001416:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800141a:	4619      	mov	r1, r3
 800141c:	482f      	ldr	r0, [pc, #188]	@ (80014dc <MX_GPIO_Init+0x2b0>)
 800141e:	f004 fdf3 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK7 PK6 PK5 PK4
                           PK3 PK1 PK2 PK0 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 8001422:	23ff      	movs	r3, #255	@ 0xff
 8001424:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001426:	2303      	movs	r3, #3
 8001428:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800142e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001432:	4619      	mov	r1, r3
 8001434:	4831      	ldr	r0, [pc, #196]	@ (80014fc <MX_GPIO_Init+0x2d0>)
 8001436:	f004 fde7 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800143a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800143e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001440:	2300      	movs	r3, #0
 8001442:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001448:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800144c:	4619      	mov	r1, r3
 800144e:	482a      	ldr	r0, [pc, #168]	@ (80014f8 <MX_GPIO_Init+0x2cc>)
 8001450:	f004 fdda 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH15 PH13 PH14 PH4
                           PH12 PH7 PH9 PH11
                           PH6 PH8 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 8001454:	f64f 73d0 	movw	r3, #65488	@ 0xffd0
 8001458:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_12|GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11
                          |GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800145a:	2303      	movs	r3, #3
 800145c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	2300      	movs	r3, #0
 8001460:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001462:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001466:	4619      	mov	r1, r3
 8001468:	4825      	ldr	r0, [pc, #148]	@ (8001500 <MX_GPIO_Init+0x2d4>)
 800146a:	f004 fdcd 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 800146e:	2302      	movs	r3, #2
 8001470:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001472:	2301      	movs	r3, #1
 8001474:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	2300      	movs	r3, #0
 800147c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 800147e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001482:	4619      	mov	r1, r3
 8001484:	4815      	ldr	r0, [pc, #84]	@ (80014dc <MX_GPIO_Init+0x2b0>)
 8001486:	f004 fdbf 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 800148a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800148e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001490:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001494:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 800149a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800149e:	4619      	mov	r1, r3
 80014a0:	480e      	ldr	r0, [pc, #56]	@ (80014dc <MX_GPIO_Init+0x2b0>)
 80014a2:	f004 fdb1 	bl	8006008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF6 PF10 PF9
                           PF8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_9
 80014a6:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 80014aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014ac:	2303      	movs	r3, #3
 80014ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80014b8:	4619      	mov	r1, r3
 80014ba:	4812      	ldr	r0, [pc, #72]	@ (8001504 <MX_GPIO_Init+0x2d8>)
 80014bc:	f004 fda4 	bl	8006008 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014c0:	2200      	movs	r2, #0
 80014c2:	2100      	movs	r1, #0
 80014c4:	2028      	movs	r0, #40	@ 0x28
 80014c6:	f004 f802 	bl	80054ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014ca:	2028      	movs	r0, #40	@ 0x28
 80014cc:	f004 f81b 	bl	8005506 <HAL_NVIC_EnableIRQ>

}
 80014d0:	bf00      	nop
 80014d2:	3740      	adds	r7, #64	@ 0x40
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40022000 	.word	0x40022000
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40021800 	.word	0x40021800
 80014e8:	40020400 	.word	0x40020400
 80014ec:	40020c00 	.word	0x40020c00
 80014f0:	40020000 	.word	0x40020000
 80014f4:	40022400 	.word	0x40022400
 80014f8:	40020800 	.word	0x40020800
 80014fc:	40022800 	.word	0x40022800
 8001500:	40021c00 	.word	0x40021c00
 8001504:	40021400 	.word	0x40021400

08001508 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800150c:	f3bf 8f4f 	dsb	sy
}
 8001510:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001512:	f3bf 8f6f 	isb	sy
}
 8001516:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001518:	4b0d      	ldr	r3, [pc, #52]	@ (8001550 <SCB_EnableICache+0x48>)
 800151a:	2200      	movs	r2, #0
 800151c:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001520:	f3bf 8f4f 	dsb	sy
}
 8001524:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001526:	f3bf 8f6f 	isb	sy
}
 800152a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800152c:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <SCB_EnableICache+0x48>)
 800152e:	695b      	ldr	r3, [r3, #20]
 8001530:	4a07      	ldr	r2, [pc, #28]	@ (8001550 <SCB_EnableICache+0x48>)
 8001532:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001536:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001538:	f3bf 8f4f 	dsb	sy
}
 800153c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800153e:	f3bf 8f6f 	isb	sy
}
 8001542:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <SCB_DisableICache>:
/**
  \brief   Disable I-Cache
  \details Turns off I-Cache
  */
__STATIC_INLINE void SCB_DisableICache (void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001558:	f3bf 8f4f 	dsb	sy
}
 800155c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800155e:	f3bf 8f6f 	isb	sy
}
 8001562:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001564:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <SCB_DisableICache+0x3c>)
 8001566:	695b      	ldr	r3, [r3, #20]
 8001568:	4a09      	ldr	r2, [pc, #36]	@ (8001590 <SCB_DisableICache+0x3c>)
 800156a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800156e:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001570:	4b07      	ldr	r3, [pc, #28]	@ (8001590 <SCB_DisableICache+0x3c>)
 8001572:	2200      	movs	r2, #0
 8001574:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001578:	f3bf 8f4f 	dsb	sy
}
 800157c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800157e:	f3bf 8f6f 	isb	sy
}
 8001582:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800159a:	4b1f      	ldr	r3, [pc, #124]	@ (8001618 <SCB_EnableDCache+0x84>)
 800159c:	2200      	movs	r2, #0
 800159e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80015a2:	f3bf 8f4f 	dsb	sy
}
 80015a6:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80015a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001618 <SCB_EnableDCache+0x84>)
 80015aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015ae:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	0b5b      	lsrs	r3, r3, #13
 80015b4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80015b8:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	08db      	lsrs	r3, r3, #3
 80015be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80015c2:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	015a      	lsls	r2, r3, #5
 80015c8:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80015cc:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80015d2:	4911      	ldr	r1, [pc, #68]	@ (8001618 <SCB_EnableDCache+0x84>)
 80015d4:	4313      	orrs	r3, r2
 80015d6:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	1e5a      	subs	r2, r3, #1
 80015de:	60ba      	str	r2, [r7, #8]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1ef      	bne.n	80015c4 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	1e5a      	subs	r2, r3, #1
 80015e8:	60fa      	str	r2, [r7, #12]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1e5      	bne.n	80015ba <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80015ee:	f3bf 8f4f 	dsb	sy
}
 80015f2:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80015f4:	4b08      	ldr	r3, [pc, #32]	@ (8001618 <SCB_EnableDCache+0x84>)
 80015f6:	695b      	ldr	r3, [r3, #20]
 80015f8:	4a07      	ldr	r2, [pc, #28]	@ (8001618 <SCB_EnableDCache+0x84>)
 80015fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015fe:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001600:	f3bf 8f4f 	dsb	sy
}
 8001604:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001606:	f3bf 8f6f 	isb	sy
}
 800160a:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800160c:	bf00      	nop
 800160e:	3714      	adds	r7, #20
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <SCB_DisableDCache>:
/**
  \brief   Disable D-Cache
  \details Turns off D-Cache
  */
__STATIC_INLINE void SCB_DisableDCache (void)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001622:	4b1f      	ldr	r3, [pc, #124]	@ (80016a0 <SCB_DisableDCache+0x84>)
 8001624:	2200      	movs	r2, #0
 8001626:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800162a:	f3bf 8f4f 	dsb	sy
}
 800162e:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 8001630:	4b1b      	ldr	r3, [pc, #108]	@ (80016a0 <SCB_DisableDCache+0x84>)
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	4a1a      	ldr	r2, [pc, #104]	@ (80016a0 <SCB_DisableDCache+0x84>)
 8001636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800163a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800163c:	f3bf 8f4f 	dsb	sy
}
 8001640:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001642:	4b17      	ldr	r3, [pc, #92]	@ (80016a0 <SCB_DisableDCache+0x84>)
 8001644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001648:	607b      	str	r3, [r7, #4]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	0b5b      	lsrs	r3, r3, #13
 800164e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001652:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	08db      	lsrs	r3, r3, #3
 8001658:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800165c:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	015a      	lsls	r2, r3, #5
 8001662:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001666:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 8001668:	68ba      	ldr	r2, [r7, #8]
 800166a:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800166c:	490c      	ldr	r1, [pc, #48]	@ (80016a0 <SCB_DisableDCache+0x84>)
 800166e:	4313      	orrs	r3, r2
 8001670:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	1e5a      	subs	r2, r3, #1
 8001678:	60ba      	str	r2, [r7, #8]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1ef      	bne.n	800165e <SCB_DisableDCache+0x42>
    } while(sets-- != 0U);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	1e5a      	subs	r2, r3, #1
 8001682:	60fa      	str	r2, [r7, #12]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1e5      	bne.n	8001654 <SCB_DisableDCache+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8001688:	f3bf 8f4f 	dsb	sy
}
 800168c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800168e:	f3bf 8f6f 	isb	sy
}
 8001692:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001694:	bf00      	nop
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016a4:	b5b0      	push	{r4, r5, r7, lr}
 80016a6:	f6ad 2d68 	subw	sp, sp, #2664	@ 0xa68
 80016aa:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80016ac:	f7ff ff2c 	bl	8001508 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80016b0:	f7ff ff70 	bl	8001594 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016b4:	f003 fdae 	bl	8005214 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b8:	f000 fc18 	bl	8001eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016bc:	f7ff fdb6 	bl	800122c <MX_GPIO_Init>
  MX_DMA_Init();
 80016c0:	f7ff fcac 	bl	800101c <MX_DMA_Init>
  MX_SAI1_Init();
 80016c4:	f000 fec4 	bl	8002450 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 80016c8:	f001 fa7c 	bl	8002bc4 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 80016cc:	f00a fcac 	bl	800c028 <MX_FATFS_Init>
  MX_SDMMC1_SD_Init();
 80016d0:	f000 ffe2 	bl	8002698 <MX_SDMMC1_SD_Init>
  MX_CRC_Init();
 80016d4:	f7ff fc60 	bl	8000f98 <MX_CRC_Init>
  MX_FMC_Init();
 80016d8:	f7ff fcce 	bl	8001078 <MX_FMC_Init>

  /* USER CODE BEGIN 2 */

  /* We format the SD card */
  printf("SD card init...\r\n");
 80016dc:	48c1      	ldr	r0, [pc, #772]	@ (80019e4 <main+0x340>)
 80016de:	f013 fd99 	bl	8015214 <puts>
  SDCard_InitAndFormat();
 80016e2:	f000 fcb1 	bl	8002048 <SDCard_InitAndFormat>
  BSP_SDRAM_Init();
 80016e6:	f003 fbdf 	bl	8004ea8 <BSP_SDRAM_Init>
  AI_Init();
 80016ea:	f000 fd97 	bl	800221c <AI_Init>

  memset(waveform, 0, sizeof(waveform));
 80016ee:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80016f2:	2100      	movs	r1, #0
 80016f4:	48bc      	ldr	r0, [pc, #752]	@ (80019e8 <main+0x344>)
 80016f6:	f013 fe8d 	bl	8015414 <memset>
  memset(stereo_waveform, 0, sizeof(stereo_waveform));
 80016fa:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 80016fe:	2100      	movs	r1, #0
 8001700:	48ba      	ldr	r0, [pc, #744]	@ (80019ec <main+0x348>)
 8001702:	f013 fe87 	bl	8015414 <memset>
  memset(float_waveform, 0, sizeof(float_waveform));
 8001706:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 800170a:	2100      	movs	r1, #0
 800170c:	48b8      	ldr	r0, [pc, #736]	@ (80019f0 <main+0x34c>)
 800170e:	f013 fe81 	bl	8015414 <memset>
  memset(spectrogram, 0, sizeof(spectrogram));
 8001712:	f64f 12f0 	movw	r2, #63984	@ 0xf9f0
 8001716:	2100      	movs	r1, #0
 8001718:	48b6      	ldr	r0, [pc, #728]	@ (80019f4 <main+0x350>)
 800171a:	f013 fe7b 	bl	8015414 <memset>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	uint32_t write_index = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	f8c7 3a0c 	str.w	r3, [r7, #2572]	@ 0xa0c
    while (1)
    {
        check_button_release();
 8001724:	f000 fc7c 	bl	8002020 <check_button_release>
        printf("Waiting for input to record...\r\n");
 8001728:	48b3      	ldr	r0, [pc, #716]	@ (80019f8 <main+0x354>)
 800172a:	f013 fd73 	bl	8015214 <puts>
        HAL_Delay(1000);
 800172e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001732:	f003 fdcd 	bl	80052d0 <HAL_Delay>

        SCB_DisableDCache();
 8001736:	f7ff ff71 	bl	800161c <SCB_DisableDCache>
        SCB_DisableICache();
 800173a:	f7ff ff0b 	bl	8001554 <SCB_DisableICache>

        if (button_pressed == 1)
 800173e:	4baf      	ldr	r3, [pc, #700]	@ (80019fc <main+0x358>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b01      	cmp	r3, #1
 8001746:	f040 83b5 	bne.w	8001eb4 <main+0x810>
        {
            /* Toggle the green led to visually show action */
            HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 800174a:	2102      	movs	r1, #2
 800174c:	48ac      	ldr	r0, [pc, #688]	@ (8001a00 <main+0x35c>)
 800174e:	f004 ff44 	bl	80065da <HAL_GPIO_TogglePin>
            HAL_Delay(100);
 8001752:	2064      	movs	r0, #100	@ 0x64
 8001754:	f003 fdbc 	bl	80052d0 <HAL_Delay>
            HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8001758:	2102      	movs	r1, #2
 800175a:	48a9      	ldr	r0, [pc, #676]	@ (8001a00 <main+0x35c>)
 800175c:	f004 ff3d 	bl	80065da <HAL_GPIO_TogglePin>
            HAL_Delay(100);
 8001760:	2064      	movs	r0, #100	@ 0x64
 8001762:	f003 fdb5 	bl	80052d0 <HAL_Delay>

            /* If the program is not already recording... */
            if (AudioState == AUDIO_STATE_IDLE)
 8001766:	4ba7      	ldr	r3, [pc, #668]	@ (8001a04 <main+0x360>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d108      	bne.n	8001780 <main+0xdc>
            {
                /* Configure the audio recorder: sampling frequency, bits-depth, number of channels */
                AUDIO_REC_Start();
 800176e:	f00a f8ef 	bl	800b950 <AUDIO_REC_Start>
            }

            /* While recording, we loop the recording process */
            while (AudioState == AUDIO_STATE_RECORD)
 8001772:	e005      	b.n	8001780 <main+0xdc>
            {
                status = AUDIO_REC_Process();
 8001774:	f00a f972 	bl	800ba5c <AUDIO_REC_Process>
 8001778:	4603      	mov	r3, r0
 800177a:	461a      	mov	r2, r3
 800177c:	4ba2      	ldr	r3, [pc, #648]	@ (8001a08 <main+0x364>)
 800177e:	701a      	strb	r2, [r3, #0]
            while (AudioState == AUDIO_STATE_RECORD)
 8001780:	4ba0      	ldr	r3, [pc, #640]	@ (8001a04 <main+0x360>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b05      	cmp	r3, #5
 8001786:	d0f5      	beq.n	8001774 <main+0xd0>
            }

            /* Once we stop recording, we correctly close the .WAV */
            if (AudioState == AUDIO_STATE_STOP)
 8001788:	4b9e      	ldr	r3, [pc, #632]	@ (8001a04 <main+0x360>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b0a      	cmp	r3, #10
 800178e:	d108      	bne.n	80017a2 <main+0xfe>
            {
                status = AUDIO_REC_Process();
 8001790:	f00a f964 	bl	800ba5c <AUDIO_REC_Process>
 8001794:	4603      	mov	r3, r0
 8001796:	461a      	mov	r2, r3
 8001798:	4b9b      	ldr	r3, [pc, #620]	@ (8001a08 <main+0x364>)
 800179a:	701a      	strb	r2, [r3, #0]
                printf("Recording stopped.\r\n");
 800179c:	489b      	ldr	r0, [pc, #620]	@ (8001a0c <main+0x368>)
 800179e:	f013 fd39 	bl	8015214 <puts>
//            //Début traitement

				// We read the contents of the file, save the info in the "audio_buffer" variable
				// Charger le fichier WAV et vérifier mono/stéréo
				// Charger le fichier WAV et vérifier mono/stéréo
				if (read_wav_file("WAVE.WAV", stereo_waveform) != 0) {
 80017a2:	4992      	ldr	r1, [pc, #584]	@ (80019ec <main+0x348>)
 80017a4:	489a      	ldr	r0, [pc, #616]	@ (8001a10 <main+0x36c>)
 80017a6:	f000 fc9f 	bl	80020e8 <read_wav_file>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d003      	beq.n	80017b8 <main+0x114>
					printf("Erreur : Impossible de lire le fichier WAV\r\n");
 80017b0:	4898      	ldr	r0, [pc, #608]	@ (8001a14 <main+0x370>)
 80017b2:	f013 fd2f 	bl	8015214 <puts>
					return;
 80017b6:	e381      	b.n	8001ebc <main+0x818>
				}

				// Si le fichier est stéréo, on le convertit en mono en moyennant les canaux

				for (uint32_t i = 0; i < BUFFER_SIZE; i++) {
 80017b8:	2300      	movs	r3, #0
 80017ba:	f8c7 3a5c 	str.w	r3, [r7, #2652]	@ 0xa5c
 80017be:	e01d      	b.n	80017fc <main+0x158>
					waveform[i] = (stereo_waveform[2 * i] + stereo_waveform[2 * i + 1]) / 2;  // Moyenne des deux canaux
 80017c0:	f8d7 3a5c 	ldr.w	r3, [r7, #2652]	@ 0xa5c
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	4a89      	ldr	r2, [pc, #548]	@ (80019ec <main+0x348>)
 80017c8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80017cc:	4619      	mov	r1, r3
 80017ce:	f8d7 3a5c 	ldr.w	r3, [r7, #2652]	@ 0xa5c
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	3301      	adds	r3, #1
 80017d6:	4a85      	ldr	r2, [pc, #532]	@ (80019ec <main+0x348>)
 80017d8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80017dc:	440b      	add	r3, r1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	da00      	bge.n	80017e4 <main+0x140>
 80017e2:	3301      	adds	r3, #1
 80017e4:	105b      	asrs	r3, r3, #1
 80017e6:	b219      	sxth	r1, r3
 80017e8:	4a7f      	ldr	r2, [pc, #508]	@ (80019e8 <main+0x344>)
 80017ea:	f8d7 3a5c 	ldr.w	r3, [r7, #2652]	@ 0xa5c
 80017ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for (uint32_t i = 0; i < BUFFER_SIZE; i++) {
 80017f2:	f8d7 3a5c 	ldr.w	r3, [r7, #2652]	@ 0xa5c
 80017f6:	3301      	adds	r3, #1
 80017f8:	f8c7 3a5c 	str.w	r3, [r7, #2652]	@ 0xa5c
 80017fc:	f8d7 3a5c 	ldr.w	r3, [r7, #2652]	@ 0xa5c
 8001800:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8001804:	d3dc      	bcc.n	80017c0 <main+0x11c>
				}


				// -------------------- NORMALISATION --------------------
				printf("Normalisation de l'audio...\r\n");
 8001806:	4884      	ldr	r0, [pc, #528]	@ (8001a18 <main+0x374>)
 8001808:	f013 fd04 	bl	8015214 <puts>

				// Trouver le min et le max
				float min_val = 32767.0f;
 800180c:	4b83      	ldr	r3, [pc, #524]	@ (8001a1c <main+0x378>)
 800180e:	f607 2258 	addw	r2, r7, #2648	@ 0xa58
 8001812:	6013      	str	r3, [r2, #0]
				float max_val = -32768.0f;
 8001814:	f04f 4347 	mov.w	r3, #3338665984	@ 0xc7000000
 8001818:	f607 2254 	addw	r2, r7, #2644	@ 0xa54
 800181c:	6013      	str	r3, [r2, #0]

				for (uint32_t i = 0; i < BUFFER_SIZE; i++) {
 800181e:	2300      	movs	r3, #0
 8001820:	f8c7 3a50 	str.w	r3, [r7, #2640]	@ 0xa50
 8001824:	e042      	b.n	80018ac <main+0x208>
					if (waveform[i] < min_val) min_val = waveform[i];
 8001826:	4a70      	ldr	r2, [pc, #448]	@ (80019e8 <main+0x344>)
 8001828:	f8d7 3a50 	ldr.w	r3, [r7, #2640]	@ 0xa50
 800182c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001838:	f607 2358 	addw	r3, r7, #2648	@ 0xa58
 800183c:	ed93 7a00 	vldr	s14, [r3]
 8001840:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001848:	dd0c      	ble.n	8001864 <main+0x1c0>
 800184a:	4a67      	ldr	r2, [pc, #412]	@ (80019e8 <main+0x344>)
 800184c:	f8d7 3a50 	ldr.w	r3, [r7, #2640]	@ 0xa50
 8001850:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001854:	ee07 3a90 	vmov	s15, r3
 8001858:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800185c:	f607 2358 	addw	r3, r7, #2648	@ 0xa58
 8001860:	edc3 7a00 	vstr	s15, [r3]
					if (waveform[i] > max_val) max_val = waveform[i];
 8001864:	4a60      	ldr	r2, [pc, #384]	@ (80019e8 <main+0x344>)
 8001866:	f8d7 3a50 	ldr.w	r3, [r7, #2640]	@ 0xa50
 800186a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800186e:	ee07 3a90 	vmov	s15, r3
 8001872:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001876:	f607 2354 	addw	r3, r7, #2644	@ 0xa54
 800187a:	ed93 7a00 	vldr	s14, [r3]
 800187e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001886:	d50c      	bpl.n	80018a2 <main+0x1fe>
 8001888:	4a57      	ldr	r2, [pc, #348]	@ (80019e8 <main+0x344>)
 800188a:	f8d7 3a50 	ldr.w	r3, [r7, #2640]	@ 0xa50
 800188e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001892:	ee07 3a90 	vmov	s15, r3
 8001896:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800189a:	f607 2354 	addw	r3, r7, #2644	@ 0xa54
 800189e:	edc3 7a00 	vstr	s15, [r3]
				for (uint32_t i = 0; i < BUFFER_SIZE; i++) {
 80018a2:	f8d7 3a50 	ldr.w	r3, [r7, #2640]	@ 0xa50
 80018a6:	3301      	adds	r3, #1
 80018a8:	f8c7 3a50 	str.w	r3, [r7, #2640]	@ 0xa50
 80018ac:	f8d7 3a50 	ldr.w	r3, [r7, #2640]	@ 0xa50
 80018b0:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80018b4:	d3b7      	bcc.n	8001826 <main+0x182>
				}

				// Vérifier que les valeurs sont valides
				printf("Min: %.2f, Max: %.2f\n", min_val, max_val);
 80018b6:	f607 2358 	addw	r3, r7, #2648	@ 0xa58
 80018ba:	6818      	ldr	r0, [r3, #0]
 80018bc:	f7fe fec4 	bl	8000648 <__aeabi_f2d>
 80018c0:	4604      	mov	r4, r0
 80018c2:	460d      	mov	r5, r1
 80018c4:	f607 2354 	addw	r3, r7, #2644	@ 0xa54
 80018c8:	6818      	ldr	r0, [r3, #0]
 80018ca:	f7fe febd 	bl	8000648 <__aeabi_f2d>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	e9cd 2300 	strd	r2, r3, [sp]
 80018d6:	4622      	mov	r2, r4
 80018d8:	462b      	mov	r3, r5
 80018da:	4851      	ldr	r0, [pc, #324]	@ (8001a20 <main+0x37c>)
 80018dc:	f013 fc32 	bl	8015144 <iprintf>

				// Calcul de la normalisation
				float range = max_val - min_val;
 80018e0:	f607 2354 	addw	r3, r7, #2644	@ 0xa54
 80018e4:	ed93 7a00 	vldr	s14, [r3]
 80018e8:	f607 2358 	addw	r3, r7, #2648	@ 0xa58
 80018ec:	edd3 7a00 	vldr	s15, [r3]
 80018f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018f4:	f607 234c 	addw	r3, r7, #2636	@ 0xa4c
 80018f8:	edc3 7a00 	vstr	s15, [r3]
				if (range == 0) range = 1.0f;  // Éviter division par zéro
 80018fc:	f607 234c 	addw	r3, r7, #2636	@ 0xa4c
 8001900:	edd3 7a00 	vldr	s15, [r3]
 8001904:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190c:	d104      	bne.n	8001918 <main+0x274>
 800190e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001912:	f607 224c 	addw	r2, r7, #2636	@ 0xa4c
 8001916:	6013      	str	r3, [r2, #0]

				for (uint32_t i = 0; i < BUFFER_SIZE; i++) {
 8001918:	2300      	movs	r3, #0
 800191a:	f8c7 3a48 	str.w	r3, [r7, #2632]	@ 0xa48
 800191e:	e026      	b.n	800196e <main+0x2ca>
					float_waveform[i] = 2.0f * (waveform[i] - min_val) / range - 1.0f; // Normalisation [-1,1]
 8001920:	4a31      	ldr	r2, [pc, #196]	@ (80019e8 <main+0x344>)
 8001922:	f8d7 3a48 	ldr.w	r3, [r7, #2632]	@ 0xa48
 8001926:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800192a:	ee07 3a90 	vmov	s15, r3
 800192e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001932:	f607 2358 	addw	r3, r7, #2648	@ 0xa58
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800193e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001942:	f607 234c 	addw	r3, r7, #2636	@ 0xa4c
 8001946:	ed93 7a00 	vldr	s14, [r3]
 800194a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800194e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001952:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001956:	4a26      	ldr	r2, [pc, #152]	@ (80019f0 <main+0x34c>)
 8001958:	f8d7 3a48 	ldr.w	r3, [r7, #2632]	@ 0xa48
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	edc3 7a00 	vstr	s15, [r3]
				for (uint32_t i = 0; i < BUFFER_SIZE; i++) {
 8001964:	f8d7 3a48 	ldr.w	r3, [r7, #2632]	@ 0xa48
 8001968:	3301      	adds	r3, #1
 800196a:	f8c7 3a48 	str.w	r3, [r7, #2632]	@ 0xa48
 800196e:	f8d7 3a48 	ldr.w	r3, [r7, #2632]	@ 0xa48
 8001972:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8001976:	d3d3      	bcc.n	8001920 <main+0x27c>
				}

				// Vérification des valeurs normalisées
				printf("Premières valeurs normalisées : ");
 8001978:	482a      	ldr	r0, [pc, #168]	@ (8001a24 <main+0x380>)
 800197a:	f013 fbe3 	bl	8015144 <iprintf>
				for (uint32_t i = 0; i < 10; i++) {
 800197e:	2300      	movs	r3, #0
 8001980:	f8c7 3a44 	str.w	r3, [r7, #2628]	@ 0xa44
 8001984:	e012      	b.n	80019ac <main+0x308>
					printf("%.6f ", float_waveform[i]);
 8001986:	4a1a      	ldr	r2, [pc, #104]	@ (80019f0 <main+0x34c>)
 8001988:	f8d7 3a44 	ldr.w	r3, [r7, #2628]	@ 0xa44
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4413      	add	r3, r2
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fe58 	bl	8000648 <__aeabi_f2d>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4822      	ldr	r0, [pc, #136]	@ (8001a28 <main+0x384>)
 800199e:	f013 fbd1 	bl	8015144 <iprintf>
				for (uint32_t i = 0; i < 10; i++) {
 80019a2:	f8d7 3a44 	ldr.w	r3, [r7, #2628]	@ 0xa44
 80019a6:	3301      	adds	r3, #1
 80019a8:	f8c7 3a44 	str.w	r3, [r7, #2628]	@ 0xa44
 80019ac:	f8d7 3a44 	ldr.w	r3, [r7, #2628]	@ 0xa44
 80019b0:	2b09      	cmp	r3, #9
 80019b2:	d9e8      	bls.n	8001986 <main+0x2e2>
				}
				printf("\r\n");
 80019b4:	481d      	ldr	r0, [pc, #116]	@ (8001a2c <main+0x388>)
 80019b6:	f013 fc2d 	bl	8015214 <puts>

				// -------------------- APPLICATION HANNING & FFT --------------------

				// Création de la fenêtre de Hanning
				static float32_t hanning_window[FFT_SIZE];
				arm_hanning_f32(hanning_window, FFT_SIZE);
 80019ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019be:	481c      	ldr	r0, [pc, #112]	@ (8001a30 <main+0x38c>)
 80019c0:	f000 fbe6 	bl	8002190 <arm_hanning_f32>

				printf("Application de la fenêtre de Hanning et calcul FFT...;\r\n");
 80019c4:	481b      	ldr	r0, [pc, #108]	@ (8001a34 <main+0x390>)
 80019c6:	f013 fc25 	bl	8015214 <puts>

				for (uint32_t idx = 0; idx < 124; idx++) {
 80019ca:	2300      	movs	r3, #0
 80019cc:	f8c7 3a40 	str.w	r3, [r7, #2624]	@ 0xa40
 80019d0:	e0e5      	b.n	8001b9e <main+0x4fa>
					float frame[FFT_SIZE];
					float mag[FFT_SIZE / 2 + 1]; // Magnitude des valeurs complexes
					float sum = 0.0f;
 80019d2:	f04f 0300 	mov.w	r3, #0
 80019d6:	f607 223c 	addw	r2, r7, #2620	@ 0xa3c
 80019da:	6013      	str	r3, [r2, #0]

					// Extraction et application de Hanning
					for (uint32_t i = 0; i < FFT_SIZE; i++) {
 80019dc:	2300      	movs	r3, #0
 80019de:	f8c7 3a38 	str.w	r3, [r7, #2616]	@ 0xa38
 80019e2:	e062      	b.n	8001aaa <main+0x406>
 80019e4:	08018028 	.word	0x08018028
 80019e8:	c0000000 	.word	0xc0000000
 80019ec:	20020ed8 	.word	0x20020ed8
 80019f0:	c0007d00 	.word	0xc0007d00
 80019f4:	c0017700 	.word	0xc0017700
 80019f8:	0801803c 	.word	0x0801803c
 80019fc:	200308f0 	.word	0x200308f0
 8001a00:	40022000 	.word	0x40022000
 8001a04:	20000a58 	.word	0x20000a58
 8001a08:	20000a59 	.word	0x20000a59
 8001a0c:	0801805c 	.word	0x0801805c
 8001a10:	08018070 	.word	0x08018070
 8001a14:	0801807c 	.word	0x0801807c
 8001a18:	080180a8 	.word	0x080180a8
 8001a1c:	46fffe00 	.word	0x46fffe00
 8001a20:	080180c8 	.word	0x080180c8
 8001a24:	080180e0 	.word	0x080180e0
 8001a28:	08018104 	.word	0x08018104
 8001a2c:	0801810c 	.word	0x0801810c
 8001a30:	200308f4 	.word	0x200308f4
 8001a34:	08018110 	.word	0x08018110
						frame[i] = float_waveform[idx * frame_step + i] * hanning_window[i];
 8001a38:	2280      	movs	r2, #128	@ 0x80
 8001a3a:	f8d7 3a40 	ldr.w	r3, [r7, #2624]	@ 0xa40
 8001a3e:	fb03 f202 	mul.w	r2, r3, r2
 8001a42:	f8d7 3a38 	ldr.w	r3, [r7, #2616]	@ 0xa38
 8001a46:	4413      	add	r3, r2
 8001a48:	4ac7      	ldr	r2, [pc, #796]	@ (8001d68 <main+0x6c4>)
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4413      	add	r3, r2
 8001a4e:	ed93 7a00 	vldr	s14, [r3]
 8001a52:	4ac6      	ldr	r2, [pc, #792]	@ (8001d6c <main+0x6c8>)
 8001a54:	f8d7 3a38 	ldr.w	r3, [r7, #2616]	@ 0xa38
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	4413      	add	r3, r2
 8001a5c:	edd3 7a00 	vldr	s15, [r3]
 8001a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a64:	f507 6326 	add.w	r3, r7, #2656	@ 0xa60
 8001a68:	f6a3 025c 	subw	r2, r3, #2140	@ 0x85c
 8001a6c:	f8d7 3a38 	ldr.w	r3, [r7, #2616]	@ 0xa38
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	4413      	add	r3, r2
 8001a74:	edc3 7a00 	vstr	s15, [r3]
						sum += frame[i];
 8001a78:	f507 6326 	add.w	r3, r7, #2656	@ 0xa60
 8001a7c:	f6a3 025c 	subw	r2, r3, #2140	@ 0x85c
 8001a80:	f8d7 3a38 	ldr.w	r3, [r7, #2616]	@ 0xa38
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4413      	add	r3, r2
 8001a88:	edd3 7a00 	vldr	s15, [r3]
 8001a8c:	f607 233c 	addw	r3, r7, #2620	@ 0xa3c
 8001a90:	ed93 7a00 	vldr	s14, [r3]
 8001a94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a98:	f607 233c 	addw	r3, r7, #2620	@ 0xa3c
 8001a9c:	edc3 7a00 	vstr	s15, [r3]
					for (uint32_t i = 0; i < FFT_SIZE; i++) {
 8001aa0:	f8d7 3a38 	ldr.w	r3, [r7, #2616]	@ 0xa38
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	f8c7 3a38 	str.w	r3, [r7, #2616]	@ 0xa38
 8001aaa:	f8d7 3a38 	ldr.w	r3, [r7, #2616]	@ 0xa38
 8001aae:	2bff      	cmp	r3, #255	@ 0xff
 8001ab0:	d9c2      	bls.n	8001a38 <main+0x394>
					}

					// Suppression du biais DC
					float mean = sum / FFT_SIZE;
 8001ab2:	f607 233c 	addw	r3, r7, #2620	@ 0xa3c
 8001ab6:	ed93 7a00 	vldr	s14, [r3]
 8001aba:	eddf 6aad 	vldr	s13, [pc, #692]	@ 8001d70 <main+0x6cc>
 8001abe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ac2:	f607 2304 	addw	r3, r7, #2564	@ 0xa04
 8001ac6:	edc3 7a00 	vstr	s15, [r3]
					for (uint32_t i = 0; i < FFT_SIZE; i++) {
 8001aca:	2300      	movs	r3, #0
 8001acc:	f8c7 3a34 	str.w	r3, [r7, #2612]	@ 0xa34
 8001ad0:	e01e      	b.n	8001b10 <main+0x46c>
						frame[i] -= mean;
 8001ad2:	f507 6326 	add.w	r3, r7, #2656	@ 0xa60
 8001ad6:	f6a3 025c 	subw	r2, r3, #2140	@ 0x85c
 8001ada:	f8d7 3a34 	ldr.w	r3, [r7, #2612]	@ 0xa34
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	4413      	add	r3, r2
 8001ae2:	ed93 7a00 	vldr	s14, [r3]
 8001ae6:	f607 2304 	addw	r3, r7, #2564	@ 0xa04
 8001aea:	edd3 7a00 	vldr	s15, [r3]
 8001aee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af2:	f507 6326 	add.w	r3, r7, #2656	@ 0xa60
 8001af6:	f6a3 025c 	subw	r2, r3, #2140	@ 0x85c
 8001afa:	f8d7 3a34 	ldr.w	r3, [r7, #2612]	@ 0xa34
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	edc3 7a00 	vstr	s15, [r3]
					for (uint32_t i = 0; i < FFT_SIZE; i++) {
 8001b06:	f8d7 3a34 	ldr.w	r3, [r7, #2612]	@ 0xa34
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	f8c7 3a34 	str.w	r3, [r7, #2612]	@ 0xa34
 8001b10:	f8d7 3a34 	ldr.w	r3, [r7, #2612]	@ 0xa34
 8001b14:	2bff      	cmp	r3, #255	@ 0xff
 8001b16:	d9dc      	bls.n	8001ad2 <main+0x42e>
					}


					if (arm_rfft_fast_init_f32(&fft, FFT_SIZE) != ARM_MATH_SUCCESS) {
 8001b18:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b1c:	4895      	ldr	r0, [pc, #596]	@ (8001d74 <main+0x6d0>)
 8001b1e:	f00e f859 	bl	800fbd4 <arm_rfft_fast_init_f32>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d004      	beq.n	8001b32 <main+0x48e>
						printf("Erreur : Échec de l'initialisation de la FFT !\r\n");
 8001b28:	4893      	ldr	r0, [pc, #588]	@ (8001d78 <main+0x6d4>)
 8001b2a:	f013 fb73 	bl	8015214 <puts>
						Error_Handler();
 8001b2e:	f000 fc88 	bl	8002442 <Error_Handler>
					}


					// Calcul FFT
					float dst[FFT_SIZE];
					arm_rfft_fast_f32(&fft, frame, dst, 0);
 8001b32:	f207 6204 	addw	r2, r7, #1540	@ 0x604
 8001b36:	f507 7101 	add.w	r1, r7, #516	@ 0x204
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	488d      	ldr	r0, [pc, #564]	@ (8001d74 <main+0x6d0>)
 8001b3e:	f00e f8fd 	bl	800fd3c <arm_rfft_fast_f32>

					// Calcul de la magnitude des valeurs complexes
					arm_cmplx_mag_f32(dst, mag, FFT_SIZE / 2 + 1);
 8001b42:	4639      	mov	r1, r7
 8001b44:	f207 6304 	addw	r3, r7, #1540	@ 0x604
 8001b48:	2281      	movs	r2, #129	@ 0x81
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f00e fd5a 	bl	8010604 <arm_cmplx_mag_f32>

					// Stockage dans le spectrogramme
					for (uint32_t i = 0; i < FFT_SIZE / 2 + 1; i++) {
 8001b50:	2300      	movs	r3, #0
 8001b52:	f8c7 3a30 	str.w	r3, [r7, #2608]	@ 0xa30
 8001b56:	e019      	b.n	8001b8c <main+0x4e8>
						spectrogram[idx][i] = mag[i];
 8001b58:	f507 6326 	add.w	r3, r7, #2656	@ 0xa60
 8001b5c:	f5a3 6226 	sub.w	r2, r3, #2656	@ 0xa60
 8001b60:	f8d7 3a30 	ldr.w	r3, [r7, #2608]	@ 0xa30
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	6819      	ldr	r1, [r3, #0]
 8001b6a:	4884      	ldr	r0, [pc, #528]	@ (8001d7c <main+0x6d8>)
 8001b6c:	f8d7 2a40 	ldr.w	r2, [r7, #2624]	@ 0xa40
 8001b70:	4613      	mov	r3, r2
 8001b72:	01db      	lsls	r3, r3, #7
 8001b74:	4413      	add	r3, r2
 8001b76:	f8d7 2a30 	ldr.w	r2, [r7, #2608]	@ 0xa30
 8001b7a:	4413      	add	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4403      	add	r3, r0
 8001b80:	6019      	str	r1, [r3, #0]
					for (uint32_t i = 0; i < FFT_SIZE / 2 + 1; i++) {
 8001b82:	f8d7 3a30 	ldr.w	r3, [r7, #2608]	@ 0xa30
 8001b86:	3301      	adds	r3, #1
 8001b88:	f8c7 3a30 	str.w	r3, [r7, #2608]	@ 0xa30
 8001b8c:	f8d7 3a30 	ldr.w	r3, [r7, #2608]	@ 0xa30
 8001b90:	2b80      	cmp	r3, #128	@ 0x80
 8001b92:	d9e1      	bls.n	8001b58 <main+0x4b4>
				for (uint32_t idx = 0; idx < 124; idx++) {
 8001b94:	f8d7 3a40 	ldr.w	r3, [r7, #2624]	@ 0xa40
 8001b98:	3301      	adds	r3, #1
 8001b9a:	f8c7 3a40 	str.w	r3, [r7, #2624]	@ 0xa40
 8001b9e:	f8d7 3a40 	ldr.w	r3, [r7, #2624]	@ 0xa40
 8001ba2:	2b7b      	cmp	r3, #123	@ 0x7b
 8001ba4:	f67f af15 	bls.w	80019d2 <main+0x32e>
					}
				}

				// -------------------- NORMALISATION DU SPECTROGRAMME --------------------

				printf("Normalisation du spectrogramme...\r\n");
 8001ba8:	4875      	ldr	r0, [pc, #468]	@ (8001d80 <main+0x6dc>)
 8001baa:	f013 fb33 	bl	8015214 <puts>
//						spectrogram[i][j] = (spectrogram[i][j] - min_spec) / spec_range;
//					}
//				}

				// Vérification des valeurs normalisées
				printf("Premières valeurs normalisées du spectrogramme : ");
 8001bae:	4875      	ldr	r0, [pc, #468]	@ (8001d84 <main+0x6e0>)
 8001bb0:	f013 fac8 	bl	8015144 <iprintf>
				for (uint32_t i = 0; i < 10; i++) {
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	f8c7 3a2c 	str.w	r3, [r7, #2604]	@ 0xa2c
 8001bba:	e012      	b.n	8001be2 <main+0x53e>
					printf("%.6f ", spectrogram[0][i]);
 8001bbc:	4a6f      	ldr	r2, [pc, #444]	@ (8001d7c <main+0x6d8>)
 8001bbe:	f8d7 3a2c 	ldr.w	r3, [r7, #2604]	@ 0xa2c
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4413      	add	r3, r2
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fd3d 	bl	8000648 <__aeabi_f2d>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	486d      	ldr	r0, [pc, #436]	@ (8001d88 <main+0x6e4>)
 8001bd4:	f013 fab6 	bl	8015144 <iprintf>
				for (uint32_t i = 0; i < 10; i++) {
 8001bd8:	f8d7 3a2c 	ldr.w	r3, [r7, #2604]	@ 0xa2c
 8001bdc:	3301      	adds	r3, #1
 8001bde:	f8c7 3a2c 	str.w	r3, [r7, #2604]	@ 0xa2c
 8001be2:	f8d7 3a2c 	ldr.w	r3, [r7, #2604]	@ 0xa2c
 8001be6:	2b09      	cmp	r3, #9
 8001be8:	d9e8      	bls.n	8001bbc <main+0x518>
				}
				printf("\r\n");
 8001bea:	4868      	ldr	r0, [pc, #416]	@ (8001d8c <main+0x6e8>)
 8001bec:	f013 fb12 	bl	8015214 <puts>

				// -------------------- SAUVEGARDE SUR SD --------------------

				printf("Sauvegarde du spectrogramme...\r\n");
 8001bf0:	4867      	ldr	r0, [pc, #412]	@ (8001d90 <main+0x6ec>)
 8001bf2:	f013 fb0f 	bl	8015214 <puts>

				res = f_open(&file, "data.txt", FA_WRITE | FA_CREATE_ALWAYS);
 8001bf6:	220a      	movs	r2, #10
 8001bf8:	4966      	ldr	r1, [pc, #408]	@ (8001d94 <main+0x6f0>)
 8001bfa:	4867      	ldr	r0, [pc, #412]	@ (8001d98 <main+0x6f4>)
 8001bfc:	f00c f9e8 	bl	800dfd0 <f_open>
 8001c00:	4603      	mov	r3, r0
 8001c02:	461a      	mov	r2, r3
 8001c04:	4b65      	ldr	r3, [pc, #404]	@ (8001d9c <main+0x6f8>)
 8001c06:	701a      	strb	r2, [r3, #0]
				if (res == FR_OK) {
 8001c08:	4b64      	ldr	r3, [pc, #400]	@ (8001d9c <main+0x6f8>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d16e      	bne.n	8001cee <main+0x64a>
				    f_write(&file, "[\n", 2, &bw);
 8001c10:	4b63      	ldr	r3, [pc, #396]	@ (8001da0 <main+0x6fc>)
 8001c12:	2202      	movs	r2, #2
 8001c14:	4963      	ldr	r1, [pc, #396]	@ (8001da4 <main+0x700>)
 8001c16:	4860      	ldr	r0, [pc, #384]	@ (8001d98 <main+0x6f4>)
 8001c18:	f00c fcd3 	bl	800e5c2 <f_write>
				    char buffer[32];

				    for (uint32_t i = 0; i < 124; i++) {
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	f8c7 3a28 	str.w	r3, [r7, #2600]	@ 0xa28
 8001c22:	e053      	b.n	8001ccc <main+0x628>
				        f_write(&file, " [", 2, &bw);
 8001c24:	4b5e      	ldr	r3, [pc, #376]	@ (8001da0 <main+0x6fc>)
 8001c26:	2202      	movs	r2, #2
 8001c28:	495f      	ldr	r1, [pc, #380]	@ (8001da8 <main+0x704>)
 8001c2a:	485b      	ldr	r0, [pc, #364]	@ (8001d98 <main+0x6f4>)
 8001c2c:	f00c fcc9 	bl	800e5c2 <f_write>
				        for (uint32_t j = 0; j < 129; j++) {
 8001c30:	2300      	movs	r3, #0
 8001c32:	f8c7 3a24 	str.w	r3, [r7, #2596]	@ 0xa24
 8001c36:	e030      	b.n	8001c9a <main+0x5f6>
				            sprintf(buffer, "%.8f", spectrogram[i][j]);
 8001c38:	4950      	ldr	r1, [pc, #320]	@ (8001d7c <main+0x6d8>)
 8001c3a:	f8d7 2a28 	ldr.w	r2, [r7, #2600]	@ 0xa28
 8001c3e:	4613      	mov	r3, r2
 8001c40:	01db      	lsls	r3, r3, #7
 8001c42:	4413      	add	r3, r2
 8001c44:	f8d7 2a24 	ldr.w	r2, [r7, #2596]	@ 0xa24
 8001c48:	4413      	add	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7fe fcf9 	bl	8000648 <__aeabi_f2d>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	f207 6004 	addw	r0, r7, #1540	@ 0x604
 8001c5e:	4953      	ldr	r1, [pc, #332]	@ (8001dac <main+0x708>)
 8001c60:	f013 fae0 	bl	8015224 <siprintf>
				            f_write(&file, buffer, strlen(buffer), &bw);
 8001c64:	f207 6304 	addw	r3, r7, #1540	@ 0x604
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe fb81 	bl	8000370 <strlen>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	f207 6104 	addw	r1, r7, #1540	@ 0x604
 8001c74:	4b4a      	ldr	r3, [pc, #296]	@ (8001da0 <main+0x6fc>)
 8001c76:	4848      	ldr	r0, [pc, #288]	@ (8001d98 <main+0x6f4>)
 8001c78:	f00c fca3 	bl	800e5c2 <f_write>

				            if (j < 128) {  // Add space between values but no comma
 8001c7c:	f8d7 3a24 	ldr.w	r3, [r7, #2596]	@ 0xa24
 8001c80:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c82:	d805      	bhi.n	8001c90 <main+0x5ec>
				                f_write(&file, " ", 1, &bw);
 8001c84:	4b46      	ldr	r3, [pc, #280]	@ (8001da0 <main+0x6fc>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	4949      	ldr	r1, [pc, #292]	@ (8001db0 <main+0x70c>)
 8001c8a:	4843      	ldr	r0, [pc, #268]	@ (8001d98 <main+0x6f4>)
 8001c8c:	f00c fc99 	bl	800e5c2 <f_write>
				        for (uint32_t j = 0; j < 129; j++) {
 8001c90:	f8d7 3a24 	ldr.w	r3, [r7, #2596]	@ 0xa24
 8001c94:	3301      	adds	r3, #1
 8001c96:	f8c7 3a24 	str.w	r3, [r7, #2596]	@ 0xa24
 8001c9a:	f8d7 3a24 	ldr.w	r3, [r7, #2596]	@ 0xa24
 8001c9e:	2b80      	cmp	r3, #128	@ 0x80
 8001ca0:	d9ca      	bls.n	8001c38 <main+0x594>
				            }
				        }
				        f_write(&file, "]", 1, &bw);
 8001ca2:	4b3f      	ldr	r3, [pc, #252]	@ (8001da0 <main+0x6fc>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	4943      	ldr	r1, [pc, #268]	@ (8001db4 <main+0x710>)
 8001ca8:	483b      	ldr	r0, [pc, #236]	@ (8001d98 <main+0x6f4>)
 8001caa:	f00c fc8a 	bl	800e5c2 <f_write>

				        if (i < 123) { // New line for the next row except the last one
 8001cae:	f8d7 3a28 	ldr.w	r3, [r7, #2600]	@ 0xa28
 8001cb2:	2b7a      	cmp	r3, #122	@ 0x7a
 8001cb4:	d805      	bhi.n	8001cc2 <main+0x61e>
				            f_write(&file, "\n", 1, &bw);
 8001cb6:	4b3a      	ldr	r3, [pc, #232]	@ (8001da0 <main+0x6fc>)
 8001cb8:	2201      	movs	r2, #1
 8001cba:	493f      	ldr	r1, [pc, #252]	@ (8001db8 <main+0x714>)
 8001cbc:	4836      	ldr	r0, [pc, #216]	@ (8001d98 <main+0x6f4>)
 8001cbe:	f00c fc80 	bl	800e5c2 <f_write>
				    for (uint32_t i = 0; i < 124; i++) {
 8001cc2:	f8d7 3a28 	ldr.w	r3, [r7, #2600]	@ 0xa28
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	f8c7 3a28 	str.w	r3, [r7, #2600]	@ 0xa28
 8001ccc:	f8d7 3a28 	ldr.w	r3, [r7, #2600]	@ 0xa28
 8001cd0:	2b7b      	cmp	r3, #123	@ 0x7b
 8001cd2:	d9a7      	bls.n	8001c24 <main+0x580>
				        }
				    }

				    f_write(&file, "\n]", 2, &bw);
 8001cd4:	4b32      	ldr	r3, [pc, #200]	@ (8001da0 <main+0x6fc>)
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	4938      	ldr	r1, [pc, #224]	@ (8001dbc <main+0x718>)
 8001cda:	482f      	ldr	r0, [pc, #188]	@ (8001d98 <main+0x6f4>)
 8001cdc:	f00c fc71 	bl	800e5c2 <f_write>
				    f_close(&file);
 8001ce0:	482d      	ldr	r0, [pc, #180]	@ (8001d98 <main+0x6f4>)
 8001ce2:	f00c fe61 	bl	800e9a8 <f_close>
				    printf("Sauvegarde réussie !\r\n");
 8001ce6:	4836      	ldr	r0, [pc, #216]	@ (8001dc0 <main+0x71c>)
 8001ce8:	f013 fa94 	bl	8015214 <puts>
 8001cec:	e002      	b.n	8001cf4 <main+0x650>
				} else {
				    printf("Échec de la sauvegarde du spectrogramme !\r\n");
 8001cee:	4835      	ldr	r0, [pc, #212]	@ (8001dc4 <main+0x720>)
 8001cf0:	f013 fa90 	bl	8015214 <puts>
				}

				// -------------------- PRÉPARATION POUR L'IA --------------------

				// Mise à plat du spectrogramme dans aiInData
				for (uint32_t i = 0; i < 124; i++) {
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f8c7 3a20 	str.w	r3, [r7, #2592]	@ 0xa20
 8001cfa:	e029      	b.n	8001d50 <main+0x6ac>
					for (uint32_t j = 0; j < FFT_SIZE / 2 + 1; j++) {
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	f8c7 3a1c 	str.w	r3, [r7, #2588]	@ 0xa1c
 8001d02:	e01c      	b.n	8001d3e <main+0x69a>
						aiInData[i * (FFT_SIZE / 2 + 1) + j] = spectrogram[i][j];
 8001d04:	f8d7 2a20 	ldr.w	r2, [r7, #2592]	@ 0xa20
 8001d08:	4613      	mov	r3, r2
 8001d0a:	01db      	lsls	r3, r3, #7
 8001d0c:	441a      	add	r2, r3
 8001d0e:	f8d7 3a1c 	ldr.w	r3, [r7, #2588]	@ 0xa1c
 8001d12:	18d1      	adds	r1, r2, r3
 8001d14:	4819      	ldr	r0, [pc, #100]	@ (8001d7c <main+0x6d8>)
 8001d16:	f8d7 2a20 	ldr.w	r2, [r7, #2592]	@ 0xa20
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	01db      	lsls	r3, r3, #7
 8001d1e:	4413      	add	r3, r2
 8001d20:	f8d7 2a1c 	ldr.w	r2, [r7, #2588]	@ 0xa1c
 8001d24:	4413      	add	r3, r2
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	4403      	add	r3, r0
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4826      	ldr	r0, [pc, #152]	@ (8001dc8 <main+0x724>)
 8001d2e:	008b      	lsls	r3, r1, #2
 8001d30:	4403      	add	r3, r0
 8001d32:	601a      	str	r2, [r3, #0]
					for (uint32_t j = 0; j < FFT_SIZE / 2 + 1; j++) {
 8001d34:	f8d7 3a1c 	ldr.w	r3, [r7, #2588]	@ 0xa1c
 8001d38:	3301      	adds	r3, #1
 8001d3a:	f8c7 3a1c 	str.w	r3, [r7, #2588]	@ 0xa1c
 8001d3e:	f8d7 3a1c 	ldr.w	r3, [r7, #2588]	@ 0xa1c
 8001d42:	2b80      	cmp	r3, #128	@ 0x80
 8001d44:	d9de      	bls.n	8001d04 <main+0x660>
				for (uint32_t i = 0; i < 124; i++) {
 8001d46:	f8d7 3a20 	ldr.w	r3, [r7, #2592]	@ 0xa20
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	f8c7 3a20 	str.w	r3, [r7, #2592]	@ 0xa20
 8001d50:	f8d7 3a20 	ldr.w	r3, [r7, #2592]	@ 0xa20
 8001d54:	2b7b      	cmp	r3, #123	@ 0x7b
 8001d56:	d9d1      	bls.n	8001cfc <main+0x658>
					}
				}

				// Vérification avant passage au modèle
				printf("Premières valeurs envoyées au modèle : ");
 8001d58:	481c      	ldr	r0, [pc, #112]	@ (8001dcc <main+0x728>)
 8001d5a:	f013 f9f3 	bl	8015144 <iprintf>
				for (uint32_t i = 0; i < 10; i++) {
 8001d5e:	2300      	movs	r3, #0
 8001d60:	f8c7 3a18 	str.w	r3, [r7, #2584]	@ 0xa18
 8001d64:	e047      	b.n	8001df6 <main+0x752>
 8001d66:	bf00      	nop
 8001d68:	c0007d00 	.word	0xc0007d00
 8001d6c:	200308f4 	.word	0x200308f4
 8001d70:	43800000 	.word	0x43800000
 8001d74:	200308d8 	.word	0x200308d8
 8001d78:	0801814c 	.word	0x0801814c
 8001d7c:	c0017700 	.word	0xc0017700
 8001d80:	08018180 	.word	0x08018180
 8001d84:	080181a4 	.word	0x080181a4
 8001d88:	08018104 	.word	0x08018104
 8001d8c:	0801810c 	.word	0x0801810c
 8001d90:	080181d8 	.word	0x080181d8
 8001d94:	080181f8 	.word	0x080181f8
 8001d98:	20000c64 	.word	0x20000c64
 8001d9c:	20000c5c 	.word	0x20000c5c
 8001da0:	20000c60 	.word	0x20000c60
 8001da4:	08018204 	.word	0x08018204
 8001da8:	08018208 	.word	0x08018208
 8001dac:	0801820c 	.word	0x0801820c
 8001db0:	08018214 	.word	0x08018214
 8001db4:	08018218 	.word	0x08018218
 8001db8:	0801821c 	.word	0x0801821c
 8001dbc:	08018220 	.word	0x08018220
 8001dc0:	08018224 	.word	0x08018224
 8001dc4:	0801823c 	.word	0x0801823c
 8001dc8:	20000e98 	.word	0x20000e98
 8001dcc:	08018268 	.word	0x08018268
					printf("%.6f ", aiInData[i]);
 8001dd0:	4a3d      	ldr	r2, [pc, #244]	@ (8001ec8 <main+0x824>)
 8001dd2:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	4413      	add	r3, r2
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe fc33 	bl	8000648 <__aeabi_f2d>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	4839      	ldr	r0, [pc, #228]	@ (8001ecc <main+0x828>)
 8001de8:	f013 f9ac 	bl	8015144 <iprintf>
				for (uint32_t i = 0; i < 10; i++) {
 8001dec:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 8001df0:	3301      	adds	r3, #1
 8001df2:	f8c7 3a18 	str.w	r3, [r7, #2584]	@ 0xa18
 8001df6:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 8001dfa:	2b09      	cmp	r3, #9
 8001dfc:	d9e8      	bls.n	8001dd0 <main+0x72c>
				}
				printf("\r\n");
 8001dfe:	4834      	ldr	r0, [pc, #208]	@ (8001ed0 <main+0x82c>)
 8001e00:	f013 fa08 	bl	8015214 <puts>

				// -------------------- INFÉRENCE AVEC IA --------------------
				printf("Exécution de l'inférence...\r\n");
 8001e04:	4833      	ldr	r0, [pc, #204]	@ (8001ed4 <main+0x830>)
 8001e06:	f013 fa05 	bl	8015214 <puts>
				AI_Run(aiInData, aiOutData);
 8001e0a:	4933      	ldr	r1, [pc, #204]	@ (8001ed8 <main+0x834>)
 8001e0c:	482e      	ldr	r0, [pc, #184]	@ (8001ec8 <main+0x824>)
 8001e0e:	f000 fa41 	bl	8002294 <AI_Run>

				// -------------------- SOFTMAX ET PRÉDICTION --------------------
				softmax(aiOutData, AI_NETWORK_OUT_1_SIZE);
 8001e12:	2106      	movs	r1, #6
 8001e14:	4830      	ldr	r0, [pc, #192]	@ (8001ed8 <main+0x834>)
 8001e16:	f000 faa5 	bl	8002364 <softmax>

				// Vérifier la somme des probabilités
				float sum_softmax = 0;
 8001e1a:	f04f 0300 	mov.w	r3, #0
 8001e1e:	f607 2214 	addw	r2, r7, #2580	@ 0xa14
 8001e22:	6013      	str	r3, [r2, #0]
				for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8001e24:	2300      	movs	r3, #0
 8001e26:	f8c7 3a10 	str.w	r3, [r7, #2576]	@ 0xa10
 8001e2a:	e015      	b.n	8001e58 <main+0x7b4>
					sum_softmax += aiOutData[i];
 8001e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ed8 <main+0x834>)
 8001e2e:	f8d7 3a10 	ldr.w	r3, [r7, #2576]	@ 0xa10
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	4413      	add	r3, r2
 8001e36:	edd3 7a00 	vldr	s15, [r3]
 8001e3a:	f607 2314 	addw	r3, r7, #2580	@ 0xa14
 8001e3e:	ed93 7a00 	vldr	s14, [r3]
 8001e42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e46:	f607 2314 	addw	r3, r7, #2580	@ 0xa14
 8001e4a:	edc3 7a00 	vstr	s15, [r3]
				for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8001e4e:	f8d7 3a10 	ldr.w	r3, [r7, #2576]	@ 0xa10
 8001e52:	3301      	adds	r3, #1
 8001e54:	f8c7 3a10 	str.w	r3, [r7, #2576]	@ 0xa10
 8001e58:	f8d7 3a10 	ldr.w	r3, [r7, #2576]	@ 0xa10
 8001e5c:	2b05      	cmp	r3, #5
 8001e5e:	d9e5      	bls.n	8001e2c <main+0x788>
				}
				printf("Somme des probabilités Softmax : %f\r\n", sum_softmax);
 8001e60:	f607 2314 	addw	r3, r7, #2580	@ 0xa14
 8001e64:	6818      	ldr	r0, [r3, #0]
 8001e66:	f7fe fbef 	bl	8000648 <__aeabi_f2d>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	481b      	ldr	r0, [pc, #108]	@ (8001edc <main+0x838>)
 8001e70:	f013 f968 	bl	8015144 <iprintf>

				// Trouver la classe avec la probabilité max
				uint32_t class_idx = argmax(aiOutData, AI_NETWORK_OUT_1_SIZE);
 8001e74:	2106      	movs	r1, #6
 8001e76:	4818      	ldr	r0, [pc, #96]	@ (8001ed8 <main+0x834>)
 8001e78:	f000 fa44 	bl	8002304 <argmax>
 8001e7c:	f8c7 0a08 	str.w	r0, [r7, #2568]	@ 0xa08
				printf("Mot détecté : %s (Confiance : %.2f%%)\r\n", activities[class_idx], aiOutData[class_idx] * 100);
 8001e80:	4a17      	ldr	r2, [pc, #92]	@ (8001ee0 <main+0x83c>)
 8001e82:	f8d7 3a08 	ldr.w	r3, [r7, #2568]	@ 0xa08
 8001e86:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001e8a:	4a13      	ldr	r2, [pc, #76]	@ (8001ed8 <main+0x834>)
 8001e8c:	f8d7 3a08 	ldr.w	r3, [r7, #2568]	@ 0xa08
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	edd3 7a00 	vldr	s15, [r3]
 8001e98:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001ee4 <main+0x840>
 8001e9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ea0:	ee17 0a90 	vmov	r0, s15
 8001ea4:	f7fe fbd0 	bl	8000648 <__aeabi_f2d>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4621      	mov	r1, r4
 8001eae:	480e      	ldr	r0, [pc, #56]	@ (8001ee8 <main+0x844>)
 8001eb0:	f013 f948 	bl	8015144 <iprintf>
        }

        HAL_Delay(100);  // Small delay for stability
 8001eb4:	2064      	movs	r0, #100	@ 0x64
 8001eb6:	f003 fa0b 	bl	80052d0 <HAL_Delay>
    {
 8001eba:	e433      	b.n	8001724 <main+0x80>
					return;
 8001ebc:	bf00      	nop
  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f507 6726 	add.w	r7, r7, #2656	@ 0xa60
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ec8:	20000e98 	.word	0x20000e98
 8001ecc:	08018104 	.word	0x08018104
 8001ed0:	0801810c 	.word	0x0801810c
 8001ed4:	08018294 	.word	0x08018294
 8001ed8:	20010888 	.word	0x20010888
 8001edc:	080182b4 	.word	0x080182b4
 8001ee0:	20000000 	.word	0x20000000
 8001ee4:	42c80000 	.word	0x42c80000
 8001ee8:	080182dc 	.word	0x080182dc

08001eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b094      	sub	sp, #80	@ 0x50
 8001ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ef2:	f107 0320 	add.w	r3, r7, #32
 8001ef6:	2230      	movs	r2, #48	@ 0x30
 8001ef8:	2100      	movs	r1, #0
 8001efa:	4618      	mov	r0, r3
 8001efc:	f013 fa8a 	bl	8015414 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f00:	f107 030c 	add.w	r3, r7, #12
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f10:	4b2a      	ldr	r3, [pc, #168]	@ (8001fbc <SystemClock_Config+0xd0>)
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	4a29      	ldr	r2, [pc, #164]	@ (8001fbc <SystemClock_Config+0xd0>)
 8001f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f1c:	4b27      	ldr	r3, [pc, #156]	@ (8001fbc <SystemClock_Config+0xd0>)
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f24:	60bb      	str	r3, [r7, #8]
 8001f26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f28:	4b25      	ldr	r3, [pc, #148]	@ (8001fc0 <SystemClock_Config+0xd4>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a24      	ldr	r2, [pc, #144]	@ (8001fc0 <SystemClock_Config+0xd4>)
 8001f2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f32:	6013      	str	r3, [r2, #0]
 8001f34:	4b22      	ldr	r3, [pc, #136]	@ (8001fc0 <SystemClock_Config+0xd4>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f3c:	607b      	str	r3, [r7, #4]
 8001f3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f40:	2302      	movs	r3, #2
 8001f42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f44:	2301      	movs	r3, #1
 8001f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f48:	2310      	movs	r3, #16
 8001f4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f50:	2300      	movs	r3, #0
 8001f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f54:	2308      	movs	r3, #8
 8001f56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 8001f58:	23c8      	movs	r3, #200	@ 0xc8
 8001f5a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001f60:	2308      	movs	r3, #8
 8001f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f64:	f107 0320 	add.w	r3, r7, #32
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f005 f997 	bl	800729c <HAL_RCC_OscConfig>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001f74:	f000 fa65 	bl	8002442 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001f78:	f005 f940 	bl	80071fc <HAL_PWREx_EnableOverDrive>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001f82:	f000 fa5e 	bl	8002442 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f86:	230f      	movs	r3, #15
 8001f88:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f92:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f96:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f9c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001f9e:	f107 030c 	add.w	r3, r7, #12
 8001fa2:	2106      	movs	r1, #6
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f005 fc1d 	bl	80077e4 <HAL_RCC_ClockConfig>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001fb0:	f000 fa47 	bl	8002442 <Error_Handler>
  }
}
 8001fb4:	bf00      	nop
 8001fb6:	3750      	adds	r7, #80	@ 0x50
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40007000 	.word	0x40007000

08001fc4 <__io_putchar>:

/* USER CODE BEGIN 4 */

/* Needed to send messages easier to terminal for debugging */
PUTCHAR_PROTOTYPE
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */
/* e.g. write a character to the USART2 and Loop until the end
of transmission */
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 100);
 8001fcc:	1d39      	adds	r1, r7, #4
 8001fce:	2364      	movs	r3, #100	@ 0x64
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	4804      	ldr	r0, [pc, #16]	@ (8001fe4 <__io_putchar+0x20>)
 8001fd4:	f008 f9d1 	bl	800a37a <HAL_UART_Transmit>
return ch;
 8001fd8:	687b      	ldr	r3, [r7, #4]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20030f24 	.word	0x20030f24

08001fe8 <HAL_GPIO_EXTI_Callback>:
/* ======================================================== */


/* User button interruption and variable change */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);

  if (GPIO_Pin == USR_BTN_Pin && button_pressed == 0)
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ff8:	d10a      	bne.n	8002010 <HAL_GPIO_EXTI_Callback+0x28>
 8001ffa:	4b07      	ldr	r3, [pc, #28]	@ (8002018 <HAL_GPIO_EXTI_Callback+0x30>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b00      	cmp	r3, #0
 8002002:	d105      	bne.n	8002010 <HAL_GPIO_EXTI_Callback+0x28>
      {
	  	  button_pressed = 1;
 8002004:	4b04      	ldr	r3, [pc, #16]	@ (8002018 <HAL_GPIO_EXTI_Callback+0x30>)
 8002006:	2201      	movs	r2, #1
 8002008:	701a      	strb	r2, [r3, #0]
	  	  printf("Button pressed...\r\n");
 800200a:	4804      	ldr	r0, [pc, #16]	@ (800201c <HAL_GPIO_EXTI_Callback+0x34>)
 800200c:	f013 f902 	bl	8015214 <puts>
      }
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	200308f0 	.word	0x200308f0
 800201c:	08018308 	.word	0x08018308

08002020 <check_button_release>:
/* ======================================================== */


/* Used to verify the state of the button */
void check_button_release()
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(GPIOI, USR_BTN_Pin) == GPIO_PIN_RESET) button_pressed = 0;
 8002024:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002028:	4805      	ldr	r0, [pc, #20]	@ (8002040 <check_button_release+0x20>)
 800202a:	f004 faa5 	bl	8006578 <HAL_GPIO_ReadPin>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d102      	bne.n	800203a <check_button_release+0x1a>
 8002034:	4b03      	ldr	r3, [pc, #12]	@ (8002044 <check_button_release+0x24>)
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40022000 	.word	0x40022000
 8002044:	200308f0 	.word	0x200308f0

08002048 <SDCard_InitAndFormat>:
/* ======================================================== */


/* Used to initialize the SD card */
void SDCard_InitAndFormat(void) {
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af02      	add	r7, sp, #8
    FRESULT res;

    // Mount the file system
    res = f_mount(&SDFatFS, (TCHAR const *)SDPath, 0);
 800204e:	2200      	movs	r2, #0
 8002050:	491e      	ldr	r1, [pc, #120]	@ (80020cc <SDCard_InitAndFormat+0x84>)
 8002052:	481f      	ldr	r0, [pc, #124]	@ (80020d0 <SDCard_InitAndFormat+0x88>)
 8002054:	f00b ff76 	bl	800df44 <f_mount>
 8002058:	4603      	mov	r3, r0
 800205a:	71fb      	strb	r3, [r7, #7]
    if (res != FR_OK) {
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d006      	beq.n	8002070 <SDCard_InitAndFormat+0x28>
        printf("Error: Failed to mount SD card (Code: %d).\r\n", res);
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	4619      	mov	r1, r3
 8002066:	481b      	ldr	r0, [pc, #108]	@ (80020d4 <SDCard_InitAndFormat+0x8c>)
 8002068:	f013 f86c 	bl	8015144 <iprintf>
        Error_Handler();
 800206c:	f000 f9e9 	bl	8002442 <Error_Handler>
    }

    // Format the SD card
    res = f_mkfs((TCHAR const *)SDPath, FM_ANY, 0, workBuffer_init, sizeof(workBuffer_init));
 8002070:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	4b18      	ldr	r3, [pc, #96]	@ (80020d8 <SDCard_InitAndFormat+0x90>)
 8002078:	2200      	movs	r2, #0
 800207a:	2107      	movs	r1, #7
 800207c:	4813      	ldr	r0, [pc, #76]	@ (80020cc <SDCard_InitAndFormat+0x84>)
 800207e:	f00c fec7 	bl	800ee10 <f_mkfs>
 8002082:	4603      	mov	r3, r0
 8002084:	71fb      	strb	r3, [r7, #7]
    if (res != FR_OK) {
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d006      	beq.n	800209a <SDCard_InitAndFormat+0x52>
        printf("Error: Failed to format SD card (Code: %d).\r\n", res);
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	4619      	mov	r1, r3
 8002090:	4812      	ldr	r0, [pc, #72]	@ (80020dc <SDCard_InitAndFormat+0x94>)
 8002092:	f013 f857 	bl	8015144 <iprintf>
        Error_Handler();
 8002096:	f000 f9d4 	bl	8002442 <Error_Handler>
    }

    // Unmount the file system to complete formatting
    res = f_mount(NULL, (TCHAR const *)SDPath, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	490b      	ldr	r1, [pc, #44]	@ (80020cc <SDCard_InitAndFormat+0x84>)
 800209e:	2000      	movs	r0, #0
 80020a0:	f00b ff50 	bl	800df44 <f_mount>
 80020a4:	4603      	mov	r3, r0
 80020a6:	71fb      	strb	r3, [r7, #7]
    if (res != FR_OK) {
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d006      	beq.n	80020bc <SDCard_InitAndFormat+0x74>
        printf("Error: Failed to unmount SD card after formatting (Code: %d).\r\n", res);
 80020ae:	79fb      	ldrb	r3, [r7, #7]
 80020b0:	4619      	mov	r1, r3
 80020b2:	480b      	ldr	r0, [pc, #44]	@ (80020e0 <SDCard_InitAndFormat+0x98>)
 80020b4:	f013 f846 	bl	8015144 <iprintf>
        Error_Handler();
 80020b8:	f000 f9c3 	bl	8002442 <Error_Handler>
    }

    printf("SD card initialized and formatted successfully.\r\n");
 80020bc:	4809      	ldr	r0, [pc, #36]	@ (80020e4 <SDCard_InitAndFormat+0x9c>)
 80020be:	f013 f8a9 	bl	8015214 <puts>
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20035d34 	.word	0x20035d34
 80020d0:	20035d38 	.word	0x20035d38
 80020d4:	0801831c 	.word	0x0801831c
 80020d8:	20000a5c 	.word	0x20000a5c
 80020dc:	0801834c 	.word	0x0801834c
 80020e0:	0801837c 	.word	0x0801837c
 80020e4:	080183bc 	.word	0x080183bc

080020e8 <read_wav_file>:
    // Close the file
    f_close(&file);
}
/* ======================================================== */

int read_wav_file(const char *filename, int16_t *buffer) {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80020f4:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80020f8:	6018      	str	r0, [r3, #0]
 80020fa:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80020fe:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8002102:	6019      	str	r1, [r3, #0]
//    if (res != FR_OK) {
//        printf("Error: Failed to mount SD card (Code: %d).\r\n", res);
//        Error_Handler();
//    }

    FRESULT result = f_open(&file, filename, FA_READ);
 8002104:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002108:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800210c:	f107 000c 	add.w	r0, r7, #12
 8002110:	2201      	movs	r2, #1
 8002112:	6819      	ldr	r1, [r3, #0]
 8002114:	f00b ff5c 	bl	800dfd0 <f_open>
 8002118:	4603      	mov	r3, r0
 800211a:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f

    if (result != FR_OK) {
 800211e:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8002122:	2b00      	cmp	r3, #0
 8002124:	d002      	beq.n	800212c <read_wav_file+0x44>
        return -1;  // File open error
 8002126:	f04f 33ff 	mov.w	r3, #4294967295
 800212a:	e02a      	b.n	8002182 <read_wav_file+0x9a>
    }

    // Skip WAV header (44 bytes)
    f_lseek(&file, 44);
 800212c:	f107 030c 	add.w	r3, r7, #12
 8002130:	212c      	movs	r1, #44	@ 0x2c
 8002132:	4618      	mov	r0, r3
 8002134:	f00c fc62 	bl	800e9fc <f_lseek>

    // Read audio samples into the buffer
    result = f_read(&file, buffer, (BUFFER_SIZE*2) * sizeof(int16_t), &bytes_read);
 8002138:	f107 0308 	add.w	r3, r7, #8
 800213c:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002140:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 8002144:	f107 000c 	add.w	r0, r7, #12
 8002148:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 800214c:	6809      	ldr	r1, [r1, #0]
 800214e:	f00c f8f9 	bl	800e344 <f_read>
 8002152:	4603      	mov	r3, r0
 8002154:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f

    if (result != FR_OK) {
 8002158:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800215c:	2b00      	cmp	r3, #0
 800215e:	d007      	beq.n	8002170 <read_wav_file+0x88>
        f_close(&file);
 8002160:	f107 030c 	add.w	r3, r7, #12
 8002164:	4618      	mov	r0, r3
 8002166:	f00c fc1f 	bl	800e9a8 <f_close>
        return -1;  // Read error
 800216a:	f04f 33ff 	mov.w	r3, #4294967295
 800216e:	e008      	b.n	8002182 <read_wav_file+0x9a>
    }

    f_close(&file);
 8002170:	f107 030c 	add.w	r3, r7, #12
 8002174:	4618      	mov	r0, r3
 8002176:	f00c fc17 	bl	800e9a8 <f_close>
    printf("file successfully read! \r\n");
 800217a:	4804      	ldr	r0, [pc, #16]	@ (800218c <read_wav_file+0xa4>)
 800217c:	f013 f84a 	bl	8015214 <puts>
    return 0;  // Success
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	f507 7710 	add.w	r7, r7, #576	@ 0x240
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	08018560 	.word	0x08018560

08002190 <arm_hanning_f32>:


void arm_hanning_f32(float32_t * pDst, uint32_t blockSize) {
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
   float32_t k = 2.0f / ((float32_t) blockSize);
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	ee07 3a90 	vmov	s15, r3
 80021a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021a4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80021a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021ac:	edc7 7a04 	vstr	s15, [r7, #16]
   float32_t w;

   for(uint32_t i=0;i<blockSize;i++)
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]
 80021b4:	e027      	b.n	8002206 <arm_hanning_f32+0x76>
   {
     w = PI * i * k;
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	ee07 3a90 	vmov	s15, r3
 80021bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021c0:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002218 <arm_hanning_f32+0x88>
 80021c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021c8:	ed97 7a04 	vldr	s14, [r7, #16]
 80021cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021d0:	edc7 7a03 	vstr	s15, [r7, #12]
     w = 0.5f * (1.0f - cosf (w));
 80021d4:	ed97 0a03 	vldr	s0, [r7, #12]
 80021d8:	f015 f8c2 	bl	8017360 <cosf>
 80021dc:	eef0 7a40 	vmov.f32	s15, s0
 80021e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80021e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021e8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80021ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021f0:	edc7 7a03 	vstr	s15, [r7, #12]
     pDst[i] = w;
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	4413      	add	r3, r2
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	601a      	str	r2, [r3, #0]
   for(uint32_t i=0;i<blockSize;i++)
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	3301      	adds	r3, #1
 8002204:	617b      	str	r3, [r7, #20]
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	429a      	cmp	r2, r3
 800220c:	d3d3      	bcc.n	80021b6 <arm_hanning_f32+0x26>
   }
}
 800220e:	bf00      	nop
 8002210:	bf00      	nop
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40490fdb 	.word	0x40490fdb

0800221c <AI_Init>:

static void AI_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
  ai_error err;

  /* Create a local array with the addresses of the activations buffers */
  const ai_handle act_addr[] = { activations };
 8002222:	4b17      	ldr	r3, [pc, #92]	@ (8002280 <AI_Init+0x64>)
 8002224:	603b      	str	r3, [r7, #0]
  /* Create an instance of the model */
  err = ai_network_create_and_init(&network, act_addr, NULL);
 8002226:	463b      	mov	r3, r7
 8002228:	2200      	movs	r2, #0
 800222a:	4619      	mov	r1, r3
 800222c:	4815      	ldr	r0, [pc, #84]	@ (8002284 <AI_Init+0x68>)
 800222e:	f00d fbab 	bl	800f988 <ai_network_create_and_init>
 8002232:	4603      	mov	r3, r0
 8002234:	607b      	str	r3, [r7, #4]
  if (err.type != AI_ERROR_NONE) {
 8002236:	793b      	ldrb	r3, [r7, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d00a      	beq.n	8002252 <AI_Init+0x36>
    printf("ai_network_create error - type=%d code=%d\r\n", err.type, err.code);
 800223c:	793b      	ldrb	r3, [r7, #4]
 800223e:	4619      	mov	r1, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8002246:	461a      	mov	r2, r3
 8002248:	480f      	ldr	r0, [pc, #60]	@ (8002288 <AI_Init+0x6c>)
 800224a:	f012 ff7b 	bl	8015144 <iprintf>
    Error_Handler();
 800224e:	f000 f8f8 	bl	8002442 <Error_Handler>
  }
  ai_input = ai_network_inputs_get(network, NULL);
 8002252:	4b0c      	ldr	r3, [pc, #48]	@ (8002284 <AI_Init+0x68>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2100      	movs	r1, #0
 8002258:	4618      	mov	r0, r3
 800225a:	f00d fc13 	bl	800fa84 <ai_network_inputs_get>
 800225e:	4603      	mov	r3, r0
 8002260:	4a0a      	ldr	r2, [pc, #40]	@ (800228c <AI_Init+0x70>)
 8002262:	6013      	str	r3, [r2, #0]
  ai_output = ai_network_outputs_get(network, NULL);
 8002264:	4b07      	ldr	r3, [pc, #28]	@ (8002284 <AI_Init+0x68>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2100      	movs	r1, #0
 800226a:	4618      	mov	r0, r3
 800226c:	f00d fc24 	bl	800fab8 <ai_network_outputs_get>
 8002270:	4603      	mov	r3, r0
 8002272:	4a07      	ldr	r2, [pc, #28]	@ (8002290 <AI_Init+0x74>)
 8002274:	6013      	str	r3, [r2, #0]
}
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	200108a0 	.word	0x200108a0
 8002284:	20000e94 	.word	0x20000e94
 8002288:	0801857c 	.word	0x0801857c
 800228c:	20020ed0 	.word	0x20020ed0
 8002290:	20020ed4 	.word	0x20020ed4

08002294 <AI_Run>:


static void AI_Run(float *pIn, float *pOut)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  ai_i32 batch;
  ai_error err;

  /* Update IO handlers with the data payload */
  ai_input[0].data = AI_HANDLE_PTR(pIn);
 800229e:	4b15      	ldr	r3, [pc, #84]	@ (80022f4 <AI_Run+0x60>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	605a      	str	r2, [r3, #4]
  ai_output[0].data = AI_HANDLE_PTR(pOut);
 80022a6:	4b14      	ldr	r3, [pc, #80]	@ (80022f8 <AI_Run+0x64>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	605a      	str	r2, [r3, #4]

  batch = ai_network_run(network, ai_input, ai_output);
 80022ae:	4b13      	ldr	r3, [pc, #76]	@ (80022fc <AI_Run+0x68>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a10      	ldr	r2, [pc, #64]	@ (80022f4 <AI_Run+0x60>)
 80022b4:	6811      	ldr	r1, [r2, #0]
 80022b6:	4a10      	ldr	r2, [pc, #64]	@ (80022f8 <AI_Run+0x64>)
 80022b8:	6812      	ldr	r2, [r2, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f00d fc52 	bl	800fb64 <ai_network_run>
 80022c0:	60f8      	str	r0, [r7, #12]
  if (batch != 1) {
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d011      	beq.n	80022ec <AI_Run+0x58>
    err = ai_network_get_error(network);
 80022c8:	4b0c      	ldr	r3, [pc, #48]	@ (80022fc <AI_Run+0x68>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f00d fb39 	bl	800f944 <ai_network_get_error>
 80022d2:	4603      	mov	r3, r0
 80022d4:	60bb      	str	r3, [r7, #8]
    printf("AI ai_network_run error - type=%d code=%d\r\n", err.type, err.code);
 80022d6:	7a3b      	ldrb	r3, [r7, #8]
 80022d8:	4619      	mov	r1, r3
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80022e0:	461a      	mov	r2, r3
 80022e2:	4807      	ldr	r0, [pc, #28]	@ (8002300 <AI_Run+0x6c>)
 80022e4:	f012 ff2e 	bl	8015144 <iprintf>
    Error_Handler();
 80022e8:	f000 f8ab 	bl	8002442 <Error_Handler>
  }
}
 80022ec:	bf00      	nop
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20020ed0 	.word	0x20020ed0
 80022f8:	20020ed4 	.word	0x20020ed4
 80022fc:	20000e94 	.word	0x20000e94
 8002300:	080185a8 	.word	0x080185a8

08002304 <argmax>:

static uint32_t argmax(const float * values, uint32_t len)
{
 8002304:	b480      	push	{r7}
 8002306:	b087      	sub	sp, #28
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  float max_value = values[0];
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	617b      	str	r3, [r7, #20]
  uint32_t max_index = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	613b      	str	r3, [r7, #16]
  for (uint32_t i = 1; i < len; i++) {
 8002318:	2301      	movs	r3, #1
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	e017      	b.n	800234e <argmax+0x4a>
    if (values[i] > max_value) {
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	4413      	add	r3, r2
 8002326:	edd3 7a00 	vldr	s15, [r3]
 800232a:	ed97 7a05 	vldr	s14, [r7, #20]
 800232e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002336:	d507      	bpl.n	8002348 <argmax+0x44>
      max_value = values[i];
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	4413      	add	r3, r2
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	617b      	str	r3, [r7, #20]
      max_index = i;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	613b      	str	r3, [r7, #16]
  for (uint32_t i = 1; i < len; i++) {
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	3301      	adds	r3, #1
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	429a      	cmp	r2, r3
 8002354:	d3e3      	bcc.n	800231e <argmax+0x1a>
    }
  }
  return max_index;
 8002356:	693b      	ldr	r3, [r7, #16]
}
 8002358:	4618      	mov	r0, r3
 800235a:	371c      	adds	r7, #28
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <softmax>:

void softmax(float *values, uint32_t len) {
 8002364:	b590      	push	{r4, r7, lr}
 8002366:	b089      	sub	sp, #36	@ 0x24
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
    // Find the maximum value in the logits for numerical stability
    float max_val = values[0];
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 1; i < len; i++) {
 8002374:	2301      	movs	r3, #1
 8002376:	61bb      	str	r3, [r7, #24]
 8002378:	e015      	b.n	80023a6 <softmax+0x42>
        if (values[i] > max_val) {
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	edd3 7a00 	vldr	s15, [r3]
 8002386:	ed97 7a07 	vldr	s14, [r7, #28]
 800238a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800238e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002392:	d505      	bpl.n	80023a0 <softmax+0x3c>
            max_val = values[i];
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	4413      	add	r3, r2
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 1; i < len; i++) {
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	3301      	adds	r3, #1
 80023a4:	61bb      	str	r3, [r7, #24]
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d3e5      	bcc.n	800237a <softmax+0x16>
        }
    }

    // Subtract the max value from all logits to prevent overflow/underflow
    for (uint32_t i = 0; i < len; i++) {
 80023ae:	2300      	movs	r3, #0
 80023b0:	617b      	str	r3, [r7, #20]
 80023b2:	e012      	b.n	80023da <softmax+0x76>
        values[i] -= max_val;
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	4413      	add	r3, r2
 80023bc:	ed93 7a00 	vldr	s14, [r3]
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	4413      	add	r3, r2
 80023c8:	edd7 7a07 	vldr	s15, [r7, #28]
 80023cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023d0:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < len; i++) {
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	3301      	adds	r3, #1
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	697a      	ldr	r2, [r7, #20]
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d3e8      	bcc.n	80023b4 <softmax+0x50>
    }

    // Compute the sum of exponentiated values
    float sum = 0.0f;
 80023e2:	f04f 0300 	mov.w	r3, #0
 80023e6:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < len; i++) {
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	e020      	b.n	8002430 <softmax+0xcc>
        values[i] = expf(values[i]);  // Exponentiate each value
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	4413      	add	r3, r2
 80023f6:	edd3 7a00 	vldr	s15, [r3]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	18d4      	adds	r4, r2, r3
 8002402:	eeb0 0a67 	vmov.f32	s0, s15
 8002406:	f014 ff57 	bl	80172b8 <expf>
 800240a:	eef0 7a40 	vmov.f32	s15, s0
 800240e:	edc4 7a00 	vstr	s15, [r4]
        sum += values[i];             // Sum the exponentiated values
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	edd3 7a00 	vldr	s15, [r3]
 800241e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002422:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002426:	edc7 7a04 	vstr	s15, [r7, #16]
    for (uint32_t i = 0; i < len; i++) {
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	3301      	adds	r3, #1
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	d3da      	bcc.n	80023ee <softmax+0x8a>

//    // Normalize by dividing each value by the sum to get probabilities
//    for (uint32_t i = 0; i < len; i++) {
//        values[i] /= sum;
//    }
}
 8002438:	bf00      	nop
 800243a:	bf00      	nop
 800243c:	3724      	adds	r7, #36	@ 0x24
 800243e:	46bd      	mov	sp, r7
 8002440:	bd90      	pop	{r4, r7, pc}

08002442 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002442:	b480      	push	{r7}
 8002444:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002446:	b672      	cpsid	i
}
 8002448:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800244a:	bf00      	nop
 800244c:	e7fd      	b.n	800244a <Error_Handler+0x8>
	...

08002450 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8002454:	4b27      	ldr	r3, [pc, #156]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 8002456:	4a28      	ldr	r2, [pc, #160]	@ (80024f8 <MX_SAI1_Init+0xa8>)
 8002458:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800245a:	4b26      	ldr	r3, [pc, #152]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 800245c:	2200      	movs	r2, #0
 800245e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8002460:	4b24      	ldr	r3, [pc, #144]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 8002462:	2201      	movs	r2, #1
 8002464:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8002466:	4b23      	ldr	r3, [pc, #140]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 8002468:	2280      	movs	r2, #128	@ 0x80
 800246a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800246c:	4b21      	ldr	r3, [pc, #132]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 800246e:	2200      	movs	r2, #0
 8002470:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002472:	4b20      	ldr	r3, [pc, #128]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 8002474:	2200      	movs	r2, #0
 8002476:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002478:	4b1e      	ldr	r3, [pc, #120]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800247e:	4b1d      	ldr	r3, [pc, #116]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 8002480:	2200      	movs	r2, #0
 8002482:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002484:	4b1b      	ldr	r3, [pc, #108]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 8002486:	2200      	movs	r2, #0
 8002488:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800248a:	4b1a      	ldr	r3, [pc, #104]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 800248c:	2200      	movs	r2, #0
 800248e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8002490:	4b18      	ldr	r3, [pc, #96]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 8002492:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8002496:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002498:	4b16      	ldr	r3, [pc, #88]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 800249a:	2200      	movs	r2, #0
 800249c:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800249e:	4b15      	ldr	r3, [pc, #84]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80024a4:	4b13      	ldr	r3, [pc, #76]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.FrameInit.FrameLength = 16;
 80024aa:	4b12      	ldr	r3, [pc, #72]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024ac:	2210      	movs	r2, #16
 80024ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80024b0:	4b10      	ldr	r3, [pc, #64]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80024b6:	4b0f      	ldr	r3, [pc, #60]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80024bc:	4b0d      	ldr	r3, [pc, #52]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024be:	2200      	movs	r2, #0
 80024c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80024c2:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80024c8:	4b0a      	ldr	r3, [pc, #40]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80024ce:	4b09      	ldr	r3, [pc, #36]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80024d4:	4b07      	ldr	r3, [pc, #28]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024d6:	2201      	movs	r2, #1
 80024d8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80024da:	4b06      	ldr	r3, [pc, #24]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024dc:	2200      	movs	r2, #0
 80024de:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80024e0:	4804      	ldr	r0, [pc, #16]	@ (80024f4 <MX_SAI1_Init+0xa4>)
 80024e2:	f006 f9a1 	bl	8008828 <HAL_SAI_Init>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <MX_SAI1_Init+0xa0>
  {
    Error_Handler();
 80024ec:	f7ff ffa9 	bl	8002442 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80024f0:	bf00      	nop
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	20030cf4 	.word	0x20030cf4
 80024f8:	40015804 	.word	0x40015804

080024fc <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b0aa      	sub	sp, #168	@ 0xa8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002504:	f107 0310 	add.w	r3, r7, #16
 8002508:	2284      	movs	r2, #132	@ 0x84
 800250a:	2100      	movs	r1, #0
 800250c:	4618      	mov	r0, r3
 800250e:	f012 ff81 	bl	8015414 <memset>
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a41      	ldr	r2, [pc, #260]	@ (800261c <HAL_SAI_MspInit+0x120>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d17b      	bne.n	8002614 <HAL_SAI_MspInit+0x118>
    {
    /* SAI1 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800251c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002520:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8002522:	2332      	movs	r3, #50	@ 0x32
 8002524:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002526:	2302      	movs	r3, #2
 8002528:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800252a:	2302      	movs	r3, #2
 800252c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 800252e:	2300      	movs	r3, #0
 8002530:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002532:	2301      	movs	r3, #1
 8002534:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002536:	2300      	movs	r3, #0
 8002538:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 800253a:	2300      	movs	r3, #0
 800253c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800253e:	f107 0310 	add.w	r3, r7, #16
 8002542:	4618      	mov	r0, r3
 8002544:	f005 fb34 	bl	8007bb0 <HAL_RCCEx_PeriphCLKConfig>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <HAL_SAI_MspInit+0x56>
    {
      Error_Handler();
 800254e:	f7ff ff78 	bl	8002442 <Error_Handler>
    }

    if (SAI1_client == 0)
 8002552:	4b33      	ldr	r3, [pc, #204]	@ (8002620 <HAL_SAI_MspInit+0x124>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10b      	bne.n	8002572 <HAL_SAI_MspInit+0x76>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800255a:	4b32      	ldr	r3, [pc, #200]	@ (8002624 <HAL_SAI_MspInit+0x128>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255e:	4a31      	ldr	r2, [pc, #196]	@ (8002624 <HAL_SAI_MspInit+0x128>)
 8002560:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002564:	6453      	str	r3, [r2, #68]	@ 0x44
 8002566:	4b2f      	ldr	r3, [pc, #188]	@ (8002624 <HAL_SAI_MspInit+0x128>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 8002572:	4b2b      	ldr	r3, [pc, #172]	@ (8002620 <HAL_SAI_MspInit+0x124>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	3301      	adds	r3, #1
 8002578:	4a29      	ldr	r2, [pc, #164]	@ (8002620 <HAL_SAI_MspInit+0x124>)
 800257a:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800257c:	2370      	movs	r3, #112	@ 0x70
 800257e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002582:	2302      	movs	r3, #2
 8002584:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258e:	2300      	movs	r3, #0
 8002590:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8002594:	2306      	movs	r3, #6
 8002596:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800259a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800259e:	4619      	mov	r1, r3
 80025a0:	4821      	ldr	r0, [pc, #132]	@ (8002628 <HAL_SAI_MspInit+0x12c>)
 80025a2:	f003 fd31 	bl	8006008 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 80025a6:	4b21      	ldr	r3, [pc, #132]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025a8:	4a21      	ldr	r2, [pc, #132]	@ (8002630 <HAL_SAI_MspInit+0x134>)
 80025aa:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 80025ac:	4b1f      	ldr	r3, [pc, #124]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025b2:	4b1e      	ldr	r3, [pc, #120]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80025b8:	4b1c      	ldr	r3, [pc, #112]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 80025be:	4b1b      	ldr	r3, [pc, #108]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025c4:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025c6:	4b19      	ldr	r3, [pc, #100]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80025cc:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025ce:	4b17      	ldr	r3, [pc, #92]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025d4:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 80025d6:	4b15      	ldr	r3, [pc, #84]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025dc:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 80025de:	4b13      	ldr	r3, [pc, #76]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025e0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025e4:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025e6:	4b11      	ldr	r3, [pc, #68]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 80025ec:	480f      	ldr	r0, [pc, #60]	@ (800262c <HAL_SAI_MspInit+0x130>)
 80025ee:	f003 f897 	bl	8005720 <HAL_DMA_Init>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <HAL_SAI_MspInit+0x100>
    {
      Error_Handler();
 80025f8:	f7ff ff23 	bl	8002442 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a0b      	ldr	r2, [pc, #44]	@ (800262c <HAL_SAI_MspInit+0x130>)
 8002600:	671a      	str	r2, [r3, #112]	@ 0x70
 8002602:	4a0a      	ldr	r2, [pc, #40]	@ (800262c <HAL_SAI_MspInit+0x130>)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a08      	ldr	r2, [pc, #32]	@ (800262c <HAL_SAI_MspInit+0x130>)
 800260c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800260e:	4a07      	ldr	r2, [pc, #28]	@ (800262c <HAL_SAI_MspInit+0x130>)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002614:	bf00      	nop
 8002616:	37a8      	adds	r7, #168	@ 0xa8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40015804 	.word	0x40015804
 8002620:	20030dd8 	.word	0x20030dd8
 8002624:	40023800 	.word	0x40023800
 8002628:	40021000 	.word	0x40021000
 800262c:	20030d78 	.word	0x20030d78
 8002630:	40026428 	.word	0x40026428

08002634 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* saiHandle)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]

/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a11      	ldr	r2, [pc, #68]	@ (8002688 <HAL_SAI_MspDeInit+0x54>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d11c      	bne.n	8002680 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI1_client --;
 8002646:	4b11      	ldr	r3, [pc, #68]	@ (800268c <HAL_SAI_MspDeInit+0x58>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	3b01      	subs	r3, #1
 800264c:	4a0f      	ldr	r2, [pc, #60]	@ (800268c <HAL_SAI_MspDeInit+0x58>)
 800264e:	6013      	str	r3, [r2, #0]
    if (SAI1_client == 0)
 8002650:	4b0e      	ldr	r3, [pc, #56]	@ (800268c <HAL_SAI_MspDeInit+0x58>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d105      	bne.n	8002664 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI1_CLK_DISABLE();
 8002658:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <HAL_SAI_MspDeInit+0x5c>)
 800265a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265c:	4a0c      	ldr	r2, [pc, #48]	@ (8002690 <HAL_SAI_MspDeInit+0x5c>)
 800265e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002662:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SAI1_A_Block_A GPIO Configuration
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8002664:	2170      	movs	r1, #112	@ 0x70
 8002666:	480b      	ldr	r0, [pc, #44]	@ (8002694 <HAL_SAI_MspDeInit+0x60>)
 8002668:	f003 fe7a 	bl	8006360 <HAL_GPIO_DeInit>

    HAL_DMA_DeInit(saiHandle->hdmarx);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002670:	4618      	mov	r0, r3
 8002672:	f003 f903 	bl	800587c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(saiHandle->hdmatx);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800267a:	4618      	mov	r0, r3
 800267c:	f003 f8fe 	bl	800587c <HAL_DMA_DeInit>
    }
}
 8002680:	bf00      	nop
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	40015804 	.word	0x40015804
 800268c:	20030dd8 	.word	0x20030dd8
 8002690:	40023800 	.word	0x40023800
 8002694:	40021000 	.word	0x40021000

08002698 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 800269c:	4b0c      	ldr	r3, [pc, #48]	@ (80026d0 <MX_SDMMC1_SD_Init+0x38>)
 800269e:	4a0d      	ldr	r2, [pc, #52]	@ (80026d4 <MX_SDMMC1_SD_Init+0x3c>)
 80026a0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80026a2:	4b0b      	ldr	r3, [pc, #44]	@ (80026d0 <MX_SDMMC1_SD_Init+0x38>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80026a8:	4b09      	ldr	r3, [pc, #36]	@ (80026d0 <MX_SDMMC1_SD_Init+0x38>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80026ae:	4b08      	ldr	r3, [pc, #32]	@ (80026d0 <MX_SDMMC1_SD_Init+0x38>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80026b4:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <MX_SDMMC1_SD_Init+0x38>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80026ba:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <MX_SDMMC1_SD_Init+0x38>)
 80026bc:	2200      	movs	r2, #0
 80026be:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80026c0:	4b03      	ldr	r3, [pc, #12]	@ (80026d0 <MX_SDMMC1_SD_Init+0x38>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80026c6:	bf00      	nop
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr
 80026d0:	20030ddc 	.word	0x20030ddc
 80026d4:	40012c00 	.word	0x40012c00

080026d8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b0ac      	sub	sp, #176	@ 0xb0
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	605a      	str	r2, [r3, #4]
 80026ea:	609a      	str	r2, [r3, #8]
 80026ec:	60da      	str	r2, [r3, #12]
 80026ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026f0:	f107 0318 	add.w	r3, r7, #24
 80026f4:	2284      	movs	r2, #132	@ 0x84
 80026f6:	2100      	movs	r1, #0
 80026f8:	4618      	mov	r0, r3
 80026fa:	f012 fe8b 	bl	8015414 <memset>
  if(sdHandle->Instance==SDMMC1)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a74      	ldr	r2, [pc, #464]	@ (80028d4 <HAL_SD_MspInit+0x1fc>)
 8002704:	4293      	cmp	r3, r2
 8002706:	f040 80e0 	bne.w	80028ca <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 800270a:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 800270e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002710:	2300      	movs	r3, #0
 8002712:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8002716:	2300      	movs	r3, #0
 8002718:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800271c:	f107 0318 	add.w	r3, r7, #24
 8002720:	4618      	mov	r0, r3
 8002722:	f005 fa45 	bl	8007bb0 <HAL_RCCEx_PeriphCLKConfig>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 800272c:	f7ff fe89 	bl	8002442 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002730:	4b69      	ldr	r3, [pc, #420]	@ (80028d8 <HAL_SD_MspInit+0x200>)
 8002732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002734:	4a68      	ldr	r2, [pc, #416]	@ (80028d8 <HAL_SD_MspInit+0x200>)
 8002736:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800273a:	6453      	str	r3, [r2, #68]	@ 0x44
 800273c:	4b66      	ldr	r3, [pc, #408]	@ (80028d8 <HAL_SD_MspInit+0x200>)
 800273e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002740:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002744:	617b      	str	r3, [r7, #20]
 8002746:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002748:	4b63      	ldr	r3, [pc, #396]	@ (80028d8 <HAL_SD_MspInit+0x200>)
 800274a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274c:	4a62      	ldr	r2, [pc, #392]	@ (80028d8 <HAL_SD_MspInit+0x200>)
 800274e:	f043 0304 	orr.w	r3, r3, #4
 8002752:	6313      	str	r3, [r2, #48]	@ 0x30
 8002754:	4b60      	ldr	r3, [pc, #384]	@ (80028d8 <HAL_SD_MspInit+0x200>)
 8002756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	613b      	str	r3, [r7, #16]
 800275e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002760:	4b5d      	ldr	r3, [pc, #372]	@ (80028d8 <HAL_SD_MspInit+0x200>)
 8002762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002764:	4a5c      	ldr	r2, [pc, #368]	@ (80028d8 <HAL_SD_MspInit+0x200>)
 8002766:	f043 0308 	orr.w	r3, r3, #8
 800276a:	6313      	str	r3, [r2, #48]	@ 0x30
 800276c:	4b5a      	ldr	r3, [pc, #360]	@ (80028d8 <HAL_SD_MspInit+0x200>)
 800276e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002770:	f003 0308 	and.w	r3, r3, #8
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 8002778:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 800277c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002780:	2302      	movs	r3, #2
 8002782:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002786:	2300      	movs	r3, #0
 8002788:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278c:	2303      	movs	r3, #3
 800278e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002792:	230c      	movs	r3, #12
 8002794:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002798:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800279c:	4619      	mov	r1, r3
 800279e:	484f      	ldr	r0, [pc, #316]	@ (80028dc <HAL_SD_MspInit+0x204>)
 80027a0:	f003 fc32 	bl	8006008 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027a4:	2304      	movs	r3, #4
 80027a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027aa:	2302      	movs	r3, #2
 80027ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b0:	2300      	movs	r3, #0
 80027b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b6:	2303      	movs	r3, #3
 80027b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80027bc:	230c      	movs	r3, #12
 80027be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027c2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80027c6:	4619      	mov	r1, r3
 80027c8:	4845      	ldr	r0, [pc, #276]	@ (80028e0 <HAL_SD_MspInit+0x208>)
 80027ca:	f003 fc1d 	bl	8006008 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 80027ce:	4b45      	ldr	r3, [pc, #276]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 80027d0:	4a45      	ldr	r2, [pc, #276]	@ (80028e8 <HAL_SD_MspInit+0x210>)
 80027d2:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 80027d4:	4b43      	ldr	r3, [pc, #268]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 80027d6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80027da:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027dc:	4b41      	ldr	r3, [pc, #260]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 80027de:	2200      	movs	r2, #0
 80027e0:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027e2:	4b40      	ldr	r3, [pc, #256]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027e8:	4b3e      	ldr	r3, [pc, #248]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 80027ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027ee:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027f0:	4b3c      	ldr	r3, [pc, #240]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 80027f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80027f6:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80027f8:	4b3a      	ldr	r3, [pc, #232]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 80027fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80027fe:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8002800:	4b38      	ldr	r3, [pc, #224]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 8002802:	2220      	movs	r2, #32
 8002804:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002806:	4b37      	ldr	r3, [pc, #220]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 8002808:	2200      	movs	r2, #0
 800280a:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800280c:	4b35      	ldr	r3, [pc, #212]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 800280e:	2204      	movs	r2, #4
 8002810:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002812:	4b34      	ldr	r3, [pc, #208]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 8002814:	2203      	movs	r2, #3
 8002816:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002818:	4b32      	ldr	r3, [pc, #200]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 800281a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800281e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002820:	4b30      	ldr	r3, [pc, #192]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 8002822:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002826:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8002828:	482e      	ldr	r0, [pc, #184]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 800282a:	f002 ff79 	bl	8005720 <HAL_DMA_Init>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 8002834:	f7ff fe05 	bl	8002442 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a2a      	ldr	r2, [pc, #168]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 800283c:	641a      	str	r2, [r3, #64]	@ 0x40
 800283e:	4a29      	ldr	r2, [pc, #164]	@ (80028e4 <HAL_SD_MspInit+0x20c>)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 8002844:	4b29      	ldr	r3, [pc, #164]	@ (80028ec <HAL_SD_MspInit+0x214>)
 8002846:	4a2a      	ldr	r2, [pc, #168]	@ (80028f0 <HAL_SD_MspInit+0x218>)
 8002848:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 800284a:	4b28      	ldr	r3, [pc, #160]	@ (80028ec <HAL_SD_MspInit+0x214>)
 800284c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002850:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002852:	4b26      	ldr	r3, [pc, #152]	@ (80028ec <HAL_SD_MspInit+0x214>)
 8002854:	2240      	movs	r2, #64	@ 0x40
 8002856:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002858:	4b24      	ldr	r3, [pc, #144]	@ (80028ec <HAL_SD_MspInit+0x214>)
 800285a:	2200      	movs	r2, #0
 800285c:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800285e:	4b23      	ldr	r3, [pc, #140]	@ (80028ec <HAL_SD_MspInit+0x214>)
 8002860:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002864:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002866:	4b21      	ldr	r3, [pc, #132]	@ (80028ec <HAL_SD_MspInit+0x214>)
 8002868:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800286c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800286e:	4b1f      	ldr	r3, [pc, #124]	@ (80028ec <HAL_SD_MspInit+0x214>)
 8002870:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002874:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8002876:	4b1d      	ldr	r3, [pc, #116]	@ (80028ec <HAL_SD_MspInit+0x214>)
 8002878:	2220      	movs	r2, #32
 800287a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800287c:	4b1b      	ldr	r3, [pc, #108]	@ (80028ec <HAL_SD_MspInit+0x214>)
 800287e:	2200      	movs	r2, #0
 8002880:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002882:	4b1a      	ldr	r3, [pc, #104]	@ (80028ec <HAL_SD_MspInit+0x214>)
 8002884:	2204      	movs	r2, #4
 8002886:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002888:	4b18      	ldr	r3, [pc, #96]	@ (80028ec <HAL_SD_MspInit+0x214>)
 800288a:	2203      	movs	r2, #3
 800288c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800288e:	4b17      	ldr	r3, [pc, #92]	@ (80028ec <HAL_SD_MspInit+0x214>)
 8002890:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002894:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002896:	4b15      	ldr	r3, [pc, #84]	@ (80028ec <HAL_SD_MspInit+0x214>)
 8002898:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800289c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 800289e:	4813      	ldr	r0, [pc, #76]	@ (80028ec <HAL_SD_MspInit+0x214>)
 80028a0:	f002 ff3e 	bl	8005720 <HAL_DMA_Init>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 80028aa:	f7ff fdca 	bl	8002442 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a0e      	ldr	r2, [pc, #56]	@ (80028ec <HAL_SD_MspInit+0x214>)
 80028b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80028b4:	4a0d      	ldr	r2, [pc, #52]	@ (80028ec <HAL_SD_MspInit+0x214>)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 1, 0);
 80028ba:	2200      	movs	r2, #0
 80028bc:	2101      	movs	r1, #1
 80028be:	2031      	movs	r0, #49	@ 0x31
 80028c0:	f002 fe05 	bl	80054ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80028c4:	2031      	movs	r0, #49	@ 0x31
 80028c6:	f002 fe1e 	bl	8005506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 80028ca:	bf00      	nop
 80028cc:	37b0      	adds	r7, #176	@ 0xb0
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40012c00 	.word	0x40012c00
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40020800 	.word	0x40020800
 80028e0:	40020c00 	.word	0x40020c00
 80028e4:	20030e60 	.word	0x20030e60
 80028e8:	40026458 	.word	0x40026458
 80028ec:	20030ec0 	.word	0x20030ec0
 80028f0:	400264a0 	.word	0x400264a0

080028f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80028fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002938 <HAL_MspInit+0x44>)
 80028fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002938 <HAL_MspInit+0x44>)
 8002900:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002904:	6413      	str	r3, [r2, #64]	@ 0x40
 8002906:	4b0c      	ldr	r3, [pc, #48]	@ (8002938 <HAL_MspInit+0x44>)
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002912:	4b09      	ldr	r3, [pc, #36]	@ (8002938 <HAL_MspInit+0x44>)
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	4a08      	ldr	r2, [pc, #32]	@ (8002938 <HAL_MspInit+0x44>)
 8002918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800291c:	6453      	str	r3, [r2, #68]	@ 0x44
 800291e:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <HAL_MspInit+0x44>)
 8002920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002922:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002926:	603b      	str	r3, [r7, #0]
 8002928:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800292a:	bf00      	nop
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	40023800 	.word	0x40023800

0800293c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002940:	bf00      	nop
 8002942:	e7fd      	b.n	8002940 <NMI_Handler+0x4>

08002944 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002948:	bf00      	nop
 800294a:	e7fd      	b.n	8002948 <HardFault_Handler+0x4>

0800294c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002950:	bf00      	nop
 8002952:	e7fd      	b.n	8002950 <MemManage_Handler+0x4>

08002954 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002958:	bf00      	nop
 800295a:	e7fd      	b.n	8002958 <BusFault_Handler+0x4>

0800295c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002960:	bf00      	nop
 8002962:	e7fd      	b.n	8002960 <UsageFault_Handler+0x4>

08002964 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002968:	bf00      	nop
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr

08002972 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002972:	b480      	push	{r7}
 8002974:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002976:	bf00      	nop
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr

0800298e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002992:	f002 fc7d 	bl	8005290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}

0800299a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 800299e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80029a2:	f003 fe35 	bl	8006610 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
	...

080029ac <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80029b0:	4802      	ldr	r0, [pc, #8]	@ (80029bc <SDMMC1_IRQHandler+0x10>)
 80029b2:	f006 fd5b 	bl	800946c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80029b6:	bf00      	nop
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	20030ddc 	.word	0x20030ddc

080029c0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80029c4:	4802      	ldr	r0, [pc, #8]	@ (80029d0 <DMA2_Stream1_IRQHandler+0x10>)
 80029c6:	f003 f8a9 	bl	8005b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80029ca:	bf00      	nop
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20030d78 	.word	0x20030d78

080029d4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 80029d8:	4802      	ldr	r0, [pc, #8]	@ (80029e4 <DMA2_Stream3_IRQHandler+0x10>)
 80029da:	f003 f89f 	bl	8005b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80029de:	bf00      	nop
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20030e60 	.word	0x20030e60

080029e8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 80029ec:	4802      	ldr	r0, [pc, #8]	@ (80029f8 <DMA2_Stream6_IRQHandler+0x10>)
 80029ee:	f003 f895 	bl	8005b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20030ec0 	.word	0x20030ec0

080029fc <DMA2_Stream7_IRQHandler>:
  * @brief This function handles DMA2 Stream 7 interrupt request.
  * @param None
  * @retval None
  */
void AUDIO_IN_SAIx_DMAx_IRQHandler(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
	//extern SAI_HandleTypeDef haudio_in_sai;
	HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
 8002a00:	4b03      	ldr	r3, [pc, #12]	@ (8002a10 <DMA2_Stream7_IRQHandler+0x14>)
 8002a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a04:	4618      	mov	r0, r3
 8002a06:	f003 f889 	bl	8005b1c <HAL_DMA_IRQHandler>
}
 8002a0a:	bf00      	nop
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	20031090 	.word	0x20031090

08002a14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  return 1;
 8002a18:	2301      	movs	r3, #1
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <_kill>:

int _kill(int pid, int sig)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a2e:	f012 fd53 	bl	80154d8 <__errno>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2216      	movs	r2, #22
 8002a36:	601a      	str	r2, [r3, #0]
  return -1;
 8002a38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <_exit>:

void _exit (int status)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f7ff ffe7 	bl	8002a24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a56:	bf00      	nop
 8002a58:	e7fd      	b.n	8002a56 <_exit+0x12>

08002a5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b086      	sub	sp, #24
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	60f8      	str	r0, [r7, #12]
 8002a62:	60b9      	str	r1, [r7, #8]
 8002a64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a66:	2300      	movs	r3, #0
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	e00a      	b.n	8002a82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a6c:	f3af 8000 	nop.w
 8002a70:	4601      	mov	r1, r0
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	1c5a      	adds	r2, r3, #1
 8002a76:	60ba      	str	r2, [r7, #8]
 8002a78:	b2ca      	uxtb	r2, r1
 8002a7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	dbf0      	blt.n	8002a6c <_read+0x12>
  }

  return len;
 8002a8a:	687b      	ldr	r3, [r7, #4]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b086      	sub	sp, #24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	617b      	str	r3, [r7, #20]
 8002aa4:	e009      	b.n	8002aba <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	1c5a      	adds	r2, r3, #1
 8002aaa:	60ba      	str	r2, [r7, #8]
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff fa88 	bl	8001fc4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	617b      	str	r3, [r7, #20]
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	dbf1      	blt.n	8002aa6 <_write+0x12>
  }
  return len;
 8002ac2:	687b      	ldr	r3, [r7, #4]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3718      	adds	r7, #24
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <_close>:

int _close(int file)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ad4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002af4:	605a      	str	r2, [r3, #4]
  return 0;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <_isatty>:

int _isatty(int file)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b0c:	2301      	movs	r3, #1
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr

08002b1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	b085      	sub	sp, #20
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	60f8      	str	r0, [r7, #12]
 8002b22:	60b9      	str	r1, [r7, #8]
 8002b24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b26:	2300      	movs	r3, #0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3714      	adds	r7, #20
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b3c:	4a14      	ldr	r2, [pc, #80]	@ (8002b90 <_sbrk+0x5c>)
 8002b3e:	4b15      	ldr	r3, [pc, #84]	@ (8002b94 <_sbrk+0x60>)
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b48:	4b13      	ldr	r3, [pc, #76]	@ (8002b98 <_sbrk+0x64>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d102      	bne.n	8002b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b50:	4b11      	ldr	r3, [pc, #68]	@ (8002b98 <_sbrk+0x64>)
 8002b52:	4a12      	ldr	r2, [pc, #72]	@ (8002b9c <_sbrk+0x68>)
 8002b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b56:	4b10      	ldr	r3, [pc, #64]	@ (8002b98 <_sbrk+0x64>)
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d207      	bcs.n	8002b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b64:	f012 fcb8 	bl	80154d8 <__errno>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	220c      	movs	r2, #12
 8002b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b72:	e009      	b.n	8002b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b74:	4b08      	ldr	r3, [pc, #32]	@ (8002b98 <_sbrk+0x64>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b7a:	4b07      	ldr	r3, [pc, #28]	@ (8002b98 <_sbrk+0x64>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4413      	add	r3, r2
 8002b82:	4a05      	ldr	r2, [pc, #20]	@ (8002b98 <_sbrk+0x64>)
 8002b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b86:	68fb      	ldr	r3, [r7, #12]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3718      	adds	r7, #24
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	20050000 	.word	0x20050000
 8002b94:	00002000 	.word	0x00002000
 8002b98:	20030f20 	.word	0x20030f20
 8002b9c:	20036198 	.word	0x20036198

08002ba0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ba4:	4b06      	ldr	r3, [pc, #24]	@ (8002bc0 <SystemInit+0x20>)
 8002ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002baa:	4a05      	ldr	r2, [pc, #20]	@ (8002bc0 <SystemInit+0x20>)
 8002bac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bb4:	bf00      	nop
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	e000ed00 	.word	0xe000ed00

08002bc4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002bc8:	4b14      	ldr	r3, [pc, #80]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002bca:	4a15      	ldr	r2, [pc, #84]	@ (8002c20 <MX_USART1_UART_Init+0x5c>)
 8002bcc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002bce:	4b13      	ldr	r3, [pc, #76]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002bd0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bd4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bd6:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002be2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002be8:	4b0c      	ldr	r3, [pc, #48]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002bea:	220c      	movs	r2, #12
 8002bec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bee:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bf4:	4b09      	ldr	r3, [pc, #36]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bfa:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c00:	4b06      	ldr	r3, [pc, #24]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c06:	4805      	ldr	r0, [pc, #20]	@ (8002c1c <MX_USART1_UART_Init+0x58>)
 8002c08:	f007 fb69 	bl	800a2de <HAL_UART_Init>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002c12:	f7ff fc16 	bl	8002442 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c16:	bf00      	nop
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	20030f24 	.word	0x20030f24
 8002c20:	40011000 	.word	0x40011000

08002c24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b0ac      	sub	sp, #176	@ 0xb0
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c2c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c3c:	f107 0318 	add.w	r3, r7, #24
 8002c40:	2284      	movs	r2, #132	@ 0x84
 8002c42:	2100      	movs	r1, #0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f012 fbe5 	bl	8015414 <memset>
  if(uartHandle->Instance==USART1)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a32      	ldr	r2, [pc, #200]	@ (8002d18 <HAL_UART_MspInit+0xf4>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d15c      	bne.n	8002d0e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002c54:	2340      	movs	r3, #64	@ 0x40
 8002c56:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c5c:	f107 0318 	add.w	r3, r7, #24
 8002c60:	4618      	mov	r0, r3
 8002c62:	f004 ffa5 	bl	8007bb0 <HAL_RCCEx_PeriphCLKConfig>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002c6c:	f7ff fbe9 	bl	8002442 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c70:	4b2a      	ldr	r3, [pc, #168]	@ (8002d1c <HAL_UART_MspInit+0xf8>)
 8002c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c74:	4a29      	ldr	r2, [pc, #164]	@ (8002d1c <HAL_UART_MspInit+0xf8>)
 8002c76:	f043 0310 	orr.w	r3, r3, #16
 8002c7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c7c:	4b27      	ldr	r3, [pc, #156]	@ (8002d1c <HAL_UART_MspInit+0xf8>)
 8002c7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c80:	f003 0310 	and.w	r3, r3, #16
 8002c84:	617b      	str	r3, [r7, #20]
 8002c86:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c88:	4b24      	ldr	r3, [pc, #144]	@ (8002d1c <HAL_UART_MspInit+0xf8>)
 8002c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8c:	4a23      	ldr	r2, [pc, #140]	@ (8002d1c <HAL_UART_MspInit+0xf8>)
 8002c8e:	f043 0302 	orr.w	r3, r3, #2
 8002c92:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c94:	4b21      	ldr	r3, [pc, #132]	@ (8002d1c <HAL_UART_MspInit+0xf8>)
 8002c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	613b      	str	r3, [r7, #16]
 8002c9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca0:	4b1e      	ldr	r3, [pc, #120]	@ (8002d1c <HAL_UART_MspInit+0xf8>)
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d1c <HAL_UART_MspInit+0xf8>)
 8002ca6:	f043 0301 	orr.w	r3, r3, #1
 8002caa:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cac:	4b1b      	ldr	r3, [pc, #108]	@ (8002d1c <HAL_UART_MspInit+0xf8>)
 8002cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cb8:	2380      	movs	r3, #128	@ 0x80
 8002cba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002cd0:	2307      	movs	r3, #7
 8002cd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4810      	ldr	r0, [pc, #64]	@ (8002d20 <HAL_UART_MspInit+0xfc>)
 8002cde:	f003 f993 	bl	8006008 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ce2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ce6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cea:	2302      	movs	r3, #2
 8002cec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002cfc:	2307      	movs	r3, #7
 8002cfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d02:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d06:	4619      	mov	r1, r3
 8002d08:	4806      	ldr	r0, [pc, #24]	@ (8002d24 <HAL_UART_MspInit+0x100>)
 8002d0a:	f003 f97d 	bl	8006008 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002d0e:	bf00      	nop
 8002d10:	37b0      	adds	r7, #176	@ 0xb0
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	40011000 	.word	0x40011000
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	40020400 	.word	0x40020400
 8002d24:	40020000 	.word	0x40020000

08002d28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d60 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d2c:	f7ff ff38 	bl	8002ba0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d30:	480c      	ldr	r0, [pc, #48]	@ (8002d64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d32:	490d      	ldr	r1, [pc, #52]	@ (8002d68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d34:	4a0d      	ldr	r2, [pc, #52]	@ (8002d6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d38:	e002      	b.n	8002d40 <LoopCopyDataInit>

08002d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d3e:	3304      	adds	r3, #4

08002d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d44:	d3f9      	bcc.n	8002d3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d46:	4a0a      	ldr	r2, [pc, #40]	@ (8002d70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d48:	4c0a      	ldr	r4, [pc, #40]	@ (8002d74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d4c:	e001      	b.n	8002d52 <LoopFillZerobss>

08002d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d50:	3204      	adds	r2, #4

08002d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d54:	d3fb      	bcc.n	8002d4e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002d56:	f012 fbc5 	bl	80154e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d5a:	f7fe fca3 	bl	80016a4 <main>
  bx  lr    
 8002d5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d60:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002d64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d68:	200009e0 	.word	0x200009e0
  ldr r2, =_sidata
 8002d6c:	080d5db8 	.word	0x080d5db8
  ldr r2, =_sbss
 8002d70:	200009e0 	.word	0x200009e0
  ldr r4, =_ebss
 8002d74:	20036198 	.word	0x20036198

08002d78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d78:	e7fe      	b.n	8002d78 <ADC_IRQHandler>
	...

08002d7c <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b088      	sub	sp, #32
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	607b      	str	r3, [r7, #4]
 8002d84:	4603      	mov	r3, r0
 8002d86:	81fb      	strh	r3, [r7, #14]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	81bb      	strh	r3, [r7, #12]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8002d94:	89bb      	ldrh	r3, [r7, #12]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8002d9a:	89bb      	ldrh	r3, [r7, #12]
 8002d9c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002da0:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8002da6:	f001 fc71 	bl	800468c <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8002daa:	89fb      	ldrh	r3, [r7, #14]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2203      	movs	r2, #3
 8002db0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002db4:	4618      	mov	r0, r3
 8002db6:	f001 fafb 	bl	80043b0 <CODEC_IO_Write>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8002dc4:	89fb      	ldrh	r3, [r7, #14]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f640 0117 	movw	r1, #2071	@ 0x817
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f001 faee 	bl	80043b0 <CODEC_IO_Write>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	4413      	add	r3, r2
 8002ddc:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8002dde:	89fb      	ldrh	r3, [r7, #14]
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2200      	movs	r2, #0
 8002de4:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002de8:	4618      	mov	r0, r3
 8002dea:	f001 fae1 	bl	80043b0 <CODEC_IO_Write>
 8002dee:	4603      	mov	r3, r0
 8002df0:	461a      	mov	r2, r3
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	4413      	add	r3, r2
 8002df6:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8002df8:	89fb      	ldrh	r3, [r7, #14]
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	226c      	movs	r2, #108	@ 0x6c
 8002dfe:	2139      	movs	r1, #57	@ 0x39
 8002e00:	4618      	mov	r0, r3
 8002e02:	f001 fad5 	bl	80043b0 <CODEC_IO_Write>
 8002e06:	4603      	mov	r3, r0
 8002e08:	461a      	mov	r2, r3
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8002e10:	8afb      	ldrh	r3, [r7, #22]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00c      	beq.n	8002e30 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8002e16:	89fb      	ldrh	r3, [r7, #14]
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2213      	movs	r2, #19
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f001 fac6 	bl	80043b0 <CODEC_IO_Write>
 8002e24:	4603      	mov	r3, r0
 8002e26:	461a      	mov	r2, r3
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	61fb      	str	r3, [r7, #28]
 8002e2e:	e00b      	b.n	8002e48 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8002e30:	89fb      	ldrh	r3, [r7, #14]
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2203      	movs	r2, #3
 8002e36:	2101      	movs	r1, #1
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f001 fab9 	bl	80043b0 <CODEC_IO_Write>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	461a      	mov	r2, r3
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	4413      	add	r3, r2
 8002e46:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8002e48:	2032      	movs	r0, #50	@ 0x32
 8002e4a:	f001 fc87 	bl	800475c <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 8002e4e:	8b3b      	ldrh	r3, [r7, #24]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 815f 	beq.w	8003114 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8002e56:	4bae      	ldr	r3, [pc, #696]	@ (8003110 <wm8994_Init+0x394>)
 8002e58:	2201      	movs	r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8002e5c:	8b3b      	ldrh	r3, [r7, #24]
 8002e5e:	2b03      	cmp	r3, #3
 8002e60:	f000 808c 	beq.w	8002f7c <wm8994_Init+0x200>
 8002e64:	2b03      	cmp	r3, #3
 8002e66:	f300 8111 	bgt.w	800308c <wm8994_Init+0x310>
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d002      	beq.n	8002e74 <wm8994_Init+0xf8>
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d042      	beq.n	8002ef8 <wm8994_Init+0x17c>
 8002e72:	e10b      	b.n	800308c <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8002e74:	89fb      	ldrh	r3, [r7, #14]
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8002e7c:	2105      	movs	r1, #5
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f001 fa96 	bl	80043b0 <CODEC_IO_Write>
 8002e84:	4603      	mov	r3, r0
 8002e86:	461a      	mov	r2, r3
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8002e8e:	89fb      	ldrh	r3, [r7, #14]
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2200      	movs	r2, #0
 8002e94:	f240 6101 	movw	r1, #1537	@ 0x601
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f001 fa89 	bl	80043b0 <CODEC_IO_Write>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8002ea8:	89fb      	ldrh	r3, [r7, #14]
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2200      	movs	r2, #0
 8002eae:	f240 6102 	movw	r1, #1538	@ 0x602
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f001 fa7c 	bl	80043b0 <CODEC_IO_Write>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	461a      	mov	r2, r3
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8002ec2:	89fb      	ldrh	r3, [r7, #14]
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f240 6104 	movw	r1, #1540	@ 0x604
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f001 fa6f 	bl	80043b0 <CODEC_IO_Write>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	4413      	add	r3, r2
 8002eda:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8002edc:	89fb      	ldrh	r3, [r7, #14]
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	f240 6105 	movw	r1, #1541	@ 0x605
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f001 fa62 	bl	80043b0 <CODEC_IO_Write>
 8002eec:	4603      	mov	r3, r0
 8002eee:	461a      	mov	r2, r3
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	61fb      	str	r3, [r7, #28]
      break;
 8002ef6:	e110      	b.n	800311a <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8002ef8:	89fb      	ldrh	r3, [r7, #14]
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	f240 3203 	movw	r2, #771	@ 0x303
 8002f00:	2105      	movs	r1, #5
 8002f02:	4618      	mov	r0, r3
 8002f04:	f001 fa54 	bl	80043b0 <CODEC_IO_Write>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	4413      	add	r3, r2
 8002f10:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002f12:	89fb      	ldrh	r3, [r7, #14]
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2201      	movs	r2, #1
 8002f18:	f240 6101 	movw	r1, #1537	@ 0x601
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f001 fa47 	bl	80043b0 <CODEC_IO_Write>
 8002f22:	4603      	mov	r3, r0
 8002f24:	461a      	mov	r2, r3
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	4413      	add	r3, r2
 8002f2a:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002f2c:	89fb      	ldrh	r3, [r7, #14]
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	2201      	movs	r2, #1
 8002f32:	f240 6102 	movw	r1, #1538	@ 0x602
 8002f36:	4618      	mov	r0, r3
 8002f38:	f001 fa3a 	bl	80043b0 <CODEC_IO_Write>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	461a      	mov	r2, r3
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	4413      	add	r3, r2
 8002f44:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8002f46:	89fb      	ldrh	r3, [r7, #14]
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f240 6104 	movw	r1, #1540	@ 0x604
 8002f50:	4618      	mov	r0, r3
 8002f52:	f001 fa2d 	bl	80043b0 <CODEC_IO_Write>
 8002f56:	4603      	mov	r3, r0
 8002f58:	461a      	mov	r2, r3
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8002f60:	89fb      	ldrh	r3, [r7, #14]
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2200      	movs	r2, #0
 8002f66:	f240 6105 	movw	r1, #1541	@ 0x605
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f001 fa20 	bl	80043b0 <CODEC_IO_Write>
 8002f70:	4603      	mov	r3, r0
 8002f72:	461a      	mov	r2, r3
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	4413      	add	r3, r2
 8002f78:	61fb      	str	r3, [r7, #28]
      break;
 8002f7a:	e0ce      	b.n	800311a <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002f7c:	8afb      	ldrh	r3, [r7, #22]
 8002f7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f82:	d141      	bne.n	8003008 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8002f84:	89fb      	ldrh	r3, [r7, #14]
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8002f8c:	2105      	movs	r1, #5
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f001 fa0e 	bl	80043b0 <CODEC_IO_Write>
 8002f94:	4603      	mov	r3, r0
 8002f96:	461a      	mov	r2, r3
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8002f9e:	89fb      	ldrh	r3, [r7, #14]
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2203      	movs	r2, #3
 8002fa4:	f240 6101 	movw	r1, #1537	@ 0x601
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f001 fa01 	bl	80043b0 <CODEC_IO_Write>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8002fb8:	89fb      	ldrh	r3, [r7, #14]
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	f240 6102 	movw	r1, #1538	@ 0x602
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f001 f9f4 	bl	80043b0 <CODEC_IO_Write>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	461a      	mov	r2, r3
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	4413      	add	r3, r2
 8002fd0:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8002fd2:	89fb      	ldrh	r3, [r7, #14]
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2203      	movs	r2, #3
 8002fd8:	f240 6104 	movw	r1, #1540	@ 0x604
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f001 f9e7 	bl	80043b0 <CODEC_IO_Write>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	4413      	add	r3, r2
 8002fea:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8002fec:	89fb      	ldrh	r3, [r7, #14]
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2203      	movs	r2, #3
 8002ff2:	f240 6105 	movw	r1, #1541	@ 0x605
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f001 f9da 	bl	80043b0 <CODEC_IO_Write>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	461a      	mov	r2, r3
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	4413      	add	r3, r2
 8003004:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 8003006:	e088      	b.n	800311a <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003008:	89fb      	ldrh	r3, [r7, #14]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003010:	2105      	movs	r1, #5
 8003012:	4618      	mov	r0, r3
 8003014:	f001 f9cc 	bl	80043b0 <CODEC_IO_Write>
 8003018:	4603      	mov	r3, r0
 800301a:	461a      	mov	r2, r3
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	4413      	add	r3, r2
 8003020:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003022:	89fb      	ldrh	r3, [r7, #14]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2201      	movs	r2, #1
 8003028:	f240 6101 	movw	r1, #1537	@ 0x601
 800302c:	4618      	mov	r0, r3
 800302e:	f001 f9bf 	bl	80043b0 <CODEC_IO_Write>
 8003032:	4603      	mov	r3, r0
 8003034:	461a      	mov	r2, r3
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	4413      	add	r3, r2
 800303a:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800303c:	89fb      	ldrh	r3, [r7, #14]
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2201      	movs	r2, #1
 8003042:	f240 6102 	movw	r1, #1538	@ 0x602
 8003046:	4618      	mov	r0, r3
 8003048:	f001 f9b2 	bl	80043b0 <CODEC_IO_Write>
 800304c:	4603      	mov	r3, r0
 800304e:	461a      	mov	r2, r3
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	4413      	add	r3, r2
 8003054:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003056:	89fb      	ldrh	r3, [r7, #14]
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2202      	movs	r2, #2
 800305c:	f240 6104 	movw	r1, #1540	@ 0x604
 8003060:	4618      	mov	r0, r3
 8003062:	f001 f9a5 	bl	80043b0 <CODEC_IO_Write>
 8003066:	4603      	mov	r3, r0
 8003068:	461a      	mov	r2, r3
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	4413      	add	r3, r2
 800306e:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 8003070:	89fb      	ldrh	r3, [r7, #14]
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2202      	movs	r2, #2
 8003076:	f240 6105 	movw	r1, #1541	@ 0x605
 800307a:	4618      	mov	r0, r3
 800307c:	f001 f998 	bl	80043b0 <CODEC_IO_Write>
 8003080:	4603      	mov	r3, r0
 8003082:	461a      	mov	r2, r3
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	4413      	add	r3, r2
 8003088:	61fb      	str	r3, [r7, #28]
      break;
 800308a:	e046      	b.n	800311a <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800308c:	89fb      	ldrh	r3, [r7, #14]
 800308e:	b2db      	uxtb	r3, r3
 8003090:	f240 3203 	movw	r2, #771	@ 0x303
 8003094:	2105      	movs	r1, #5
 8003096:	4618      	mov	r0, r3
 8003098:	f001 f98a 	bl	80043b0 <CODEC_IO_Write>
 800309c:	4603      	mov	r3, r0
 800309e:	461a      	mov	r2, r3
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	4413      	add	r3, r2
 80030a4:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80030a6:	89fb      	ldrh	r3, [r7, #14]
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2201      	movs	r2, #1
 80030ac:	f240 6101 	movw	r1, #1537	@ 0x601
 80030b0:	4618      	mov	r0, r3
 80030b2:	f001 f97d 	bl	80043b0 <CODEC_IO_Write>
 80030b6:	4603      	mov	r3, r0
 80030b8:	461a      	mov	r2, r3
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	4413      	add	r3, r2
 80030be:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80030c0:	89fb      	ldrh	r3, [r7, #14]
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2201      	movs	r2, #1
 80030c6:	f240 6102 	movw	r1, #1538	@ 0x602
 80030ca:	4618      	mov	r0, r3
 80030cc:	f001 f970 	bl	80043b0 <CODEC_IO_Write>
 80030d0:	4603      	mov	r3, r0
 80030d2:	461a      	mov	r2, r3
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	4413      	add	r3, r2
 80030d8:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80030da:	89fb      	ldrh	r3, [r7, #14]
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2200      	movs	r2, #0
 80030e0:	f240 6104 	movw	r1, #1540	@ 0x604
 80030e4:	4618      	mov	r0, r3
 80030e6:	f001 f963 	bl	80043b0 <CODEC_IO_Write>
 80030ea:	4603      	mov	r3, r0
 80030ec:	461a      	mov	r2, r3
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	4413      	add	r3, r2
 80030f2:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80030f4:	89fb      	ldrh	r3, [r7, #14]
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2200      	movs	r2, #0
 80030fa:	f240 6105 	movw	r1, #1541	@ 0x605
 80030fe:	4618      	mov	r0, r3
 8003100:	f001 f956 	bl	80043b0 <CODEC_IO_Write>
 8003104:	4603      	mov	r3, r0
 8003106:	461a      	mov	r2, r3
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	4413      	add	r3, r2
 800310c:	61fb      	str	r3, [r7, #28]
      break;
 800310e:	e004      	b.n	800311a <wm8994_Init+0x39e>
 8003110:	20030fac 	.word	0x20030fac
    }
  }
  else
  {
    outputEnabled = 0;
 8003114:	4b99      	ldr	r3, [pc, #612]	@ (800337c <wm8994_Init+0x600>)
 8003116:	2200      	movs	r2, #0
 8003118:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 800311a:	8afb      	ldrh	r3, [r7, #22]
 800311c:	2b00      	cmp	r3, #0
 800311e:	f000 81ab 	beq.w	8003478 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 8003122:	4b97      	ldr	r3, [pc, #604]	@ (8003380 <wm8994_Init+0x604>)
 8003124:	2201      	movs	r2, #1
 8003126:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8003128:	8afb      	ldrh	r3, [r7, #22]
 800312a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800312e:	f000 8129 	beq.w	8003384 <wm8994_Init+0x608>
 8003132:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003136:	f300 819b 	bgt.w	8003470 <wm8994_Init+0x6f4>
 800313a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800313e:	d05a      	beq.n	80031f6 <wm8994_Init+0x47a>
 8003140:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003144:	f300 8194 	bgt.w	8003470 <wm8994_Init+0x6f4>
 8003148:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800314c:	f000 80c6 	beq.w	80032dc <wm8994_Init+0x560>
 8003150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003154:	f040 818c 	bne.w	8003470 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8003158:	89fb      	ldrh	r3, [r7, #14]
 800315a:	b2db      	uxtb	r3, r3
 800315c:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 8003160:	2104      	movs	r1, #4
 8003162:	4618      	mov	r0, r3
 8003164:	f001 f924 	bl	80043b0 <CODEC_IO_Write>
 8003168:	4603      	mov	r3, r0
 800316a:	461a      	mov	r2, r3
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	4413      	add	r3, r2
 8003170:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8003172:	89fb      	ldrh	r3, [r7, #14]
 8003174:	b2db      	uxtb	r3, r3
 8003176:	22db      	movs	r2, #219	@ 0xdb
 8003178:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 800317c:	4618      	mov	r0, r3
 800317e:	f001 f917 	bl	80043b0 <CODEC_IO_Write>
 8003182:	4603      	mov	r3, r0
 8003184:	461a      	mov	r2, r3
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	4413      	add	r3, r2
 800318a:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 800318c:	89fb      	ldrh	r3, [r7, #14]
 800318e:	b2db      	uxtb	r3, r3
 8003190:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8003194:	2102      	movs	r1, #2
 8003196:	4618      	mov	r0, r3
 8003198:	f001 f90a 	bl	80043b0 <CODEC_IO_Write>
 800319c:	4603      	mov	r3, r0
 800319e:	461a      	mov	r2, r3
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	4413      	add	r3, r2
 80031a4:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80031a6:	89fb      	ldrh	r3, [r7, #14]
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2202      	movs	r2, #2
 80031ac:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 80031b0:	4618      	mov	r0, r3
 80031b2:	f001 f8fd 	bl	80043b0 <CODEC_IO_Write>
 80031b6:	4603      	mov	r3, r0
 80031b8:	461a      	mov	r2, r3
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	4413      	add	r3, r2
 80031be:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80031c0:	89fb      	ldrh	r3, [r7, #14]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2202      	movs	r2, #2
 80031c6:	f240 6109 	movw	r1, #1545	@ 0x609
 80031ca:	4618      	mov	r0, r3
 80031cc:	f001 f8f0 	bl	80043b0 <CODEC_IO_Write>
 80031d0:	4603      	mov	r3, r0
 80031d2:	461a      	mov	r2, r3
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	4413      	add	r3, r2
 80031d8:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 80031da:	89fb      	ldrh	r3, [r7, #14]
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	220e      	movs	r2, #14
 80031e0:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80031e4:	4618      	mov	r0, r3
 80031e6:	f001 f8e3 	bl	80043b0 <CODEC_IO_Write>
 80031ea:	4603      	mov	r3, r0
 80031ec:	461a      	mov	r2, r3
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	4413      	add	r3, r2
 80031f2:	61fb      	str	r3, [r7, #28]
      break;
 80031f4:	e143      	b.n	800347e <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 80031f6:	89fb      	ldrh	r3, [r7, #14]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2211      	movs	r2, #17
 80031fc:	2128      	movs	r1, #40	@ 0x28
 80031fe:	4618      	mov	r0, r3
 8003200:	f001 f8d6 	bl	80043b0 <CODEC_IO_Write>
 8003204:	4603      	mov	r3, r0
 8003206:	461a      	mov	r2, r3
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	4413      	add	r3, r2
 800320c:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 800320e:	89fb      	ldrh	r3, [r7, #14]
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2235      	movs	r2, #53	@ 0x35
 8003214:	2129      	movs	r1, #41	@ 0x29
 8003216:	4618      	mov	r0, r3
 8003218:	f001 f8ca 	bl	80043b0 <CODEC_IO_Write>
 800321c:	4603      	mov	r3, r0
 800321e:	461a      	mov	r2, r3
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	4413      	add	r3, r2
 8003224:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8003226:	89fb      	ldrh	r3, [r7, #14]
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2235      	movs	r2, #53	@ 0x35
 800322c:	212a      	movs	r1, #42	@ 0x2a
 800322e:	4618      	mov	r0, r3
 8003230:	f001 f8be 	bl	80043b0 <CODEC_IO_Write>
 8003234:	4603      	mov	r3, r0
 8003236:	461a      	mov	r2, r3
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	4413      	add	r3, r2
 800323c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 800323e:	89fb      	ldrh	r3, [r7, #14]
 8003240:	b2db      	uxtb	r3, r3
 8003242:	f240 3203 	movw	r2, #771	@ 0x303
 8003246:	2104      	movs	r1, #4
 8003248:	4618      	mov	r0, r3
 800324a:	f001 f8b1 	bl	80043b0 <CODEC_IO_Write>
 800324e:	4603      	mov	r3, r0
 8003250:	461a      	mov	r2, r3
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	4413      	add	r3, r2
 8003256:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003258:	89fb      	ldrh	r3, [r7, #14]
 800325a:	b2db      	uxtb	r3, r3
 800325c:	22db      	movs	r2, #219	@ 0xdb
 800325e:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003262:	4618      	mov	r0, r3
 8003264:	f001 f8a4 	bl	80043b0 <CODEC_IO_Write>
 8003268:	4603      	mov	r3, r0
 800326a:	461a      	mov	r2, r3
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	4413      	add	r3, r2
 8003270:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003272:	89fb      	ldrh	r3, [r7, #14]
 8003274:	b2db      	uxtb	r3, r3
 8003276:	f246 3250 	movw	r2, #25424	@ 0x6350
 800327a:	2102      	movs	r1, #2
 800327c:	4618      	mov	r0, r3
 800327e:	f001 f897 	bl	80043b0 <CODEC_IO_Write>
 8003282:	4603      	mov	r3, r0
 8003284:	461a      	mov	r2, r3
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	4413      	add	r3, r2
 800328a:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800328c:	89fb      	ldrh	r3, [r7, #14]
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2202      	movs	r2, #2
 8003292:	f240 6106 	movw	r1, #1542	@ 0x606
 8003296:	4618      	mov	r0, r3
 8003298:	f001 f88a 	bl	80043b0 <CODEC_IO_Write>
 800329c:	4603      	mov	r3, r0
 800329e:	461a      	mov	r2, r3
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	4413      	add	r3, r2
 80032a4:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80032a6:	89fb      	ldrh	r3, [r7, #14]
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2202      	movs	r2, #2
 80032ac:	f240 6107 	movw	r1, #1543	@ 0x607
 80032b0:	4618      	mov	r0, r3
 80032b2:	f001 f87d 	bl	80043b0 <CODEC_IO_Write>
 80032b6:	4603      	mov	r3, r0
 80032b8:	461a      	mov	r2, r3
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	4413      	add	r3, r2
 80032be:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80032c0:	89fb      	ldrh	r3, [r7, #14]
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	220d      	movs	r2, #13
 80032c6:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80032ca:	4618      	mov	r0, r3
 80032cc:	f001 f870 	bl	80043b0 <CODEC_IO_Write>
 80032d0:	4603      	mov	r3, r0
 80032d2:	461a      	mov	r2, r3
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	4413      	add	r3, r2
 80032d8:	61fb      	str	r3, [r7, #28]
      break;
 80032da:	e0d0      	b.n	800347e <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 80032dc:	89fb      	ldrh	r3, [r7, #14]
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 80032e4:	2104      	movs	r1, #4
 80032e6:	4618      	mov	r0, r3
 80032e8:	f001 f862 	bl	80043b0 <CODEC_IO_Write>
 80032ec:	4603      	mov	r3, r0
 80032ee:	461a      	mov	r2, r3
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	4413      	add	r3, r2
 80032f4:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80032f6:	89fb      	ldrh	r3, [r7, #14]
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	22db      	movs	r2, #219	@ 0xdb
 80032fc:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003300:	4618      	mov	r0, r3
 8003302:	f001 f855 	bl	80043b0 <CODEC_IO_Write>
 8003306:	4603      	mov	r3, r0
 8003308:	461a      	mov	r2, r3
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	4413      	add	r3, r2
 800330e:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003310:	89fb      	ldrh	r3, [r7, #14]
 8003312:	b2db      	uxtb	r3, r3
 8003314:	f246 3250 	movw	r2, #25424	@ 0x6350
 8003318:	2102      	movs	r1, #2
 800331a:	4618      	mov	r0, r3
 800331c:	f001 f848 	bl	80043b0 <CODEC_IO_Write>
 8003320:	4603      	mov	r3, r0
 8003322:	461a      	mov	r2, r3
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	4413      	add	r3, r2
 8003328:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800332a:	89fb      	ldrh	r3, [r7, #14]
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2202      	movs	r2, #2
 8003330:	f240 6106 	movw	r1, #1542	@ 0x606
 8003334:	4618      	mov	r0, r3
 8003336:	f001 f83b 	bl	80043b0 <CODEC_IO_Write>
 800333a:	4603      	mov	r3, r0
 800333c:	461a      	mov	r2, r3
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	4413      	add	r3, r2
 8003342:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003344:	89fb      	ldrh	r3, [r7, #14]
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2202      	movs	r2, #2
 800334a:	f240 6107 	movw	r1, #1543	@ 0x607
 800334e:	4618      	mov	r0, r3
 8003350:	f001 f82e 	bl	80043b0 <CODEC_IO_Write>
 8003354:	4603      	mov	r3, r0
 8003356:	461a      	mov	r2, r3
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	4413      	add	r3, r2
 800335c:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800335e:	89fb      	ldrh	r3, [r7, #14]
 8003360:	b2db      	uxtb	r3, r3
 8003362:	220d      	movs	r2, #13
 8003364:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003368:	4618      	mov	r0, r3
 800336a:	f001 f821 	bl	80043b0 <CODEC_IO_Write>
 800336e:	4603      	mov	r3, r0
 8003370:	461a      	mov	r2, r3
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	4413      	add	r3, r2
 8003376:	61fb      	str	r3, [r7, #28]
      break; 
 8003378:	e081      	b.n	800347e <wm8994_Init+0x702>
 800337a:	bf00      	nop
 800337c:	20030fac 	.word	0x20030fac
 8003380:	20030fb0 	.word	0x20030fb0
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8003384:	89fb      	ldrh	r3, [r7, #14]
 8003386:	b2db      	uxtb	r3, r3
 8003388:	f640 723c 	movw	r2, #3900	@ 0xf3c
 800338c:	2104      	movs	r1, #4
 800338e:	4618      	mov	r0, r3
 8003390:	f001 f80e 	bl	80043b0 <CODEC_IO_Write>
 8003394:	4603      	mov	r3, r0
 8003396:	461a      	mov	r2, r3
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	4413      	add	r3, r2
 800339c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800339e:	89fb      	ldrh	r3, [r7, #14]
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	22db      	movs	r2, #219	@ 0xdb
 80033a4:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80033a8:	4618      	mov	r0, r3
 80033aa:	f001 f801 	bl	80043b0 <CODEC_IO_Write>
 80033ae:	4603      	mov	r3, r0
 80033b0:	461a      	mov	r2, r3
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	4413      	add	r3, r2
 80033b6:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80033b8:	89fb      	ldrh	r3, [r7, #14]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	22db      	movs	r2, #219	@ 0xdb
 80033be:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80033c2:	4618      	mov	r0, r3
 80033c4:	f000 fff4 	bl	80043b0 <CODEC_IO_Write>
 80033c8:	4603      	mov	r3, r0
 80033ca:	461a      	mov	r2, r3
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	4413      	add	r3, r2
 80033d0:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 80033d2:	89fb      	ldrh	r3, [r7, #14]
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 80033da:	2102      	movs	r1, #2
 80033dc:	4618      	mov	r0, r3
 80033de:	f000 ffe7 	bl	80043b0 <CODEC_IO_Write>
 80033e2:	4603      	mov	r3, r0
 80033e4:	461a      	mov	r2, r3
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	4413      	add	r3, r2
 80033ea:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80033ec:	89fb      	ldrh	r3, [r7, #14]
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2202      	movs	r2, #2
 80033f2:	f240 6106 	movw	r1, #1542	@ 0x606
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 ffda 	bl	80043b0 <CODEC_IO_Write>
 80033fc:	4603      	mov	r3, r0
 80033fe:	461a      	mov	r2, r3
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	4413      	add	r3, r2
 8003404:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003406:	89fb      	ldrh	r3, [r7, #14]
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2202      	movs	r2, #2
 800340c:	f240 6107 	movw	r1, #1543	@ 0x607
 8003410:	4618      	mov	r0, r3
 8003412:	f000 ffcd 	bl	80043b0 <CODEC_IO_Write>
 8003416:	4603      	mov	r3, r0
 8003418:	461a      	mov	r2, r3
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	4413      	add	r3, r2
 800341e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003420:	89fb      	ldrh	r3, [r7, #14]
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2202      	movs	r2, #2
 8003426:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800342a:	4618      	mov	r0, r3
 800342c:	f000 ffc0 	bl	80043b0 <CODEC_IO_Write>
 8003430:	4603      	mov	r3, r0
 8003432:	461a      	mov	r2, r3
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	4413      	add	r3, r2
 8003438:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 800343a:	89fb      	ldrh	r3, [r7, #14]
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2202      	movs	r2, #2
 8003440:	f240 6109 	movw	r1, #1545	@ 0x609
 8003444:	4618      	mov	r0, r3
 8003446:	f000 ffb3 	bl	80043b0 <CODEC_IO_Write>
 800344a:	4603      	mov	r3, r0
 800344c:	461a      	mov	r2, r3
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	4413      	add	r3, r2
 8003452:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003454:	89fb      	ldrh	r3, [r7, #14]
 8003456:	b2db      	uxtb	r3, r3
 8003458:	220d      	movs	r2, #13
 800345a:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800345e:	4618      	mov	r0, r3
 8003460:	f000 ffa6 	bl	80043b0 <CODEC_IO_Write>
 8003464:	4603      	mov	r3, r0
 8003466:	461a      	mov	r2, r3
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	4413      	add	r3, r2
 800346c:	61fb      	str	r3, [r7, #28]
      break;    
 800346e:	e006      	b.n	800347e <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	3301      	adds	r3, #1
 8003474:	61fb      	str	r3, [r7, #28]
      break;
 8003476:	e002      	b.n	800347e <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8003478:	4ba4      	ldr	r3, [pc, #656]	@ (800370c <wm8994_Init+0x990>)
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4aa3      	ldr	r2, [pc, #652]	@ (8003710 <wm8994_Init+0x994>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d079      	beq.n	800357a <wm8994_Init+0x7fe>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4aa1      	ldr	r2, [pc, #644]	@ (8003710 <wm8994_Init+0x994>)
 800348a:	4293      	cmp	r3, r2
 800348c:	f200 80ad 	bhi.w	80035ea <wm8994_Init+0x86e>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003496:	4293      	cmp	r3, r2
 8003498:	d061      	beq.n	800355e <wm8994_Init+0x7e2>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80034a0:	4293      	cmp	r3, r2
 80034a2:	f200 80a2 	bhi.w	80035ea <wm8994_Init+0x86e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80034ac:	4293      	cmp	r3, r2
 80034ae:	f000 808e 	beq.w	80035ce <wm8994_Init+0x852>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80034b8:	4293      	cmp	r3, r2
 80034ba:	f200 8096 	bhi.w	80035ea <wm8994_Init+0x86e>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80034c4:	d03d      	beq.n	8003542 <wm8994_Init+0x7c6>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80034cc:	f200 808d 	bhi.w	80035ea <wm8994_Init+0x86e>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f245 6222 	movw	r2, #22050	@ 0x5622
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d06b      	beq.n	80035b2 <wm8994_Init+0x836>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f245 6222 	movw	r2, #22050	@ 0x5622
 80034e0:	4293      	cmp	r3, r2
 80034e2:	f200 8082 	bhi.w	80035ea <wm8994_Init+0x86e>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80034ec:	d01b      	beq.n	8003526 <wm8994_Init+0x7aa>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80034f4:	d879      	bhi.n	80035ea <wm8994_Init+0x86e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80034fc:	d005      	beq.n	800350a <wm8994_Init+0x78e>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003504:	4293      	cmp	r3, r2
 8003506:	d046      	beq.n	8003596 <wm8994_Init+0x81a>
 8003508:	e06f      	b.n	80035ea <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 800350a:	89fb      	ldrh	r3, [r7, #14]
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2203      	movs	r2, #3
 8003510:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003514:	4618      	mov	r0, r3
 8003516:	f000 ff4b 	bl	80043b0 <CODEC_IO_Write>
 800351a:	4603      	mov	r3, r0
 800351c:	461a      	mov	r2, r3
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	4413      	add	r3, r2
 8003522:	61fb      	str	r3, [r7, #28]
    break;
 8003524:	e06f      	b.n	8003606 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003526:	89fb      	ldrh	r3, [r7, #14]
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2233      	movs	r2, #51	@ 0x33
 800352c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003530:	4618      	mov	r0, r3
 8003532:	f000 ff3d 	bl	80043b0 <CODEC_IO_Write>
 8003536:	4603      	mov	r3, r0
 8003538:	461a      	mov	r2, r3
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	4413      	add	r3, r2
 800353e:	61fb      	str	r3, [r7, #28]
    break;
 8003540:	e061      	b.n	8003606 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8003542:	89fb      	ldrh	r3, [r7, #14]
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2263      	movs	r2, #99	@ 0x63
 8003548:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800354c:	4618      	mov	r0, r3
 800354e:	f000 ff2f 	bl	80043b0 <CODEC_IO_Write>
 8003552:	4603      	mov	r3, r0
 8003554:	461a      	mov	r2, r3
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	4413      	add	r3, r2
 800355a:	61fb      	str	r3, [r7, #28]
    break;
 800355c:	e053      	b.n	8003606 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 800355e:	89fb      	ldrh	r3, [r7, #14]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2283      	movs	r2, #131	@ 0x83
 8003564:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003568:	4618      	mov	r0, r3
 800356a:	f000 ff21 	bl	80043b0 <CODEC_IO_Write>
 800356e:	4603      	mov	r3, r0
 8003570:	461a      	mov	r2, r3
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	4413      	add	r3, r2
 8003576:	61fb      	str	r3, [r7, #28]
    break;
 8003578:	e045      	b.n	8003606 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 800357a:	89fb      	ldrh	r3, [r7, #14]
 800357c:	b2db      	uxtb	r3, r3
 800357e:	22a3      	movs	r2, #163	@ 0xa3
 8003580:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003584:	4618      	mov	r0, r3
 8003586:	f000 ff13 	bl	80043b0 <CODEC_IO_Write>
 800358a:	4603      	mov	r3, r0
 800358c:	461a      	mov	r2, r3
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	4413      	add	r3, r2
 8003592:	61fb      	str	r3, [r7, #28]
    break;
 8003594:	e037      	b.n	8003606 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003596:	89fb      	ldrh	r3, [r7, #14]
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2213      	movs	r2, #19
 800359c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 ff05 	bl	80043b0 <CODEC_IO_Write>
 80035a6:	4603      	mov	r3, r0
 80035a8:	461a      	mov	r2, r3
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	4413      	add	r3, r2
 80035ae:	61fb      	str	r3, [r7, #28]
    break;
 80035b0:	e029      	b.n	8003606 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80035b2:	89fb      	ldrh	r3, [r7, #14]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2243      	movs	r2, #67	@ 0x43
 80035b8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80035bc:	4618      	mov	r0, r3
 80035be:	f000 fef7 	bl	80043b0 <CODEC_IO_Write>
 80035c2:	4603      	mov	r3, r0
 80035c4:	461a      	mov	r2, r3
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	4413      	add	r3, r2
 80035ca:	61fb      	str	r3, [r7, #28]
    break;
 80035cc:	e01b      	b.n	8003606 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 80035ce:	89fb      	ldrh	r3, [r7, #14]
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2273      	movs	r2, #115	@ 0x73
 80035d4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fee9 	bl	80043b0 <CODEC_IO_Write>
 80035de:	4603      	mov	r3, r0
 80035e0:	461a      	mov	r2, r3
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	4413      	add	r3, r2
 80035e6:	61fb      	str	r3, [r7, #28]
    break; 
 80035e8:	e00d      	b.n	8003606 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80035ea:	89fb      	ldrh	r3, [r7, #14]
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2283      	movs	r2, #131	@ 0x83
 80035f0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80035f4:	4618      	mov	r0, r3
 80035f6:	f000 fedb 	bl	80043b0 <CODEC_IO_Write>
 80035fa:	4603      	mov	r3, r0
 80035fc:	461a      	mov	r2, r3
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	4413      	add	r3, r2
 8003602:	61fb      	str	r3, [r7, #28]
    break; 
 8003604:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003606:	8afb      	ldrh	r3, [r7, #22]
 8003608:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800360c:	d10e      	bne.n	800362c <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 800360e:	89fb      	ldrh	r3, [r7, #14]
 8003610:	b2db      	uxtb	r3, r3
 8003612:	f244 0218 	movw	r2, #16408	@ 0x4018
 8003616:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800361a:	4618      	mov	r0, r3
 800361c:	f000 fec8 	bl	80043b0 <CODEC_IO_Write>
 8003620:	4603      	mov	r3, r0
 8003622:	461a      	mov	r2, r3
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	4413      	add	r3, r2
 8003628:	61fb      	str	r3, [r7, #28]
 800362a:	e00d      	b.n	8003648 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 800362c:	89fb      	ldrh	r3, [r7, #14]
 800362e:	b2db      	uxtb	r3, r3
 8003630:	f244 0210 	movw	r2, #16400	@ 0x4010
 8003634:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003638:	4618      	mov	r0, r3
 800363a:	f000 feb9 	bl	80043b0 <CODEC_IO_Write>
 800363e:	4603      	mov	r3, r0
 8003640:	461a      	mov	r2, r3
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	4413      	add	r3, r2
 8003646:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8003648:	89fb      	ldrh	r3, [r7, #14]
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2200      	movs	r2, #0
 800364e:	f240 3102 	movw	r1, #770	@ 0x302
 8003652:	4618      	mov	r0, r3
 8003654:	f000 feac 	bl	80043b0 <CODEC_IO_Write>
 8003658:	4603      	mov	r3, r0
 800365a:	461a      	mov	r2, r3
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	4413      	add	r3, r2
 8003660:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8003662:	89fb      	ldrh	r3, [r7, #14]
 8003664:	b2db      	uxtb	r3, r3
 8003666:	220a      	movs	r2, #10
 8003668:	f44f 7102 	mov.w	r1, #520	@ 0x208
 800366c:	4618      	mov	r0, r3
 800366e:	f000 fe9f 	bl	80043b0 <CODEC_IO_Write>
 8003672:	4603      	mov	r3, r0
 8003674:	461a      	mov	r2, r3
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	4413      	add	r3, r2
 800367a:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 800367c:	89fb      	ldrh	r3, [r7, #14]
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2201      	movs	r2, #1
 8003682:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003686:	4618      	mov	r0, r3
 8003688:	f000 fe92 	bl	80043b0 <CODEC_IO_Write>
 800368c:	4603      	mov	r3, r0
 800368e:	461a      	mov	r2, r3
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	4413      	add	r3, r2
 8003694:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8003696:	8b3b      	ldrh	r3, [r7, #24]
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 817b 	beq.w	8003994 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 800369e:	8b3b      	ldrh	r3, [r7, #24]
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d157      	bne.n	8003754 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 80036a4:	89fb      	ldrh	r3, [r7, #14]
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036ac:	212d      	movs	r1, #45	@ 0x2d
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 fe7e 	bl	80043b0 <CODEC_IO_Write>
 80036b4:	4603      	mov	r3, r0
 80036b6:	461a      	mov	r2, r3
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	4413      	add	r3, r2
 80036bc:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 80036be:	89fb      	ldrh	r3, [r7, #14]
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036c6:	212e      	movs	r1, #46	@ 0x2e
 80036c8:	4618      	mov	r0, r3
 80036ca:	f000 fe71 	bl	80043b0 <CODEC_IO_Write>
 80036ce:	4603      	mov	r3, r0
 80036d0:	461a      	mov	r2, r3
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	4413      	add	r3, r2
 80036d6:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 80036d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003714 <wm8994_Init+0x998>)
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d01b      	beq.n	8003718 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 80036e0:	89fb      	ldrh	r3, [r7, #14]
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 80036e8:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80036ec:	4618      	mov	r0, r3
 80036ee:	f000 fe5f 	bl	80043b0 <CODEC_IO_Write>
 80036f2:	4603      	mov	r3, r0
 80036f4:	461a      	mov	r2, r3
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	4413      	add	r3, r2
 80036fa:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 80036fc:	4b05      	ldr	r3, [pc, #20]	@ (8003714 <wm8994_Init+0x998>)
 80036fe:	2200      	movs	r2, #0
 8003700:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8003702:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003706:	f001 f829 	bl	800475c <AUDIO_IO_Delay>
 800370a:	e016      	b.n	800373a <wm8994_Init+0x9be>
 800370c:	20030fb0 	.word	0x20030fb0
 8003710:	00017700 	.word	0x00017700
 8003714:	2000004c 	.word	0x2000004c
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003718:	89fb      	ldrh	r3, [r7, #14]
 800371a:	b2db      	uxtb	r3, r3
 800371c:	f248 1208 	movw	r2, #33032	@ 0x8108
 8003720:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003724:	4618      	mov	r0, r3
 8003726:	f000 fe43 	bl	80043b0 <CODEC_IO_Write>
 800372a:	4603      	mov	r3, r0
 800372c:	461a      	mov	r2, r3
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	4413      	add	r3, r2
 8003732:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003734:	2032      	movs	r0, #50	@ 0x32
 8003736:	f001 f811 	bl	800475c <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 800373a:	89fb      	ldrh	r3, [r7, #14]
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2200      	movs	r2, #0
 8003740:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003744:	4618      	mov	r0, r3
 8003746:	f000 fe33 	bl	80043b0 <CODEC_IO_Write>
 800374a:	4603      	mov	r3, r0
 800374c:	461a      	mov	r2, r3
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	4413      	add	r3, r2
 8003752:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8003754:	89fb      	ldrh	r3, [r7, #14]
 8003756:	b2db      	uxtb	r3, r3
 8003758:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800375c:	2103      	movs	r1, #3
 800375e:	4618      	mov	r0, r3
 8003760:	f000 fe26 	bl	80043b0 <CODEC_IO_Write>
 8003764:	4603      	mov	r3, r0
 8003766:	461a      	mov	r2, r3
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	4413      	add	r3, r2
 800376c:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 800376e:	89fb      	ldrh	r3, [r7, #14]
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2200      	movs	r2, #0
 8003774:	2122      	movs	r1, #34	@ 0x22
 8003776:	4618      	mov	r0, r3
 8003778:	f000 fe1a 	bl	80043b0 <CODEC_IO_Write>
 800377c:	4603      	mov	r3, r0
 800377e:	461a      	mov	r2, r3
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	4413      	add	r3, r2
 8003784:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8003786:	89fb      	ldrh	r3, [r7, #14]
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2200      	movs	r2, #0
 800378c:	2123      	movs	r1, #35	@ 0x23
 800378e:	4618      	mov	r0, r3
 8003790:	f000 fe0e 	bl	80043b0 <CODEC_IO_Write>
 8003794:	4603      	mov	r3, r0
 8003796:	461a      	mov	r2, r3
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	4413      	add	r3, r2
 800379c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 800379e:	89fb      	ldrh	r3, [r7, #14]
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80037a6:	2136      	movs	r1, #54	@ 0x36
 80037a8:	4618      	mov	r0, r3
 80037aa:	f000 fe01 	bl	80043b0 <CODEC_IO_Write>
 80037ae:	4603      	mov	r3, r0
 80037b0:	461a      	mov	r2, r3
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	4413      	add	r3, r2
 80037b6:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 80037b8:	89fb      	ldrh	r3, [r7, #14]
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	f243 0203 	movw	r2, #12291	@ 0x3003
 80037c0:	2101      	movs	r1, #1
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fdf4 	bl	80043b0 <CODEC_IO_Write>
 80037c8:	4603      	mov	r3, r0
 80037ca:	461a      	mov	r2, r3
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	4413      	add	r3, r2
 80037d0:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80037d2:	8afb      	ldrh	r3, [r7, #22]
 80037d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037d8:	d10d      	bne.n	80037f6 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 80037da:	89fb      	ldrh	r3, [r7, #14]
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	f240 2205 	movw	r2, #517	@ 0x205
 80037e2:	2151      	movs	r1, #81	@ 0x51
 80037e4:	4618      	mov	r0, r3
 80037e6:	f000 fde3 	bl	80043b0 <CODEC_IO_Write>
 80037ea:	4603      	mov	r3, r0
 80037ec:	461a      	mov	r2, r3
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	4413      	add	r3, r2
 80037f2:	61fb      	str	r3, [r7, #28]
 80037f4:	e00b      	b.n	800380e <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 80037f6:	89fb      	ldrh	r3, [r7, #14]
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2205      	movs	r2, #5
 80037fc:	2151      	movs	r1, #81	@ 0x51
 80037fe:	4618      	mov	r0, r3
 8003800:	f000 fdd6 	bl	80043b0 <CODEC_IO_Write>
 8003804:	4603      	mov	r3, r0
 8003806:	461a      	mov	r2, r3
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	4413      	add	r3, r2
 800380c:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 800380e:	8b7b      	ldrh	r3, [r7, #26]
 8003810:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003814:	f043 0303 	orr.w	r3, r3, #3
 8003818:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 800381a:	89fb      	ldrh	r3, [r7, #14]
 800381c:	b2db      	uxtb	r3, r3
 800381e:	8b7a      	ldrh	r2, [r7, #26]
 8003820:	2101      	movs	r1, #1
 8003822:	4618      	mov	r0, r3
 8003824:	f000 fdc4 	bl	80043b0 <CODEC_IO_Write>
 8003828:	4603      	mov	r3, r0
 800382a:	461a      	mov	r2, r3
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	4413      	add	r3, r2
 8003830:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8003832:	89fb      	ldrh	r3, [r7, #14]
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2222      	movs	r2, #34	@ 0x22
 8003838:	2160      	movs	r1, #96	@ 0x60
 800383a:	4618      	mov	r0, r3
 800383c:	f000 fdb8 	bl	80043b0 <CODEC_IO_Write>
 8003840:	4603      	mov	r3, r0
 8003842:	461a      	mov	r2, r3
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	4413      	add	r3, r2
 8003848:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 800384a:	89fb      	ldrh	r3, [r7, #14]
 800384c:	b2db      	uxtb	r3, r3
 800384e:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8003852:	214c      	movs	r1, #76	@ 0x4c
 8003854:	4618      	mov	r0, r3
 8003856:	f000 fdab 	bl	80043b0 <CODEC_IO_Write>
 800385a:	4603      	mov	r3, r0
 800385c:	461a      	mov	r2, r3
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	4413      	add	r3, r2
 8003862:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8003864:	200f      	movs	r0, #15
 8003866:	f000 ff79 	bl	800475c <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 800386a:	89fb      	ldrh	r3, [r7, #14]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2201      	movs	r2, #1
 8003870:	212d      	movs	r1, #45	@ 0x2d
 8003872:	4618      	mov	r0, r3
 8003874:	f000 fd9c 	bl	80043b0 <CODEC_IO_Write>
 8003878:	4603      	mov	r3, r0
 800387a:	461a      	mov	r2, r3
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	4413      	add	r3, r2
 8003880:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8003882:	89fb      	ldrh	r3, [r7, #14]
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2201      	movs	r2, #1
 8003888:	212e      	movs	r1, #46	@ 0x2e
 800388a:	4618      	mov	r0, r3
 800388c:	f000 fd90 	bl	80043b0 <CODEC_IO_Write>
 8003890:	4603      	mov	r3, r0
 8003892:	461a      	mov	r2, r3
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	4413      	add	r3, r2
 8003898:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 800389a:	89fb      	ldrh	r3, [r7, #14]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	f44f 724c 	mov.w	r2, #816	@ 0x330
 80038a2:	2103      	movs	r1, #3
 80038a4:	4618      	mov	r0, r3
 80038a6:	f000 fd83 	bl	80043b0 <CODEC_IO_Write>
 80038aa:	4603      	mov	r3, r0
 80038ac:	461a      	mov	r2, r3
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	4413      	add	r3, r2
 80038b2:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 80038b4:	89fb      	ldrh	r3, [r7, #14]
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2233      	movs	r2, #51	@ 0x33
 80038ba:	2154      	movs	r1, #84	@ 0x54
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 fd77 	bl	80043b0 <CODEC_IO_Write>
 80038c2:	4603      	mov	r3, r0
 80038c4:	461a      	mov	r2, r3
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	4413      	add	r3, r2
 80038ca:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 80038cc:	f240 1001 	movw	r0, #257	@ 0x101
 80038d0:	f000 ff44 	bl	800475c <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 80038d4:	89fb      	ldrh	r3, [r7, #14]
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	22ee      	movs	r2, #238	@ 0xee
 80038da:	2160      	movs	r1, #96	@ 0x60
 80038dc:	4618      	mov	r0, r3
 80038de:	f000 fd67 	bl	80043b0 <CODEC_IO_Write>
 80038e2:	4603      	mov	r3, r0
 80038e4:	461a      	mov	r2, r3
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	4413      	add	r3, r2
 80038ea:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 80038ec:	89fb      	ldrh	r3, [r7, #14]
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	22c0      	movs	r2, #192	@ 0xc0
 80038f2:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 fd5a 	bl	80043b0 <CODEC_IO_Write>
 80038fc:	4603      	mov	r3, r0
 80038fe:	461a      	mov	r2, r3
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	4413      	add	r3, r2
 8003904:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8003906:	89fb      	ldrh	r3, [r7, #14]
 8003908:	b2db      	uxtb	r3, r3
 800390a:	22c0      	movs	r2, #192	@ 0xc0
 800390c:	f240 6111 	movw	r1, #1553	@ 0x611
 8003910:	4618      	mov	r0, r3
 8003912:	f000 fd4d 	bl	80043b0 <CODEC_IO_Write>
 8003916:	4603      	mov	r3, r0
 8003918:	461a      	mov	r2, r3
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	4413      	add	r3, r2
 800391e:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003920:	89fb      	ldrh	r3, [r7, #14]
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2210      	movs	r2, #16
 8003926:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fd40 	bl	80043b0 <CODEC_IO_Write>
 8003930:	4603      	mov	r3, r0
 8003932:	461a      	mov	r2, r3
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	4413      	add	r3, r2
 8003938:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 800393a:	89fb      	ldrh	r3, [r7, #14]
 800393c:	b2db      	uxtb	r3, r3
 800393e:	22c0      	movs	r2, #192	@ 0xc0
 8003940:	f240 6112 	movw	r1, #1554	@ 0x612
 8003944:	4618      	mov	r0, r3
 8003946:	f000 fd33 	bl	80043b0 <CODEC_IO_Write>
 800394a:	4603      	mov	r3, r0
 800394c:	461a      	mov	r2, r3
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	4413      	add	r3, r2
 8003952:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8003954:	89fb      	ldrh	r3, [r7, #14]
 8003956:	b2db      	uxtb	r3, r3
 8003958:	22c0      	movs	r2, #192	@ 0xc0
 800395a:	f240 6113 	movw	r1, #1555	@ 0x613
 800395e:	4618      	mov	r0, r3
 8003960:	f000 fd26 	bl	80043b0 <CODEC_IO_Write>
 8003964:	4603      	mov	r3, r0
 8003966:	461a      	mov	r2, r3
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	4413      	add	r3, r2
 800396c:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 800396e:	89fb      	ldrh	r3, [r7, #14]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	2210      	movs	r2, #16
 8003974:	f240 4122 	movw	r1, #1058	@ 0x422
 8003978:	4618      	mov	r0, r3
 800397a:	f000 fd19 	bl	80043b0 <CODEC_IO_Write>
 800397e:	4603      	mov	r3, r0
 8003980:	461a      	mov	r2, r3
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	4413      	add	r3, r2
 8003986:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003988:	7afa      	ldrb	r2, [r7, #11]
 800398a:	89fb      	ldrh	r3, [r7, #14]
 800398c:	4611      	mov	r1, r2
 800398e:	4618      	mov	r0, r3
 8003990:	f000 f984 	bl	8003c9c <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8003994:	8afb      	ldrh	r3, [r7, #22]
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 80a6 	beq.w	8003ae8 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 800399c:	8afb      	ldrh	r3, [r7, #22]
 800399e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039a2:	d003      	beq.n	80039ac <wm8994_Init+0xc30>
 80039a4:	8afb      	ldrh	r3, [r7, #22]
 80039a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039aa:	d12b      	bne.n	8003a04 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 80039ac:	8b7b      	ldrh	r3, [r7, #26]
 80039ae:	f043 0313 	orr.w	r3, r3, #19
 80039b2:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 80039b4:	89fb      	ldrh	r3, [r7, #14]
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	8b7a      	ldrh	r2, [r7, #26]
 80039ba:	2101      	movs	r1, #1
 80039bc:	4618      	mov	r0, r3
 80039be:	f000 fcf7 	bl	80043b0 <CODEC_IO_Write>
 80039c2:	4603      	mov	r3, r0
 80039c4:	461a      	mov	r2, r3
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	4413      	add	r3, r2
 80039ca:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 80039cc:	89fb      	ldrh	r3, [r7, #14]
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	2202      	movs	r2, #2
 80039d2:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 fcea 	bl	80043b0 <CODEC_IO_Write>
 80039dc:	4603      	mov	r3, r0
 80039de:	461a      	mov	r2, r3
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	4413      	add	r3, r2
 80039e4:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 80039e6:	89fb      	ldrh	r3, [r7, #14]
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80039ee:	f240 4111 	movw	r1, #1041	@ 0x411
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 fcdc 	bl	80043b0 <CODEC_IO_Write>
 80039f8:	4603      	mov	r3, r0
 80039fa:	461a      	mov	r2, r3
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	4413      	add	r3, r2
 8003a00:	61fb      	str	r3, [r7, #28]
 8003a02:	e06b      	b.n	8003adc <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003a04:	8afb      	ldrh	r3, [r7, #22]
 8003a06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a0a:	d139      	bne.n	8003a80 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003a0c:	8b7b      	ldrh	r3, [r7, #26]
 8003a0e:	f043 0313 	orr.w	r3, r3, #19
 8003a12:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003a14:	89fb      	ldrh	r3, [r7, #14]
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	8b7a      	ldrh	r2, [r7, #26]
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f000 fcc7 	bl	80043b0 <CODEC_IO_Write>
 8003a22:	4603      	mov	r3, r0
 8003a24:	461a      	mov	r2, r3
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	4413      	add	r3, r2
 8003a2a:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003a2c:	89fb      	ldrh	r3, [r7, #14]
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2202      	movs	r2, #2
 8003a32:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 fcba 	bl	80043b0 <CODEC_IO_Write>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	461a      	mov	r2, r3
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	4413      	add	r3, r2
 8003a44:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003a46:	89fb      	ldrh	r3, [r7, #14]
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003a4e:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003a52:	4618      	mov	r0, r3
 8003a54:	f000 fcac 	bl	80043b0 <CODEC_IO_Write>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	4413      	add	r3, r2
 8003a60:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8003a62:	89fb      	ldrh	r3, [r7, #14]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003a6a:	f240 4111 	movw	r1, #1041	@ 0x411
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f000 fc9e 	bl	80043b0 <CODEC_IO_Write>
 8003a74:	4603      	mov	r3, r0
 8003a76:	461a      	mov	r2, r3
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	e02d      	b.n	8003adc <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8003a80:	8afb      	ldrh	r3, [r7, #22]
 8003a82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a86:	d003      	beq.n	8003a90 <wm8994_Init+0xd14>
 8003a88:	8afb      	ldrh	r3, [r7, #22]
 8003a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a8e:	d125      	bne.n	8003adc <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8003a90:	89fb      	ldrh	r3, [r7, #14]
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	220b      	movs	r2, #11
 8003a96:	2118      	movs	r1, #24
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f000 fc89 	bl	80043b0 <CODEC_IO_Write>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8003aa8:	89fb      	ldrh	r3, [r7, #14]
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	220b      	movs	r2, #11
 8003aae:	211a      	movs	r1, #26
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 fc7d 	bl	80043b0 <CODEC_IO_Write>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	461a      	mov	r2, r3
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	4413      	add	r3, r2
 8003abe:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003ac0:	89fb      	ldrh	r3, [r7, #14]
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003ac8:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003acc:	4618      	mov	r0, r3
 8003ace:	f000 fc6f 	bl	80043b0 <CODEC_IO_Write>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	4413      	add	r3, r2
 8003ada:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003adc:	7afa      	ldrb	r2, [r7, #11]
 8003ade:	89fb      	ldrh	r3, [r7, #14]
 8003ae0:	4611      	mov	r1, r2
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 f8da 	bl	8003c9c <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8003ae8:	69fb      	ldr	r3, [r7, #28]
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3720      	adds	r7, #32
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop

08003af4 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8003af8:	f000 fdd2 	bl	80046a0 <AUDIO_IO_DeInit>
}
 8003afc:	bf00      	nop
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003b0a:	f000 fdbf 	bl	800468c <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8003b0e:	88fb      	ldrh	r3, [r7, #6]
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2100      	movs	r1, #0
 8003b14:	4618      	mov	r0, r3
 8003b16:	f000 fdf5 	bl	8004704 <AUDIO_IO_Read>
 8003b1a:	4603      	mov	r3, r0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3708      	adds	r7, #8
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	6039      	str	r1, [r7, #0]
 8003b2e:	80fb      	strh	r3, [r7, #6]
 8003b30:	4613      	mov	r3, r2
 8003b32:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8003b34:	2300      	movs	r3, #0
 8003b36:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003b38:	88fb      	ldrh	r3, [r7, #6]
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f000 f9d1 	bl	8003ee4 <wm8994_SetMute>
 8003b42:	4602      	mov	r2, r0
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	4413      	add	r3, r2
 8003b48:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003b62:	88fb      	ldrh	r3, [r7, #6]
 8003b64:	2101      	movs	r1, #1
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 f9bc 	bl	8003ee4 <wm8994_SetMute>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	4413      	add	r3, r2
 8003b72:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8003b74:	88fb      	ldrh	r3, [r7, #6]
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2201      	movs	r2, #1
 8003b7a:	2102      	movs	r1, #2
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f000 fc17 	bl	80043b0 <CODEC_IO_Write>
 8003b82:	4603      	mov	r3, r0
 8003b84:	461a      	mov	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	4413      	add	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b084      	sub	sp, #16
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003ba4:	88fb      	ldrh	r3, [r7, #6]
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 f99b 	bl	8003ee4 <wm8994_SetMute>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	6039      	str	r1, [r7, #0]
 8003bca:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8003bd0:	4b31      	ldr	r3, [pc, #196]	@ (8003c98 <wm8994_Stop+0xd8>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d05a      	beq.n	8003c8e <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003bd8:	88fb      	ldrh	r3, [r7, #6]
 8003bda:	2101      	movs	r1, #1
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f000 f981 	bl	8003ee4 <wm8994_SetMute>
 8003be2:	4602      	mov	r2, r0
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4413      	add	r3, r2
 8003be8:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d04e      	beq.n	8003c8e <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8003bf0:	88fb      	ldrh	r3, [r7, #6]
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bf8:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 fbd7 	bl	80043b0 <CODEC_IO_Write>
 8003c02:	4603      	mov	r3, r0
 8003c04:	461a      	mov	r2, r3
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	4413      	add	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8003c0c:	88fb      	ldrh	r3, [r7, #6]
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c14:	f240 4122 	movw	r1, #1058	@ 0x422
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 fbc9 	bl	80043b0 <CODEC_IO_Write>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	461a      	mov	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	4413      	add	r3, r2
 8003c26:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8003c28:	88fb      	ldrh	r3, [r7, #6]
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	212d      	movs	r1, #45	@ 0x2d
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 fbbd 	bl	80043b0 <CODEC_IO_Write>
 8003c36:	4603      	mov	r3, r0
 8003c38:	461a      	mov	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8003c40:	88fb      	ldrh	r3, [r7, #6]
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2200      	movs	r2, #0
 8003c46:	212e      	movs	r1, #46	@ 0x2e
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f000 fbb1 	bl	80043b0 <CODEC_IO_Write>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	461a      	mov	r2, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	4413      	add	r3, r2
 8003c56:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8003c58:	88fb      	ldrh	r3, [r7, #6]
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	2105      	movs	r1, #5
 8003c60:	4618      	mov	r0, r3
 8003c62:	f000 fba5 	bl	80043b0 <CODEC_IO_Write>
 8003c66:	4603      	mov	r3, r0
 8003c68:	461a      	mov	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8003c70:	88fb      	ldrh	r3, [r7, #6]
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2200      	movs	r2, #0
 8003c76:	2100      	movs	r1, #0
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f000 fb99 	bl	80043b0 <CODEC_IO_Write>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	461a      	mov	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	4413      	add	r3, r2
 8003c86:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8003c88:	4b03      	ldr	r3, [pc, #12]	@ (8003c98 <wm8994_Stop+0xd8>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	20030fac 	.word	0x20030fac

08003c9c <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	460a      	mov	r2, r1
 8003ca6:	80fb      	strh	r3, [r7, #6]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8003cb0:	797b      	ldrb	r3, [r7, #5]
 8003cb2:	2b64      	cmp	r3, #100	@ 0x64
 8003cb4:	d80b      	bhi.n	8003cce <wm8994_SetVolume+0x32>
 8003cb6:	797a      	ldrb	r2, [r7, #5]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	019b      	lsls	r3, r3, #6
 8003cbc:	1a9b      	subs	r3, r3, r2
 8003cbe:	4a86      	ldr	r2, [pc, #536]	@ (8003ed8 <wm8994_SetVolume+0x23c>)
 8003cc0:	fb82 1203 	smull	r1, r2, r2, r3
 8003cc4:	1152      	asrs	r2, r2, #5
 8003cc6:	17db      	asrs	r3, r3, #31
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	e000      	b.n	8003cd0 <wm8994_SetVolume+0x34>
 8003cce:	2364      	movs	r3, #100	@ 0x64
 8003cd0:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8003cd2:	4b82      	ldr	r3, [pc, #520]	@ (8003edc <wm8994_SetVolume+0x240>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 809b 	beq.w	8003e12 <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8003cdc:	7afb      	ldrb	r3, [r7, #11]
 8003cde:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ce0:	d93d      	bls.n	8003d5e <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003ce2:	88fb      	ldrh	r3, [r7, #6]
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 f8fc 	bl	8003ee4 <wm8994_SetMute>
 8003cec:	4602      	mov	r2, r0
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8003cf4:	88fb      	ldrh	r3, [r7, #6]
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	f240 127f 	movw	r2, #383	@ 0x17f
 8003cfc:	211c      	movs	r1, #28
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f000 fb56 	bl	80043b0 <CODEC_IO_Write>
 8003d04:	4603      	mov	r3, r0
 8003d06:	461a      	mov	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8003d0e:	88fb      	ldrh	r3, [r7, #6]
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	f240 127f 	movw	r2, #383	@ 0x17f
 8003d16:	211d      	movs	r1, #29
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 fb49 	bl	80043b0 <CODEC_IO_Write>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	461a      	mov	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	4413      	add	r3, r2
 8003d26:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8003d28:	88fb      	ldrh	r3, [r7, #6]
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	f240 127f 	movw	r2, #383	@ 0x17f
 8003d30:	2126      	movs	r1, #38	@ 0x26
 8003d32:	4618      	mov	r0, r3
 8003d34:	f000 fb3c 	bl	80043b0 <CODEC_IO_Write>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4413      	add	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8003d42:	88fb      	ldrh	r3, [r7, #6]
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	f240 127f 	movw	r2, #383	@ 0x17f
 8003d4a:	2127      	movs	r1, #39	@ 0x27
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 fb2f 	bl	80043b0 <CODEC_IO_Write>
 8003d52:	4603      	mov	r3, r0
 8003d54:	461a      	mov	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	4413      	add	r3, r2
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	e059      	b.n	8003e12 <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 8003d5e:	797b      	ldrb	r3, [r7, #5]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d109      	bne.n	8003d78 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003d64:	88fb      	ldrh	r3, [r7, #6]
 8003d66:	2101      	movs	r1, #1
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f000 f8bb 	bl	8003ee4 <wm8994_SetMute>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	4413      	add	r3, r2
 8003d74:	60fb      	str	r3, [r7, #12]
 8003d76:	e04c      	b.n	8003e12 <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003d78:	88fb      	ldrh	r3, [r7, #6]
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 f8b1 	bl	8003ee4 <wm8994_SetMute>
 8003d82:	4602      	mov	r2, r0
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	4413      	add	r3, r2
 8003d88:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8003d8a:	88fb      	ldrh	r3, [r7, #6]
 8003d8c:	b2d8      	uxtb	r0, r3
 8003d8e:	7afb      	ldrb	r3, [r7, #11]
 8003d90:	b21b      	sxth	r3, r3
 8003d92:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003d96:	b21b      	sxth	r3, r3
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	211c      	movs	r1, #28
 8003d9e:	f000 fb07 	bl	80043b0 <CODEC_IO_Write>
 8003da2:	4603      	mov	r3, r0
 8003da4:	461a      	mov	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	4413      	add	r3, r2
 8003daa:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8003dac:	88fb      	ldrh	r3, [r7, #6]
 8003dae:	b2d8      	uxtb	r0, r3
 8003db0:	7afb      	ldrb	r3, [r7, #11]
 8003db2:	b21b      	sxth	r3, r3
 8003db4:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003db8:	b21b      	sxth	r3, r3
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	211d      	movs	r1, #29
 8003dc0:	f000 faf6 	bl	80043b0 <CODEC_IO_Write>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	4413      	add	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8003dce:	88fb      	ldrh	r3, [r7, #6]
 8003dd0:	b2d8      	uxtb	r0, r3
 8003dd2:	7afb      	ldrb	r3, [r7, #11]
 8003dd4:	b21b      	sxth	r3, r3
 8003dd6:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003dda:	b21b      	sxth	r3, r3
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	461a      	mov	r2, r3
 8003de0:	2126      	movs	r1, #38	@ 0x26
 8003de2:	f000 fae5 	bl	80043b0 <CODEC_IO_Write>
 8003de6:	4603      	mov	r3, r0
 8003de8:	461a      	mov	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	4413      	add	r3, r2
 8003dee:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8003df0:	88fb      	ldrh	r3, [r7, #6]
 8003df2:	b2d8      	uxtb	r0, r3
 8003df4:	7afb      	ldrb	r3, [r7, #11]
 8003df6:	b21b      	sxth	r3, r3
 8003df8:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003dfc:	b21b      	sxth	r3, r3
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	461a      	mov	r2, r3
 8003e02:	2127      	movs	r1, #39	@ 0x27
 8003e04:	f000 fad4 	bl	80043b0 <CODEC_IO_Write>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4413      	add	r3, r2
 8003e10:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8003e12:	4b33      	ldr	r3, [pc, #204]	@ (8003ee0 <wm8994_SetVolume+0x244>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d059      	beq.n	8003ece <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8003e1a:	797b      	ldrb	r3, [r7, #5]
 8003e1c:	2b63      	cmp	r3, #99	@ 0x63
 8003e1e:	d80c      	bhi.n	8003e3a <wm8994_SetVolume+0x19e>
 8003e20:	797a      	ldrb	r2, [r7, #5]
 8003e22:	4613      	mov	r3, r2
 8003e24:	011b      	lsls	r3, r3, #4
 8003e26:	1a9b      	subs	r3, r3, r2
 8003e28:	011b      	lsls	r3, r3, #4
 8003e2a:	4a2b      	ldr	r2, [pc, #172]	@ (8003ed8 <wm8994_SetVolume+0x23c>)
 8003e2c:	fb82 1203 	smull	r1, r2, r2, r3
 8003e30:	1152      	asrs	r2, r2, #5
 8003e32:	17db      	asrs	r3, r3, #31
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	e000      	b.n	8003e3c <wm8994_SetVolume+0x1a0>
 8003e3a:	23ef      	movs	r3, #239	@ 0xef
 8003e3c:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8003e3e:	88fb      	ldrh	r3, [r7, #6]
 8003e40:	b2d8      	uxtb	r0, r3
 8003e42:	7afb      	ldrb	r3, [r7, #11]
 8003e44:	b21b      	sxth	r3, r3
 8003e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e4a:	b21b      	sxth	r3, r3
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	461a      	mov	r2, r3
 8003e50:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003e54:	f000 faac 	bl	80043b0 <CODEC_IO_Write>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	4413      	add	r3, r2
 8003e60:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8003e62:	88fb      	ldrh	r3, [r7, #6]
 8003e64:	b2d8      	uxtb	r0, r3
 8003e66:	7afb      	ldrb	r3, [r7, #11]
 8003e68:	b21b      	sxth	r3, r3
 8003e6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e6e:	b21b      	sxth	r3, r3
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	461a      	mov	r2, r3
 8003e74:	f240 4101 	movw	r1, #1025	@ 0x401
 8003e78:	f000 fa9a 	bl	80043b0 <CODEC_IO_Write>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	461a      	mov	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	4413      	add	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8003e86:	88fb      	ldrh	r3, [r7, #6]
 8003e88:	b2d8      	uxtb	r0, r3
 8003e8a:	7afb      	ldrb	r3, [r7, #11]
 8003e8c:	b21b      	sxth	r3, r3
 8003e8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e92:	b21b      	sxth	r3, r3
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	461a      	mov	r2, r3
 8003e98:	f240 4104 	movw	r1, #1028	@ 0x404
 8003e9c:	f000 fa88 	bl	80043b0 <CODEC_IO_Write>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8003eaa:	88fb      	ldrh	r3, [r7, #6]
 8003eac:	b2d8      	uxtb	r0, r3
 8003eae:	7afb      	ldrb	r3, [r7, #11]
 8003eb0:	b21b      	sxth	r3, r3
 8003eb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eb6:	b21b      	sxth	r3, r3
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	461a      	mov	r2, r3
 8003ebc:	f240 4105 	movw	r1, #1029	@ 0x405
 8003ec0:	f000 fa76 	bl	80043b0 <CODEC_IO_Write>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4413      	add	r3, r2
 8003ecc:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8003ece:	68fb      	ldr	r3, [r7, #12]
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	51eb851f 	.word	0x51eb851f
 8003edc:	20030fac 	.word	0x20030fac
 8003ee0:	20030fb0 	.word	0x20030fb0

08003ee4 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	4603      	mov	r3, r0
 8003eec:	6039      	str	r1, [r7, #0]
 8003eee:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8003ef4:	4b21      	ldr	r3, [pc, #132]	@ (8003f7c <wm8994_SetMute+0x98>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d039      	beq.n	8003f70 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d11c      	bne.n	8003f3c <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8003f02:	88fb      	ldrh	r3, [r7, #6]
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f0a:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 fa4e 	bl	80043b0 <CODEC_IO_Write>
 8003f14:	4603      	mov	r3, r0
 8003f16:	461a      	mov	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8003f1e:	88fb      	ldrh	r3, [r7, #6]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f26:	f240 4122 	movw	r1, #1058	@ 0x422
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f000 fa40 	bl	80043b0 <CODEC_IO_Write>
 8003f30:	4603      	mov	r3, r0
 8003f32:	461a      	mov	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	4413      	add	r3, r2
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	e019      	b.n	8003f70 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003f3c:	88fb      	ldrh	r3, [r7, #6]
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2210      	movs	r2, #16
 8003f42:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 fa32 	bl	80043b0 <CODEC_IO_Write>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	461a      	mov	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	4413      	add	r3, r2
 8003f54:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8003f56:	88fb      	ldrh	r3, [r7, #6]
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2210      	movs	r2, #16
 8003f5c:	f240 4122 	movw	r1, #1058	@ 0x422
 8003f60:	4618      	mov	r0, r3
 8003f62:	f000 fa25 	bl	80043b0 <CODEC_IO_Write>
 8003f66:	4603      	mov	r3, r0
 8003f68:	461a      	mov	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8003f70:	68fb      	ldr	r3, [r7, #12]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20030fac 	.word	0x20030fac

08003f80 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	460a      	mov	r2, r1
 8003f8a:	80fb      	strh	r3, [r7, #6]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8003f90:	2300      	movs	r3, #0
 8003f92:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8003f94:	797b      	ldrb	r3, [r7, #5]
 8003f96:	2b03      	cmp	r3, #3
 8003f98:	f000 808c 	beq.w	80040b4 <wm8994_SetOutputMode+0x134>
 8003f9c:	2b03      	cmp	r3, #3
 8003f9e:	f300 80cb 	bgt.w	8004138 <wm8994_SetOutputMode+0x1b8>
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d002      	beq.n	8003fac <wm8994_SetOutputMode+0x2c>
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d042      	beq.n	8004030 <wm8994_SetOutputMode+0xb0>
 8003faa:	e0c5      	b.n	8004138 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003fac:	88fb      	ldrh	r3, [r7, #6]
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8003fb4:	2105      	movs	r1, #5
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 f9fa 	bl	80043b0 <CODEC_IO_Write>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8003fc6:	88fb      	ldrh	r3, [r7, #6]
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f240 6101 	movw	r1, #1537	@ 0x601
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f000 f9ed 	bl	80043b0 <CODEC_IO_Write>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	461a      	mov	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	4413      	add	r3, r2
 8003fde:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003fe0:	88fb      	ldrh	r3, [r7, #6]
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f240 6102 	movw	r1, #1538	@ 0x602
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 f9e0 	bl	80043b0 <CODEC_IO_Write>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003ffa:	88fb      	ldrh	r3, [r7, #6]
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2202      	movs	r2, #2
 8004000:	f240 6104 	movw	r1, #1540	@ 0x604
 8004004:	4618      	mov	r0, r3
 8004006:	f000 f9d3 	bl	80043b0 <CODEC_IO_Write>
 800400a:	4603      	mov	r3, r0
 800400c:	461a      	mov	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4413      	add	r3, r2
 8004012:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004014:	88fb      	ldrh	r3, [r7, #6]
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2202      	movs	r2, #2
 800401a:	f240 6105 	movw	r1, #1541	@ 0x605
 800401e:	4618      	mov	r0, r3
 8004020:	f000 f9c6 	bl	80043b0 <CODEC_IO_Write>
 8004024:	4603      	mov	r3, r0
 8004026:	461a      	mov	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4413      	add	r3, r2
 800402c:	60fb      	str	r3, [r7, #12]
    break;
 800402e:	e0c5      	b.n	80041bc <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004030:	88fb      	ldrh	r3, [r7, #6]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	f240 3203 	movw	r2, #771	@ 0x303
 8004038:	2105      	movs	r1, #5
 800403a:	4618      	mov	r0, r3
 800403c:	f000 f9b8 	bl	80043b0 <CODEC_IO_Write>
 8004040:	4603      	mov	r3, r0
 8004042:	461a      	mov	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	4413      	add	r3, r2
 8004048:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800404a:	88fb      	ldrh	r3, [r7, #6]
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2201      	movs	r2, #1
 8004050:	f240 6101 	movw	r1, #1537	@ 0x601
 8004054:	4618      	mov	r0, r3
 8004056:	f000 f9ab 	bl	80043b0 <CODEC_IO_Write>
 800405a:	4603      	mov	r3, r0
 800405c:	461a      	mov	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4413      	add	r3, r2
 8004062:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004064:	88fb      	ldrh	r3, [r7, #6]
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2201      	movs	r2, #1
 800406a:	f240 6102 	movw	r1, #1538	@ 0x602
 800406e:	4618      	mov	r0, r3
 8004070:	f000 f99e 	bl	80043b0 <CODEC_IO_Write>
 8004074:	4603      	mov	r3, r0
 8004076:	461a      	mov	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4413      	add	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800407e:	88fb      	ldrh	r3, [r7, #6]
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2200      	movs	r2, #0
 8004084:	f240 6104 	movw	r1, #1540	@ 0x604
 8004088:	4618      	mov	r0, r3
 800408a:	f000 f991 	bl	80043b0 <CODEC_IO_Write>
 800408e:	4603      	mov	r3, r0
 8004090:	461a      	mov	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	4413      	add	r3, r2
 8004096:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004098:	88fb      	ldrh	r3, [r7, #6]
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2200      	movs	r2, #0
 800409e:	f240 6105 	movw	r1, #1541	@ 0x605
 80040a2:	4618      	mov	r0, r3
 80040a4:	f000 f984 	bl	80043b0 <CODEC_IO_Write>
 80040a8:	4603      	mov	r3, r0
 80040aa:	461a      	mov	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	4413      	add	r3, r2
 80040b0:	60fb      	str	r3, [r7, #12]
    break;
 80040b2:	e083      	b.n	80041bc <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80040b4:	88fb      	ldrh	r3, [r7, #6]
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80040bc:	2105      	movs	r1, #5
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 f976 	bl	80043b0 <CODEC_IO_Write>
 80040c4:	4603      	mov	r3, r0
 80040c6:	461a      	mov	r2, r3
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	4413      	add	r3, r2
 80040cc:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80040ce:	88fb      	ldrh	r3, [r7, #6]
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2201      	movs	r2, #1
 80040d4:	f240 6101 	movw	r1, #1537	@ 0x601
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 f969 	bl	80043b0 <CODEC_IO_Write>
 80040de:	4603      	mov	r3, r0
 80040e0:	461a      	mov	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	4413      	add	r3, r2
 80040e6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80040e8:	88fb      	ldrh	r3, [r7, #6]
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2201      	movs	r2, #1
 80040ee:	f240 6102 	movw	r1, #1538	@ 0x602
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 f95c 	bl	80043b0 <CODEC_IO_Write>
 80040f8:	4603      	mov	r3, r0
 80040fa:	461a      	mov	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	4413      	add	r3, r2
 8004100:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8004102:	88fb      	ldrh	r3, [r7, #6]
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2202      	movs	r2, #2
 8004108:	f240 6104 	movw	r1, #1540	@ 0x604
 800410c:	4618      	mov	r0, r3
 800410e:	f000 f94f 	bl	80043b0 <CODEC_IO_Write>
 8004112:	4603      	mov	r3, r0
 8004114:	461a      	mov	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4413      	add	r3, r2
 800411a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800411c:	88fb      	ldrh	r3, [r7, #6]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2202      	movs	r2, #2
 8004122:	f240 6105 	movw	r1, #1541	@ 0x605
 8004126:	4618      	mov	r0, r3
 8004128:	f000 f942 	bl	80043b0 <CODEC_IO_Write>
 800412c:	4603      	mov	r3, r0
 800412e:	461a      	mov	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4413      	add	r3, r2
 8004134:	60fb      	str	r3, [r7, #12]
    break;
 8004136:	e041      	b.n	80041bc <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004138:	88fb      	ldrh	r3, [r7, #6]
 800413a:	b2db      	uxtb	r3, r3
 800413c:	f240 3203 	movw	r2, #771	@ 0x303
 8004140:	2105      	movs	r1, #5
 8004142:	4618      	mov	r0, r3
 8004144:	f000 f934 	bl	80043b0 <CODEC_IO_Write>
 8004148:	4603      	mov	r3, r0
 800414a:	461a      	mov	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	4413      	add	r3, r2
 8004150:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8004152:	88fb      	ldrh	r3, [r7, #6]
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2201      	movs	r2, #1
 8004158:	f240 6101 	movw	r1, #1537	@ 0x601
 800415c:	4618      	mov	r0, r3
 800415e:	f000 f927 	bl	80043b0 <CODEC_IO_Write>
 8004162:	4603      	mov	r3, r0
 8004164:	461a      	mov	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	4413      	add	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800416c:	88fb      	ldrh	r3, [r7, #6]
 800416e:	b2db      	uxtb	r3, r3
 8004170:	2201      	movs	r2, #1
 8004172:	f240 6102 	movw	r1, #1538	@ 0x602
 8004176:	4618      	mov	r0, r3
 8004178:	f000 f91a 	bl	80043b0 <CODEC_IO_Write>
 800417c:	4603      	mov	r3, r0
 800417e:	461a      	mov	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	4413      	add	r3, r2
 8004184:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8004186:	88fb      	ldrh	r3, [r7, #6]
 8004188:	b2db      	uxtb	r3, r3
 800418a:	2200      	movs	r2, #0
 800418c:	f240 6104 	movw	r1, #1540	@ 0x604
 8004190:	4618      	mov	r0, r3
 8004192:	f000 f90d 	bl	80043b0 <CODEC_IO_Write>
 8004196:	4603      	mov	r3, r0
 8004198:	461a      	mov	r2, r3
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	4413      	add	r3, r2
 800419e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80041a0:	88fb      	ldrh	r3, [r7, #6]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2200      	movs	r2, #0
 80041a6:	f240 6105 	movw	r1, #1541	@ 0x605
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 f900 	bl	80043b0 <CODEC_IO_Write>
 80041b0:	4603      	mov	r3, r0
 80041b2:	461a      	mov	r2, r3
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	4413      	add	r3, r2
 80041b8:	60fb      	str	r3, [r7, #12]
    break;    
 80041ba:	bf00      	nop
  }  
  return counter;
 80041bc:	68fb      	ldr	r3, [r7, #12]
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	4603      	mov	r3, r0
 80041d0:	6039      	str	r1, [r7, #0]
 80041d2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80041d4:	2300      	movs	r3, #0
 80041d6:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	4a64      	ldr	r2, [pc, #400]	@ (800436c <wm8994_SetFrequency+0x1a4>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d079      	beq.n	80042d4 <wm8994_SetFrequency+0x10c>
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	4a62      	ldr	r2, [pc, #392]	@ (800436c <wm8994_SetFrequency+0x1a4>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	f200 80ad 	bhi.w	8004344 <wm8994_SetFrequency+0x17c>
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d061      	beq.n	80042b8 <wm8994_SetFrequency+0xf0>
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80041fa:	4293      	cmp	r3, r2
 80041fc:	f200 80a2 	bhi.w	8004344 <wm8994_SetFrequency+0x17c>
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004206:	4293      	cmp	r3, r2
 8004208:	f000 808e 	beq.w	8004328 <wm8994_SetFrequency+0x160>
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004212:	4293      	cmp	r3, r2
 8004214:	f200 8096 	bhi.w	8004344 <wm8994_SetFrequency+0x17c>
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800421e:	d03d      	beq.n	800429c <wm8994_SetFrequency+0xd4>
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8004226:	f200 808d 	bhi.w	8004344 <wm8994_SetFrequency+0x17c>
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004230:	4293      	cmp	r3, r2
 8004232:	d06b      	beq.n	800430c <wm8994_SetFrequency+0x144>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	f245 6222 	movw	r2, #22050	@ 0x5622
 800423a:	4293      	cmp	r3, r2
 800423c:	f200 8082 	bhi.w	8004344 <wm8994_SetFrequency+0x17c>
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8004246:	d01b      	beq.n	8004280 <wm8994_SetFrequency+0xb8>
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800424e:	d879      	bhi.n	8004344 <wm8994_SetFrequency+0x17c>
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8004256:	d005      	beq.n	8004264 <wm8994_SetFrequency+0x9c>
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	f642 3211 	movw	r2, #11025	@ 0x2b11
 800425e:	4293      	cmp	r3, r2
 8004260:	d046      	beq.n	80042f0 <wm8994_SetFrequency+0x128>
 8004262:	e06f      	b.n	8004344 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8004264:	88fb      	ldrh	r3, [r7, #6]
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2203      	movs	r2, #3
 800426a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800426e:	4618      	mov	r0, r3
 8004270:	f000 f89e 	bl	80043b0 <CODEC_IO_Write>
 8004274:	4603      	mov	r3, r0
 8004276:	461a      	mov	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	4413      	add	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]
    break;
 800427e:	e06f      	b.n	8004360 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8004280:	88fb      	ldrh	r3, [r7, #6]
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2233      	movs	r2, #51	@ 0x33
 8004286:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800428a:	4618      	mov	r0, r3
 800428c:	f000 f890 	bl	80043b0 <CODEC_IO_Write>
 8004290:	4603      	mov	r3, r0
 8004292:	461a      	mov	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4413      	add	r3, r2
 8004298:	60fb      	str	r3, [r7, #12]
    break;
 800429a:	e061      	b.n	8004360 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800429c:	88fb      	ldrh	r3, [r7, #6]
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2263      	movs	r2, #99	@ 0x63
 80042a2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 f882 	bl	80043b0 <CODEC_IO_Write>
 80042ac:	4603      	mov	r3, r0
 80042ae:	461a      	mov	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4413      	add	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]
    break;
 80042b6:	e053      	b.n	8004360 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80042b8:	88fb      	ldrh	r3, [r7, #6]
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2283      	movs	r2, #131	@ 0x83
 80042be:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80042c2:	4618      	mov	r0, r3
 80042c4:	f000 f874 	bl	80043b0 <CODEC_IO_Write>
 80042c8:	4603      	mov	r3, r0
 80042ca:	461a      	mov	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	4413      	add	r3, r2
 80042d0:	60fb      	str	r3, [r7, #12]
    break;
 80042d2:	e045      	b.n	8004360 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80042d4:	88fb      	ldrh	r3, [r7, #6]
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	22a3      	movs	r2, #163	@ 0xa3
 80042da:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80042de:	4618      	mov	r0, r3
 80042e0:	f000 f866 	bl	80043b0 <CODEC_IO_Write>
 80042e4:	4603      	mov	r3, r0
 80042e6:	461a      	mov	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	4413      	add	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]
    break;
 80042ee:	e037      	b.n	8004360 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80042f0:	88fb      	ldrh	r3, [r7, #6]
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2213      	movs	r2, #19
 80042f6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 f858 	bl	80043b0 <CODEC_IO_Write>
 8004300:	4603      	mov	r3, r0
 8004302:	461a      	mov	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	4413      	add	r3, r2
 8004308:	60fb      	str	r3, [r7, #12]
    break;
 800430a:	e029      	b.n	8004360 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 800430c:	88fb      	ldrh	r3, [r7, #6]
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2243      	movs	r2, #67	@ 0x43
 8004312:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004316:	4618      	mov	r0, r3
 8004318:	f000 f84a 	bl	80043b0 <CODEC_IO_Write>
 800431c:	4603      	mov	r3, r0
 800431e:	461a      	mov	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	4413      	add	r3, r2
 8004324:	60fb      	str	r3, [r7, #12]
    break;
 8004326:	e01b      	b.n	8004360 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8004328:	88fb      	ldrh	r3, [r7, #6]
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2273      	movs	r2, #115	@ 0x73
 800432e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004332:	4618      	mov	r0, r3
 8004334:	f000 f83c 	bl	80043b0 <CODEC_IO_Write>
 8004338:	4603      	mov	r3, r0
 800433a:	461a      	mov	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	4413      	add	r3, r2
 8004340:	60fb      	str	r3, [r7, #12]
    break; 
 8004342:	e00d      	b.n	8004360 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004344:	88fb      	ldrh	r3, [r7, #6]
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2283      	movs	r2, #131	@ 0x83
 800434a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800434e:	4618      	mov	r0, r3
 8004350:	f000 f82e 	bl	80043b0 <CODEC_IO_Write>
 8004354:	4603      	mov	r3, r0
 8004356:	461a      	mov	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4413      	add	r3, r2
 800435c:	60fb      	str	r3, [r7, #12]
    break; 
 800435e:	bf00      	nop
  }
  return counter;
 8004360:	68fb      	ldr	r3, [r7, #12]
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	00017700 	.word	0x00017700

08004370 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	4603      	mov	r3, r0
 8004378:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800437e:	88fb      	ldrh	r3, [r7, #6]
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2200      	movs	r2, #0
 8004384:	2100      	movs	r1, #0
 8004386:	4618      	mov	r0, r3
 8004388:	f000 f812 	bl	80043b0 <CODEC_IO_Write>
 800438c:	4603      	mov	r3, r0
 800438e:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8004390:	4b05      	ldr	r3, [pc, #20]	@ (80043a8 <wm8994_Reset+0x38>)
 8004392:	2200      	movs	r2, #0
 8004394:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8004396:	4b05      	ldr	r3, [pc, #20]	@ (80043ac <wm8994_Reset+0x3c>)
 8004398:	2200      	movs	r2, #0
 800439a:	601a      	str	r2, [r3, #0]

  return counter;
 800439c:	68fb      	ldr	r3, [r7, #12]
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	20030fac 	.word	0x20030fac
 80043ac:	20030fb0 	.word	0x20030fb0

080043b0 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	71fb      	strb	r3, [r7, #7]
 80043ba:	460b      	mov	r3, r1
 80043bc:	80bb      	strh	r3, [r7, #4]
 80043be:	4613      	mov	r3, r2
 80043c0:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 80043c2:	2300      	movs	r3, #0
 80043c4:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 80043c6:	887a      	ldrh	r2, [r7, #2]
 80043c8:	88b9      	ldrh	r1, [r7, #4]
 80043ca:	79fb      	ldrb	r3, [r7, #7]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 f96f 	bl	80046b0 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	b2db      	uxtb	r3, r3
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b08c      	sub	sp, #48	@ 0x30
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a51      	ldr	r2, [pc, #324]	@ (8004530 <I2Cx_MspInit+0x150>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d14d      	bne.n	800448c <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80043f0:	4b50      	ldr	r3, [pc, #320]	@ (8004534 <I2Cx_MspInit+0x154>)
 80043f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f4:	4a4f      	ldr	r2, [pc, #316]	@ (8004534 <I2Cx_MspInit+0x154>)
 80043f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80043fc:	4b4d      	ldr	r3, [pc, #308]	@ (8004534 <I2Cx_MspInit+0x154>)
 80043fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004404:	61bb      	str	r3, [r7, #24]
 8004406:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8004408:	2380      	movs	r3, #128	@ 0x80
 800440a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800440c:	2312      	movs	r3, #18
 800440e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8004410:	2300      	movs	r3, #0
 8004412:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004414:	2302      	movs	r3, #2
 8004416:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8004418:	2304      	movs	r3, #4
 800441a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800441c:	f107 031c 	add.w	r3, r7, #28
 8004420:	4619      	mov	r1, r3
 8004422:	4845      	ldr	r0, [pc, #276]	@ (8004538 <I2Cx_MspInit+0x158>)
 8004424:	f001 fdf0 	bl	8006008 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8004428:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800442c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800442e:	f107 031c 	add.w	r3, r7, #28
 8004432:	4619      	mov	r1, r3
 8004434:	4840      	ldr	r0, [pc, #256]	@ (8004538 <I2Cx_MspInit+0x158>)
 8004436:	f001 fde7 	bl	8006008 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800443a:	4b3e      	ldr	r3, [pc, #248]	@ (8004534 <I2Cx_MspInit+0x154>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443e:	4a3d      	ldr	r2, [pc, #244]	@ (8004534 <I2Cx_MspInit+0x154>)
 8004440:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004444:	6413      	str	r3, [r2, #64]	@ 0x40
 8004446:	4b3b      	ldr	r3, [pc, #236]	@ (8004534 <I2Cx_MspInit+0x154>)
 8004448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800444e:	617b      	str	r3, [r7, #20]
 8004450:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8004452:	4b38      	ldr	r3, [pc, #224]	@ (8004534 <I2Cx_MspInit+0x154>)
 8004454:	6a1b      	ldr	r3, [r3, #32]
 8004456:	4a37      	ldr	r2, [pc, #220]	@ (8004534 <I2Cx_MspInit+0x154>)
 8004458:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800445c:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 800445e:	4b35      	ldr	r3, [pc, #212]	@ (8004534 <I2Cx_MspInit+0x154>)
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	4a34      	ldr	r2, [pc, #208]	@ (8004534 <I2Cx_MspInit+0x154>)
 8004464:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004468:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800446a:	2200      	movs	r2, #0
 800446c:	210f      	movs	r1, #15
 800446e:	2048      	movs	r0, #72	@ 0x48
 8004470:	f001 f82d 	bl	80054ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8004474:	2048      	movs	r0, #72	@ 0x48
 8004476:	f001 f846 	bl	8005506 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800447a:	2200      	movs	r2, #0
 800447c:	210f      	movs	r1, #15
 800447e:	2049      	movs	r0, #73	@ 0x49
 8004480:	f001 f825 	bl	80054ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8004484:	2049      	movs	r0, #73	@ 0x49
 8004486:	f001 f83e 	bl	8005506 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800448a:	e04d      	b.n	8004528 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800448c:	4b29      	ldr	r3, [pc, #164]	@ (8004534 <I2Cx_MspInit+0x154>)
 800448e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004490:	4a28      	ldr	r2, [pc, #160]	@ (8004534 <I2Cx_MspInit+0x154>)
 8004492:	f043 0302 	orr.w	r3, r3, #2
 8004496:	6313      	str	r3, [r2, #48]	@ 0x30
 8004498:	4b26      	ldr	r3, [pc, #152]	@ (8004534 <I2Cx_MspInit+0x154>)
 800449a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	613b      	str	r3, [r7, #16]
 80044a2:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80044a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044a8:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80044aa:	2312      	movs	r3, #18
 80044ac:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80044ae:	2300      	movs	r3, #0
 80044b0:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80044b2:	2302      	movs	r3, #2
 80044b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80044b6:	2304      	movs	r3, #4
 80044b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80044ba:	f107 031c 	add.w	r3, r7, #28
 80044be:	4619      	mov	r1, r3
 80044c0:	481e      	ldr	r0, [pc, #120]	@ (800453c <I2Cx_MspInit+0x15c>)
 80044c2:	f001 fda1 	bl	8006008 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80044c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80044cc:	f107 031c 	add.w	r3, r7, #28
 80044d0:	4619      	mov	r1, r3
 80044d2:	481a      	ldr	r0, [pc, #104]	@ (800453c <I2Cx_MspInit+0x15c>)
 80044d4:	f001 fd98 	bl	8006008 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80044d8:	4b16      	ldr	r3, [pc, #88]	@ (8004534 <I2Cx_MspInit+0x154>)
 80044da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044dc:	4a15      	ldr	r2, [pc, #84]	@ (8004534 <I2Cx_MspInit+0x154>)
 80044de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80044e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80044e4:	4b13      	ldr	r3, [pc, #76]	@ (8004534 <I2Cx_MspInit+0x154>)
 80044e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044ec:	60fb      	str	r3, [r7, #12]
 80044ee:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80044f0:	4b10      	ldr	r3, [pc, #64]	@ (8004534 <I2Cx_MspInit+0x154>)
 80044f2:	6a1b      	ldr	r3, [r3, #32]
 80044f4:	4a0f      	ldr	r2, [pc, #60]	@ (8004534 <I2Cx_MspInit+0x154>)
 80044f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80044fa:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80044fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004534 <I2Cx_MspInit+0x154>)
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	4a0c      	ldr	r2, [pc, #48]	@ (8004534 <I2Cx_MspInit+0x154>)
 8004502:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004506:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8004508:	2200      	movs	r2, #0
 800450a:	210f      	movs	r1, #15
 800450c:	201f      	movs	r0, #31
 800450e:	f000 ffde 	bl	80054ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8004512:	201f      	movs	r0, #31
 8004514:	f000 fff7 	bl	8005506 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8004518:	2200      	movs	r2, #0
 800451a:	210f      	movs	r1, #15
 800451c:	2020      	movs	r0, #32
 800451e:	f000 ffd6 	bl	80054ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8004522:	2020      	movs	r0, #32
 8004524:	f000 ffef 	bl	8005506 <HAL_NVIC_EnableIRQ>
}
 8004528:	bf00      	nop
 800452a:	3730      	adds	r7, #48	@ 0x30
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	20030fb4 	.word	0x20030fb4
 8004534:	40023800 	.word	0x40023800
 8004538:	40021c00 	.word	0x40021c00
 800453c:	40020400 	.word	0x40020400

08004540 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f002 fb87 	bl	8006c5c <HAL_I2C_GetState>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d125      	bne.n	80045a0 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a14      	ldr	r2, [pc, #80]	@ (80045a8 <I2Cx_Init+0x68>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d103      	bne.n	8004564 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a13      	ldr	r2, [pc, #76]	@ (80045ac <I2Cx_Init+0x6c>)
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	e002      	b.n	800456a <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a12      	ldr	r2, [pc, #72]	@ (80045b0 <I2Cx_Init+0x70>)
 8004568:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a11      	ldr	r2, [pc, #68]	@ (80045b4 <I2Cx_Init+0x74>)
 800456e:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f7ff ff23 	bl	80043e0 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f002 f850 	bl	8006640 <HAL_I2C_Init>
  }
}
 80045a0:	bf00      	nop
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	20030fb4 	.word	0x20030fb4
 80045ac:	40005c00 	.word	0x40005c00
 80045b0:	40005400 	.word	0x40005400
 80045b4:	40912732 	.word	0x40912732

080045b8 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08a      	sub	sp, #40	@ 0x28
 80045bc:	af04      	add	r7, sp, #16
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	4608      	mov	r0, r1
 80045c2:	4611      	mov	r1, r2
 80045c4:	461a      	mov	r2, r3
 80045c6:	4603      	mov	r3, r0
 80045c8:	72fb      	strb	r3, [r7, #11]
 80045ca:	460b      	mov	r3, r1
 80045cc:	813b      	strh	r3, [r7, #8]
 80045ce:	4613      	mov	r3, r2
 80045d0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80045d6:	7afb      	ldrb	r3, [r7, #11]
 80045d8:	b299      	uxth	r1, r3
 80045da:	88f8      	ldrh	r0, [r7, #6]
 80045dc:	893a      	ldrh	r2, [r7, #8]
 80045de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80045e2:	9302      	str	r3, [sp, #8]
 80045e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80045e6:	9301      	str	r3, [sp, #4]
 80045e8:	6a3b      	ldr	r3, [r7, #32]
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	4603      	mov	r3, r0
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f002 fa1a 	bl	8006a28 <HAL_I2C_Mem_Read>
 80045f4:	4603      	mov	r3, r0
 80045f6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80045f8:	7dfb      	ldrb	r3, [r7, #23]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d004      	beq.n	8004608 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80045fe:	7afb      	ldrb	r3, [r7, #11]
 8004600:	4619      	mov	r1, r3
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f000 f832 	bl	800466c <I2Cx_Error>
  }
  return status;    
 8004608:	7dfb      	ldrb	r3, [r7, #23]
}
 800460a:	4618      	mov	r0, r3
 800460c:	3718      	adds	r7, #24
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b08a      	sub	sp, #40	@ 0x28
 8004616:	af04      	add	r7, sp, #16
 8004618:	60f8      	str	r0, [r7, #12]
 800461a:	4608      	mov	r0, r1
 800461c:	4611      	mov	r1, r2
 800461e:	461a      	mov	r2, r3
 8004620:	4603      	mov	r3, r0
 8004622:	72fb      	strb	r3, [r7, #11]
 8004624:	460b      	mov	r3, r1
 8004626:	813b      	strh	r3, [r7, #8]
 8004628:	4613      	mov	r3, r2
 800462a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800462c:	2300      	movs	r3, #0
 800462e:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004630:	7afb      	ldrb	r3, [r7, #11]
 8004632:	b299      	uxth	r1, r3
 8004634:	88f8      	ldrh	r0, [r7, #6]
 8004636:	893a      	ldrh	r2, [r7, #8]
 8004638:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800463c:	9302      	str	r3, [sp, #8]
 800463e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004640:	9301      	str	r3, [sp, #4]
 8004642:	6a3b      	ldr	r3, [r7, #32]
 8004644:	9300      	str	r3, [sp, #0]
 8004646:	4603      	mov	r3, r0
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f002 f8d9 	bl	8006800 <HAL_I2C_Mem_Write>
 800464e:	4603      	mov	r3, r0
 8004650:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004652:	7dfb      	ldrb	r3, [r7, #23]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d004      	beq.n	8004662 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004658:	7afb      	ldrb	r3, [r7, #11]
 800465a:	4619      	mov	r1, r3
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f000 f805 	bl	800466c <I2Cx_Error>
  }
  return status;
 8004662:	7dfb      	ldrb	r3, [r7, #23]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3718      	adds	r7, #24
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f002 f87d 	bl	8006778 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7ff ff5e 	bl	8004540 <I2Cx_Init>
}
 8004684:	bf00      	nop
 8004686:	3708      	adds	r7, #8
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004690:	4802      	ldr	r0, [pc, #8]	@ (800469c <AUDIO_IO_Init+0x10>)
 8004692:	f7ff ff55 	bl	8004540 <I2Cx_Init>
}
 8004696:	bf00      	nop
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	20030fb4 	.word	0x20030fb4

080046a0 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	af00      	add	r7, sp, #0
}
 80046a4:	bf00      	nop
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
	...

080046b0 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b086      	sub	sp, #24
 80046b4:	af02      	add	r7, sp, #8
 80046b6:	4603      	mov	r3, r0
 80046b8:	71fb      	strb	r3, [r7, #7]
 80046ba:	460b      	mov	r3, r1
 80046bc:	80bb      	strh	r3, [r7, #4]
 80046be:	4613      	mov	r3, r2
 80046c0:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 80046c2:	887b      	ldrh	r3, [r7, #2]
 80046c4:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 80046c6:	89fb      	ldrh	r3, [r7, #14]
 80046c8:	0a1b      	lsrs	r3, r3, #8
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 80046ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80046d2:	021b      	lsls	r3, r3, #8
 80046d4:	b21a      	sxth	r2, r3
 80046d6:	887b      	ldrh	r3, [r7, #2]
 80046d8:	b21b      	sxth	r3, r3
 80046da:	4313      	orrs	r3, r2
 80046dc:	b21b      	sxth	r3, r3
 80046de:	b29b      	uxth	r3, r3
 80046e0:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 80046e2:	88ba      	ldrh	r2, [r7, #4]
 80046e4:	79f9      	ldrb	r1, [r7, #7]
 80046e6:	2302      	movs	r3, #2
 80046e8:	9301      	str	r3, [sp, #4]
 80046ea:	1cbb      	adds	r3, r7, #2
 80046ec:	9300      	str	r3, [sp, #0]
 80046ee:	2302      	movs	r3, #2
 80046f0:	4803      	ldr	r0, [pc, #12]	@ (8004700 <AUDIO_IO_Write+0x50>)
 80046f2:	f7ff ff8e 	bl	8004612 <I2Cx_WriteMultiple>
}
 80046f6:	bf00      	nop
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	20030fb4 	.word	0x20030fb4

08004704 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af02      	add	r7, sp, #8
 800470a:	4603      	mov	r3, r0
 800470c:	460a      	mov	r2, r1
 800470e:	71fb      	strb	r3, [r7, #7]
 8004710:	4613      	mov	r3, r2
 8004712:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004714:	2300      	movs	r3, #0
 8004716:	81bb      	strh	r3, [r7, #12]
 8004718:	2300      	movs	r3, #0
 800471a:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 800471c:	88ba      	ldrh	r2, [r7, #4]
 800471e:	79f9      	ldrb	r1, [r7, #7]
 8004720:	2302      	movs	r3, #2
 8004722:	9301      	str	r3, [sp, #4]
 8004724:	f107 030c 	add.w	r3, r7, #12
 8004728:	9300      	str	r3, [sp, #0]
 800472a:	2302      	movs	r3, #2
 800472c:	480a      	ldr	r0, [pc, #40]	@ (8004758 <AUDIO_IO_Read+0x54>)
 800472e:	f7ff ff43 	bl	80045b8 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004732:	89bb      	ldrh	r3, [r7, #12]
 8004734:	0a1b      	lsrs	r3, r3, #8
 8004736:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004738:	89bb      	ldrh	r3, [r7, #12]
 800473a:	b21b      	sxth	r3, r3
 800473c:	021b      	lsls	r3, r3, #8
 800473e:	b21a      	sxth	r2, r3
 8004740:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004744:	4313      	orrs	r3, r2
 8004746:	b21b      	sxth	r3, r3
 8004748:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 800474a:	89fb      	ldrh	r3, [r7, #14]
 800474c:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 800474e:	89bb      	ldrh	r3, [r7, #12]
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	20030fb4 	.word	0x20030fb4

0800475c <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b082      	sub	sp, #8
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 fdb3 	bl	80052d0 <HAL_Delay>
}
 800476a:	bf00      	nop
 800476c:	3708      	adds	r7, #8
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
	...

08004774 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 800477c:	480e      	ldr	r0, [pc, #56]	@ (80047b8 <HAL_SAI_ErrorCallback+0x44>)
 800477e:	f004 fb07 	bl	8008d90 <HAL_SAI_GetState>
 8004782:	4603      	mov	r3, r0
 8004784:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8004786:	480d      	ldr	r0, [pc, #52]	@ (80047bc <HAL_SAI_ErrorCallback+0x48>)
 8004788:	f004 fb02 	bl	8008d90 <HAL_SAI_GetState>
 800478c:	4603      	mov	r3, r0
 800478e:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8004790:	7bfb      	ldrb	r3, [r7, #15]
 8004792:	2b02      	cmp	r3, #2
 8004794:	d002      	beq.n	800479c <HAL_SAI_ErrorCallback+0x28>
 8004796:	7bfb      	ldrb	r3, [r7, #15]
 8004798:	2b12      	cmp	r3, #18
 800479a:	d101      	bne.n	80047a0 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 800479c:	f000 f810 	bl	80047c0 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 80047a0:	7bbb      	ldrb	r3, [r7, #14]
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d002      	beq.n	80047ac <HAL_SAI_ErrorCallback+0x38>
 80047a6:	7bbb      	ldrb	r3, [r7, #14]
 80047a8:	2b22      	cmp	r3, #34	@ 0x22
 80047aa:	d101      	bne.n	80047b0 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 80047ac:	f000 f9f6 	bl	8004b9c <BSP_AUDIO_IN_Error_CallBack>
  }
}
 80047b0:	bf00      	nop
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	2003100c 	.word	0x2003100c
 80047bc:	20031090 	.word	0x20031090

080047c0 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 80047c0:	b480      	push	{r7}
 80047c2:	af00      	add	r7, sp, #0
}
 80047c4:	bf00      	nop
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
	...

080047d0 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b08c      	sub	sp, #48	@ 0x30
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 80047da:	4b63      	ldr	r3, [pc, #396]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 80047dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047de:	4a62      	ldr	r2, [pc, #392]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 80047e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80047e6:	4b60      	ldr	r3, [pc, #384]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 80047e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047ee:	61bb      	str	r3, [r7, #24]
 80047f0:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 80047f2:	4b5d      	ldr	r3, [pc, #372]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 80047f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f6:	4a5c      	ldr	r2, [pc, #368]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 80047f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80047fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 800480a:	4b57      	ldr	r3, [pc, #348]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 800480c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800480e:	4a56      	ldr	r2, [pc, #344]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004814:	6313      	str	r3, [r2, #48]	@ 0x30
 8004816:	4b54      	ldr	r3, [pc, #336]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800481e:	613b      	str	r3, [r7, #16]
 8004820:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8004822:	4b51      	ldr	r3, [pc, #324]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004826:	4a50      	ldr	r2, [pc, #320]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004828:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800482c:	6313      	str	r3, [r2, #48]	@ 0x30
 800482e:	4b4e      	ldr	r3, [pc, #312]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 800483a:	2380      	movs	r3, #128	@ 0x80
 800483c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800483e:	2302      	movs	r3, #2
 8004840:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004842:	2300      	movs	r3, #0
 8004844:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004846:	2303      	movs	r3, #3
 8004848:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 800484a:	230a      	movs	r3, #10
 800484c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 800484e:	f107 031c 	add.w	r3, r7, #28
 8004852:	4619      	mov	r1, r3
 8004854:	4845      	ldr	r0, [pc, #276]	@ (800496c <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004856:	f001 fbd7 	bl	8006008 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 800485a:	2320      	movs	r3, #32
 800485c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800485e:	2302      	movs	r3, #2
 8004860:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004862:	2300      	movs	r3, #0
 8004864:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004866:	2303      	movs	r3, #3
 8004868:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 800486a:	230a      	movs	r3, #10
 800486c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 800486e:	f107 031c 	add.w	r3, r7, #28
 8004872:	4619      	mov	r1, r3
 8004874:	483d      	ldr	r0, [pc, #244]	@ (800496c <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004876:	f001 fbc7 	bl	8006008 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 800487a:	2340      	movs	r3, #64	@ 0x40
 800487c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800487e:	2302      	movs	r3, #2
 8004880:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004882:	2300      	movs	r3, #0
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004886:	2303      	movs	r3, #3
 8004888:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 800488a:	230a      	movs	r3, #10
 800488c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 800488e:	f107 031c 	add.w	r3, r7, #28
 8004892:	4619      	mov	r1, r3
 8004894:	4835      	ldr	r0, [pc, #212]	@ (800496c <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004896:	f001 fbb7 	bl	8006008 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 800489a:	2310      	movs	r3, #16
 800489c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800489e:	2302      	movs	r3, #2
 80048a0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80048a2:	2300      	movs	r3, #0
 80048a4:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80048a6:	2303      	movs	r3, #3
 80048a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80048aa:	230a      	movs	r3, #10
 80048ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 80048ae:	f107 031c 	add.w	r3, r7, #28
 80048b2:	4619      	mov	r1, r3
 80048b4:	482d      	ldr	r0, [pc, #180]	@ (800496c <BSP_AUDIO_OUT_MspInit+0x19c>)
 80048b6:	f001 fba7 	bl	8006008 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 80048ba:	4b2b      	ldr	r3, [pc, #172]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 80048bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048be:	4a2a      	ldr	r2, [pc, #168]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 80048c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80048c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80048c6:	4b28      	ldr	r3, [pc, #160]	@ (8004968 <BSP_AUDIO_OUT_MspInit+0x198>)
 80048c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048ce:	60bb      	str	r3, [r7, #8]
 80048d0:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a26      	ldr	r2, [pc, #152]	@ (8004970 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d138      	bne.n	800494e <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 80048dc:	4b25      	ldr	r3, [pc, #148]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80048de:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80048e2:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80048e4:	4b23      	ldr	r3, [pc, #140]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80048e6:	2240      	movs	r2, #64	@ 0x40
 80048e8:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80048ea:	4b22      	ldr	r3, [pc, #136]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 80048f0:	4b20      	ldr	r3, [pc, #128]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80048f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048f6:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 80048f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80048fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80048fe:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8004900:	4b1c      	ldr	r3, [pc, #112]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004902:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004906:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8004908:	4b1a      	ldr	r3, [pc, #104]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800490a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800490e:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8004910:	4b18      	ldr	r3, [pc, #96]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004912:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004916:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8004918:	4b16      	ldr	r3, [pc, #88]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800491a:	2204      	movs	r2, #4
 800491c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800491e:	4b15      	ldr	r3, [pc, #84]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004920:	2203      	movs	r2, #3
 8004922:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004924:	4b13      	ldr	r3, [pc, #76]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004926:	2200      	movs	r2, #0
 8004928:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800492a:	4b12      	ldr	r3, [pc, #72]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800492c:	2200      	movs	r2, #0
 800492e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8004930:	4b10      	ldr	r3, [pc, #64]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004932:	4a11      	ldr	r2, [pc, #68]	@ (8004978 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8004934:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a0e      	ldr	r2, [pc, #56]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800493a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800493c:	4a0d      	ldr	r2, [pc, #52]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8004942:	480c      	ldr	r0, [pc, #48]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004944:	f000 ff9a 	bl	800587c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8004948:	480a      	ldr	r0, [pc, #40]	@ (8004974 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800494a:	f000 fee9 	bl	8005720 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800494e:	2200      	movs	r2, #0
 8004950:	210e      	movs	r1, #14
 8004952:	203c      	movs	r0, #60	@ 0x3c
 8004954:	f000 fdbb 	bl	80054ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8004958:	203c      	movs	r0, #60	@ 0x3c
 800495a:	f000 fdd4 	bl	8005506 <HAL_NVIC_EnableIRQ>
}
 800495e:	bf00      	nop
 8004960:	3730      	adds	r7, #48	@ 0x30
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	40023800 	.word	0x40023800
 800496c:	40022000 	.word	0x40022000
 8004970:	40015c04 	.word	0x40015c04
 8004974:	20031114 	.word	0x20031114
 8004978:	40026470 	.word	0x40026470

0800497c <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 800497c:	b580      	push	{r7, lr}
 800497e:	b0a6      	sub	sp, #152	@ 0x98
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004988:	f107 0314 	add.w	r3, r7, #20
 800498c:	4618      	mov	r0, r3
 800498e:	f003 fcff 	bl	8008390 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004998:	4293      	cmp	r3, r2
 800499a:	d009      	beq.n	80049b0 <BSP_AUDIO_OUT_ClockConfig+0x34>
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	f245 6222 	movw	r2, #22050	@ 0x5622
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d004      	beq.n	80049b0 <BSP_AUDIO_OUT_ClockConfig+0x34>
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d112      	bne.n	80049d6 <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80049b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80049b4:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 80049b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80049ba:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 80049bc:	f240 13ad 	movw	r3, #429	@ 0x1ad
 80049c0:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 80049c2:	2302      	movs	r3, #2
 80049c4:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 80049c6:	2313      	movs	r3, #19
 80049c8:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 80049ca:	f107 0314 	add.w	r3, r7, #20
 80049ce:	4618      	mov	r0, r3
 80049d0:	f003 f8ee 	bl	8007bb0 <HAL_RCCEx_PeriphCLKConfig>
 80049d4:	e012      	b.n	80049fc <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80049d6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80049da:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 80049dc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80049e0:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 80049e2:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 80049e6:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 80049e8:	2307      	movs	r3, #7
 80049ea:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 80049ec:	2301      	movs	r3, #1
 80049ee:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 80049f0:	f107 0314 	add.w	r3, r7, #20
 80049f4:	4618      	mov	r0, r3
 80049f6:	f003 f8db 	bl	8007bb0 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 80049fa:	bf00      	nop
 80049fc:	bf00      	nop
 80049fe:	3798      	adds	r7, #152	@ 0x98
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); // MICROPHONE_1 for mono, 2 for stereo
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	68f9      	ldr	r1, [r7, #12]
 8004a16:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004a1a:	f000 f805 	bl	8004a28 <BSP_AUDIO_IN_InitEx>
 8004a1e:	4603      	mov	r3, r0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3710      	adds	r7, #16
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8004a28:	b590      	push	{r4, r7, lr}
 8004a2a:	b089      	sub	sp, #36	@ 0x24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60b9      	str	r1, [r7, #8]
 8004a30:	607a      	str	r2, [r7, #4]
 8004a32:	603b      	str	r3, [r7, #0]
 8004a34:	4603      	mov	r3, r0
 8004a36:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8004a40:	89fb      	ldrh	r3, [r7, #14]
 8004a42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a46:	d006      	beq.n	8004a56 <BSP_AUDIO_IN_InitEx+0x2e>
 8004a48:	89fb      	ldrh	r3, [r7, #14]
 8004a4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a4e:	d002      	beq.n	8004a56 <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	77fb      	strb	r3, [r7, #31]
 8004a54:	e046      	b.n	8004ae4 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8004a56:	f000 fa11 	bl	8004e7c <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	68b9      	ldr	r1, [r7, #8]
 8004a5e:	4824      	ldr	r0, [pc, #144]	@ (8004af0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004a60:	f7ff ff8c 	bl	800497c <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8004a64:	4b22      	ldr	r3, [pc, #136]	@ (8004af0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004a66:	4a23      	ldr	r2, [pc, #140]	@ (8004af4 <BSP_AUDIO_IN_InitEx+0xcc>)
 8004a68:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8004a6a:	4821      	ldr	r0, [pc, #132]	@ (8004af0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004a6c:	f004 f990 	bl	8008d90 <HAL_SAI_GetState>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d107      	bne.n	8004a86 <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 8004a76:	2100      	movs	r1, #0
 8004a78:	481d      	ldr	r0, [pc, #116]	@ (8004af0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004a7a:	f7ff fea9 	bl	80047d0 <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8004a7e:	2100      	movs	r1, #0
 8004a80:	481b      	ldr	r0, [pc, #108]	@ (8004af0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8004a82:	f000 f893 	bl	8004bac <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8004a86:	89fb      	ldrh	r3, [r7, #14]
 8004a88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a8c:	d102      	bne.n	8004a94 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8004a8e:	230a      	movs	r3, #10
 8004a90:	61bb      	str	r3, [r7, #24]
 8004a92:	e001      	b.n	8004a98 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8004a94:	2305      	movs	r3, #5
 8004a96:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	69b9      	ldr	r1, [r7, #24]
 8004a9c:	2001      	movs	r0, #1
 8004a9e:	f000 f937 	bl	8004d10 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8004aa2:	4b15      	ldr	r3, [pc, #84]	@ (8004af8 <BSP_AUDIO_IN_InitEx+0xd0>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	2034      	movs	r0, #52	@ 0x34
 8004aa8:	4798      	blx	r3
 8004aaa:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f648 1294 	movw	r2, #35220	@ 0x8994
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d109      	bne.n	8004aca <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8004ab6:	4b10      	ldr	r3, [pc, #64]	@ (8004af8 <BSP_AUDIO_IN_InitEx+0xd0>)
 8004ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aba:	2034      	movs	r0, #52	@ 0x34
 8004abc:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 8004abe:	4b0f      	ldr	r3, [pc, #60]	@ (8004afc <BSP_AUDIO_IN_InitEx+0xd4>)
 8004ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8004af8 <BSP_AUDIO_IN_InitEx+0xd0>)
 8004ac2:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	77fb      	strb	r3, [r7, #31]
 8004ac8:	e001      	b.n	8004ace <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 8004ace:	7ffb      	ldrb	r3, [r7, #31]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d107      	bne.n	8004ae4 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8004ad4:	4b09      	ldr	r3, [pc, #36]	@ (8004afc <BSP_AUDIO_IN_InitEx+0xd4>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681c      	ldr	r4, [r3, #0]
 8004ada:	89f9      	ldrh	r1, [r7, #14]
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	2264      	movs	r2, #100	@ 0x64
 8004ae0:	2034      	movs	r0, #52	@ 0x34
 8004ae2:	47a0      	blx	r4
    }
  }
  return ret;
 8004ae4:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3724      	adds	r7, #36	@ 0x24
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd90      	pop	{r4, r7, pc}
 8004aee:	bf00      	nop
 8004af0:	20031090 	.word	0x20031090
 8004af4:	40015c24 	.word	0x40015c24
 8004af8:	2000001c 	.word	0x2000001c
 8004afc:	20031008 	.word	0x20031008

08004b00 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	461a      	mov	r2, r3
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	4805      	ldr	r0, [pc, #20]	@ (8004b2c <BSP_AUDIO_IN_Record+0x2c>)
 8004b18:	f004 f8ac 	bl	8008c74 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	b2db      	uxtb	r3, r3
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	20031090 	.word	0x20031090

08004b30 <BSP_AUDIO_IN_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(uint32_t Option)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_in_sai);
 8004b38:	480c      	ldr	r0, [pc, #48]	@ (8004b6c <BSP_AUDIO_IN_Stop+0x3c>)
 8004b3a:	f004 f828 	bl	8008b8e <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8004b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8004b70 <BSP_AUDIO_IN_Stop+0x40>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	6879      	ldr	r1, [r7, #4]
 8004b46:	2034      	movs	r0, #52	@ 0x34
 8004b48:	4798      	blx	r3
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d001      	beq.n	8004b54 <BSP_AUDIO_IN_Stop+0x24>
  {
    return AUDIO_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e006      	b.n	8004b62 <BSP_AUDIO_IN_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d102      	bne.n	8004b60 <BSP_AUDIO_IN_Stop+0x30>
    {
      /* Wait at least 100us */
      HAL_Delay(1);
 8004b5a:	2001      	movs	r0, #1
 8004b5c:	f000 fbb8 	bl	80052d0 <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004b60:	2300      	movs	r3, #0
  }
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3708      	adds	r7, #8
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	20031090 	.word	0x20031090
 8004b70:	20031008 	.word	0x20031008

08004b74 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8004b7c:	f007 f844 	bl	800bc08 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8004b80:	bf00      	nop
 8004b82:	3708      	adds	r7, #8
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8004b90:	f007 f882 	bl	800bc98 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8004b94:	bf00      	nop
 8004b96:	3708      	adds	r7, #8
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 8004b9c:	b480      	push	{r7}
 8004b9e:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8004ba0:	bf00      	nop
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
	...

08004bac <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b08c      	sub	sp, #48	@ 0x30
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 8004bb6:	4b50      	ldr	r3, [pc, #320]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bba:	4a4f      	ldr	r2, [pc, #316]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004bbc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004bc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004bc2:	4b4d      	ldr	r3, [pc, #308]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004bca:	61bb      	str	r3, [r7, #24]
 8004bcc:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 8004bce:	4b4a      	ldr	r3, [pc, #296]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd2:	4a49      	ldr	r2, [pc, #292]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004bd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bda:	4b47      	ldr	r3, [pc, #284]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be2:	617b      	str	r3, [r7, #20]
 8004be4:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8004be6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004bea:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004bec:	2302      	movs	r3, #2
 8004bee:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 8004bf8:	230a      	movs	r3, #10
 8004bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8004bfc:	f107 031c 	add.w	r3, r7, #28
 8004c00:	4619      	mov	r1, r3
 8004c02:	483e      	ldr	r0, [pc, #248]	@ (8004cfc <BSP_AUDIO_IN_MspInit+0x150>)
 8004c04:	f001 fa00 	bl	8006008 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8004c08:	4b3b      	ldr	r3, [pc, #236]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c0c:	4a3a      	ldr	r2, [pc, #232]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004c0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c12:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c14:	4b38      	ldr	r3, [pc, #224]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c1c:	613b      	str	r3, [r7, #16]
 8004c1e:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8004c20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c24:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004c26:	2300      	movs	r3, #0
 8004c28:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004c2e:	2302      	movs	r3, #2
 8004c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 8004c32:	f107 031c 	add.w	r3, r7, #28
 8004c36:	4619      	mov	r1, r3
 8004c38:	4831      	ldr	r0, [pc, #196]	@ (8004d00 <BSP_AUDIO_IN_MspInit+0x154>)
 8004c3a:	f001 f9e5 	bl	8006008 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8004c3e:	4b2e      	ldr	r3, [pc, #184]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c42:	4a2d      	ldr	r2, [pc, #180]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004c44:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8004cf8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c52:	60fb      	str	r3, [r7, #12]
 8004c54:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a2a      	ldr	r2, [pc, #168]	@ (8004d04 <BSP_AUDIO_IN_MspInit+0x158>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d137      	bne.n	8004cd0 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8004c60:	4b29      	ldr	r3, [pc, #164]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8004c66:	4b28      	ldr	r3, [pc, #160]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004c6c:	4b26      	ldr	r3, [pc, #152]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8004c72:	4b25      	ldr	r3, [pc, #148]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004c74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c78:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 8004c7a:	4b23      	ldr	r3, [pc, #140]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004c7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c80:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 8004c82:	4b21      	ldr	r3, [pc, #132]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004c84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004c88:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8004c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004c8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c90:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8004c92:	4b1d      	ldr	r3, [pc, #116]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004c94:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004c98:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8004c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004ca0:	4b19      	ldr	r3, [pc, #100]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004ca2:	2203      	movs	r2, #3
 8004ca4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004ca6:	4b18      	ldr	r3, [pc, #96]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8004cac:	4b16      	ldr	r3, [pc, #88]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 8004cb2:	4b15      	ldr	r3, [pc, #84]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004cb4:	4a15      	ldr	r2, [pc, #84]	@ (8004d0c <BSP_AUDIO_IN_MspInit+0x160>)
 8004cb6:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a13      	ldr	r2, [pc, #76]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004cbc:	671a      	str	r2, [r3, #112]	@ 0x70
 8004cbe:	4a12      	ldr	r2, [pc, #72]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8004cc4:	4810      	ldr	r0, [pc, #64]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004cc6:	f000 fdd9 	bl	800587c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8004cca:	480f      	ldr	r0, [pc, #60]	@ (8004d08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004ccc:	f000 fd28 	bl	8005720 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	210f      	movs	r1, #15
 8004cd4:	2046      	movs	r0, #70	@ 0x46
 8004cd6:	f000 fbfa 	bl	80054ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8004cda:	2046      	movs	r0, #70	@ 0x46
 8004cdc:	f000 fc13 	bl	8005506 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	210f      	movs	r1, #15
 8004ce4:	2028      	movs	r0, #40	@ 0x28
 8004ce6:	f000 fbf2 	bl	80054ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8004cea:	2028      	movs	r0, #40	@ 0x28
 8004cec:	f000 fc0b 	bl	8005506 <HAL_NVIC_EnableIRQ>
}
 8004cf0:	bf00      	nop
 8004cf2:	3730      	adds	r7, #48	@ 0x30
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	40023800 	.word	0x40023800
 8004cfc:	40021800 	.word	0x40021800
 8004d00:	40021c00 	.word	0x40021c00
 8004d04:	40015c24 	.word	0x40015c24
 8004d08:	20031174 	.word	0x20031174
 8004d0c:	400264b8 	.word	0x400264b8

08004d10 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004d1c:	4b53      	ldr	r3, [pc, #332]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d1e:	4a54      	ldr	r2, [pc, #336]	@ (8004e70 <SAIx_In_Init+0x160>)
 8004d20:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8004d22:	4b52      	ldr	r3, [pc, #328]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	4b50      	ldr	r3, [pc, #320]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004d30:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8004d32:	4a4e      	ldr	r2, [pc, #312]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8004d38:	4a4c      	ldr	r2, [pc, #304]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8004d3e:	4b4b      	ldr	r3, [pc, #300]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d40:	2200      	movs	r2, #0
 8004d42:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8004d44:	4b49      	ldr	r3, [pc, #292]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8004d4a:	4b48      	ldr	r3, [pc, #288]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d4c:	2280      	movs	r2, #128	@ 0x80
 8004d4e:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8004d50:	4b46      	ldr	r3, [pc, #280]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d52:	2200      	movs	r2, #0
 8004d54:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8004d56:	4b45      	ldr	r3, [pc, #276]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d58:	2201      	movs	r2, #1
 8004d5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8004d5c:	4b43      	ldr	r3, [pc, #268]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 8004d62:	4b42      	ldr	r3, [pc, #264]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d68:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8004d6a:	4b40      	ldr	r3, [pc, #256]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 8004d70:	4b3e      	ldr	r3, [pc, #248]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d72:	2240      	movs	r2, #64	@ 0x40
 8004d74:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8004d76:	4b3d      	ldr	r3, [pc, #244]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d78:	2220      	movs	r2, #32
 8004d7a:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8004d7c:	4b3b      	ldr	r3, [pc, #236]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d7e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004d82:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004d84:	4b39      	ldr	r3, [pc, #228]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004d8a:	4b38      	ldr	r3, [pc, #224]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d8c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004d90:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 8004d92:	4b36      	ldr	r3, [pc, #216]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004d98:	4b34      	ldr	r3, [pc, #208]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 8004d9e:	4b33      	ldr	r3, [pc, #204]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004da0:	2204      	movs	r2, #4
 8004da2:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8004da4:	4a31      	ldr	r2, [pc, #196]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8004daa:	4830      	ldr	r0, [pc, #192]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004dac:	f003 fd3c 	bl	8008828 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8004db0:	4b30      	ldr	r3, [pc, #192]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004db2:	4a31      	ldr	r2, [pc, #196]	@ (8004e78 <SAIx_In_Init+0x168>)
 8004db4:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8004db6:	4b2f      	ldr	r3, [pc, #188]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	4b2d      	ldr	r3, [pc, #180]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004dc4:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8004dc6:	4a2b      	ldr	r2, [pc, #172]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8004dcc:	4b29      	ldr	r3, [pc, #164]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004dce:	2203      	movs	r2, #3
 8004dd0:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8004dd2:	4b28      	ldr	r3, [pc, #160]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8004dd8:	4b26      	ldr	r3, [pc, #152]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004dda:	2200      	movs	r2, #0
 8004ddc:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 8004dde:	4b25      	ldr	r3, [pc, #148]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004de0:	2280      	movs	r2, #128	@ 0x80
 8004de2:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8004de4:	4b23      	ldr	r3, [pc, #140]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8004dea:	4b22      	ldr	r3, [pc, #136]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004dec:	2201      	movs	r2, #1
 8004dee:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 8004df0:	4b20      	ldr	r3, [pc, #128]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004df2:	2201      	movs	r2, #1
 8004df4:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8004df6:	4b1f      	ldr	r3, [pc, #124]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8004dfc:	4b1d      	ldr	r3, [pc, #116]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004dfe:	2201      	movs	r2, #1
 8004e00:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 8004e02:	4b1c      	ldr	r3, [pc, #112]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e04:	2240      	movs	r2, #64	@ 0x40
 8004e06:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8004e08:	4b1a      	ldr	r3, [pc, #104]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8004e0e:	4b19      	ldr	r3, [pc, #100]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e10:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004e14:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004e16:	4b17      	ldr	r3, [pc, #92]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004e1c:	4b15      	ldr	r3, [pc, #84]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e1e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004e22:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8004e24:	4b13      	ldr	r3, [pc, #76]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004e2a:	4b12      	ldr	r3, [pc, #72]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8004e30:	4b10      	ldr	r3, [pc, #64]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e32:	2204      	movs	r2, #4
 8004e34:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 8004e36:	4a0f      	ldr	r2, [pc, #60]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8004e3c:	480d      	ldr	r0, [pc, #52]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e3e:	f003 fcf3 	bl	8008828 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8004e42:	4b0a      	ldr	r3, [pc, #40]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	4b08      	ldr	r3, [pc, #32]	@ (8004e6c <SAIx_In_Init+0x15c>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004e50:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 8004e52:	4b08      	ldr	r3, [pc, #32]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	4b06      	ldr	r3, [pc, #24]	@ (8004e74 <SAIx_In_Init+0x164>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004e60:	601a      	str	r2, [r3, #0]
}
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	2003100c 	.word	0x2003100c
 8004e70:	40015c04 	.word	0x40015c04
 8004e74:	20031090 	.word	0x20031090
 8004e78:	40015c24 	.word	0x40015c24

08004e7c <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8004e80:	4b07      	ldr	r3, [pc, #28]	@ (8004ea0 <SAIx_In_DeInit+0x24>)
 8004e82:	4a08      	ldr	r2, [pc, #32]	@ (8004ea4 <SAIx_In_DeInit+0x28>)
 8004e84:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8004e86:	4b06      	ldr	r3, [pc, #24]	@ (8004ea0 <SAIx_In_DeInit+0x24>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	4b04      	ldr	r3, [pc, #16]	@ (8004ea0 <SAIx_In_DeInit+0x24>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004e94:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8004e96:	4802      	ldr	r0, [pc, #8]	@ (8004ea0 <SAIx_In_DeInit+0x24>)
 8004e98:	f003 fe44 	bl	8008b24 <HAL_SAI_DeInit>
}
 8004e9c:	bf00      	nop
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	20031090 	.word	0x20031090
 8004ea4:	40015c24 	.word	0x40015c24

08004ea8 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8004eac:	4b29      	ldr	r3, [pc, #164]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004eae:	4a2a      	ldr	r2, [pc, #168]	@ (8004f58 <BSP_SDRAM_Init+0xb0>)
 8004eb0:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8004eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8004f5c <BSP_SDRAM_Init+0xb4>)
 8004eb4:	2202      	movs	r2, #2
 8004eb6:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8004eb8:	4b28      	ldr	r3, [pc, #160]	@ (8004f5c <BSP_SDRAM_Init+0xb4>)
 8004eba:	2207      	movs	r2, #7
 8004ebc:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8004ebe:	4b27      	ldr	r3, [pc, #156]	@ (8004f5c <BSP_SDRAM_Init+0xb4>)
 8004ec0:	2204      	movs	r2, #4
 8004ec2:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8004ec4:	4b25      	ldr	r3, [pc, #148]	@ (8004f5c <BSP_SDRAM_Init+0xb4>)
 8004ec6:	2207      	movs	r2, #7
 8004ec8:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8004eca:	4b24      	ldr	r3, [pc, #144]	@ (8004f5c <BSP_SDRAM_Init+0xb4>)
 8004ecc:	2202      	movs	r2, #2
 8004ece:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8004ed0:	4b22      	ldr	r3, [pc, #136]	@ (8004f5c <BSP_SDRAM_Init+0xb4>)
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8004ed6:	4b21      	ldr	r3, [pc, #132]	@ (8004f5c <BSP_SDRAM_Init+0xb4>)
 8004ed8:	2202      	movs	r2, #2
 8004eda:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8004edc:	4b1d      	ldr	r3, [pc, #116]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8004ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8004ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004eea:	2204      	movs	r2, #4
 8004eec:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8004eee:	4b19      	ldr	r3, [pc, #100]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004ef0:	2210      	movs	r2, #16
 8004ef2:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8004ef4:	4b17      	ldr	r3, [pc, #92]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004ef6:	2240      	movs	r2, #64	@ 0x40
 8004ef8:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8004efa:	4b16      	ldr	r3, [pc, #88]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004efc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f00:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8004f02:	4b14      	ldr	r3, [pc, #80]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8004f08:	4b12      	ldr	r3, [pc, #72]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004f0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f0e:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8004f10:	4b10      	ldr	r3, [pc, #64]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004f12:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004f16:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8004f18:	4b0e      	ldr	r3, [pc, #56]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8004f1e:	2100      	movs	r1, #0
 8004f20:	480c      	ldr	r0, [pc, #48]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004f22:	f000 f87f 	bl	8005024 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8004f26:	490d      	ldr	r1, [pc, #52]	@ (8004f5c <BSP_SDRAM_Init+0xb4>)
 8004f28:	480a      	ldr	r0, [pc, #40]	@ (8004f54 <BSP_SDRAM_Init+0xac>)
 8004f2a:	f005 f947 	bl	800a1bc <HAL_SDRAM_Init>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d003      	beq.n	8004f3c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8004f34:	4b0a      	ldr	r3, [pc, #40]	@ (8004f60 <BSP_SDRAM_Init+0xb8>)
 8004f36:	2201      	movs	r2, #1
 8004f38:	701a      	strb	r2, [r3, #0]
 8004f3a:	e002      	b.n	8004f42 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8004f3c:	4b08      	ldr	r3, [pc, #32]	@ (8004f60 <BSP_SDRAM_Init+0xb8>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8004f42:	f240 6003 	movw	r0, #1539	@ 0x603
 8004f46:	f000 f80d 	bl	8004f64 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8004f4a:	4b05      	ldr	r3, [pc, #20]	@ (8004f60 <BSP_SDRAM_Init+0xb8>)
 8004f4c:	781b      	ldrb	r3, [r3, #0]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	200311d4 	.word	0x200311d4
 8004f58:	a0000140 	.word	0xa0000140
 8004f5c:	20031208 	.word	0x20031208
 8004f60:	2000004d 	.word	0x2000004d

08004f64 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8004f70:	4b2a      	ldr	r3, [pc, #168]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004f72:	2201      	movs	r2, #1
 8004f74:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004f76:	4b29      	ldr	r3, [pc, #164]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004f78:	2210      	movs	r2, #16
 8004f7a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004f7c:	4b27      	ldr	r3, [pc, #156]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004f7e:	2201      	movs	r2, #1
 8004f80:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004f82:	4b26      	ldr	r3, [pc, #152]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004f88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004f8c:	4923      	ldr	r1, [pc, #140]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004f8e:	4824      	ldr	r0, [pc, #144]	@ (8005020 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004f90:	f005 f948 	bl	800a224 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8004f94:	2001      	movs	r0, #1
 8004f96:	f000 f99b 	bl	80052d0 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8004f9a:	4b20      	ldr	r3, [pc, #128]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004f9c:	2202      	movs	r2, #2
 8004f9e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004fa0:	4b1e      	ldr	r3, [pc, #120]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fa2:	2210      	movs	r2, #16
 8004fa4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fa8:	2201      	movs	r2, #1
 8004faa:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004fac:	4b1b      	ldr	r3, [pc, #108]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fae:	2200      	movs	r2, #0
 8004fb0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8004fb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004fb6:	4919      	ldr	r1, [pc, #100]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fb8:	4819      	ldr	r0, [pc, #100]	@ (8005020 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004fba:	f005 f933 	bl	800a224 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8004fbe:	4b17      	ldr	r3, [pc, #92]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fc0:	2203      	movs	r2, #3
 8004fc2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004fc4:	4b15      	ldr	r3, [pc, #84]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fc6:	2210      	movs	r2, #16
 8004fc8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8004fca:	4b14      	ldr	r3, [pc, #80]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fcc:	2208      	movs	r2, #8
 8004fce:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004fd0:	4b12      	ldr	r3, [pc, #72]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004fd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004fda:	4910      	ldr	r1, [pc, #64]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fdc:	4810      	ldr	r0, [pc, #64]	@ (8005020 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004fde:	f005 f921 	bl	800a224 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8004fe2:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8004fe6:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8004fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004fea:	2204      	movs	r2, #4
 8004fec:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004fee:	4b0b      	ldr	r3, [pc, #44]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004ff0:	2210      	movs	r2, #16
 8004ff2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004ff4:	4b09      	ldr	r3, [pc, #36]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4a07      	ldr	r2, [pc, #28]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004ffe:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005000:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005004:	4905      	ldr	r1, [pc, #20]	@ (800501c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005006:	4806      	ldr	r0, [pc, #24]	@ (8005020 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005008:	f005 f90c 	bl	800a224 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 800500c:	6879      	ldr	r1, [r7, #4]
 800500e:	4804      	ldr	r0, [pc, #16]	@ (8005020 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005010:	f005 f93d 	bl	800a28e <HAL_SDRAM_ProgramRefreshRate>
}
 8005014:	bf00      	nop
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	20031224 	.word	0x20031224
 8005020:	200311d4 	.word	0x200311d4

08005024 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8005024:	b580      	push	{r7, lr}
 8005026:	b090      	sub	sp, #64	@ 0x40
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800502e:	4b70      	ldr	r3, [pc, #448]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005032:	4a6f      	ldr	r2, [pc, #444]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005034:	f043 0301 	orr.w	r3, r3, #1
 8005038:	6393      	str	r3, [r2, #56]	@ 0x38
 800503a:	4b6d      	ldr	r3, [pc, #436]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 800503c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8005046:	4b6a      	ldr	r3, [pc, #424]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800504a:	4a69      	ldr	r2, [pc, #420]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 800504c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005050:	6313      	str	r3, [r2, #48]	@ 0x30
 8005052:	4b67      	ldr	r3, [pc, #412]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800505a:	627b      	str	r3, [r7, #36]	@ 0x24
 800505c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800505e:	4b64      	ldr	r3, [pc, #400]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005062:	4a63      	ldr	r2, [pc, #396]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005064:	f043 0304 	orr.w	r3, r3, #4
 8005068:	6313      	str	r3, [r2, #48]	@ 0x30
 800506a:	4b61      	ldr	r3, [pc, #388]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 800506c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800506e:	f003 0304 	and.w	r3, r3, #4
 8005072:	623b      	str	r3, [r7, #32]
 8005074:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005076:	4b5e      	ldr	r3, [pc, #376]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507a:	4a5d      	ldr	r2, [pc, #372]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 800507c:	f043 0308 	orr.w	r3, r3, #8
 8005080:	6313      	str	r3, [r2, #48]	@ 0x30
 8005082:	4b5b      	ldr	r3, [pc, #364]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005086:	f003 0308 	and.w	r3, r3, #8
 800508a:	61fb      	str	r3, [r7, #28]
 800508c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800508e:	4b58      	ldr	r3, [pc, #352]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005092:	4a57      	ldr	r2, [pc, #348]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 8005094:	f043 0310 	orr.w	r3, r3, #16
 8005098:	6313      	str	r3, [r2, #48]	@ 0x30
 800509a:	4b55      	ldr	r3, [pc, #340]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 800509c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509e:	f003 0310 	and.w	r3, r3, #16
 80050a2:	61bb      	str	r3, [r7, #24]
 80050a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80050a6:	4b52      	ldr	r3, [pc, #328]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 80050a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050aa:	4a51      	ldr	r2, [pc, #324]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 80050ac:	f043 0320 	orr.w	r3, r3, #32
 80050b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80050b2:	4b4f      	ldr	r3, [pc, #316]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 80050b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050b6:	f003 0320 	and.w	r3, r3, #32
 80050ba:	617b      	str	r3, [r7, #20]
 80050bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80050be:	4b4c      	ldr	r3, [pc, #304]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 80050c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c2:	4a4b      	ldr	r2, [pc, #300]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 80050c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80050ca:	4b49      	ldr	r3, [pc, #292]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 80050cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050d2:	613b      	str	r3, [r7, #16]
 80050d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80050d6:	4b46      	ldr	r3, [pc, #280]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 80050d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050da:	4a45      	ldr	r2, [pc, #276]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 80050dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80050e2:	4b43      	ldr	r3, [pc, #268]	@ (80051f0 <BSP_SDRAM_MspInit+0x1cc>)
 80050e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ea:	60fb      	str	r3, [r7, #12]
 80050ec:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80050ee:	2302      	movs	r3, #2
 80050f0:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80050f2:	2301      	movs	r3, #1
 80050f4:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80050f6:	2302      	movs	r3, #2
 80050f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80050fa:	230c      	movs	r3, #12
 80050fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 80050fe:	2308      	movs	r3, #8
 8005100:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8005102:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005106:	4619      	mov	r1, r3
 8005108:	483a      	ldr	r0, [pc, #232]	@ (80051f4 <BSP_SDRAM_MspInit+0x1d0>)
 800510a:	f000 ff7d 	bl	8006008 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 800510e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8005112:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005114:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005118:	4619      	mov	r1, r3
 800511a:	4837      	ldr	r0, [pc, #220]	@ (80051f8 <BSP_SDRAM_MspInit+0x1d4>)
 800511c:	f000 ff74 	bl	8006008 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005120:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8005124:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8005126:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800512a:	4619      	mov	r1, r3
 800512c:	4833      	ldr	r0, [pc, #204]	@ (80051fc <BSP_SDRAM_MspInit+0x1d8>)
 800512e:	f000 ff6b 	bl	8006008 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8005132:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8005136:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8005138:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800513c:	4619      	mov	r1, r3
 800513e:	4830      	ldr	r0, [pc, #192]	@ (8005200 <BSP_SDRAM_MspInit+0x1dc>)
 8005140:	f000 ff62 	bl	8006008 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8005144:	f248 1333 	movw	r3, #33075	@ 0x8133
 8005148:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800514a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800514e:	4619      	mov	r1, r3
 8005150:	482c      	ldr	r0, [pc, #176]	@ (8005204 <BSP_SDRAM_MspInit+0x1e0>)
 8005152:	f000 ff59 	bl	8006008 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8005156:	2328      	movs	r3, #40	@ 0x28
 8005158:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800515a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800515e:	4619      	mov	r1, r3
 8005160:	4829      	ldr	r0, [pc, #164]	@ (8005208 <BSP_SDRAM_MspInit+0x1e4>)
 8005162:	f000 ff51 	bl	8006008 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8005166:	4b29      	ldr	r3, [pc, #164]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 8005168:	2200      	movs	r2, #0
 800516a:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800516c:	4b27      	ldr	r3, [pc, #156]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 800516e:	2280      	movs	r2, #128	@ 0x80
 8005170:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8005172:	4b26      	ldr	r3, [pc, #152]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 8005174:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005178:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800517a:	4b24      	ldr	r3, [pc, #144]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 800517c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005180:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005182:	4b22      	ldr	r3, [pc, #136]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 8005184:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005188:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800518a:	4b20      	ldr	r3, [pc, #128]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 800518c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005190:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8005192:	4b1e      	ldr	r3, [pc, #120]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 8005194:	2200      	movs	r2, #0
 8005196:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8005198:	4b1c      	ldr	r3, [pc, #112]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 800519a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800519e:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80051a0:	4b1a      	ldr	r3, [pc, #104]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80051a6:	4b19      	ldr	r3, [pc, #100]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 80051a8:	2203      	movs	r2, #3
 80051aa:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80051ac:	4b17      	ldr	r3, [pc, #92]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80051b2:	4b16      	ldr	r3, [pc, #88]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80051b8:	4b14      	ldr	r3, [pc, #80]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 80051ba:	4a15      	ldr	r2, [pc, #84]	@ (8005210 <BSP_SDRAM_MspInit+0x1ec>)
 80051bc:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a12      	ldr	r2, [pc, #72]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 80051c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80051c4:	4a11      	ldr	r2, [pc, #68]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80051ca:	4810      	ldr	r0, [pc, #64]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 80051cc:	f000 fb56 	bl	800587c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80051d0:	480e      	ldr	r0, [pc, #56]	@ (800520c <BSP_SDRAM_MspInit+0x1e8>)
 80051d2:	f000 faa5 	bl	8005720 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80051d6:	2200      	movs	r2, #0
 80051d8:	210f      	movs	r1, #15
 80051da:	2038      	movs	r0, #56	@ 0x38
 80051dc:	f000 f977 	bl	80054ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80051e0:	2038      	movs	r0, #56	@ 0x38
 80051e2:	f000 f990 	bl	8005506 <HAL_NVIC_EnableIRQ>
}
 80051e6:	bf00      	nop
 80051e8:	3740      	adds	r7, #64	@ 0x40
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40023800 	.word	0x40023800
 80051f4:	40020800 	.word	0x40020800
 80051f8:	40020c00 	.word	0x40020c00
 80051fc:	40021000 	.word	0x40021000
 8005200:	40021400 	.word	0x40021400
 8005204:	40021800 	.word	0x40021800
 8005208:	40021c00 	.word	0x40021c00
 800520c:	20031234 	.word	0x20031234
 8005210:	40026410 	.word	0x40026410

08005214 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005218:	2003      	movs	r0, #3
 800521a:	f000 f94d 	bl	80054b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800521e:	2000      	movs	r0, #0
 8005220:	f000 f806 	bl	8005230 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005224:	f7fd fb66 	bl	80028f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005228:	2300      	movs	r3, #0
}
 800522a:	4618      	mov	r0, r3
 800522c:	bd80      	pop	{r7, pc}
	...

08005230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005238:	4b12      	ldr	r3, [pc, #72]	@ (8005284 <HAL_InitTick+0x54>)
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	4b12      	ldr	r3, [pc, #72]	@ (8005288 <HAL_InitTick+0x58>)
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	4619      	mov	r1, r3
 8005242:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005246:	fbb3 f3f1 	udiv	r3, r3, r1
 800524a:	fbb2 f3f3 	udiv	r3, r2, r3
 800524e:	4618      	mov	r0, r3
 8005250:	f000 f967 	bl	8005522 <HAL_SYSTICK_Config>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d001      	beq.n	800525e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e00e      	b.n	800527c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2b0f      	cmp	r3, #15
 8005262:	d80a      	bhi.n	800527a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005264:	2200      	movs	r2, #0
 8005266:	6879      	ldr	r1, [r7, #4]
 8005268:	f04f 30ff 	mov.w	r0, #4294967295
 800526c:	f000 f92f 	bl	80054ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005270:	4a06      	ldr	r2, [pc, #24]	@ (800528c <HAL_InitTick+0x5c>)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005276:	2300      	movs	r3, #0
 8005278:	e000      	b.n	800527c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
}
 800527c:	4618      	mov	r0, r3
 800527e:	3708      	adds	r7, #8
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	20000018 	.word	0x20000018
 8005288:	20000054 	.word	0x20000054
 800528c:	20000050 	.word	0x20000050

08005290 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005290:	b480      	push	{r7}
 8005292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005294:	4b06      	ldr	r3, [pc, #24]	@ (80052b0 <HAL_IncTick+0x20>)
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	461a      	mov	r2, r3
 800529a:	4b06      	ldr	r3, [pc, #24]	@ (80052b4 <HAL_IncTick+0x24>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4413      	add	r3, r2
 80052a0:	4a04      	ldr	r2, [pc, #16]	@ (80052b4 <HAL_IncTick+0x24>)
 80052a2:	6013      	str	r3, [r2, #0]
}
 80052a4:	bf00      	nop
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	20000054 	.word	0x20000054
 80052b4:	20031294 	.word	0x20031294

080052b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80052b8:	b480      	push	{r7}
 80052ba:	af00      	add	r7, sp, #0
  return uwTick;
 80052bc:	4b03      	ldr	r3, [pc, #12]	@ (80052cc <HAL_GetTick+0x14>)
 80052be:	681b      	ldr	r3, [r3, #0]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	20031294 	.word	0x20031294

080052d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80052d8:	f7ff ffee 	bl	80052b8 <HAL_GetTick>
 80052dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e8:	d005      	beq.n	80052f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80052ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005314 <HAL_Delay+0x44>)
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4413      	add	r3, r2
 80052f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80052f6:	bf00      	nop
 80052f8:	f7ff ffde 	bl	80052b8 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	429a      	cmp	r2, r3
 8005306:	d8f7      	bhi.n	80052f8 <HAL_Delay+0x28>
  {
  }
}
 8005308:	bf00      	nop
 800530a:	bf00      	nop
 800530c:	3710      	adds	r7, #16
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	20000054 	.word	0x20000054

08005318 <__NVIC_SetPriorityGrouping>:
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f003 0307 	and.w	r3, r3, #7
 8005326:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005328:	4b0b      	ldr	r3, [pc, #44]	@ (8005358 <__NVIC_SetPriorityGrouping+0x40>)
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005334:	4013      	ands	r3, r2
 8005336:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005340:	4b06      	ldr	r3, [pc, #24]	@ (800535c <__NVIC_SetPriorityGrouping+0x44>)
 8005342:	4313      	orrs	r3, r2
 8005344:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005346:	4a04      	ldr	r2, [pc, #16]	@ (8005358 <__NVIC_SetPriorityGrouping+0x40>)
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	60d3      	str	r3, [r2, #12]
}
 800534c:	bf00      	nop
 800534e:	3714      	adds	r7, #20
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	e000ed00 	.word	0xe000ed00
 800535c:	05fa0000 	.word	0x05fa0000

08005360 <__NVIC_GetPriorityGrouping>:
{
 8005360:	b480      	push	{r7}
 8005362:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005364:	4b04      	ldr	r3, [pc, #16]	@ (8005378 <__NVIC_GetPriorityGrouping+0x18>)
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	0a1b      	lsrs	r3, r3, #8
 800536a:	f003 0307 	and.w	r3, r3, #7
}
 800536e:	4618      	mov	r0, r3
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr
 8005378:	e000ed00 	.word	0xe000ed00

0800537c <__NVIC_EnableIRQ>:
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	4603      	mov	r3, r0
 8005384:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800538a:	2b00      	cmp	r3, #0
 800538c:	db0b      	blt.n	80053a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800538e:	79fb      	ldrb	r3, [r7, #7]
 8005390:	f003 021f 	and.w	r2, r3, #31
 8005394:	4907      	ldr	r1, [pc, #28]	@ (80053b4 <__NVIC_EnableIRQ+0x38>)
 8005396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800539a:	095b      	lsrs	r3, r3, #5
 800539c:	2001      	movs	r0, #1
 800539e:	fa00 f202 	lsl.w	r2, r0, r2
 80053a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80053a6:	bf00      	nop
 80053a8:	370c      	adds	r7, #12
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	e000e100 	.word	0xe000e100

080053b8 <__NVIC_SetPriority>:
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	4603      	mov	r3, r0
 80053c0:	6039      	str	r1, [r7, #0]
 80053c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	db0a      	blt.n	80053e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	b2da      	uxtb	r2, r3
 80053d0:	490c      	ldr	r1, [pc, #48]	@ (8005404 <__NVIC_SetPriority+0x4c>)
 80053d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053d6:	0112      	lsls	r2, r2, #4
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	440b      	add	r3, r1
 80053dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80053e0:	e00a      	b.n	80053f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	b2da      	uxtb	r2, r3
 80053e6:	4908      	ldr	r1, [pc, #32]	@ (8005408 <__NVIC_SetPriority+0x50>)
 80053e8:	79fb      	ldrb	r3, [r7, #7]
 80053ea:	f003 030f 	and.w	r3, r3, #15
 80053ee:	3b04      	subs	r3, #4
 80053f0:	0112      	lsls	r2, r2, #4
 80053f2:	b2d2      	uxtb	r2, r2
 80053f4:	440b      	add	r3, r1
 80053f6:	761a      	strb	r2, [r3, #24]
}
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr
 8005404:	e000e100 	.word	0xe000e100
 8005408:	e000ed00 	.word	0xe000ed00

0800540c <NVIC_EncodePriority>:
{
 800540c:	b480      	push	{r7}
 800540e:	b089      	sub	sp, #36	@ 0x24
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f003 0307 	and.w	r3, r3, #7
 800541e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	f1c3 0307 	rsb	r3, r3, #7
 8005426:	2b04      	cmp	r3, #4
 8005428:	bf28      	it	cs
 800542a:	2304      	movcs	r3, #4
 800542c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	3304      	adds	r3, #4
 8005432:	2b06      	cmp	r3, #6
 8005434:	d902      	bls.n	800543c <NVIC_EncodePriority+0x30>
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	3b03      	subs	r3, #3
 800543a:	e000      	b.n	800543e <NVIC_EncodePriority+0x32>
 800543c:	2300      	movs	r3, #0
 800543e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005440:	f04f 32ff 	mov.w	r2, #4294967295
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	fa02 f303 	lsl.w	r3, r2, r3
 800544a:	43da      	mvns	r2, r3
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	401a      	ands	r2, r3
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005454:	f04f 31ff 	mov.w	r1, #4294967295
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	fa01 f303 	lsl.w	r3, r1, r3
 800545e:	43d9      	mvns	r1, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005464:	4313      	orrs	r3, r2
}
 8005466:	4618      	mov	r0, r3
 8005468:	3724      	adds	r7, #36	@ 0x24
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
	...

08005474 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	3b01      	subs	r3, #1
 8005480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005484:	d301      	bcc.n	800548a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005486:	2301      	movs	r3, #1
 8005488:	e00f      	b.n	80054aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800548a:	4a0a      	ldr	r2, [pc, #40]	@ (80054b4 <SysTick_Config+0x40>)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	3b01      	subs	r3, #1
 8005490:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005492:	210f      	movs	r1, #15
 8005494:	f04f 30ff 	mov.w	r0, #4294967295
 8005498:	f7ff ff8e 	bl	80053b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800549c:	4b05      	ldr	r3, [pc, #20]	@ (80054b4 <SysTick_Config+0x40>)
 800549e:	2200      	movs	r2, #0
 80054a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80054a2:	4b04      	ldr	r3, [pc, #16]	@ (80054b4 <SysTick_Config+0x40>)
 80054a4:	2207      	movs	r2, #7
 80054a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3708      	adds	r7, #8
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	e000e010 	.word	0xe000e010

080054b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f7ff ff29 	bl	8005318 <__NVIC_SetPriorityGrouping>
}
 80054c6:	bf00      	nop
 80054c8:	3708      	adds	r7, #8
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}

080054ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80054ce:	b580      	push	{r7, lr}
 80054d0:	b086      	sub	sp, #24
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	4603      	mov	r3, r0
 80054d6:	60b9      	str	r1, [r7, #8]
 80054d8:	607a      	str	r2, [r7, #4]
 80054da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80054dc:	2300      	movs	r3, #0
 80054de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80054e0:	f7ff ff3e 	bl	8005360 <__NVIC_GetPriorityGrouping>
 80054e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	68b9      	ldr	r1, [r7, #8]
 80054ea:	6978      	ldr	r0, [r7, #20]
 80054ec:	f7ff ff8e 	bl	800540c <NVIC_EncodePriority>
 80054f0:	4602      	mov	r2, r0
 80054f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054f6:	4611      	mov	r1, r2
 80054f8:	4618      	mov	r0, r3
 80054fa:	f7ff ff5d 	bl	80053b8 <__NVIC_SetPriority>
}
 80054fe:	bf00      	nop
 8005500:	3718      	adds	r7, #24
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}

08005506 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b082      	sub	sp, #8
 800550a:	af00      	add	r7, sp, #0
 800550c:	4603      	mov	r3, r0
 800550e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005514:	4618      	mov	r0, r3
 8005516:	f7ff ff31 	bl	800537c <__NVIC_EnableIRQ>
}
 800551a:	bf00      	nop
 800551c:	3708      	adds	r7, #8
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b082      	sub	sp, #8
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7ff ffa2 	bl	8005474 <SysTick_Config>
 8005530:	4603      	mov	r3, r0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3708      	adds	r7, #8
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e054      	b.n	80055f8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	7f5b      	ldrb	r3, [r3, #29]
 8005552:	b2db      	uxtb	r3, r3
 8005554:	2b00      	cmp	r3, #0
 8005556:	d105      	bne.n	8005564 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f7fb fd3c 	bl	8000fdc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	791b      	ldrb	r3, [r3, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10c      	bne.n	800558c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a22      	ldr	r2, [pc, #136]	@ (8005600 <HAL_CRC_Init+0xc4>)
 8005578:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	689a      	ldr	r2, [r3, #8]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f022 0218 	bic.w	r2, r2, #24
 8005588:	609a      	str	r2, [r3, #8]
 800558a:	e00c      	b.n	80055a6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6899      	ldr	r1, [r3, #8]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	461a      	mov	r2, r3
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f834 	bl	8005604 <HAL_CRCEx_Polynomial_Set>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e028      	b.n	80055f8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	795b      	ldrb	r3, [r3, #5]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d105      	bne.n	80055ba <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f04f 32ff 	mov.w	r2, #4294967295
 80055b6:	611a      	str	r2, [r3, #16]
 80055b8:	e004      	b.n	80055c4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	6912      	ldr	r2, [r2, #16]
 80055c2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	695a      	ldr	r2, [r3, #20]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	430a      	orrs	r2, r1
 80055d8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	699a      	ldr	r2, [r3, #24]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3708      	adds	r7, #8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	04c11db7 	.word	0x04c11db7

08005604 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005604:	b480      	push	{r7}
 8005606:	b087      	sub	sp, #28
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005610:	2300      	movs	r3, #0
 8005612:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005614:	231f      	movs	r3, #31
 8005616:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b00      	cmp	r3, #0
 8005620:	d102      	bne.n	8005628 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	75fb      	strb	r3, [r7, #23]
 8005626:	e063      	b.n	80056f0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005628:	bf00      	nop
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	1e5a      	subs	r2, r3, #1
 800562e:	613a      	str	r2, [r7, #16]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d009      	beq.n	8005648 <HAL_CRCEx_Polynomial_Set+0x44>
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	f003 031f 	and.w	r3, r3, #31
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	fa22 f303 	lsr.w	r3, r2, r3
 8005640:	f003 0301 	and.w	r3, r3, #1
 8005644:	2b00      	cmp	r3, #0
 8005646:	d0f0      	beq.n	800562a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b18      	cmp	r3, #24
 800564c:	d846      	bhi.n	80056dc <HAL_CRCEx_Polynomial_Set+0xd8>
 800564e:	a201      	add	r2, pc, #4	@ (adr r2, 8005654 <HAL_CRCEx_Polynomial_Set+0x50>)
 8005650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005654:	080056e3 	.word	0x080056e3
 8005658:	080056dd 	.word	0x080056dd
 800565c:	080056dd 	.word	0x080056dd
 8005660:	080056dd 	.word	0x080056dd
 8005664:	080056dd 	.word	0x080056dd
 8005668:	080056dd 	.word	0x080056dd
 800566c:	080056dd 	.word	0x080056dd
 8005670:	080056dd 	.word	0x080056dd
 8005674:	080056d1 	.word	0x080056d1
 8005678:	080056dd 	.word	0x080056dd
 800567c:	080056dd 	.word	0x080056dd
 8005680:	080056dd 	.word	0x080056dd
 8005684:	080056dd 	.word	0x080056dd
 8005688:	080056dd 	.word	0x080056dd
 800568c:	080056dd 	.word	0x080056dd
 8005690:	080056dd 	.word	0x080056dd
 8005694:	080056c5 	.word	0x080056c5
 8005698:	080056dd 	.word	0x080056dd
 800569c:	080056dd 	.word	0x080056dd
 80056a0:	080056dd 	.word	0x080056dd
 80056a4:	080056dd 	.word	0x080056dd
 80056a8:	080056dd 	.word	0x080056dd
 80056ac:	080056dd 	.word	0x080056dd
 80056b0:	080056dd 	.word	0x080056dd
 80056b4:	080056b9 	.word	0x080056b9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	2b06      	cmp	r3, #6
 80056bc:	d913      	bls.n	80056e6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80056c2:	e010      	b.n	80056e6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	2b07      	cmp	r3, #7
 80056c8:	d90f      	bls.n	80056ea <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80056ce:	e00c      	b.n	80056ea <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	2b0f      	cmp	r3, #15
 80056d4:	d90b      	bls.n	80056ee <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80056da:	e008      	b.n	80056ee <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	75fb      	strb	r3, [r7, #23]
        break;
 80056e0:	e006      	b.n	80056f0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80056e2:	bf00      	nop
 80056e4:	e004      	b.n	80056f0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80056e6:	bf00      	nop
 80056e8:	e002      	b.n	80056f0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80056ea:	bf00      	nop
 80056ec:	e000      	b.n	80056f0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80056ee:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80056f0:	7dfb      	ldrb	r3, [r7, #23]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10d      	bne.n	8005712 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f023 0118 	bic.w	r1, r3, #24
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	430a      	orrs	r2, r1
 8005710:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005712:	7dfb      	ldrb	r3, [r7, #23]
}
 8005714:	4618      	mov	r0, r3
 8005716:	371c      	adds	r7, #28
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800572c:	f7ff fdc4 	bl	80052b8 <HAL_GetTick>
 8005730:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d101      	bne.n	800573c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e099      	b.n	8005870 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 0201 	bic.w	r2, r2, #1
 800575a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800575c:	e00f      	b.n	800577e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800575e:	f7ff fdab 	bl	80052b8 <HAL_GetTick>
 8005762:	4602      	mov	r2, r0
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	1ad3      	subs	r3, r2, r3
 8005768:	2b05      	cmp	r3, #5
 800576a:	d908      	bls.n	800577e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2203      	movs	r2, #3
 8005776:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e078      	b.n	8005870 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d1e8      	bne.n	800575e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	4b38      	ldr	r3, [pc, #224]	@ (8005878 <HAL_DMA_Init+0x158>)
 8005798:	4013      	ands	r3, r2
 800579a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685a      	ldr	r2, [r3, #4]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80057aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	691b      	ldr	r3, [r3, #16]
 80057b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d4:	2b04      	cmp	r3, #4
 80057d6:	d107      	bne.n	80057e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e0:	4313      	orrs	r3, r2
 80057e2:	697a      	ldr	r2, [r7, #20]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	695b      	ldr	r3, [r3, #20]
 80057f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f023 0307 	bic.w	r3, r3, #7
 80057fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	4313      	orrs	r3, r2
 8005808:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580e:	2b04      	cmp	r3, #4
 8005810:	d117      	bne.n	8005842 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	4313      	orrs	r3, r2
 800581a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00e      	beq.n	8005842 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 fb73 	bl	8005f10 <DMA_CheckFifoParam>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d008      	beq.n	8005842 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2240      	movs	r2, #64	@ 0x40
 8005834:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800583e:	2301      	movs	r3, #1
 8005840:	e016      	b.n	8005870 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 fb2a 	bl	8005ea4 <DMA_CalcBaseAndBitshift>
 8005850:	4603      	mov	r3, r0
 8005852:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005858:	223f      	movs	r2, #63	@ 0x3f
 800585a:	409a      	lsls	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3718      	adds	r7, #24
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}
 8005878:	f010803f 	.word	0xf010803f

0800587c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e050      	b.n	8005930 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b02      	cmp	r3, #2
 8005898:	d101      	bne.n	800589e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800589a:	2302      	movs	r3, #2
 800589c:	e048      	b.n	8005930 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f022 0201 	bic.w	r2, r2, #1
 80058ac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2200      	movs	r2, #0
 80058b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2200      	movs	r2, #0
 80058bc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2200      	movs	r2, #0
 80058c4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2200      	movs	r2, #0
 80058cc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2200      	movs	r2, #0
 80058d4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2221      	movs	r2, #33	@ 0x21
 80058dc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fae0 	bl	8005ea4 <DMA_CalcBaseAndBitshift>
 80058e4:	4603      	mov	r3, r0
 80058e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ec:	223f      	movs	r2, #63	@ 0x3f
 80058ee:	409a      	lsls	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
 8005944:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005946:	2300      	movs	r3, #0
 8005948:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800594e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005956:	2b01      	cmp	r3, #1
 8005958:	d101      	bne.n	800595e <HAL_DMA_Start_IT+0x26>
 800595a:	2302      	movs	r3, #2
 800595c:	e048      	b.n	80059f0 <HAL_DMA_Start_IT+0xb8>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b01      	cmp	r3, #1
 8005970:	d137      	bne.n	80059e2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2202      	movs	r2, #2
 8005976:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	68b9      	ldr	r1, [r7, #8]
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f000 fa5e 	bl	8005e48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005990:	223f      	movs	r2, #63	@ 0x3f
 8005992:	409a      	lsls	r2, r3
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0216 	orr.w	r2, r2, #22
 80059a6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	695a      	ldr	r2, [r3, #20]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059b6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d007      	beq.n	80059d0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f042 0208 	orr.w	r2, r2, #8
 80059ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f042 0201 	orr.w	r2, r2, #1
 80059de:	601a      	str	r2, [r3, #0]
 80059e0:	e005      	b.n	80059ee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80059ea:	2302      	movs	r3, #2
 80059ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80059ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3718      	adds	r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005a06:	f7ff fc57 	bl	80052b8 <HAL_GetTick>
 8005a0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d008      	beq.n	8005a2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2280      	movs	r2, #128	@ 0x80
 8005a1c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e052      	b.n	8005ad0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f022 0216 	bic.w	r2, r2, #22
 8005a38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695a      	ldr	r2, [r3, #20]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d103      	bne.n	8005a5a <HAL_DMA_Abort+0x62>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d007      	beq.n	8005a6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 0208 	bic.w	r2, r2, #8
 8005a68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f022 0201 	bic.w	r2, r2, #1
 8005a78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a7a:	e013      	b.n	8005aa4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a7c:	f7ff fc1c 	bl	80052b8 <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b05      	cmp	r3, #5
 8005a88:	d90c      	bls.n	8005aa4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2203      	movs	r2, #3
 8005a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e015      	b.n	8005ad0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0301 	and.w	r3, r3, #1
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1e4      	bne.n	8005a7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab6:	223f      	movs	r2, #63	@ 0x3f
 8005ab8:	409a      	lsls	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3710      	adds	r7, #16
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b02      	cmp	r3, #2
 8005aea:	d004      	beq.n	8005af6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2280      	movs	r2, #128	@ 0x80
 8005af0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e00c      	b.n	8005b10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2205      	movs	r2, #5
 8005afa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f022 0201 	bic.w	r2, r2, #1
 8005b0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005b0e:	2300      	movs	r3, #0
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8005b24:	2300      	movs	r3, #0
 8005b26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8005b28:	4b8e      	ldr	r3, [pc, #568]	@ (8005d64 <HAL_DMA_IRQHandler+0x248>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a8e      	ldr	r2, [pc, #568]	@ (8005d68 <HAL_DMA_IRQHandler+0x24c>)
 8005b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b32:	0a9b      	lsrs	r3, r3, #10
 8005b34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b46:	2208      	movs	r2, #8
 8005b48:	409a      	lsls	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d01a      	beq.n	8005b88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0304 	and.w	r3, r3, #4
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d013      	beq.n	8005b88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 0204 	bic.w	r2, r2, #4
 8005b6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b74:	2208      	movs	r2, #8
 8005b76:	409a      	lsls	r2, r3
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b80:	f043 0201 	orr.w	r2, r3, #1
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	409a      	lsls	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	4013      	ands	r3, r2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d012      	beq.n	8005bbe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00b      	beq.n	8005bbe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005baa:	2201      	movs	r2, #1
 8005bac:	409a      	lsls	r2, r3
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb6:	f043 0202 	orr.w	r2, r3, #2
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bc2:	2204      	movs	r2, #4
 8005bc4:	409a      	lsls	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	4013      	ands	r3, r2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d012      	beq.n	8005bf4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0302 	and.w	r3, r3, #2
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00b      	beq.n	8005bf4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005be0:	2204      	movs	r2, #4
 8005be2:	409a      	lsls	r2, r3
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bec:	f043 0204 	orr.w	r2, r3, #4
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bf8:	2210      	movs	r2, #16
 8005bfa:	409a      	lsls	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	4013      	ands	r3, r2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d043      	beq.n	8005c8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0308 	and.w	r3, r3, #8
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d03c      	beq.n	8005c8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c16:	2210      	movs	r2, #16
 8005c18:	409a      	lsls	r2, r3
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d018      	beq.n	8005c5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d108      	bne.n	8005c4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d024      	beq.n	8005c8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	4798      	blx	r3
 8005c4a:	e01f      	b.n	8005c8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d01b      	beq.n	8005c8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	4798      	blx	r3
 8005c5c:	e016      	b.n	8005c8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d107      	bne.n	8005c7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0208 	bic.w	r2, r2, #8
 8005c7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d003      	beq.n	8005c8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c90:	2220      	movs	r2, #32
 8005c92:	409a      	lsls	r2, r3
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	4013      	ands	r3, r2
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	f000 808f 	beq.w	8005dbc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0310 	and.w	r3, r3, #16
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 8087 	beq.w	8005dbc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	409a      	lsls	r2, r3
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b05      	cmp	r3, #5
 8005cc4:	d136      	bne.n	8005d34 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 0216 	bic.w	r2, r2, #22
 8005cd4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	695a      	ldr	r2, [r3, #20]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ce4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d103      	bne.n	8005cf6 <HAL_DMA_IRQHandler+0x1da>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d007      	beq.n	8005d06 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f022 0208 	bic.w	r2, r2, #8
 8005d04:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d0a:	223f      	movs	r2, #63	@ 0x3f
 8005d0c:	409a      	lsls	r2, r3
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d07e      	beq.n	8005e28 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	4798      	blx	r3
        }
        return;
 8005d32:	e079      	b.n	8005e28 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d01d      	beq.n	8005d7e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d10d      	bne.n	8005d6c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d031      	beq.n	8005dbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	4798      	blx	r3
 8005d60:	e02c      	b.n	8005dbc <HAL_DMA_IRQHandler+0x2a0>
 8005d62:	bf00      	nop
 8005d64:	20000018 	.word	0x20000018
 8005d68:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d023      	beq.n	8005dbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	4798      	blx	r3
 8005d7c:	e01e      	b.n	8005dbc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10f      	bne.n	8005dac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f022 0210 	bic.w	r2, r2, #16
 8005d9a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d003      	beq.n	8005dbc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d032      	beq.n	8005e2a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc8:	f003 0301 	and.w	r3, r3, #1
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d022      	beq.n	8005e16 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2205      	movs	r2, #5
 8005dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f022 0201 	bic.w	r2, r2, #1
 8005de6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	3301      	adds	r3, #1
 8005dec:	60bb      	str	r3, [r7, #8]
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d307      	bcc.n	8005e04 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f2      	bne.n	8005de8 <HAL_DMA_IRQHandler+0x2cc>
 8005e02:	e000      	b.n	8005e06 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005e04:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d005      	beq.n	8005e2a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	4798      	blx	r3
 8005e26:	e000      	b.n	8005e2a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005e28:	bf00      	nop
    }
  }
}
 8005e2a:	3718      	adds	r7, #24
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	607a      	str	r2, [r7, #4]
 8005e54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005e64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	2b40      	cmp	r3, #64	@ 0x40
 8005e74:	d108      	bne.n	8005e88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68ba      	ldr	r2, [r7, #8]
 8005e84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005e86:	e007      	b.n	8005e98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	60da      	str	r2, [r3, #12]
}
 8005e98:	bf00      	nop
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b085      	sub	sp, #20
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	3b10      	subs	r3, #16
 8005eb4:	4a13      	ldr	r2, [pc, #76]	@ (8005f04 <DMA_CalcBaseAndBitshift+0x60>)
 8005eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eba:	091b      	lsrs	r3, r3, #4
 8005ebc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005ebe:	4a12      	ldr	r2, [pc, #72]	@ (8005f08 <DMA_CalcBaseAndBitshift+0x64>)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	d908      	bls.n	8005ee4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8005f0c <DMA_CalcBaseAndBitshift+0x68>)
 8005eda:	4013      	ands	r3, r2
 8005edc:	1d1a      	adds	r2, r3, #4
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	659a      	str	r2, [r3, #88]	@ 0x58
 8005ee2:	e006      	b.n	8005ef2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	461a      	mov	r2, r3
 8005eea:	4b08      	ldr	r3, [pc, #32]	@ (8005f0c <DMA_CalcBaseAndBitshift+0x68>)
 8005eec:	4013      	ands	r3, r2
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3714      	adds	r7, #20
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	aaaaaaab 	.word	0xaaaaaaab
 8005f08:	08018758 	.word	0x08018758
 8005f0c:	fffffc00 	.word	0xfffffc00

08005f10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d11f      	bne.n	8005f6a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	2b03      	cmp	r3, #3
 8005f2e:	d856      	bhi.n	8005fde <DMA_CheckFifoParam+0xce>
 8005f30:	a201      	add	r2, pc, #4	@ (adr r2, 8005f38 <DMA_CheckFifoParam+0x28>)
 8005f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f36:	bf00      	nop
 8005f38:	08005f49 	.word	0x08005f49
 8005f3c:	08005f5b 	.word	0x08005f5b
 8005f40:	08005f49 	.word	0x08005f49
 8005f44:	08005fdf 	.word	0x08005fdf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d046      	beq.n	8005fe2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f58:	e043      	b.n	8005fe2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005f62:	d140      	bne.n	8005fe6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f68:	e03d      	b.n	8005fe6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f72:	d121      	bne.n	8005fb8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	2b03      	cmp	r3, #3
 8005f78:	d837      	bhi.n	8005fea <DMA_CheckFifoParam+0xda>
 8005f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f80 <DMA_CheckFifoParam+0x70>)
 8005f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f80:	08005f91 	.word	0x08005f91
 8005f84:	08005f97 	.word	0x08005f97
 8005f88:	08005f91 	.word	0x08005f91
 8005f8c:	08005fa9 	.word	0x08005fa9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	73fb      	strb	r3, [r7, #15]
      break;
 8005f94:	e030      	b.n	8005ff8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d025      	beq.n	8005fee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fa6:	e022      	b.n	8005fee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005fb0:	d11f      	bne.n	8005ff2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005fb6:	e01c      	b.n	8005ff2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d903      	bls.n	8005fc6 <DMA_CheckFifoParam+0xb6>
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	2b03      	cmp	r3, #3
 8005fc2:	d003      	beq.n	8005fcc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005fc4:	e018      	b.n	8005ff8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	73fb      	strb	r3, [r7, #15]
      break;
 8005fca:	e015      	b.n	8005ff8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00e      	beq.n	8005ff6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	73fb      	strb	r3, [r7, #15]
      break;
 8005fdc:	e00b      	b.n	8005ff6 <DMA_CheckFifoParam+0xe6>
      break;
 8005fde:	bf00      	nop
 8005fe0:	e00a      	b.n	8005ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fe2:	bf00      	nop
 8005fe4:	e008      	b.n	8005ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fe6:	bf00      	nop
 8005fe8:	e006      	b.n	8005ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fea:	bf00      	nop
 8005fec:	e004      	b.n	8005ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fee:	bf00      	nop
 8005ff0:	e002      	b.n	8005ff8 <DMA_CheckFifoParam+0xe8>
      break;   
 8005ff2:	bf00      	nop
 8005ff4:	e000      	b.n	8005ff8 <DMA_CheckFifoParam+0xe8>
      break;
 8005ff6:	bf00      	nop
    }
  } 
  
  return status; 
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3714      	adds	r7, #20
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop

08006008 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006008:	b480      	push	{r7}
 800600a:	b089      	sub	sp, #36	@ 0x24
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006012:	2300      	movs	r3, #0
 8006014:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006016:	2300      	movs	r3, #0
 8006018:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800601a:	2300      	movs	r3, #0
 800601c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800601e:	2300      	movs	r3, #0
 8006020:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8006022:	2300      	movs	r3, #0
 8006024:	61fb      	str	r3, [r7, #28]
 8006026:	e175      	b.n	8006314 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006028:	2201      	movs	r2, #1
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	fa02 f303 	lsl.w	r3, r2, r3
 8006030:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	4013      	ands	r3, r2
 800603a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800603c:	693a      	ldr	r2, [r7, #16]
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	429a      	cmp	r2, r3
 8006042:	f040 8164 	bne.w	800630e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	f003 0303 	and.w	r3, r3, #3
 800604e:	2b01      	cmp	r3, #1
 8006050:	d005      	beq.n	800605e <HAL_GPIO_Init+0x56>
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f003 0303 	and.w	r3, r3, #3
 800605a:	2b02      	cmp	r3, #2
 800605c:	d130      	bne.n	80060c0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	005b      	lsls	r3, r3, #1
 8006068:	2203      	movs	r2, #3
 800606a:	fa02 f303 	lsl.w	r3, r2, r3
 800606e:	43db      	mvns	r3, r3
 8006070:	69ba      	ldr	r2, [r7, #24]
 8006072:	4013      	ands	r3, r2
 8006074:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	68da      	ldr	r2, [r3, #12]
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	005b      	lsls	r3, r3, #1
 800607e:	fa02 f303 	lsl.w	r3, r2, r3
 8006082:	69ba      	ldr	r2, [r7, #24]
 8006084:	4313      	orrs	r3, r2
 8006086:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	69ba      	ldr	r2, [r7, #24]
 800608c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006094:	2201      	movs	r2, #1
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	fa02 f303 	lsl.w	r3, r2, r3
 800609c:	43db      	mvns	r3, r3
 800609e:	69ba      	ldr	r2, [r7, #24]
 80060a0:	4013      	ands	r3, r2
 80060a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	091b      	lsrs	r3, r3, #4
 80060aa:	f003 0201 	and.w	r2, r3, #1
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	fa02 f303 	lsl.w	r3, r2, r3
 80060b4:	69ba      	ldr	r2, [r7, #24]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	69ba      	ldr	r2, [r7, #24]
 80060be:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f003 0303 	and.w	r3, r3, #3
 80060c8:	2b03      	cmp	r3, #3
 80060ca:	d017      	beq.n	80060fc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	005b      	lsls	r3, r3, #1
 80060d6:	2203      	movs	r2, #3
 80060d8:	fa02 f303 	lsl.w	r3, r2, r3
 80060dc:	43db      	mvns	r3, r3
 80060de:	69ba      	ldr	r2, [r7, #24]
 80060e0:	4013      	ands	r3, r2
 80060e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	689a      	ldr	r2, [r3, #8]
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	005b      	lsls	r3, r3, #1
 80060ec:	fa02 f303 	lsl.w	r3, r2, r3
 80060f0:	69ba      	ldr	r2, [r7, #24]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	69ba      	ldr	r2, [r7, #24]
 80060fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	f003 0303 	and.w	r3, r3, #3
 8006104:	2b02      	cmp	r3, #2
 8006106:	d123      	bne.n	8006150 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	08da      	lsrs	r2, r3, #3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	3208      	adds	r2, #8
 8006110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	f003 0307 	and.w	r3, r3, #7
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	220f      	movs	r2, #15
 8006120:	fa02 f303 	lsl.w	r3, r2, r3
 8006124:	43db      	mvns	r3, r3
 8006126:	69ba      	ldr	r2, [r7, #24]
 8006128:	4013      	ands	r3, r2
 800612a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	691a      	ldr	r2, [r3, #16]
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	f003 0307 	and.w	r3, r3, #7
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	fa02 f303 	lsl.w	r3, r2, r3
 800613c:	69ba      	ldr	r2, [r7, #24]
 800613e:	4313      	orrs	r3, r2
 8006140:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	08da      	lsrs	r2, r3, #3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	3208      	adds	r2, #8
 800614a:	69b9      	ldr	r1, [r7, #24]
 800614c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	005b      	lsls	r3, r3, #1
 800615a:	2203      	movs	r2, #3
 800615c:	fa02 f303 	lsl.w	r3, r2, r3
 8006160:	43db      	mvns	r3, r3
 8006162:	69ba      	ldr	r2, [r7, #24]
 8006164:	4013      	ands	r3, r2
 8006166:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	f003 0203 	and.w	r2, r3, #3
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	005b      	lsls	r3, r3, #1
 8006174:	fa02 f303 	lsl.w	r3, r2, r3
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	4313      	orrs	r3, r2
 800617c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	69ba      	ldr	r2, [r7, #24]
 8006182:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 80be 	beq.w	800630e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006192:	4b66      	ldr	r3, [pc, #408]	@ (800632c <HAL_GPIO_Init+0x324>)
 8006194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006196:	4a65      	ldr	r2, [pc, #404]	@ (800632c <HAL_GPIO_Init+0x324>)
 8006198:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800619c:	6453      	str	r3, [r2, #68]	@ 0x44
 800619e:	4b63      	ldr	r3, [pc, #396]	@ (800632c <HAL_GPIO_Init+0x324>)
 80061a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061a6:	60fb      	str	r3, [r7, #12]
 80061a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80061aa:	4a61      	ldr	r2, [pc, #388]	@ (8006330 <HAL_GPIO_Init+0x328>)
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	089b      	lsrs	r3, r3, #2
 80061b0:	3302      	adds	r3, #2
 80061b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	f003 0303 	and.w	r3, r3, #3
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	220f      	movs	r2, #15
 80061c2:	fa02 f303 	lsl.w	r3, r2, r3
 80061c6:	43db      	mvns	r3, r3
 80061c8:	69ba      	ldr	r2, [r7, #24]
 80061ca:	4013      	ands	r3, r2
 80061cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a58      	ldr	r2, [pc, #352]	@ (8006334 <HAL_GPIO_Init+0x32c>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d037      	beq.n	8006246 <HAL_GPIO_Init+0x23e>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a57      	ldr	r2, [pc, #348]	@ (8006338 <HAL_GPIO_Init+0x330>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d031      	beq.n	8006242 <HAL_GPIO_Init+0x23a>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a56      	ldr	r2, [pc, #344]	@ (800633c <HAL_GPIO_Init+0x334>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d02b      	beq.n	800623e <HAL_GPIO_Init+0x236>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a55      	ldr	r2, [pc, #340]	@ (8006340 <HAL_GPIO_Init+0x338>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d025      	beq.n	800623a <HAL_GPIO_Init+0x232>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4a54      	ldr	r2, [pc, #336]	@ (8006344 <HAL_GPIO_Init+0x33c>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d01f      	beq.n	8006236 <HAL_GPIO_Init+0x22e>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a53      	ldr	r2, [pc, #332]	@ (8006348 <HAL_GPIO_Init+0x340>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d019      	beq.n	8006232 <HAL_GPIO_Init+0x22a>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a52      	ldr	r2, [pc, #328]	@ (800634c <HAL_GPIO_Init+0x344>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d013      	beq.n	800622e <HAL_GPIO_Init+0x226>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a51      	ldr	r2, [pc, #324]	@ (8006350 <HAL_GPIO_Init+0x348>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d00d      	beq.n	800622a <HAL_GPIO_Init+0x222>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a50      	ldr	r2, [pc, #320]	@ (8006354 <HAL_GPIO_Init+0x34c>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d007      	beq.n	8006226 <HAL_GPIO_Init+0x21e>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a4f      	ldr	r2, [pc, #316]	@ (8006358 <HAL_GPIO_Init+0x350>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d101      	bne.n	8006222 <HAL_GPIO_Init+0x21a>
 800621e:	2309      	movs	r3, #9
 8006220:	e012      	b.n	8006248 <HAL_GPIO_Init+0x240>
 8006222:	230a      	movs	r3, #10
 8006224:	e010      	b.n	8006248 <HAL_GPIO_Init+0x240>
 8006226:	2308      	movs	r3, #8
 8006228:	e00e      	b.n	8006248 <HAL_GPIO_Init+0x240>
 800622a:	2307      	movs	r3, #7
 800622c:	e00c      	b.n	8006248 <HAL_GPIO_Init+0x240>
 800622e:	2306      	movs	r3, #6
 8006230:	e00a      	b.n	8006248 <HAL_GPIO_Init+0x240>
 8006232:	2305      	movs	r3, #5
 8006234:	e008      	b.n	8006248 <HAL_GPIO_Init+0x240>
 8006236:	2304      	movs	r3, #4
 8006238:	e006      	b.n	8006248 <HAL_GPIO_Init+0x240>
 800623a:	2303      	movs	r3, #3
 800623c:	e004      	b.n	8006248 <HAL_GPIO_Init+0x240>
 800623e:	2302      	movs	r3, #2
 8006240:	e002      	b.n	8006248 <HAL_GPIO_Init+0x240>
 8006242:	2301      	movs	r3, #1
 8006244:	e000      	b.n	8006248 <HAL_GPIO_Init+0x240>
 8006246:	2300      	movs	r3, #0
 8006248:	69fa      	ldr	r2, [r7, #28]
 800624a:	f002 0203 	and.w	r2, r2, #3
 800624e:	0092      	lsls	r2, r2, #2
 8006250:	4093      	lsls	r3, r2
 8006252:	69ba      	ldr	r2, [r7, #24]
 8006254:	4313      	orrs	r3, r2
 8006256:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006258:	4935      	ldr	r1, [pc, #212]	@ (8006330 <HAL_GPIO_Init+0x328>)
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	089b      	lsrs	r3, r3, #2
 800625e:	3302      	adds	r3, #2
 8006260:	69ba      	ldr	r2, [r7, #24]
 8006262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006266:	4b3d      	ldr	r3, [pc, #244]	@ (800635c <HAL_GPIO_Init+0x354>)
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	43db      	mvns	r3, r3
 8006270:	69ba      	ldr	r2, [r7, #24]
 8006272:	4013      	ands	r3, r2
 8006274:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800627e:	2b00      	cmp	r3, #0
 8006280:	d003      	beq.n	800628a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006282:	69ba      	ldr	r2, [r7, #24]
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	4313      	orrs	r3, r2
 8006288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800628a:	4a34      	ldr	r2, [pc, #208]	@ (800635c <HAL_GPIO_Init+0x354>)
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006290:	4b32      	ldr	r3, [pc, #200]	@ (800635c <HAL_GPIO_Init+0x354>)
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	43db      	mvns	r3, r3
 800629a:	69ba      	ldr	r2, [r7, #24]
 800629c:	4013      	ands	r3, r2
 800629e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d003      	beq.n	80062b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80062ac:	69ba      	ldr	r2, [r7, #24]
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80062b4:	4a29      	ldr	r2, [pc, #164]	@ (800635c <HAL_GPIO_Init+0x354>)
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80062ba:	4b28      	ldr	r3, [pc, #160]	@ (800635c <HAL_GPIO_Init+0x354>)
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	43db      	mvns	r3, r3
 80062c4:	69ba      	ldr	r2, [r7, #24]
 80062c6:	4013      	ands	r3, r2
 80062c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d003      	beq.n	80062de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80062d6:	69ba      	ldr	r2, [r7, #24]
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	4313      	orrs	r3, r2
 80062dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80062de:	4a1f      	ldr	r2, [pc, #124]	@ (800635c <HAL_GPIO_Init+0x354>)
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80062e4:	4b1d      	ldr	r3, [pc, #116]	@ (800635c <HAL_GPIO_Init+0x354>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	43db      	mvns	r3, r3
 80062ee:	69ba      	ldr	r2, [r7, #24]
 80062f0:	4013      	ands	r3, r2
 80062f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d003      	beq.n	8006308 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006300:	69ba      	ldr	r2, [r7, #24]
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	4313      	orrs	r3, r2
 8006306:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006308:	4a14      	ldr	r2, [pc, #80]	@ (800635c <HAL_GPIO_Init+0x354>)
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	3301      	adds	r3, #1
 8006312:	61fb      	str	r3, [r7, #28]
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	2b0f      	cmp	r3, #15
 8006318:	f67f ae86 	bls.w	8006028 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800631c:	bf00      	nop
 800631e:	bf00      	nop
 8006320:	3724      	adds	r7, #36	@ 0x24
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	40023800 	.word	0x40023800
 8006330:	40013800 	.word	0x40013800
 8006334:	40020000 	.word	0x40020000
 8006338:	40020400 	.word	0x40020400
 800633c:	40020800 	.word	0x40020800
 8006340:	40020c00 	.word	0x40020c00
 8006344:	40021000 	.word	0x40021000
 8006348:	40021400 	.word	0x40021400
 800634c:	40021800 	.word	0x40021800
 8006350:	40021c00 	.word	0x40021c00
 8006354:	40022000 	.word	0x40022000
 8006358:	40022400 	.word	0x40022400
 800635c:	40013c00 	.word	0x40013c00

08006360 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006360:	b480      	push	{r7}
 8006362:	b087      	sub	sp, #28
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800636a:	2300      	movs	r3, #0
 800636c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800636e:	2300      	movs	r3, #0
 8006370:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8006372:	2300      	movs	r3, #0
 8006374:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8006376:	2300      	movs	r3, #0
 8006378:	617b      	str	r3, [r7, #20]
 800637a:	e0d9      	b.n	8006530 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800637c:	2201      	movs	r2, #1
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	fa02 f303 	lsl.w	r3, r2, r3
 8006384:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	4013      	ands	r3, r2
 800638c:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	429a      	cmp	r2, r3
 8006394:	f040 80c9 	bne.w	800652a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8006398:	4a6b      	ldr	r2, [pc, #428]	@ (8006548 <HAL_GPIO_DeInit+0x1e8>)
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	089b      	lsrs	r3, r3, #2
 800639e:	3302      	adds	r3, #2
 80063a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063a4:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f003 0303 	and.w	r3, r3, #3
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	220f      	movs	r2, #15
 80063b0:	fa02 f303 	lsl.w	r3, r2, r3
 80063b4:	68ba      	ldr	r2, [r7, #8]
 80063b6:	4013      	ands	r3, r2
 80063b8:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a63      	ldr	r2, [pc, #396]	@ (800654c <HAL_GPIO_DeInit+0x1ec>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d037      	beq.n	8006432 <HAL_GPIO_DeInit+0xd2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a62      	ldr	r2, [pc, #392]	@ (8006550 <HAL_GPIO_DeInit+0x1f0>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d031      	beq.n	800642e <HAL_GPIO_DeInit+0xce>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a61      	ldr	r2, [pc, #388]	@ (8006554 <HAL_GPIO_DeInit+0x1f4>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d02b      	beq.n	800642a <HAL_GPIO_DeInit+0xca>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a60      	ldr	r2, [pc, #384]	@ (8006558 <HAL_GPIO_DeInit+0x1f8>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d025      	beq.n	8006426 <HAL_GPIO_DeInit+0xc6>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a5f      	ldr	r2, [pc, #380]	@ (800655c <HAL_GPIO_DeInit+0x1fc>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d01f      	beq.n	8006422 <HAL_GPIO_DeInit+0xc2>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a5e      	ldr	r2, [pc, #376]	@ (8006560 <HAL_GPIO_DeInit+0x200>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d019      	beq.n	800641e <HAL_GPIO_DeInit+0xbe>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a5d      	ldr	r2, [pc, #372]	@ (8006564 <HAL_GPIO_DeInit+0x204>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d013      	beq.n	800641a <HAL_GPIO_DeInit+0xba>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a5c      	ldr	r2, [pc, #368]	@ (8006568 <HAL_GPIO_DeInit+0x208>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d00d      	beq.n	8006416 <HAL_GPIO_DeInit+0xb6>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a5b      	ldr	r2, [pc, #364]	@ (800656c <HAL_GPIO_DeInit+0x20c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d007      	beq.n	8006412 <HAL_GPIO_DeInit+0xb2>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a5a      	ldr	r2, [pc, #360]	@ (8006570 <HAL_GPIO_DeInit+0x210>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d101      	bne.n	800640e <HAL_GPIO_DeInit+0xae>
 800640a:	2309      	movs	r3, #9
 800640c:	e012      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 800640e:	230a      	movs	r3, #10
 8006410:	e010      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 8006412:	2308      	movs	r3, #8
 8006414:	e00e      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 8006416:	2307      	movs	r3, #7
 8006418:	e00c      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 800641a:	2306      	movs	r3, #6
 800641c:	e00a      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 800641e:	2305      	movs	r3, #5
 8006420:	e008      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 8006422:	2304      	movs	r3, #4
 8006424:	e006      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 8006426:	2303      	movs	r3, #3
 8006428:	e004      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 800642a:	2302      	movs	r3, #2
 800642c:	e002      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 800642e:	2301      	movs	r3, #1
 8006430:	e000      	b.n	8006434 <HAL_GPIO_DeInit+0xd4>
 8006432:	2300      	movs	r3, #0
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	f002 0203 	and.w	r2, r2, #3
 800643a:	0092      	lsls	r2, r2, #2
 800643c:	4093      	lsls	r3, r2
 800643e:	68ba      	ldr	r2, [r7, #8]
 8006440:	429a      	cmp	r2, r3
 8006442:	d132      	bne.n	80064aa <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006444:	4b4b      	ldr	r3, [pc, #300]	@ (8006574 <HAL_GPIO_DeInit+0x214>)
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	43db      	mvns	r3, r3
 800644c:	4949      	ldr	r1, [pc, #292]	@ (8006574 <HAL_GPIO_DeInit+0x214>)
 800644e:	4013      	ands	r3, r2
 8006450:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006452:	4b48      	ldr	r3, [pc, #288]	@ (8006574 <HAL_GPIO_DeInit+0x214>)
 8006454:	685a      	ldr	r2, [r3, #4]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	43db      	mvns	r3, r3
 800645a:	4946      	ldr	r1, [pc, #280]	@ (8006574 <HAL_GPIO_DeInit+0x214>)
 800645c:	4013      	ands	r3, r2
 800645e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006460:	4b44      	ldr	r3, [pc, #272]	@ (8006574 <HAL_GPIO_DeInit+0x214>)
 8006462:	68da      	ldr	r2, [r3, #12]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	43db      	mvns	r3, r3
 8006468:	4942      	ldr	r1, [pc, #264]	@ (8006574 <HAL_GPIO_DeInit+0x214>)
 800646a:	4013      	ands	r3, r2
 800646c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800646e:	4b41      	ldr	r3, [pc, #260]	@ (8006574 <HAL_GPIO_DeInit+0x214>)
 8006470:	689a      	ldr	r2, [r3, #8]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	43db      	mvns	r3, r3
 8006476:	493f      	ldr	r1, [pc, #252]	@ (8006574 <HAL_GPIO_DeInit+0x214>)
 8006478:	4013      	ands	r3, r2
 800647a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	f003 0303 	and.w	r3, r3, #3
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	220f      	movs	r2, #15
 8006486:	fa02 f303 	lsl.w	r3, r2, r3
 800648a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800648c:	4a2e      	ldr	r2, [pc, #184]	@ (8006548 <HAL_GPIO_DeInit+0x1e8>)
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	089b      	lsrs	r3, r3, #2
 8006492:	3302      	adds	r3, #2
 8006494:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	43da      	mvns	r2, r3
 800649c:	482a      	ldr	r0, [pc, #168]	@ (8006548 <HAL_GPIO_DeInit+0x1e8>)
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	089b      	lsrs	r3, r3, #2
 80064a2:	400a      	ands	r2, r1
 80064a4:	3302      	adds	r3, #2
 80064a6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	005b      	lsls	r3, r3, #1
 80064b2:	2103      	movs	r1, #3
 80064b4:	fa01 f303 	lsl.w	r3, r1, r3
 80064b8:	43db      	mvns	r3, r3
 80064ba:	401a      	ands	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	08da      	lsrs	r2, r3, #3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	3208      	adds	r2, #8
 80064c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	f003 0307 	and.w	r3, r3, #7
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	220f      	movs	r2, #15
 80064d6:	fa02 f303 	lsl.w	r3, r2, r3
 80064da:	43db      	mvns	r3, r3
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	08d2      	lsrs	r2, r2, #3
 80064e0:	4019      	ands	r1, r3
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	3208      	adds	r2, #8
 80064e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	68da      	ldr	r2, [r3, #12]
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	005b      	lsls	r3, r3, #1
 80064f2:	2103      	movs	r1, #3
 80064f4:	fa01 f303 	lsl.w	r3, r1, r3
 80064f8:	43db      	mvns	r3, r3
 80064fa:	401a      	ands	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685a      	ldr	r2, [r3, #4]
 8006504:	2101      	movs	r1, #1
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	fa01 f303 	lsl.w	r3, r1, r3
 800650c:	43db      	mvns	r3, r3
 800650e:	401a      	ands	r2, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	689a      	ldr	r2, [r3, #8]
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	005b      	lsls	r3, r3, #1
 800651c:	2103      	movs	r1, #3
 800651e:	fa01 f303 	lsl.w	r3, r1, r3
 8006522:	43db      	mvns	r3, r3
 8006524:	401a      	ands	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	3301      	adds	r3, #1
 800652e:	617b      	str	r3, [r7, #20]
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	2b0f      	cmp	r3, #15
 8006534:	f67f af22 	bls.w	800637c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006538:	bf00      	nop
 800653a:	bf00      	nop
 800653c:	371c      	adds	r7, #28
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	40013800 	.word	0x40013800
 800654c:	40020000 	.word	0x40020000
 8006550:	40020400 	.word	0x40020400
 8006554:	40020800 	.word	0x40020800
 8006558:	40020c00 	.word	0x40020c00
 800655c:	40021000 	.word	0x40021000
 8006560:	40021400 	.word	0x40021400
 8006564:	40021800 	.word	0x40021800
 8006568:	40021c00 	.word	0x40021c00
 800656c:	40022000 	.word	0x40022000
 8006570:	40022400 	.word	0x40022400
 8006574:	40013c00 	.word	0x40013c00

08006578 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006578:	b480      	push	{r7}
 800657a:	b085      	sub	sp, #20
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	460b      	mov	r3, r1
 8006582:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	691a      	ldr	r2, [r3, #16]
 8006588:	887b      	ldrh	r3, [r7, #2]
 800658a:	4013      	ands	r3, r2
 800658c:	2b00      	cmp	r3, #0
 800658e:	d002      	beq.n	8006596 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006590:	2301      	movs	r3, #1
 8006592:	73fb      	strb	r3, [r7, #15]
 8006594:	e001      	b.n	800659a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006596:	2300      	movs	r3, #0
 8006598:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800659a:	7bfb      	ldrb	r3, [r7, #15]
}
 800659c:	4618      	mov	r0, r3
 800659e:	3714      	adds	r7, #20
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr

080065a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	460b      	mov	r3, r1
 80065b2:	807b      	strh	r3, [r7, #2]
 80065b4:	4613      	mov	r3, r2
 80065b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80065b8:	787b      	ldrb	r3, [r7, #1]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d003      	beq.n	80065c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80065be:	887a      	ldrh	r2, [r7, #2]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80065c4:	e003      	b.n	80065ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80065c6:	887b      	ldrh	r3, [r7, #2]
 80065c8:	041a      	lsls	r2, r3, #16
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	619a      	str	r2, [r3, #24]
}
 80065ce:	bf00      	nop
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80065da:	b480      	push	{r7}
 80065dc:	b085      	sub	sp, #20
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
 80065e2:	460b      	mov	r3, r1
 80065e4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80065ec:	887a      	ldrh	r2, [r7, #2]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	4013      	ands	r3, r2
 80065f2:	041a      	lsls	r2, r3, #16
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	43d9      	mvns	r1, r3
 80065f8:	887b      	ldrh	r3, [r7, #2]
 80065fa:	400b      	ands	r3, r1
 80065fc:	431a      	orrs	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	619a      	str	r2, [r3, #24]
}
 8006602:	bf00      	nop
 8006604:	3714      	adds	r7, #20
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
	...

08006610 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
 8006616:	4603      	mov	r3, r0
 8006618:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800661a:	4b08      	ldr	r3, [pc, #32]	@ (800663c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800661c:	695a      	ldr	r2, [r3, #20]
 800661e:	88fb      	ldrh	r3, [r7, #6]
 8006620:	4013      	ands	r3, r2
 8006622:	2b00      	cmp	r3, #0
 8006624:	d006      	beq.n	8006634 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006626:	4a05      	ldr	r2, [pc, #20]	@ (800663c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006628:	88fb      	ldrh	r3, [r7, #6]
 800662a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800662c:	88fb      	ldrh	r3, [r7, #6]
 800662e:	4618      	mov	r0, r3
 8006630:	f7fb fcda 	bl	8001fe8 <HAL_GPIO_EXTI_Callback>
  }
}
 8006634:	bf00      	nop
 8006636:	3708      	adds	r7, #8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	40013c00 	.word	0x40013c00

08006640 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d101      	bne.n	8006652 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	e08b      	b.n	800676a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006658:	b2db      	uxtb	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	d106      	bne.n	800666c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 f8b5 	bl	80067d6 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2224      	movs	r2, #36	@ 0x24
 8006670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 0201 	bic.w	r2, r2, #1
 8006682:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685a      	ldr	r2, [r3, #4]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006690:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689a      	ldr	r2, [r3, #8]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80066a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d107      	bne.n	80066ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	689a      	ldr	r2, [r3, #8]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80066b6:	609a      	str	r2, [r3, #8]
 80066b8:	e006      	b.n	80066c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	689a      	ldr	r2, [r3, #8]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80066c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d108      	bne.n	80066e2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	685a      	ldr	r2, [r3, #4]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066de:	605a      	str	r2, [r3, #4]
 80066e0:	e007      	b.n	80066f2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80066f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	6859      	ldr	r1, [r3, #4]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	4b1d      	ldr	r3, [pc, #116]	@ (8006774 <HAL_I2C_Init+0x134>)
 80066fe:	430b      	orrs	r3, r1
 8006700:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006710:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	691a      	ldr	r2, [r3, #16]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	430a      	orrs	r2, r1
 800672a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	69d9      	ldr	r1, [r3, #28]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a1a      	ldr	r2, [r3, #32]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	430a      	orrs	r2, r1
 800673a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f042 0201 	orr.w	r2, r2, #1
 800674a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2220      	movs	r2, #32
 8006756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3708      	adds	r7, #8
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop
 8006774:	02008000 	.word	0x02008000

08006778 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e021      	b.n	80067ce <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2224      	movs	r2, #36	@ 0x24
 800678e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f022 0201 	bic.w	r2, r2, #1
 80067a0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 f821 	bl	80067ea <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80067cc:	2300      	movs	r3, #0
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3708      	adds	r7, #8
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}

080067d6 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80067d6:	b480      	push	{r7}
 80067d8:	b083      	sub	sp, #12
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80067de:	bf00      	nop
 80067e0:	370c      	adds	r7, #12
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80067ea:	b480      	push	{r7}
 80067ec:	b083      	sub	sp, #12
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80067f2:	bf00      	nop
 80067f4:	370c      	adds	r7, #12
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr
	...

08006800 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b088      	sub	sp, #32
 8006804:	af02      	add	r7, sp, #8
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	4608      	mov	r0, r1
 800680a:	4611      	mov	r1, r2
 800680c:	461a      	mov	r2, r3
 800680e:	4603      	mov	r3, r0
 8006810:	817b      	strh	r3, [r7, #10]
 8006812:	460b      	mov	r3, r1
 8006814:	813b      	strh	r3, [r7, #8]
 8006816:	4613      	mov	r3, r2
 8006818:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b20      	cmp	r3, #32
 8006824:	f040 80f9 	bne.w	8006a1a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d002      	beq.n	8006834 <HAL_I2C_Mem_Write+0x34>
 800682e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006830:	2b00      	cmp	r3, #0
 8006832:	d105      	bne.n	8006840 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800683a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e0ed      	b.n	8006a1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006846:	2b01      	cmp	r3, #1
 8006848:	d101      	bne.n	800684e <HAL_I2C_Mem_Write+0x4e>
 800684a:	2302      	movs	r3, #2
 800684c:	e0e6      	b.n	8006a1c <HAL_I2C_Mem_Write+0x21c>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006856:	f7fe fd2f 	bl	80052b8 <HAL_GetTick>
 800685a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	2319      	movs	r3, #25
 8006862:	2201      	movs	r2, #1
 8006864:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	f000 fad1 	bl	8006e10 <I2C_WaitOnFlagUntilTimeout>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d001      	beq.n	8006878 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e0d1      	b.n	8006a1c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2221      	movs	r2, #33	@ 0x21
 800687c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2240      	movs	r2, #64	@ 0x40
 8006884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6a3a      	ldr	r2, [r7, #32]
 8006892:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006898:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068a0:	88f8      	ldrh	r0, [r7, #6]
 80068a2:	893a      	ldrh	r2, [r7, #8]
 80068a4:	8979      	ldrh	r1, [r7, #10]
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	9301      	str	r3, [sp, #4]
 80068aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ac:	9300      	str	r3, [sp, #0]
 80068ae:	4603      	mov	r3, r0
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	f000 f9e1 	bl	8006c78 <I2C_RequestMemoryWrite>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	e0a9      	b.n	8006a1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	2bff      	cmp	r3, #255	@ 0xff
 80068d0:	d90e      	bls.n	80068f0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	22ff      	movs	r2, #255	@ 0xff
 80068d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068dc:	b2da      	uxtb	r2, r3
 80068de:	8979      	ldrh	r1, [r7, #10]
 80068e0:	2300      	movs	r3, #0
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f000 fc55 	bl	8007198 <I2C_TransferConfig>
 80068ee:	e00f      	b.n	8006910 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068f4:	b29a      	uxth	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068fe:	b2da      	uxtb	r2, r3
 8006900:	8979      	ldrh	r1, [r7, #10]
 8006902:	2300      	movs	r3, #0
 8006904:	9300      	str	r3, [sp, #0]
 8006906:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f000 fc44 	bl	8007198 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006910:	697a      	ldr	r2, [r7, #20]
 8006912:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006914:	68f8      	ldr	r0, [r7, #12]
 8006916:	f000 fad4 	bl	8006ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 800691a:	4603      	mov	r3, r0
 800691c:	2b00      	cmp	r3, #0
 800691e:	d001      	beq.n	8006924 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e07b      	b.n	8006a1c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006928:	781a      	ldrb	r2, [r3, #0]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006934:	1c5a      	adds	r2, r3, #1
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800693e:	b29b      	uxth	r3, r3
 8006940:	3b01      	subs	r3, #1
 8006942:	b29a      	uxth	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800694c:	3b01      	subs	r3, #1
 800694e:	b29a      	uxth	r2, r3
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006958:	b29b      	uxth	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d034      	beq.n	80069c8 <HAL_I2C_Mem_Write+0x1c8>
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006962:	2b00      	cmp	r3, #0
 8006964:	d130      	bne.n	80069c8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800696c:	2200      	movs	r2, #0
 800696e:	2180      	movs	r1, #128	@ 0x80
 8006970:	68f8      	ldr	r0, [r7, #12]
 8006972:	f000 fa4d 	bl	8006e10 <I2C_WaitOnFlagUntilTimeout>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d001      	beq.n	8006980 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e04d      	b.n	8006a1c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006984:	b29b      	uxth	r3, r3
 8006986:	2bff      	cmp	r3, #255	@ 0xff
 8006988:	d90e      	bls.n	80069a8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	22ff      	movs	r2, #255	@ 0xff
 800698e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006994:	b2da      	uxtb	r2, r3
 8006996:	8979      	ldrh	r1, [r7, #10]
 8006998:	2300      	movs	r3, #0
 800699a:	9300      	str	r3, [sp, #0]
 800699c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	f000 fbf9 	bl	8007198 <I2C_TransferConfig>
 80069a6:	e00f      	b.n	80069c8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069b6:	b2da      	uxtb	r2, r3
 80069b8:	8979      	ldrh	r1, [r7, #10]
 80069ba:	2300      	movs	r3, #0
 80069bc:	9300      	str	r3, [sp, #0]
 80069be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80069c2:	68f8      	ldr	r0, [r7, #12]
 80069c4:	f000 fbe8 	bl	8007198 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d19e      	bne.n	8006910 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f000 faba 	bl	8006f50 <I2C_WaitOnSTOPFlagUntilTimeout>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d001      	beq.n	80069e6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e01a      	b.n	8006a1c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2220      	movs	r2, #32
 80069ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	6859      	ldr	r1, [r3, #4]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006a24 <HAL_I2C_Mem_Write+0x224>)
 80069fa:	400b      	ands	r3, r1
 80069fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2220      	movs	r2, #32
 8006a02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006a16:	2300      	movs	r3, #0
 8006a18:	e000      	b.n	8006a1c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006a1a:	2302      	movs	r3, #2
  }
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3718      	adds	r7, #24
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	fe00e800 	.word	0xfe00e800

08006a28 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b088      	sub	sp, #32
 8006a2c:	af02      	add	r7, sp, #8
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	4608      	mov	r0, r1
 8006a32:	4611      	mov	r1, r2
 8006a34:	461a      	mov	r2, r3
 8006a36:	4603      	mov	r3, r0
 8006a38:	817b      	strh	r3, [r7, #10]
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	813b      	strh	r3, [r7, #8]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b20      	cmp	r3, #32
 8006a4c:	f040 80fd 	bne.w	8006c4a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d002      	beq.n	8006a5c <HAL_I2C_Mem_Read+0x34>
 8006a56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d105      	bne.n	8006a68 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a62:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	e0f1      	b.n	8006c4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d101      	bne.n	8006a76 <HAL_I2C_Mem_Read+0x4e>
 8006a72:	2302      	movs	r3, #2
 8006a74:	e0ea      	b.n	8006c4c <HAL_I2C_Mem_Read+0x224>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006a7e:	f7fe fc1b 	bl	80052b8 <HAL_GetTick>
 8006a82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	9300      	str	r3, [sp, #0]
 8006a88:	2319      	movs	r3, #25
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f000 f9bd 	bl	8006e10 <I2C_WaitOnFlagUntilTimeout>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d001      	beq.n	8006aa0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e0d5      	b.n	8006c4c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2222      	movs	r2, #34	@ 0x22
 8006aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2240      	movs	r2, #64	@ 0x40
 8006aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6a3a      	ldr	r2, [r7, #32]
 8006aba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006ac0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006ac8:	88f8      	ldrh	r0, [r7, #6]
 8006aca:	893a      	ldrh	r2, [r7, #8]
 8006acc:	8979      	ldrh	r1, [r7, #10]
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	9301      	str	r3, [sp, #4]
 8006ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad4:	9300      	str	r3, [sp, #0]
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f000 f921 	bl	8006d20 <I2C_RequestMemoryRead>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d005      	beq.n	8006af0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e0ad      	b.n	8006c4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	2bff      	cmp	r3, #255	@ 0xff
 8006af8:	d90e      	bls.n	8006b18 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2201      	movs	r2, #1
 8006afe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b04:	b2da      	uxtb	r2, r3
 8006b06:	8979      	ldrh	r1, [r7, #10]
 8006b08:	4b52      	ldr	r3, [pc, #328]	@ (8006c54 <HAL_I2C_Mem_Read+0x22c>)
 8006b0a:	9300      	str	r3, [sp, #0]
 8006b0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	f000 fb41 	bl	8007198 <I2C_TransferConfig>
 8006b16:	e00f      	b.n	8006b38 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b1c:	b29a      	uxth	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b26:	b2da      	uxtb	r2, r3
 8006b28:	8979      	ldrh	r1, [r7, #10]
 8006b2a:	4b4a      	ldr	r3, [pc, #296]	@ (8006c54 <HAL_I2C_Mem_Read+0x22c>)
 8006b2c:	9300      	str	r3, [sp, #0]
 8006b2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f000 fb30 	bl	8007198 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	9300      	str	r3, [sp, #0]
 8006b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b3e:	2200      	movs	r2, #0
 8006b40:	2104      	movs	r1, #4
 8006b42:	68f8      	ldr	r0, [r7, #12]
 8006b44:	f000 f964 	bl	8006e10 <I2C_WaitOnFlagUntilTimeout>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d001      	beq.n	8006b52 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e07c      	b.n	8006c4c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b5c:	b2d2      	uxtb	r2, r2
 8006b5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b64:	1c5a      	adds	r2, r3, #1
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	b29a      	uxth	r2, r3
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d034      	beq.n	8006bf8 <HAL_I2C_Mem_Read+0x1d0>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d130      	bne.n	8006bf8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	2180      	movs	r1, #128	@ 0x80
 8006ba0:	68f8      	ldr	r0, [r7, #12]
 8006ba2:	f000 f935 	bl	8006e10 <I2C_WaitOnFlagUntilTimeout>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d001      	beq.n	8006bb0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e04d      	b.n	8006c4c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	2bff      	cmp	r3, #255	@ 0xff
 8006bb8:	d90e      	bls.n	8006bd8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bc4:	b2da      	uxtb	r2, r3
 8006bc6:	8979      	ldrh	r1, [r7, #10]
 8006bc8:	2300      	movs	r3, #0
 8006bca:	9300      	str	r3, [sp, #0]
 8006bcc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f000 fae1 	bl	8007198 <I2C_TransferConfig>
 8006bd6:	e00f      	b.n	8006bf8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bdc:	b29a      	uxth	r2, r3
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	8979      	ldrh	r1, [r7, #10]
 8006bea:	2300      	movs	r3, #0
 8006bec:	9300      	str	r3, [sp, #0]
 8006bee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006bf2:	68f8      	ldr	r0, [r7, #12]
 8006bf4:	f000 fad0 	bl	8007198 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d19a      	bne.n	8006b38 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c02:	697a      	ldr	r2, [r7, #20]
 8006c04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	f000 f9a2 	bl	8006f50 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d001      	beq.n	8006c16 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e01a      	b.n	8006c4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	2220      	movs	r2, #32
 8006c1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	6859      	ldr	r1, [r3, #4]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	4b0b      	ldr	r3, [pc, #44]	@ (8006c58 <HAL_I2C_Mem_Read+0x230>)
 8006c2a:	400b      	ands	r3, r1
 8006c2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2220      	movs	r2, #32
 8006c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006c46:	2300      	movs	r3, #0
 8006c48:	e000      	b.n	8006c4c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006c4a:	2302      	movs	r3, #2
  }
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3718      	adds	r7, #24
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	80002400 	.word	0x80002400
 8006c58:	fe00e800 	.word	0xfe00e800

08006c5c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c6a:	b2db      	uxtb	r3, r3
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	370c      	adds	r7, #12
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af02      	add	r7, sp, #8
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	4608      	mov	r0, r1
 8006c82:	4611      	mov	r1, r2
 8006c84:	461a      	mov	r2, r3
 8006c86:	4603      	mov	r3, r0
 8006c88:	817b      	strh	r3, [r7, #10]
 8006c8a:	460b      	mov	r3, r1
 8006c8c:	813b      	strh	r3, [r7, #8]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006c92:	88fb      	ldrh	r3, [r7, #6]
 8006c94:	b2da      	uxtb	r2, r3
 8006c96:	8979      	ldrh	r1, [r7, #10]
 8006c98:	4b20      	ldr	r3, [pc, #128]	@ (8006d1c <I2C_RequestMemoryWrite+0xa4>)
 8006c9a:	9300      	str	r3, [sp, #0]
 8006c9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 fa79 	bl	8007198 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ca6:	69fa      	ldr	r2, [r7, #28]
 8006ca8:	69b9      	ldr	r1, [r7, #24]
 8006caa:	68f8      	ldr	r0, [r7, #12]
 8006cac:	f000 f909 	bl	8006ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d001      	beq.n	8006cba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e02c      	b.n	8006d14 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006cba:	88fb      	ldrh	r3, [r7, #6]
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d105      	bne.n	8006ccc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006cc0:	893b      	ldrh	r3, [r7, #8]
 8006cc2:	b2da      	uxtb	r2, r3
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	629a      	str	r2, [r3, #40]	@ 0x28
 8006cca:	e015      	b.n	8006cf8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006ccc:	893b      	ldrh	r3, [r7, #8]
 8006cce:	0a1b      	lsrs	r3, r3, #8
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	b2da      	uxtb	r2, r3
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cda:	69fa      	ldr	r2, [r7, #28]
 8006cdc:	69b9      	ldr	r1, [r7, #24]
 8006cde:	68f8      	ldr	r0, [r7, #12]
 8006ce0:	f000 f8ef 	bl	8006ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d001      	beq.n	8006cee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e012      	b.n	8006d14 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006cee:	893b      	ldrh	r3, [r7, #8]
 8006cf0:	b2da      	uxtb	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	2180      	movs	r1, #128	@ 0x80
 8006d02:	68f8      	ldr	r0, [r7, #12]
 8006d04:	f000 f884 	bl	8006e10 <I2C_WaitOnFlagUntilTimeout>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d001      	beq.n	8006d12 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e000      	b.n	8006d14 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3710      	adds	r7, #16
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}
 8006d1c:	80002000 	.word	0x80002000

08006d20 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af02      	add	r7, sp, #8
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	4608      	mov	r0, r1
 8006d2a:	4611      	mov	r1, r2
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	4603      	mov	r3, r0
 8006d30:	817b      	strh	r3, [r7, #10]
 8006d32:	460b      	mov	r3, r1
 8006d34:	813b      	strh	r3, [r7, #8]
 8006d36:	4613      	mov	r3, r2
 8006d38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006d3a:	88fb      	ldrh	r3, [r7, #6]
 8006d3c:	b2da      	uxtb	r2, r3
 8006d3e:	8979      	ldrh	r1, [r7, #10]
 8006d40:	4b20      	ldr	r3, [pc, #128]	@ (8006dc4 <I2C_RequestMemoryRead+0xa4>)
 8006d42:	9300      	str	r3, [sp, #0]
 8006d44:	2300      	movs	r3, #0
 8006d46:	68f8      	ldr	r0, [r7, #12]
 8006d48:	f000 fa26 	bl	8007198 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d4c:	69fa      	ldr	r2, [r7, #28]
 8006d4e:	69b9      	ldr	r1, [r7, #24]
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f000 f8b6 	bl	8006ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d001      	beq.n	8006d60 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e02c      	b.n	8006dba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d60:	88fb      	ldrh	r3, [r7, #6]
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d105      	bne.n	8006d72 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d66:	893b      	ldrh	r3, [r7, #8]
 8006d68:	b2da      	uxtb	r2, r3
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d70:	e015      	b.n	8006d9e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006d72:	893b      	ldrh	r3, [r7, #8]
 8006d74:	0a1b      	lsrs	r3, r3, #8
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d80:	69fa      	ldr	r2, [r7, #28]
 8006d82:	69b9      	ldr	r1, [r7, #24]
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 f89c 	bl	8006ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d001      	beq.n	8006d94 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	e012      	b.n	8006dba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d94:	893b      	ldrh	r3, [r7, #8]
 8006d96:	b2da      	uxtb	r2, r3
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	2200      	movs	r2, #0
 8006da6:	2140      	movs	r1, #64	@ 0x40
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f000 f831 	bl	8006e10 <I2C_WaitOnFlagUntilTimeout>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d001      	beq.n	8006db8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006db4:	2301      	movs	r3, #1
 8006db6:	e000      	b.n	8006dba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006db8:	2300      	movs	r3, #0
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3710      	adds	r7, #16
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop
 8006dc4:	80002000 	.word	0x80002000

08006dc8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	699b      	ldr	r3, [r3, #24]
 8006dd6:	f003 0302 	and.w	r3, r3, #2
 8006dda:	2b02      	cmp	r3, #2
 8006ddc:	d103      	bne.n	8006de6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2200      	movs	r2, #0
 8006de4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	699b      	ldr	r3, [r3, #24]
 8006dec:	f003 0301 	and.w	r3, r3, #1
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d007      	beq.n	8006e04 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	699a      	ldr	r2, [r3, #24]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f042 0201 	orr.w	r2, r2, #1
 8006e02:	619a      	str	r2, [r3, #24]
  }
}
 8006e04:	bf00      	nop
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr

08006e10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	603b      	str	r3, [r7, #0]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e20:	e03b      	b.n	8006e9a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e22:	69ba      	ldr	r2, [r7, #24]
 8006e24:	6839      	ldr	r1, [r7, #0]
 8006e26:	68f8      	ldr	r0, [r7, #12]
 8006e28:	f000 f8d6 	bl	8006fd8 <I2C_IsErrorOccurred>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d001      	beq.n	8006e36 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e041      	b.n	8006eba <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e3c:	d02d      	beq.n	8006e9a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e3e:	f7fe fa3b 	bl	80052b8 <HAL_GetTick>
 8006e42:	4602      	mov	r2, r0
 8006e44:	69bb      	ldr	r3, [r7, #24]
 8006e46:	1ad3      	subs	r3, r2, r3
 8006e48:	683a      	ldr	r2, [r7, #0]
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d302      	bcc.n	8006e54 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d122      	bne.n	8006e9a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	699a      	ldr	r2, [r3, #24]
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	68ba      	ldr	r2, [r7, #8]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	bf0c      	ite	eq
 8006e64:	2301      	moveq	r3, #1
 8006e66:	2300      	movne	r3, #0
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	79fb      	ldrb	r3, [r7, #7]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d113      	bne.n	8006e9a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e76:	f043 0220 	orr.w	r2, r3, #32
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2220      	movs	r2, #32
 8006e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e00f      	b.n	8006eba <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	699a      	ldr	r2, [r3, #24]
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	4013      	ands	r3, r2
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	bf0c      	ite	eq
 8006eaa:	2301      	moveq	r3, #1
 8006eac:	2300      	movne	r3, #0
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	79fb      	ldrb	r3, [r7, #7]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d0b4      	beq.n	8006e22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}

08006ec2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b084      	sub	sp, #16
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	60f8      	str	r0, [r7, #12]
 8006eca:	60b9      	str	r1, [r7, #8]
 8006ecc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006ece:	e033      	b.n	8006f38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	68b9      	ldr	r1, [r7, #8]
 8006ed4:	68f8      	ldr	r0, [r7, #12]
 8006ed6:	f000 f87f 	bl	8006fd8 <I2C_IsErrorOccurred>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d001      	beq.n	8006ee4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e031      	b.n	8006f48 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eea:	d025      	beq.n	8006f38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eec:	f7fe f9e4 	bl	80052b8 <HAL_GetTick>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	68ba      	ldr	r2, [r7, #8]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d302      	bcc.n	8006f02 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d11a      	bne.n	8006f38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	f003 0302 	and.w	r3, r3, #2
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	d013      	beq.n	8006f38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f14:	f043 0220 	orr.w	r2, r3, #32
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2220      	movs	r2, #32
 8006f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	e007      	b.n	8006f48 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	d1c4      	bne.n	8006ed0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006f46:	2300      	movs	r3, #0
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f5c:	e02f      	b.n	8006fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	68b9      	ldr	r1, [r7, #8]
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	f000 f838 	bl	8006fd8 <I2C_IsErrorOccurred>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d001      	beq.n	8006f72 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e02d      	b.n	8006fce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f72:	f7fe f9a1 	bl	80052b8 <HAL_GetTick>
 8006f76:	4602      	mov	r2, r0
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	1ad3      	subs	r3, r2, r3
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d302      	bcc.n	8006f88 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d11a      	bne.n	8006fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	699b      	ldr	r3, [r3, #24]
 8006f8e:	f003 0320 	and.w	r3, r3, #32
 8006f92:	2b20      	cmp	r3, #32
 8006f94:	d013      	beq.n	8006fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f9a:	f043 0220 	orr.w	r2, r3, #32
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2220      	movs	r2, #32
 8006fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e007      	b.n	8006fce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	699b      	ldr	r3, [r3, #24]
 8006fc4:	f003 0320 	and.w	r3, r3, #32
 8006fc8:	2b20      	cmp	r3, #32
 8006fca:	d1c8      	bne.n	8006f5e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
	...

08006fd8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b08a      	sub	sp, #40	@ 0x28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	699b      	ldr	r3, [r3, #24]
 8006ff0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	f003 0310 	and.w	r3, r3, #16
 8007000:	2b00      	cmp	r3, #0
 8007002:	d068      	beq.n	80070d6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2210      	movs	r2, #16
 800700a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800700c:	e049      	b.n	80070a2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007014:	d045      	beq.n	80070a2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007016:	f7fe f94f 	bl	80052b8 <HAL_GetTick>
 800701a:	4602      	mov	r2, r0
 800701c:	69fb      	ldr	r3, [r7, #28]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	68ba      	ldr	r2, [r7, #8]
 8007022:	429a      	cmp	r2, r3
 8007024:	d302      	bcc.n	800702c <I2C_IsErrorOccurred+0x54>
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d13a      	bne.n	80070a2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007036:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800703e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	699b      	ldr	r3, [r3, #24]
 8007046:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800704a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800704e:	d121      	bne.n	8007094 <I2C_IsErrorOccurred+0xbc>
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007056:	d01d      	beq.n	8007094 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007058:	7cfb      	ldrb	r3, [r7, #19]
 800705a:	2b20      	cmp	r3, #32
 800705c:	d01a      	beq.n	8007094 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	685a      	ldr	r2, [r3, #4]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800706c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800706e:	f7fe f923 	bl	80052b8 <HAL_GetTick>
 8007072:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007074:	e00e      	b.n	8007094 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007076:	f7fe f91f 	bl	80052b8 <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	2b19      	cmp	r3, #25
 8007082:	d907      	bls.n	8007094 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007084:	6a3b      	ldr	r3, [r7, #32]
 8007086:	f043 0320 	orr.w	r3, r3, #32
 800708a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007092:	e006      	b.n	80070a2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	f003 0320 	and.w	r3, r3, #32
 800709e:	2b20      	cmp	r3, #32
 80070a0:	d1e9      	bne.n	8007076 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	699b      	ldr	r3, [r3, #24]
 80070a8:	f003 0320 	and.w	r3, r3, #32
 80070ac:	2b20      	cmp	r3, #32
 80070ae:	d003      	beq.n	80070b8 <I2C_IsErrorOccurred+0xe0>
 80070b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d0aa      	beq.n	800700e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80070b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d103      	bne.n	80070c8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2220      	movs	r2, #32
 80070c6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80070c8:	6a3b      	ldr	r3, [r7, #32]
 80070ca:	f043 0304 	orr.w	r3, r3, #4
 80070ce:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	699b      	ldr	r3, [r3, #24]
 80070dc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d00b      	beq.n	8007100 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80070e8:	6a3b      	ldr	r3, [r7, #32]
 80070ea:	f043 0301 	orr.w	r3, r3, #1
 80070ee:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80070f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00b      	beq.n	8007122 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800710a:	6a3b      	ldr	r3, [r7, #32]
 800710c:	f043 0308 	orr.w	r3, r3, #8
 8007110:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800711a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800711c:	2301      	movs	r3, #1
 800711e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007128:	2b00      	cmp	r3, #0
 800712a:	d00b      	beq.n	8007144 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800712c:	6a3b      	ldr	r3, [r7, #32]
 800712e:	f043 0302 	orr.w	r3, r3, #2
 8007132:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800713c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007144:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007148:	2b00      	cmp	r3, #0
 800714a:	d01c      	beq.n	8007186 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800714c:	68f8      	ldr	r0, [r7, #12]
 800714e:	f7ff fe3b 	bl	8006dc8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	6859      	ldr	r1, [r3, #4]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	4b0d      	ldr	r3, [pc, #52]	@ (8007194 <I2C_IsErrorOccurred+0x1bc>)
 800715e:	400b      	ands	r3, r1
 8007160:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007166:	6a3b      	ldr	r3, [r7, #32]
 8007168:	431a      	orrs	r2, r3
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2220      	movs	r2, #32
 8007172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2200      	movs	r2, #0
 800717a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2200      	movs	r2, #0
 8007182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007186:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800718a:	4618      	mov	r0, r3
 800718c:	3728      	adds	r7, #40	@ 0x28
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	fe00e800 	.word	0xfe00e800

08007198 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007198:	b480      	push	{r7}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	607b      	str	r3, [r7, #4]
 80071a2:	460b      	mov	r3, r1
 80071a4:	817b      	strh	r3, [r7, #10]
 80071a6:	4613      	mov	r3, r2
 80071a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80071aa:	897b      	ldrh	r3, [r7, #10]
 80071ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80071b0:	7a7b      	ldrb	r3, [r7, #9]
 80071b2:	041b      	lsls	r3, r3, #16
 80071b4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80071b8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071c6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	685a      	ldr	r2, [r3, #4]
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	0d5b      	lsrs	r3, r3, #21
 80071d2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80071d6:	4b08      	ldr	r3, [pc, #32]	@ (80071f8 <I2C_TransferConfig+0x60>)
 80071d8:	430b      	orrs	r3, r1
 80071da:	43db      	mvns	r3, r3
 80071dc:	ea02 0103 	and.w	r1, r2, r3
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	697a      	ldr	r2, [r7, #20]
 80071e6:	430a      	orrs	r2, r1
 80071e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80071ea:	bf00      	nop
 80071ec:	371c      	adds	r7, #28
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	03ff63ff 	.word	0x03ff63ff

080071fc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007202:	2300      	movs	r3, #0
 8007204:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007206:	4b23      	ldr	r3, [pc, #140]	@ (8007294 <HAL_PWREx_EnableOverDrive+0x98>)
 8007208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800720a:	4a22      	ldr	r2, [pc, #136]	@ (8007294 <HAL_PWREx_EnableOverDrive+0x98>)
 800720c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007210:	6413      	str	r3, [r2, #64]	@ 0x40
 8007212:	4b20      	ldr	r3, [pc, #128]	@ (8007294 <HAL_PWREx_EnableOverDrive+0x98>)
 8007214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800721a:	603b      	str	r3, [r7, #0]
 800721c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800721e:	4b1e      	ldr	r3, [pc, #120]	@ (8007298 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a1d      	ldr	r2, [pc, #116]	@ (8007298 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007228:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800722a:	f7fe f845 	bl	80052b8 <HAL_GetTick>
 800722e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007230:	e009      	b.n	8007246 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007232:	f7fe f841 	bl	80052b8 <HAL_GetTick>
 8007236:	4602      	mov	r2, r0
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	1ad3      	subs	r3, r2, r3
 800723c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007240:	d901      	bls.n	8007246 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e022      	b.n	800728c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007246:	4b14      	ldr	r3, [pc, #80]	@ (8007298 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800724e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007252:	d1ee      	bne.n	8007232 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007254:	4b10      	ldr	r3, [pc, #64]	@ (8007298 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a0f      	ldr	r2, [pc, #60]	@ (8007298 <HAL_PWREx_EnableOverDrive+0x9c>)
 800725a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800725e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007260:	f7fe f82a 	bl	80052b8 <HAL_GetTick>
 8007264:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007266:	e009      	b.n	800727c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007268:	f7fe f826 	bl	80052b8 <HAL_GetTick>
 800726c:	4602      	mov	r2, r0
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007276:	d901      	bls.n	800727c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007278:	2303      	movs	r3, #3
 800727a:	e007      	b.n	800728c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800727c:	4b06      	ldr	r3, [pc, #24]	@ (8007298 <HAL_PWREx_EnableOverDrive+0x9c>)
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007284:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007288:	d1ee      	bne.n	8007268 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3708      	adds	r7, #8
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}
 8007294:	40023800 	.word	0x40023800
 8007298:	40007000 	.word	0x40007000

0800729c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b086      	sub	sp, #24
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80072a4:	2300      	movs	r3, #0
 80072a6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d101      	bne.n	80072b2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e291      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	f000 8087 	beq.w	80073ce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80072c0:	4b96      	ldr	r3, [pc, #600]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	f003 030c 	and.w	r3, r3, #12
 80072c8:	2b04      	cmp	r3, #4
 80072ca:	d00c      	beq.n	80072e6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072cc:	4b93      	ldr	r3, [pc, #588]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f003 030c 	and.w	r3, r3, #12
 80072d4:	2b08      	cmp	r3, #8
 80072d6:	d112      	bne.n	80072fe <HAL_RCC_OscConfig+0x62>
 80072d8:	4b90      	ldr	r3, [pc, #576]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80072e4:	d10b      	bne.n	80072fe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072e6:	4b8d      	ldr	r3, [pc, #564]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d06c      	beq.n	80073cc <HAL_RCC_OscConfig+0x130>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d168      	bne.n	80073cc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e26b      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007306:	d106      	bne.n	8007316 <HAL_RCC_OscConfig+0x7a>
 8007308:	4b84      	ldr	r3, [pc, #528]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a83      	ldr	r2, [pc, #524]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 800730e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007312:	6013      	str	r3, [r2, #0]
 8007314:	e02e      	b.n	8007374 <HAL_RCC_OscConfig+0xd8>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	685b      	ldr	r3, [r3, #4]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d10c      	bne.n	8007338 <HAL_RCC_OscConfig+0x9c>
 800731e:	4b7f      	ldr	r3, [pc, #508]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a7e      	ldr	r2, [pc, #504]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007324:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	4b7c      	ldr	r3, [pc, #496]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a7b      	ldr	r2, [pc, #492]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007330:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007334:	6013      	str	r3, [r2, #0]
 8007336:	e01d      	b.n	8007374 <HAL_RCC_OscConfig+0xd8>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007340:	d10c      	bne.n	800735c <HAL_RCC_OscConfig+0xc0>
 8007342:	4b76      	ldr	r3, [pc, #472]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a75      	ldr	r2, [pc, #468]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007348:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800734c:	6013      	str	r3, [r2, #0]
 800734e:	4b73      	ldr	r3, [pc, #460]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a72      	ldr	r2, [pc, #456]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	e00b      	b.n	8007374 <HAL_RCC_OscConfig+0xd8>
 800735c:	4b6f      	ldr	r3, [pc, #444]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a6e      	ldr	r2, [pc, #440]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007362:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007366:	6013      	str	r3, [r2, #0]
 8007368:	4b6c      	ldr	r3, [pc, #432]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a6b      	ldr	r2, [pc, #428]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 800736e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007372:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d013      	beq.n	80073a4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800737c:	f7fd ff9c 	bl	80052b8 <HAL_GetTick>
 8007380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007382:	e008      	b.n	8007396 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007384:	f7fd ff98 	bl	80052b8 <HAL_GetTick>
 8007388:	4602      	mov	r2, r0
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	1ad3      	subs	r3, r2, r3
 800738e:	2b64      	cmp	r3, #100	@ 0x64
 8007390:	d901      	bls.n	8007396 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007392:	2303      	movs	r3, #3
 8007394:	e21f      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007396:	4b61      	ldr	r3, [pc, #388]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d0f0      	beq.n	8007384 <HAL_RCC_OscConfig+0xe8>
 80073a2:	e014      	b.n	80073ce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073a4:	f7fd ff88 	bl	80052b8 <HAL_GetTick>
 80073a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073aa:	e008      	b.n	80073be <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073ac:	f7fd ff84 	bl	80052b8 <HAL_GetTick>
 80073b0:	4602      	mov	r2, r0
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	2b64      	cmp	r3, #100	@ 0x64
 80073b8:	d901      	bls.n	80073be <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e20b      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073be:	4b57      	ldr	r3, [pc, #348]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1f0      	bne.n	80073ac <HAL_RCC_OscConfig+0x110>
 80073ca:	e000      	b.n	80073ce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 0302 	and.w	r3, r3, #2
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d069      	beq.n	80074ae <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80073da:	4b50      	ldr	r3, [pc, #320]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	f003 030c 	and.w	r3, r3, #12
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00b      	beq.n	80073fe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073e6:	4b4d      	ldr	r3, [pc, #308]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	f003 030c 	and.w	r3, r3, #12
 80073ee:	2b08      	cmp	r3, #8
 80073f0:	d11c      	bne.n	800742c <HAL_RCC_OscConfig+0x190>
 80073f2:	4b4a      	ldr	r3, [pc, #296]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d116      	bne.n	800742c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073fe:	4b47      	ldr	r3, [pc, #284]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 0302 	and.w	r3, r3, #2
 8007406:	2b00      	cmp	r3, #0
 8007408:	d005      	beq.n	8007416 <HAL_RCC_OscConfig+0x17a>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d001      	beq.n	8007416 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e1df      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007416:	4b41      	ldr	r3, [pc, #260]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	00db      	lsls	r3, r3, #3
 8007424:	493d      	ldr	r1, [pc, #244]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007426:	4313      	orrs	r3, r2
 8007428:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800742a:	e040      	b.n	80074ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d023      	beq.n	800747c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007434:	4b39      	ldr	r3, [pc, #228]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a38      	ldr	r2, [pc, #224]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 800743a:	f043 0301 	orr.w	r3, r3, #1
 800743e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007440:	f7fd ff3a 	bl	80052b8 <HAL_GetTick>
 8007444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007446:	e008      	b.n	800745a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007448:	f7fd ff36 	bl	80052b8 <HAL_GetTick>
 800744c:	4602      	mov	r2, r0
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	1ad3      	subs	r3, r2, r3
 8007452:	2b02      	cmp	r3, #2
 8007454:	d901      	bls.n	800745a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e1bd      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800745a:	4b30      	ldr	r3, [pc, #192]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f003 0302 	and.w	r3, r3, #2
 8007462:	2b00      	cmp	r3, #0
 8007464:	d0f0      	beq.n	8007448 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007466:	4b2d      	ldr	r3, [pc, #180]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	00db      	lsls	r3, r3, #3
 8007474:	4929      	ldr	r1, [pc, #164]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007476:	4313      	orrs	r3, r2
 8007478:	600b      	str	r3, [r1, #0]
 800747a:	e018      	b.n	80074ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800747c:	4b27      	ldr	r3, [pc, #156]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a26      	ldr	r2, [pc, #152]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 8007482:	f023 0301 	bic.w	r3, r3, #1
 8007486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007488:	f7fd ff16 	bl	80052b8 <HAL_GetTick>
 800748c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800748e:	e008      	b.n	80074a2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007490:	f7fd ff12 	bl	80052b8 <HAL_GetTick>
 8007494:	4602      	mov	r2, r0
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	1ad3      	subs	r3, r2, r3
 800749a:	2b02      	cmp	r3, #2
 800749c:	d901      	bls.n	80074a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	e199      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074a2:	4b1e      	ldr	r3, [pc, #120]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d1f0      	bne.n	8007490 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f003 0308 	and.w	r3, r3, #8
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d038      	beq.n	800752c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	695b      	ldr	r3, [r3, #20]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d019      	beq.n	80074f6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074c2:	4b16      	ldr	r3, [pc, #88]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80074c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074c6:	4a15      	ldr	r2, [pc, #84]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80074c8:	f043 0301 	orr.w	r3, r3, #1
 80074cc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074ce:	f7fd fef3 	bl	80052b8 <HAL_GetTick>
 80074d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074d4:	e008      	b.n	80074e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074d6:	f7fd feef 	bl	80052b8 <HAL_GetTick>
 80074da:	4602      	mov	r2, r0
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	1ad3      	subs	r3, r2, r3
 80074e0:	2b02      	cmp	r3, #2
 80074e2:	d901      	bls.n	80074e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80074e4:	2303      	movs	r3, #3
 80074e6:	e176      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074e8:	4b0c      	ldr	r3, [pc, #48]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80074ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074ec:	f003 0302 	and.w	r3, r3, #2
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d0f0      	beq.n	80074d6 <HAL_RCC_OscConfig+0x23a>
 80074f4:	e01a      	b.n	800752c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074f6:	4b09      	ldr	r3, [pc, #36]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80074f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074fa:	4a08      	ldr	r2, [pc, #32]	@ (800751c <HAL_RCC_OscConfig+0x280>)
 80074fc:	f023 0301 	bic.w	r3, r3, #1
 8007500:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007502:	f7fd fed9 	bl	80052b8 <HAL_GetTick>
 8007506:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007508:	e00a      	b.n	8007520 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800750a:	f7fd fed5 	bl	80052b8 <HAL_GetTick>
 800750e:	4602      	mov	r2, r0
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	1ad3      	subs	r3, r2, r3
 8007514:	2b02      	cmp	r3, #2
 8007516:	d903      	bls.n	8007520 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007518:	2303      	movs	r3, #3
 800751a:	e15c      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
 800751c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007520:	4b91      	ldr	r3, [pc, #580]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007522:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007524:	f003 0302 	and.w	r3, r3, #2
 8007528:	2b00      	cmp	r3, #0
 800752a:	d1ee      	bne.n	800750a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 0304 	and.w	r3, r3, #4
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 80a4 	beq.w	8007682 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800753a:	4b8b      	ldr	r3, [pc, #556]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 800753c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800753e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007542:	2b00      	cmp	r3, #0
 8007544:	d10d      	bne.n	8007562 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007546:	4b88      	ldr	r3, [pc, #544]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800754a:	4a87      	ldr	r2, [pc, #540]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 800754c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007550:	6413      	str	r3, [r2, #64]	@ 0x40
 8007552:	4b85      	ldr	r3, [pc, #532]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800755a:	60bb      	str	r3, [r7, #8]
 800755c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800755e:	2301      	movs	r3, #1
 8007560:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007562:	4b82      	ldr	r3, [pc, #520]	@ (800776c <HAL_RCC_OscConfig+0x4d0>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800756a:	2b00      	cmp	r3, #0
 800756c:	d118      	bne.n	80075a0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800756e:	4b7f      	ldr	r3, [pc, #508]	@ (800776c <HAL_RCC_OscConfig+0x4d0>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a7e      	ldr	r2, [pc, #504]	@ (800776c <HAL_RCC_OscConfig+0x4d0>)
 8007574:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007578:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800757a:	f7fd fe9d 	bl	80052b8 <HAL_GetTick>
 800757e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007580:	e008      	b.n	8007594 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007582:	f7fd fe99 	bl	80052b8 <HAL_GetTick>
 8007586:	4602      	mov	r2, r0
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	2b64      	cmp	r3, #100	@ 0x64
 800758e:	d901      	bls.n	8007594 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007590:	2303      	movs	r3, #3
 8007592:	e120      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007594:	4b75      	ldr	r3, [pc, #468]	@ (800776c <HAL_RCC_OscConfig+0x4d0>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800759c:	2b00      	cmp	r3, #0
 800759e:	d0f0      	beq.n	8007582 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d106      	bne.n	80075b6 <HAL_RCC_OscConfig+0x31a>
 80075a8:	4b6f      	ldr	r3, [pc, #444]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ac:	4a6e      	ldr	r2, [pc, #440]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075ae:	f043 0301 	orr.w	r3, r3, #1
 80075b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80075b4:	e02d      	b.n	8007612 <HAL_RCC_OscConfig+0x376>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d10c      	bne.n	80075d8 <HAL_RCC_OscConfig+0x33c>
 80075be:	4b6a      	ldr	r3, [pc, #424]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075c2:	4a69      	ldr	r2, [pc, #420]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075c4:	f023 0301 	bic.w	r3, r3, #1
 80075c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80075ca:	4b67      	ldr	r3, [pc, #412]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ce:	4a66      	ldr	r2, [pc, #408]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075d0:	f023 0304 	bic.w	r3, r3, #4
 80075d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80075d6:	e01c      	b.n	8007612 <HAL_RCC_OscConfig+0x376>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	2b05      	cmp	r3, #5
 80075de:	d10c      	bne.n	80075fa <HAL_RCC_OscConfig+0x35e>
 80075e0:	4b61      	ldr	r3, [pc, #388]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075e4:	4a60      	ldr	r2, [pc, #384]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075e6:	f043 0304 	orr.w	r3, r3, #4
 80075ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80075ec:	4b5e      	ldr	r3, [pc, #376]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075f0:	4a5d      	ldr	r2, [pc, #372]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075f2:	f043 0301 	orr.w	r3, r3, #1
 80075f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80075f8:	e00b      	b.n	8007612 <HAL_RCC_OscConfig+0x376>
 80075fa:	4b5b      	ldr	r3, [pc, #364]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80075fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075fe:	4a5a      	ldr	r2, [pc, #360]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007600:	f023 0301 	bic.w	r3, r3, #1
 8007604:	6713      	str	r3, [r2, #112]	@ 0x70
 8007606:	4b58      	ldr	r3, [pc, #352]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800760a:	4a57      	ldr	r2, [pc, #348]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 800760c:	f023 0304 	bic.w	r3, r3, #4
 8007610:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d015      	beq.n	8007646 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800761a:	f7fd fe4d 	bl	80052b8 <HAL_GetTick>
 800761e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007620:	e00a      	b.n	8007638 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007622:	f7fd fe49 	bl	80052b8 <HAL_GetTick>
 8007626:	4602      	mov	r2, r0
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	1ad3      	subs	r3, r2, r3
 800762c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007630:	4293      	cmp	r3, r2
 8007632:	d901      	bls.n	8007638 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007634:	2303      	movs	r3, #3
 8007636:	e0ce      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007638:	4b4b      	ldr	r3, [pc, #300]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 800763a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800763c:	f003 0302 	and.w	r3, r3, #2
 8007640:	2b00      	cmp	r3, #0
 8007642:	d0ee      	beq.n	8007622 <HAL_RCC_OscConfig+0x386>
 8007644:	e014      	b.n	8007670 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007646:	f7fd fe37 	bl	80052b8 <HAL_GetTick>
 800764a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800764c:	e00a      	b.n	8007664 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800764e:	f7fd fe33 	bl	80052b8 <HAL_GetTick>
 8007652:	4602      	mov	r2, r0
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	f241 3288 	movw	r2, #5000	@ 0x1388
 800765c:	4293      	cmp	r3, r2
 800765e:	d901      	bls.n	8007664 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007660:	2303      	movs	r3, #3
 8007662:	e0b8      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007664:	4b40      	ldr	r3, [pc, #256]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007668:	f003 0302 	and.w	r3, r3, #2
 800766c:	2b00      	cmp	r3, #0
 800766e:	d1ee      	bne.n	800764e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007670:	7dfb      	ldrb	r3, [r7, #23]
 8007672:	2b01      	cmp	r3, #1
 8007674:	d105      	bne.n	8007682 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007676:	4b3c      	ldr	r3, [pc, #240]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800767a:	4a3b      	ldr	r2, [pc, #236]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 800767c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007680:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 80a4 	beq.w	80077d4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800768c:	4b36      	ldr	r3, [pc, #216]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	f003 030c 	and.w	r3, r3, #12
 8007694:	2b08      	cmp	r3, #8
 8007696:	d06b      	beq.n	8007770 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	699b      	ldr	r3, [r3, #24]
 800769c:	2b02      	cmp	r3, #2
 800769e:	d149      	bne.n	8007734 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076a0:	4b31      	ldr	r3, [pc, #196]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a30      	ldr	r2, [pc, #192]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80076a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80076aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076ac:	f7fd fe04 	bl	80052b8 <HAL_GetTick>
 80076b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076b2:	e008      	b.n	80076c6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076b4:	f7fd fe00 	bl	80052b8 <HAL_GetTick>
 80076b8:	4602      	mov	r2, r0
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	2b02      	cmp	r3, #2
 80076c0:	d901      	bls.n	80076c6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e087      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076c6:	4b28      	ldr	r3, [pc, #160]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1f0      	bne.n	80076b4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	69da      	ldr	r2, [r3, #28]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a1b      	ldr	r3, [r3, #32]
 80076da:	431a      	orrs	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e0:	019b      	lsls	r3, r3, #6
 80076e2:	431a      	orrs	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e8:	085b      	lsrs	r3, r3, #1
 80076ea:	3b01      	subs	r3, #1
 80076ec:	041b      	lsls	r3, r3, #16
 80076ee:	431a      	orrs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f4:	061b      	lsls	r3, r3, #24
 80076f6:	4313      	orrs	r3, r2
 80076f8:	4a1b      	ldr	r2, [pc, #108]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80076fa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80076fe:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007700:	4b19      	ldr	r3, [pc, #100]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a18      	ldr	r2, [pc, #96]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007706:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800770a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800770c:	f7fd fdd4 	bl	80052b8 <HAL_GetTick>
 8007710:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007712:	e008      	b.n	8007726 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007714:	f7fd fdd0 	bl	80052b8 <HAL_GetTick>
 8007718:	4602      	mov	r2, r0
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	1ad3      	subs	r3, r2, r3
 800771e:	2b02      	cmp	r3, #2
 8007720:	d901      	bls.n	8007726 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e057      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007726:	4b10      	ldr	r3, [pc, #64]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800772e:	2b00      	cmp	r3, #0
 8007730:	d0f0      	beq.n	8007714 <HAL_RCC_OscConfig+0x478>
 8007732:	e04f      	b.n	80077d4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007734:	4b0c      	ldr	r3, [pc, #48]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a0b      	ldr	r2, [pc, #44]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 800773a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800773e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007740:	f7fd fdba 	bl	80052b8 <HAL_GetTick>
 8007744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007746:	e008      	b.n	800775a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007748:	f7fd fdb6 	bl	80052b8 <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	2b02      	cmp	r3, #2
 8007754:	d901      	bls.n	800775a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	e03d      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800775a:	4b03      	ldr	r3, [pc, #12]	@ (8007768 <HAL_RCC_OscConfig+0x4cc>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1f0      	bne.n	8007748 <HAL_RCC_OscConfig+0x4ac>
 8007766:	e035      	b.n	80077d4 <HAL_RCC_OscConfig+0x538>
 8007768:	40023800 	.word	0x40023800
 800776c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007770:	4b1b      	ldr	r3, [pc, #108]	@ (80077e0 <HAL_RCC_OscConfig+0x544>)
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	699b      	ldr	r3, [r3, #24]
 800777a:	2b01      	cmp	r3, #1
 800777c:	d028      	beq.n	80077d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007788:	429a      	cmp	r2, r3
 800778a:	d121      	bne.n	80077d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007796:	429a      	cmp	r2, r3
 8007798:	d11a      	bne.n	80077d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80077a0:	4013      	ands	r3, r2
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80077a6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d111      	bne.n	80077d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b6:	085b      	lsrs	r3, r3, #1
 80077b8:	3b01      	subs	r3, #1
 80077ba:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80077bc:	429a      	cmp	r2, r3
 80077be:	d107      	bne.n	80077d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ca:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d001      	beq.n	80077d4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	e000      	b.n	80077d6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3718      	adds	r7, #24
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	40023800 	.word	0x40023800

080077e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80077ee:	2300      	movs	r3, #0
 80077f0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d101      	bne.n	80077fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	e0d0      	b.n	800799e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077fc:	4b6a      	ldr	r3, [pc, #424]	@ (80079a8 <HAL_RCC_ClockConfig+0x1c4>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f003 030f 	and.w	r3, r3, #15
 8007804:	683a      	ldr	r2, [r7, #0]
 8007806:	429a      	cmp	r2, r3
 8007808:	d910      	bls.n	800782c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800780a:	4b67      	ldr	r3, [pc, #412]	@ (80079a8 <HAL_RCC_ClockConfig+0x1c4>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f023 020f 	bic.w	r2, r3, #15
 8007812:	4965      	ldr	r1, [pc, #404]	@ (80079a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	4313      	orrs	r3, r2
 8007818:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800781a:	4b63      	ldr	r3, [pc, #396]	@ (80079a8 <HAL_RCC_ClockConfig+0x1c4>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 030f 	and.w	r3, r3, #15
 8007822:	683a      	ldr	r2, [r7, #0]
 8007824:	429a      	cmp	r2, r3
 8007826:	d001      	beq.n	800782c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	e0b8      	b.n	800799e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0302 	and.w	r3, r3, #2
 8007834:	2b00      	cmp	r3, #0
 8007836:	d020      	beq.n	800787a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0304 	and.w	r3, r3, #4
 8007840:	2b00      	cmp	r3, #0
 8007842:	d005      	beq.n	8007850 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007844:	4b59      	ldr	r3, [pc, #356]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	4a58      	ldr	r2, [pc, #352]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 800784a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800784e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0308 	and.w	r3, r3, #8
 8007858:	2b00      	cmp	r3, #0
 800785a:	d005      	beq.n	8007868 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800785c:	4b53      	ldr	r3, [pc, #332]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	4a52      	ldr	r2, [pc, #328]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 8007862:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007866:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007868:	4b50      	ldr	r3, [pc, #320]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	494d      	ldr	r1, [pc, #308]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 8007876:	4313      	orrs	r3, r2
 8007878:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f003 0301 	and.w	r3, r3, #1
 8007882:	2b00      	cmp	r3, #0
 8007884:	d040      	beq.n	8007908 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	2b01      	cmp	r3, #1
 800788c:	d107      	bne.n	800789e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800788e:	4b47      	ldr	r3, [pc, #284]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007896:	2b00      	cmp	r3, #0
 8007898:	d115      	bne.n	80078c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	e07f      	b.n	800799e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	2b02      	cmp	r3, #2
 80078a4:	d107      	bne.n	80078b6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078a6:	4b41      	ldr	r3, [pc, #260]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d109      	bne.n	80078c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	e073      	b.n	800799e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078b6:	4b3d      	ldr	r3, [pc, #244]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 0302 	and.w	r3, r3, #2
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d101      	bne.n	80078c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e06b      	b.n	800799e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80078c6:	4b39      	ldr	r3, [pc, #228]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f023 0203 	bic.w	r2, r3, #3
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	4936      	ldr	r1, [pc, #216]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 80078d4:	4313      	orrs	r3, r2
 80078d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078d8:	f7fd fcee 	bl	80052b8 <HAL_GetTick>
 80078dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078de:	e00a      	b.n	80078f6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078e0:	f7fd fcea 	bl	80052b8 <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	1ad3      	subs	r3, r2, r3
 80078ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d901      	bls.n	80078f6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80078f2:	2303      	movs	r3, #3
 80078f4:	e053      	b.n	800799e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078f6:	4b2d      	ldr	r3, [pc, #180]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	f003 020c 	and.w	r2, r3, #12
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	429a      	cmp	r2, r3
 8007906:	d1eb      	bne.n	80078e0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007908:	4b27      	ldr	r3, [pc, #156]	@ (80079a8 <HAL_RCC_ClockConfig+0x1c4>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f003 030f 	and.w	r3, r3, #15
 8007910:	683a      	ldr	r2, [r7, #0]
 8007912:	429a      	cmp	r2, r3
 8007914:	d210      	bcs.n	8007938 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007916:	4b24      	ldr	r3, [pc, #144]	@ (80079a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f023 020f 	bic.w	r2, r3, #15
 800791e:	4922      	ldr	r1, [pc, #136]	@ (80079a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	4313      	orrs	r3, r2
 8007924:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007926:	4b20      	ldr	r3, [pc, #128]	@ (80079a8 <HAL_RCC_ClockConfig+0x1c4>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 030f 	and.w	r3, r3, #15
 800792e:	683a      	ldr	r2, [r7, #0]
 8007930:	429a      	cmp	r2, r3
 8007932:	d001      	beq.n	8007938 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	e032      	b.n	800799e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0304 	and.w	r3, r3, #4
 8007940:	2b00      	cmp	r3, #0
 8007942:	d008      	beq.n	8007956 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007944:	4b19      	ldr	r3, [pc, #100]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	4916      	ldr	r1, [pc, #88]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 8007952:	4313      	orrs	r3, r2
 8007954:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0308 	and.w	r3, r3, #8
 800795e:	2b00      	cmp	r3, #0
 8007960:	d009      	beq.n	8007976 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007962:	4b12      	ldr	r3, [pc, #72]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	00db      	lsls	r3, r3, #3
 8007970:	490e      	ldr	r1, [pc, #56]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 8007972:	4313      	orrs	r3, r2
 8007974:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007976:	f000 f821 	bl	80079bc <HAL_RCC_GetSysClockFreq>
 800797a:	4602      	mov	r2, r0
 800797c:	4b0b      	ldr	r3, [pc, #44]	@ (80079ac <HAL_RCC_ClockConfig+0x1c8>)
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	091b      	lsrs	r3, r3, #4
 8007982:	f003 030f 	and.w	r3, r3, #15
 8007986:	490a      	ldr	r1, [pc, #40]	@ (80079b0 <HAL_RCC_ClockConfig+0x1cc>)
 8007988:	5ccb      	ldrb	r3, [r1, r3]
 800798a:	fa22 f303 	lsr.w	r3, r2, r3
 800798e:	4a09      	ldr	r2, [pc, #36]	@ (80079b4 <HAL_RCC_ClockConfig+0x1d0>)
 8007990:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007992:	4b09      	ldr	r3, [pc, #36]	@ (80079b8 <HAL_RCC_ClockConfig+0x1d4>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4618      	mov	r0, r3
 8007998:	f7fd fc4a 	bl	8005230 <HAL_InitTick>

  return HAL_OK;
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	40023c00 	.word	0x40023c00
 80079ac:	40023800 	.word	0x40023800
 80079b0:	08018740 	.word	0x08018740
 80079b4:	20000018 	.word	0x20000018
 80079b8:	20000050 	.word	0x20000050

080079bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079c0:	b090      	sub	sp, #64	@ 0x40
 80079c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80079c4:	2300      	movs	r3, #0
 80079c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80079c8:	2300      	movs	r3, #0
 80079ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079cc:	2300      	movs	r3, #0
 80079ce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80079d0:	2300      	movs	r3, #0
 80079d2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80079d4:	4b59      	ldr	r3, [pc, #356]	@ (8007b3c <HAL_RCC_GetSysClockFreq+0x180>)
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	f003 030c 	and.w	r3, r3, #12
 80079dc:	2b08      	cmp	r3, #8
 80079de:	d00d      	beq.n	80079fc <HAL_RCC_GetSysClockFreq+0x40>
 80079e0:	2b08      	cmp	r3, #8
 80079e2:	f200 80a1 	bhi.w	8007b28 <HAL_RCC_GetSysClockFreq+0x16c>
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d002      	beq.n	80079f0 <HAL_RCC_GetSysClockFreq+0x34>
 80079ea:	2b04      	cmp	r3, #4
 80079ec:	d003      	beq.n	80079f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80079ee:	e09b      	b.n	8007b28 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079f0:	4b53      	ldr	r3, [pc, #332]	@ (8007b40 <HAL_RCC_GetSysClockFreq+0x184>)
 80079f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80079f4:	e09b      	b.n	8007b2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079f6:	4b53      	ldr	r3, [pc, #332]	@ (8007b44 <HAL_RCC_GetSysClockFreq+0x188>)
 80079f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80079fa:	e098      	b.n	8007b2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079fc:	4b4f      	ldr	r3, [pc, #316]	@ (8007b3c <HAL_RCC_GetSysClockFreq+0x180>)
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a04:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007a06:	4b4d      	ldr	r3, [pc, #308]	@ (8007b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d028      	beq.n	8007a64 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a12:	4b4a      	ldr	r3, [pc, #296]	@ (8007b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	099b      	lsrs	r3, r3, #6
 8007a18:	2200      	movs	r2, #0
 8007a1a:	623b      	str	r3, [r7, #32]
 8007a1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8007a1e:	6a3b      	ldr	r3, [r7, #32]
 8007a20:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007a24:	2100      	movs	r1, #0
 8007a26:	4b47      	ldr	r3, [pc, #284]	@ (8007b44 <HAL_RCC_GetSysClockFreq+0x188>)
 8007a28:	fb03 f201 	mul.w	r2, r3, r1
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	fb00 f303 	mul.w	r3, r0, r3
 8007a32:	4413      	add	r3, r2
 8007a34:	4a43      	ldr	r2, [pc, #268]	@ (8007b44 <HAL_RCC_GetSysClockFreq+0x188>)
 8007a36:	fba0 1202 	umull	r1, r2, r0, r2
 8007a3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a3c:	460a      	mov	r2, r1
 8007a3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007a40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a42:	4413      	add	r3, r2
 8007a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a48:	2200      	movs	r2, #0
 8007a4a:	61bb      	str	r3, [r7, #24]
 8007a4c:	61fa      	str	r2, [r7, #28]
 8007a4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007a56:	f7f9 f927 	bl	8000ca8 <__aeabi_uldivmod>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	4613      	mov	r3, r2
 8007a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a62:	e053      	b.n	8007b0c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a64:	4b35      	ldr	r3, [pc, #212]	@ (8007b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	099b      	lsrs	r3, r3, #6
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	613b      	str	r3, [r7, #16]
 8007a6e:	617a      	str	r2, [r7, #20]
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007a76:	f04f 0b00 	mov.w	fp, #0
 8007a7a:	4652      	mov	r2, sl
 8007a7c:	465b      	mov	r3, fp
 8007a7e:	f04f 0000 	mov.w	r0, #0
 8007a82:	f04f 0100 	mov.w	r1, #0
 8007a86:	0159      	lsls	r1, r3, #5
 8007a88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a8c:	0150      	lsls	r0, r2, #5
 8007a8e:	4602      	mov	r2, r0
 8007a90:	460b      	mov	r3, r1
 8007a92:	ebb2 080a 	subs.w	r8, r2, sl
 8007a96:	eb63 090b 	sbc.w	r9, r3, fp
 8007a9a:	f04f 0200 	mov.w	r2, #0
 8007a9e:	f04f 0300 	mov.w	r3, #0
 8007aa2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007aa6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007aaa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007aae:	ebb2 0408 	subs.w	r4, r2, r8
 8007ab2:	eb63 0509 	sbc.w	r5, r3, r9
 8007ab6:	f04f 0200 	mov.w	r2, #0
 8007aba:	f04f 0300 	mov.w	r3, #0
 8007abe:	00eb      	lsls	r3, r5, #3
 8007ac0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007ac4:	00e2      	lsls	r2, r4, #3
 8007ac6:	4614      	mov	r4, r2
 8007ac8:	461d      	mov	r5, r3
 8007aca:	eb14 030a 	adds.w	r3, r4, sl
 8007ace:	603b      	str	r3, [r7, #0]
 8007ad0:	eb45 030b 	adc.w	r3, r5, fp
 8007ad4:	607b      	str	r3, [r7, #4]
 8007ad6:	f04f 0200 	mov.w	r2, #0
 8007ada:	f04f 0300 	mov.w	r3, #0
 8007ade:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007ae2:	4629      	mov	r1, r5
 8007ae4:	028b      	lsls	r3, r1, #10
 8007ae6:	4621      	mov	r1, r4
 8007ae8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007aec:	4621      	mov	r1, r4
 8007aee:	028a      	lsls	r2, r1, #10
 8007af0:	4610      	mov	r0, r2
 8007af2:	4619      	mov	r1, r3
 8007af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007af6:	2200      	movs	r2, #0
 8007af8:	60bb      	str	r3, [r7, #8]
 8007afa:	60fa      	str	r2, [r7, #12]
 8007afc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b00:	f7f9 f8d2 	bl	8000ca8 <__aeabi_uldivmod>
 8007b04:	4602      	mov	r2, r0
 8007b06:	460b      	mov	r3, r1
 8007b08:	4613      	mov	r3, r2
 8007b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	0c1b      	lsrs	r3, r3, #16
 8007b12:	f003 0303 	and.w	r3, r3, #3
 8007b16:	3301      	adds	r3, #1
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007b1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b26:	e002      	b.n	8007b2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007b28:	4b05      	ldr	r3, [pc, #20]	@ (8007b40 <HAL_RCC_GetSysClockFreq+0x184>)
 8007b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3740      	adds	r7, #64	@ 0x40
 8007b34:	46bd      	mov	sp, r7
 8007b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b3a:	bf00      	nop
 8007b3c:	40023800 	.word	0x40023800
 8007b40:	00f42400 	.word	0x00f42400
 8007b44:	017d7840 	.word	0x017d7840

08007b48 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b4c:	4b03      	ldr	r3, [pc, #12]	@ (8007b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	20000018 	.word	0x20000018

08007b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007b64:	f7ff fff0 	bl	8007b48 <HAL_RCC_GetHCLKFreq>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	4b05      	ldr	r3, [pc, #20]	@ (8007b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	0a9b      	lsrs	r3, r3, #10
 8007b70:	f003 0307 	and.w	r3, r3, #7
 8007b74:	4903      	ldr	r1, [pc, #12]	@ (8007b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b76:	5ccb      	ldrb	r3, [r1, r3]
 8007b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	40023800 	.word	0x40023800
 8007b84:	08018750 	.word	0x08018750

08007b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007b8c:	f7ff ffdc 	bl	8007b48 <HAL_RCC_GetHCLKFreq>
 8007b90:	4602      	mov	r2, r0
 8007b92:	4b05      	ldr	r3, [pc, #20]	@ (8007ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	0b5b      	lsrs	r3, r3, #13
 8007b98:	f003 0307 	and.w	r3, r3, #7
 8007b9c:	4903      	ldr	r1, [pc, #12]	@ (8007bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b9e:	5ccb      	ldrb	r3, [r1, r3]
 8007ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	bd80      	pop	{r7, pc}
 8007ba8:	40023800 	.word	0x40023800
 8007bac:	08018750 	.word	0x08018750

08007bb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b088      	sub	sp, #32
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f003 0301 	and.w	r3, r3, #1
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d012      	beq.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007bd8:	4b69      	ldr	r3, [pc, #420]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	4a68      	ldr	r2, [pc, #416]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bde:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007be2:	6093      	str	r3, [r2, #8]
 8007be4:	4b66      	ldr	r3, [pc, #408]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007be6:	689a      	ldr	r2, [r3, #8]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bec:	4964      	ldr	r1, [pc, #400]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d017      	beq.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c0a:	4b5d      	ldr	r3, [pc, #372]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c10:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c18:	4959      	ldr	r1, [pc, #356]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c28:	d101      	bne.n	8007c2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d101      	bne.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007c36:	2301      	movs	r3, #1
 8007c38:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d017      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007c46:	4b4e      	ldr	r3, [pc, #312]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c4c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c54:	494a      	ldr	r1, [pc, #296]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c56:	4313      	orrs	r3, r2
 8007c58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c64:	d101      	bne.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007c66:	2301      	movs	r3, #1
 8007c68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d101      	bne.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007c72:	2301      	movs	r3, #1
 8007c74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d001      	beq.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007c82:	2301      	movs	r3, #1
 8007c84:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f003 0320 	and.w	r3, r3, #32
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f000 808b 	beq.w	8007daa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007c94:	4b3a      	ldr	r3, [pc, #232]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c98:	4a39      	ldr	r2, [pc, #228]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8007ca0:	4b37      	ldr	r3, [pc, #220]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ca4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ca8:	60bb      	str	r3, [r7, #8]
 8007caa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007cac:	4b35      	ldr	r3, [pc, #212]	@ (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a34      	ldr	r2, [pc, #208]	@ (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cb8:	f7fd fafe 	bl	80052b8 <HAL_GetTick>
 8007cbc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007cbe:	e008      	b.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cc0:	f7fd fafa 	bl	80052b8 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	2b64      	cmp	r3, #100	@ 0x64
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e357      	b.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8007d84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d0f0      	beq.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007cde:	4b28      	ldr	r3, [pc, #160]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ce6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d035      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cf6:	693a      	ldr	r2, [r7, #16]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d02e      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007cfc:	4b20      	ldr	r3, [pc, #128]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d04:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007d06:	4b1e      	ldr	r3, [pc, #120]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d10:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007d12:	4b1b      	ldr	r3, [pc, #108]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d16:	4a1a      	ldr	r2, [pc, #104]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d1c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007d1e:	4a18      	ldr	r2, [pc, #96]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007d24:	4b16      	ldr	r3, [pc, #88]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d28:	f003 0301 	and.w	r3, r3, #1
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d114      	bne.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d30:	f7fd fac2 	bl	80052b8 <HAL_GetTick>
 8007d34:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d36:	e00a      	b.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d38:	f7fd fabe 	bl	80052b8 <HAL_GetTick>
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	1ad3      	subs	r3, r2, r3
 8007d42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d901      	bls.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	e319      	b.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d52:	f003 0302 	and.w	r3, r3, #2
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d0ee      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d66:	d111      	bne.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007d68:	4b05      	ldr	r3, [pc, #20]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007d74:	4b04      	ldr	r3, [pc, #16]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007d76:	400b      	ands	r3, r1
 8007d78:	4901      	ldr	r1, [pc, #4]	@ (8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	608b      	str	r3, [r1, #8]
 8007d7e:	e00b      	b.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007d80:	40023800 	.word	0x40023800
 8007d84:	40007000 	.word	0x40007000
 8007d88:	0ffffcff 	.word	0x0ffffcff
 8007d8c:	4baa      	ldr	r3, [pc, #680]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	4aa9      	ldr	r2, [pc, #676]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d92:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007d96:	6093      	str	r3, [r2, #8]
 8007d98:	4ba7      	ldr	r3, [pc, #668]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007da0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007da4:	49a4      	ldr	r1, [pc, #656]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007da6:	4313      	orrs	r3, r2
 8007da8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0310 	and.w	r3, r3, #16
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d010      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007db6:	4ba0      	ldr	r3, [pc, #640]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007db8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007dbc:	4a9e      	ldr	r2, [pc, #632]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007dc2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007dc6:	4b9c      	ldr	r3, [pc, #624]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dc8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd0:	4999      	ldr	r1, [pc, #612]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d00a      	beq.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007de4:	4b94      	ldr	r3, [pc, #592]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007df2:	4991      	ldr	r1, [pc, #580]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007df4:	4313      	orrs	r3, r2
 8007df6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00a      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007e06:	4b8c      	ldr	r3, [pc, #560]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e0c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e14:	4988      	ldr	r1, [pc, #544]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e16:	4313      	orrs	r3, r2
 8007e18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d00a      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007e28:	4b83      	ldr	r3, [pc, #524]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e36:	4980      	ldr	r1, [pc, #512]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d00a      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007e4a:	4b7b      	ldr	r3, [pc, #492]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e58:	4977      	ldr	r1, [pc, #476]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d00a      	beq.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007e6c:	4b72      	ldr	r3, [pc, #456]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e72:	f023 0203 	bic.w	r2, r3, #3
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e7a:	496f      	ldr	r1, [pc, #444]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00a      	beq.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007e8e:	4b6a      	ldr	r3, [pc, #424]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e94:	f023 020c 	bic.w	r2, r3, #12
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e9c:	4966      	ldr	r1, [pc, #408]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00a      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007eb0:	4b61      	ldr	r3, [pc, #388]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007eb6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ebe:	495e      	ldr	r1, [pc, #376]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d00a      	beq.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007ed2:	4b59      	ldr	r3, [pc, #356]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ed8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ee0:	4955      	ldr	r1, [pc, #340]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d00a      	beq.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007ef4:	4b50      	ldr	r3, [pc, #320]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007efa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f02:	494d      	ldr	r1, [pc, #308]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f04:	4313      	orrs	r3, r2
 8007f06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00a      	beq.n	8007f2c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007f16:	4b48      	ldr	r3, [pc, #288]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f1c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f24:	4944      	ldr	r1, [pc, #272]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f26:	4313      	orrs	r3, r2
 8007f28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d00a      	beq.n	8007f4e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007f38:	4b3f      	ldr	r3, [pc, #252]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f3e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f46:	493c      	ldr	r1, [pc, #240]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00a      	beq.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007f5a:	4b37      	ldr	r3, [pc, #220]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f60:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f68:	4933      	ldr	r1, [pc, #204]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00a      	beq.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007f7c:	4b2e      	ldr	r3, [pc, #184]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f82:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f8a:	492b      	ldr	r1, [pc, #172]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d011      	beq.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007f9e:	4b26      	ldr	r3, [pc, #152]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fa4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fac:	4922      	ldr	r1, [pc, #136]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fbc:	d101      	bne.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f003 0308 	and.w	r3, r3, #8
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d001      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d00a      	beq.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007fde:	4b16      	ldr	r3, [pc, #88]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fe4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fec:	4912      	ldr	r1, [pc, #72]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00b      	beq.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008000:	4b0d      	ldr	r3, [pc, #52]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008006:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008010:	4909      	ldr	r1, [pc, #36]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008012:	4313      	orrs	r3, r2
 8008014:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008018:	69fb      	ldr	r3, [r7, #28]
 800801a:	2b01      	cmp	r3, #1
 800801c:	d006      	beq.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008026:	2b00      	cmp	r3, #0
 8008028:	f000 80d9 	beq.w	80081de <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800802c:	4b02      	ldr	r3, [pc, #8]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a01      	ldr	r2, [pc, #4]	@ (8008038 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008032:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008036:	e001      	b.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008038:	40023800 	.word	0x40023800
 800803c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800803e:	f7fd f93b 	bl	80052b8 <HAL_GetTick>
 8008042:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008044:	e008      	b.n	8008058 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008046:	f7fd f937 	bl	80052b8 <HAL_GetTick>
 800804a:	4602      	mov	r2, r0
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	1ad3      	subs	r3, r2, r3
 8008050:	2b64      	cmp	r3, #100	@ 0x64
 8008052:	d901      	bls.n	8008058 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008054:	2303      	movs	r3, #3
 8008056:	e194      	b.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008058:	4b6c      	ldr	r3, [pc, #432]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008060:	2b00      	cmp	r3, #0
 8008062:	d1f0      	bne.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	2b00      	cmp	r3, #0
 800806e:	d021      	beq.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008074:	2b00      	cmp	r3, #0
 8008076:	d11d      	bne.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008078:	4b64      	ldr	r3, [pc, #400]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800807a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800807e:	0c1b      	lsrs	r3, r3, #16
 8008080:	f003 0303 	and.w	r3, r3, #3
 8008084:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008086:	4b61      	ldr	r3, [pc, #388]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008088:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800808c:	0e1b      	lsrs	r3, r3, #24
 800808e:	f003 030f 	and.w	r3, r3, #15
 8008092:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	685b      	ldr	r3, [r3, #4]
 8008098:	019a      	lsls	r2, r3, #6
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	041b      	lsls	r3, r3, #16
 800809e:	431a      	orrs	r2, r3
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	061b      	lsls	r3, r3, #24
 80080a4:	431a      	orrs	r2, r3
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	071b      	lsls	r3, r3, #28
 80080ac:	4957      	ldr	r1, [pc, #348]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80080ae:	4313      	orrs	r3, r2
 80080b0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d004      	beq.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080c8:	d00a      	beq.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d02e      	beq.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80080de:	d129      	bne.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80080e0:	4b4a      	ldr	r3, [pc, #296]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80080e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080e6:	0c1b      	lsrs	r3, r3, #16
 80080e8:	f003 0303 	and.w	r3, r3, #3
 80080ec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80080ee:	4b47      	ldr	r3, [pc, #284]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80080f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080f4:	0f1b      	lsrs	r3, r3, #28
 80080f6:	f003 0307 	and.w	r3, r3, #7
 80080fa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	019a      	lsls	r2, r3, #6
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	041b      	lsls	r3, r3, #16
 8008106:	431a      	orrs	r2, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	061b      	lsls	r3, r3, #24
 800810e:	431a      	orrs	r2, r3
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	071b      	lsls	r3, r3, #28
 8008114:	493d      	ldr	r1, [pc, #244]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008116:	4313      	orrs	r3, r2
 8008118:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800811c:	4b3b      	ldr	r3, [pc, #236]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800811e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008122:	f023 021f 	bic.w	r2, r3, #31
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800812a:	3b01      	subs	r3, #1
 800812c:	4937      	ldr	r1, [pc, #220]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800812e:	4313      	orrs	r3, r2
 8008130:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800813c:	2b00      	cmp	r3, #0
 800813e:	d01d      	beq.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008140:	4b32      	ldr	r3, [pc, #200]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008142:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008146:	0e1b      	lsrs	r3, r3, #24
 8008148:	f003 030f 	and.w	r3, r3, #15
 800814c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800814e:	4b2f      	ldr	r3, [pc, #188]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008150:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008154:	0f1b      	lsrs	r3, r3, #28
 8008156:	f003 0307 	and.w	r3, r3, #7
 800815a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	019a      	lsls	r2, r3, #6
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	691b      	ldr	r3, [r3, #16]
 8008166:	041b      	lsls	r3, r3, #16
 8008168:	431a      	orrs	r2, r3
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	061b      	lsls	r3, r3, #24
 800816e:	431a      	orrs	r2, r3
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	071b      	lsls	r3, r3, #28
 8008174:	4925      	ldr	r1, [pc, #148]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008176:	4313      	orrs	r3, r2
 8008178:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d011      	beq.n	80081ac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	019a      	lsls	r2, r3, #6
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	691b      	ldr	r3, [r3, #16]
 8008192:	041b      	lsls	r3, r3, #16
 8008194:	431a      	orrs	r2, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	68db      	ldr	r3, [r3, #12]
 800819a:	061b      	lsls	r3, r3, #24
 800819c:	431a      	orrs	r2, r3
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	071b      	lsls	r3, r3, #28
 80081a4:	4919      	ldr	r1, [pc, #100]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081a6:	4313      	orrs	r3, r2
 80081a8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80081ac:	4b17      	ldr	r3, [pc, #92]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a16      	ldr	r2, [pc, #88]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80081b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081b8:	f7fd f87e 	bl	80052b8 <HAL_GetTick>
 80081bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80081be:	e008      	b.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80081c0:	f7fd f87a 	bl	80052b8 <HAL_GetTick>
 80081c4:	4602      	mov	r2, r0
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	1ad3      	subs	r3, r2, r3
 80081ca:	2b64      	cmp	r3, #100	@ 0x64
 80081cc:	d901      	bls.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081ce:	2303      	movs	r3, #3
 80081d0:	e0d7      	b.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80081d2:	4b0e      	ldr	r3, [pc, #56]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d0f0      	beq.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	f040 80cd 	bne.w	8008380 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80081e6:	4b09      	ldr	r3, [pc, #36]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a08      	ldr	r2, [pc, #32]	@ (800820c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081f2:	f7fd f861 	bl	80052b8 <HAL_GetTick>
 80081f6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80081f8:	e00a      	b.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80081fa:	f7fd f85d 	bl	80052b8 <HAL_GetTick>
 80081fe:	4602      	mov	r2, r0
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	1ad3      	subs	r3, r2, r3
 8008204:	2b64      	cmp	r3, #100	@ 0x64
 8008206:	d903      	bls.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008208:	2303      	movs	r3, #3
 800820a:	e0ba      	b.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800820c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008210:	4b5e      	ldr	r3, [pc, #376]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008218:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800821c:	d0ed      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008226:	2b00      	cmp	r3, #0
 8008228:	d003      	beq.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800822e:	2b00      	cmp	r3, #0
 8008230:	d009      	beq.n	8008246 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800823a:	2b00      	cmp	r3, #0
 800823c:	d02e      	beq.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008242:	2b00      	cmp	r3, #0
 8008244:	d12a      	bne.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008246:	4b51      	ldr	r3, [pc, #324]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800824c:	0c1b      	lsrs	r3, r3, #16
 800824e:	f003 0303 	and.w	r3, r3, #3
 8008252:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008254:	4b4d      	ldr	r3, [pc, #308]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800825a:	0f1b      	lsrs	r3, r3, #28
 800825c:	f003 0307 	and.w	r3, r3, #7
 8008260:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	019a      	lsls	r2, r3, #6
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	041b      	lsls	r3, r3, #16
 800826c:	431a      	orrs	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	699b      	ldr	r3, [r3, #24]
 8008272:	061b      	lsls	r3, r3, #24
 8008274:	431a      	orrs	r2, r3
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	071b      	lsls	r3, r3, #28
 800827a:	4944      	ldr	r1, [pc, #272]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800827c:	4313      	orrs	r3, r2
 800827e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008282:	4b42      	ldr	r3, [pc, #264]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008288:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008290:	3b01      	subs	r3, #1
 8008292:	021b      	lsls	r3, r3, #8
 8008294:	493d      	ldr	r1, [pc, #244]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008296:	4313      	orrs	r3, r2
 8008298:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d022      	beq.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082b0:	d11d      	bne.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80082b2:	4b36      	ldr	r3, [pc, #216]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80082b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082b8:	0e1b      	lsrs	r3, r3, #24
 80082ba:	f003 030f 	and.w	r3, r3, #15
 80082be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80082c0:	4b32      	ldr	r3, [pc, #200]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80082c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c6:	0f1b      	lsrs	r3, r3, #28
 80082c8:	f003 0307 	and.w	r3, r3, #7
 80082cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	695b      	ldr	r3, [r3, #20]
 80082d2:	019a      	lsls	r2, r3, #6
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a1b      	ldr	r3, [r3, #32]
 80082d8:	041b      	lsls	r3, r3, #16
 80082da:	431a      	orrs	r2, r3
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	061b      	lsls	r3, r3, #24
 80082e0:	431a      	orrs	r2, r3
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	071b      	lsls	r3, r3, #28
 80082e6:	4929      	ldr	r1, [pc, #164]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80082e8:	4313      	orrs	r3, r2
 80082ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 0308 	and.w	r3, r3, #8
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d028      	beq.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80082fa:	4b24      	ldr	r3, [pc, #144]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80082fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008300:	0e1b      	lsrs	r3, r3, #24
 8008302:	f003 030f 	and.w	r3, r3, #15
 8008306:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008308:	4b20      	ldr	r3, [pc, #128]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800830a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800830e:	0c1b      	lsrs	r3, r3, #16
 8008310:	f003 0303 	and.w	r3, r3, #3
 8008314:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	019a      	lsls	r2, r3, #6
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	041b      	lsls	r3, r3, #16
 8008320:	431a      	orrs	r2, r3
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	061b      	lsls	r3, r3, #24
 8008326:	431a      	orrs	r2, r3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	69db      	ldr	r3, [r3, #28]
 800832c:	071b      	lsls	r3, r3, #28
 800832e:	4917      	ldr	r1, [pc, #92]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008330:	4313      	orrs	r3, r2
 8008332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008336:	4b15      	ldr	r3, [pc, #84]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008338:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800833c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008344:	4911      	ldr	r1, [pc, #68]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008346:	4313      	orrs	r3, r2
 8008348:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800834c:	4b0f      	ldr	r3, [pc, #60]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a0e      	ldr	r2, [pc, #56]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008352:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008356:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008358:	f7fc ffae 	bl	80052b8 <HAL_GetTick>
 800835c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800835e:	e008      	b.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008360:	f7fc ffaa 	bl	80052b8 <HAL_GetTick>
 8008364:	4602      	mov	r2, r0
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	2b64      	cmp	r3, #100	@ 0x64
 800836c:	d901      	bls.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e007      	b.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008372:	4b06      	ldr	r3, [pc, #24]	@ (800838c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800837a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800837e:	d1ef      	bne.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	3720      	adds	r7, #32
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	40023800 	.word	0x40023800

08008390 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008390:	b480      	push	{r7}
 8008392:	b085      	sub	sp, #20
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 8008398:	2300      	movs	r3, #0
 800839a:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	4a80      	ldr	r2, [pc, #512]	@ (80085a0 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 80083a0:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80083a2:	4b80      	ldr	r3, [pc, #512]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80083a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083a8:	099b      	lsrs	r3, r3, #6
 80083aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80083b2:	4b7c      	ldr	r3, [pc, #496]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80083b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083b8:	0c1b      	lsrs	r3, r3, #16
 80083ba:	f003 0203 	and.w	r2, r3, #3
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80083c2:	4b78      	ldr	r3, [pc, #480]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80083c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083c8:	0e1b      	lsrs	r3, r3, #24
 80083ca:	f003 020f 	and.w	r2, r3, #15
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80083d2:	4b74      	ldr	r3, [pc, #464]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80083d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083d8:	0f1b      	lsrs	r3, r3, #28
 80083da:	f003 0207 	and.w	r2, r3, #7
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 80083e2:	4b70      	ldr	r3, [pc, #448]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80083e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083e8:	099b      	lsrs	r3, r3, #6
 80083ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80083f2:	4b6c      	ldr	r3, [pc, #432]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80083f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083f8:	0c1b      	lsrs	r3, r3, #16
 80083fa:	f003 0203 	and.w	r2, r3, #3
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008402:	4b68      	ldr	r3, [pc, #416]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008408:	0e1b      	lsrs	r3, r3, #24
 800840a:	f003 020f 	and.w	r2, r3, #15
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008412:	4b64      	ldr	r3, [pc, #400]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008418:	0f1b      	lsrs	r3, r3, #28
 800841a:	f003 0207 	and.w	r2, r3, #7
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 8008422:	4b60      	ldr	r3, [pc, #384]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008424:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008428:	f003 021f 	and.w	r2, r3, #31
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 8008430:	4b5c      	ldr	r3, [pc, #368]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008432:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008436:	0a1b      	lsrs	r3, r3, #8
 8008438:	f003 021f 	and.w	r2, r3, #31
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 8008440:	4b58      	ldr	r3, [pc, #352]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008442:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008446:	0c1b      	lsrs	r3, r3, #16
 8008448:	f003 0203 	and.w	r2, r3, #3
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 8008450:	4b54      	ldr	r3, [pc, #336]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008452:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008456:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800845e:	4b51      	ldr	r3, [pc, #324]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008460:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008464:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800846c:	4b4d      	ldr	r3, [pc, #308]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 8008478:	4b4a      	ldr	r3, [pc, #296]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800847a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800847e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 8008486:	4b47      	ldr	r3, [pc, #284]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800848c:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 8008494:	4b43      	ldr	r3, [pc, #268]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800849a:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 80084a2:	4b40      	ldr	r3, [pc, #256]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80084a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084a8:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 80084b0:	4b3c      	ldr	r3, [pc, #240]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80084b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084b6:	f003 0203 	and.w	r2, r3, #3
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 80084be:	4b39      	ldr	r3, [pc, #228]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80084c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084c4:	f003 020c 	and.w	r2, r3, #12
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 80084cc:	4b35      	ldr	r3, [pc, #212]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80084ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084d2:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 80084da:	4b32      	ldr	r3, [pc, #200]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80084dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084e0:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 80084e8:	4b2e      	ldr	r3, [pc, #184]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80084ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084ee:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 80084f6:	4b2b      	ldr	r3, [pc, #172]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 80084f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084fc:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 8008504:	4b27      	ldr	r3, [pc, #156]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800850a:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 8008512:	4b24      	ldr	r3, [pc, #144]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008514:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008518:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008520:	4b20      	ldr	r3, [pc, #128]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008526:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800852e:	4b1d      	ldr	r3, [pc, #116]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008534:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800853c:	4b19      	ldr	r3, [pc, #100]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800853e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008542:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800854a:	4b16      	ldr	r3, [pc, #88]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800854c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008550:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800855a:	4b12      	ldr	r3, [pc, #72]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008562:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8008564:	4b0f      	ldr	r3, [pc, #60]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008566:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008568:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	431a      	orrs	r2, r3
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 8008574:	4b0b      	ldr	r3, [pc, #44]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008576:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800857a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800857e:	2b00      	cmp	r3, #0
 8008580:	d103      	bne.n	800858a <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2200      	movs	r2, #0
 8008586:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 8008588:	e003      	b.n	8008592 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008590:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008592:	bf00      	nop
 8008594:	3714      	adds	r7, #20
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr
 800859e:	bf00      	nop
 80085a0:	00fffff1 	.word	0x00fffff1
 80085a4:	40023800 	.word	0x40023800

080085a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b087      	sub	sp, #28
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80085b0:	2300      	movs	r3, #0
 80085b2:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 80085b4:	2300      	movs	r3, #0
 80085b6:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 80085b8:	2300      	movs	r3, #0
 80085ba:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 80085bc:	2300      	movs	r3, #0
 80085be:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80085c6:	f040 808d 	bne.w	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 80085ca:	4b93      	ldr	r3, [pc, #588]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80085cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085d0:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80085d8:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085e0:	d07c      	beq.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085e8:	d87b      	bhi.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d004      	beq.n	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085f6:	d039      	beq.n	800866c <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 80085f8:	e073      	b.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80085fa:	4b87      	ldr	r3, [pc, #540]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d108      	bne.n	8008618 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008606:	4b84      	ldr	r3, [pc, #528]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800860e:	4a83      	ldr	r2, [pc, #524]	@ (800881c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008610:	fbb2 f3f3 	udiv	r3, r2, r3
 8008614:	613b      	str	r3, [r7, #16]
 8008616:	e007      	b.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008618:	4b7f      	ldr	r3, [pc, #508]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008620:	4a7f      	ldr	r2, [pc, #508]	@ (8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008622:	fbb2 f3f3 	udiv	r3, r2, r3
 8008626:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008628:	4b7b      	ldr	r3, [pc, #492]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800862a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800862e:	0e1b      	lsrs	r3, r3, #24
 8008630:	f003 030f 	and.w	r3, r3, #15
 8008634:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008636:	4b78      	ldr	r3, [pc, #480]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800863c:	099b      	lsrs	r3, r3, #6
 800863e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008642:	693a      	ldr	r2, [r7, #16]
 8008644:	fb03 f202 	mul.w	r2, r3, r2
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	fbb2 f3f3 	udiv	r3, r2, r3
 800864e:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008650:	4b71      	ldr	r3, [pc, #452]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008652:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008656:	0a1b      	lsrs	r3, r3, #8
 8008658:	f003 031f 	and.w	r3, r3, #31
 800865c:	3301      	adds	r3, #1
 800865e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008660:	697a      	ldr	r2, [r7, #20]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	fbb2 f3f3 	udiv	r3, r2, r3
 8008668:	617b      	str	r3, [r7, #20]
        break;
 800866a:	e03b      	b.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800866c:	4b6a      	ldr	r3, [pc, #424]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008674:	2b00      	cmp	r3, #0
 8008676:	d108      	bne.n	800868a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008678:	4b67      	ldr	r3, [pc, #412]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008680:	4a66      	ldr	r2, [pc, #408]	@ (800881c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008682:	fbb2 f3f3 	udiv	r3, r2, r3
 8008686:	613b      	str	r3, [r7, #16]
 8008688:	e007      	b.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800868a:	4b63      	ldr	r3, [pc, #396]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008692:	4a63      	ldr	r2, [pc, #396]	@ (8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008694:	fbb2 f3f3 	udiv	r3, r2, r3
 8008698:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800869a:	4b5f      	ldr	r3, [pc, #380]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800869c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086a0:	0e1b      	lsrs	r3, r3, #24
 80086a2:	f003 030f 	and.w	r3, r3, #15
 80086a6:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80086a8:	4b5b      	ldr	r3, [pc, #364]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086ae:	099b      	lsrs	r3, r3, #6
 80086b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	fb03 f202 	mul.w	r2, r3, r2
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80086c0:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80086c2:	4b55      	ldr	r3, [pc, #340]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086c8:	f003 031f 	and.w	r3, r3, #31
 80086cc:	3301      	adds	r3, #1
 80086ce:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80086d0:	697a      	ldr	r2, [r7, #20]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80086d8:	617b      	str	r3, [r7, #20]
        break;
 80086da:	e003      	b.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 80086dc:	4b51      	ldr	r3, [pc, #324]	@ (8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80086de:	617b      	str	r3, [r7, #20]
        break;
 80086e0:	e000      	b.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 80086e2:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086ea:	f040 808d 	bne.w	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 80086ee:	4b4a      	ldr	r3, [pc, #296]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80086f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086f4:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80086fc:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008704:	d07c      	beq.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800870c:	d87b      	bhi.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d004      	beq.n	800871e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800871a:	d039      	beq.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800871c:	e073      	b.n	8008806 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800871e:	4b3e      	ldr	r3, [pc, #248]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008726:	2b00      	cmp	r3, #0
 8008728:	d108      	bne.n	800873c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800872a:	4b3b      	ldr	r3, [pc, #236]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008732:	4a3a      	ldr	r2, [pc, #232]	@ (800881c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008734:	fbb2 f3f3 	udiv	r3, r2, r3
 8008738:	613b      	str	r3, [r7, #16]
 800873a:	e007      	b.n	800874c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800873c:	4b36      	ldr	r3, [pc, #216]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008744:	4a36      	ldr	r2, [pc, #216]	@ (8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008746:	fbb2 f3f3 	udiv	r3, r2, r3
 800874a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800874c:	4b32      	ldr	r3, [pc, #200]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800874e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008752:	0e1b      	lsrs	r3, r3, #24
 8008754:	f003 030f 	and.w	r3, r3, #15
 8008758:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800875a:	4b2f      	ldr	r3, [pc, #188]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800875c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008760:	099b      	lsrs	r3, r3, #6
 8008762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008766:	693a      	ldr	r2, [r7, #16]
 8008768:	fb03 f202 	mul.w	r2, r3, r2
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008772:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008774:	4b28      	ldr	r3, [pc, #160]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008776:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800877a:	0a1b      	lsrs	r3, r3, #8
 800877c:	f003 031f 	and.w	r3, r3, #31
 8008780:	3301      	adds	r3, #1
 8008782:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008784:	697a      	ldr	r2, [r7, #20]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	fbb2 f3f3 	udiv	r3, r2, r3
 800878c:	617b      	str	r3, [r7, #20]
        break;
 800878e:	e03b      	b.n	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008790:	4b21      	ldr	r3, [pc, #132]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008798:	2b00      	cmp	r3, #0
 800879a:	d108      	bne.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800879c:	4b1e      	ldr	r3, [pc, #120]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80087a4:	4a1d      	ldr	r2, [pc, #116]	@ (800881c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80087a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087aa:	613b      	str	r3, [r7, #16]
 80087ac:	e007      	b.n	80087be <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80087ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80087b6:	4a1a      	ldr	r2, [pc, #104]	@ (8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80087b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087bc:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80087be:	4b16      	ldr	r3, [pc, #88]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087c4:	0e1b      	lsrs	r3, r3, #24
 80087c6:	f003 030f 	and.w	r3, r3, #15
 80087ca:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80087cc:	4b12      	ldr	r3, [pc, #72]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80087d2:	099b      	lsrs	r3, r3, #6
 80087d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087d8:	693a      	ldr	r2, [r7, #16]
 80087da:	fb03 f202 	mul.w	r2, r3, r2
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80087e4:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80087e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80087e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087ec:	f003 031f 	and.w	r3, r3, #31
 80087f0:	3301      	adds	r3, #1
 80087f2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80087f4:	697a      	ldr	r2, [r7, #20]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087fc:	617b      	str	r3, [r7, #20]
        break;
 80087fe:	e003      	b.n	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008800:	4b08      	ldr	r3, [pc, #32]	@ (8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008802:	617b      	str	r3, [r7, #20]
        break;
 8008804:	e000      	b.n	8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 8008806:	bf00      	nop
      }
    }
  }

  return frequency;
 8008808:	697b      	ldr	r3, [r7, #20]
}
 800880a:	4618      	mov	r0, r3
 800880c:	371c      	adds	r7, #28
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr
 8008816:	bf00      	nop
 8008818:	40023800 	.word	0x40023800
 800881c:	00f42400 	.word	0x00f42400
 8008820:	017d7840 	.word	0x017d7840
 8008824:	00bb8000 	.word	0x00bb8000

08008828 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b088      	sub	sp, #32
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8008830:	2300      	movs	r3, #0
 8008832:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 8008834:	2300      	movs	r3, #0
 8008836:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8008838:	2300      	movs	r3, #0
 800883a:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d101      	bne.n	8008846 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	e156      	b.n	8008af4 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800884c:	b2db      	uxtb	r3, r3
 800884e:	2b00      	cmp	r3, #0
 8008850:	d106      	bne.n	8008860 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2200      	movs	r2, #0
 8008856:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f7f9 fe4e 	bl	80024fc <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2202      	movs	r2, #2
 8008864:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 fad5 	bl	8008e18 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	68db      	ldr	r3, [r3, #12]
 8008872:	2b02      	cmp	r3, #2
 8008874:	d00c      	beq.n	8008890 <HAL_SAI_Init+0x68>
 8008876:	2b02      	cmp	r3, #2
 8008878:	d80d      	bhi.n	8008896 <HAL_SAI_Init+0x6e>
 800887a:	2b00      	cmp	r3, #0
 800887c:	d002      	beq.n	8008884 <HAL_SAI_Init+0x5c>
 800887e:	2b01      	cmp	r3, #1
 8008880:	d003      	beq.n	800888a <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 8008882:	e008      	b.n	8008896 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 8008884:	2300      	movs	r3, #0
 8008886:	61fb      	str	r3, [r7, #28]
      break;
 8008888:	e006      	b.n	8008898 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800888a:	2310      	movs	r3, #16
 800888c:	61fb      	str	r3, [r7, #28]
      break;
 800888e:	e003      	b.n	8008898 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8008890:	2320      	movs	r3, #32
 8008892:	61fb      	str	r3, [r7, #28]
      break;
 8008894:	e000      	b.n	8008898 <HAL_SAI_Init+0x70>
      break;
 8008896:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	2b03      	cmp	r3, #3
 800889e:	d81e      	bhi.n	80088de <HAL_SAI_Init+0xb6>
 80088a0:	a201      	add	r2, pc, #4	@ (adr r2, 80088a8 <HAL_SAI_Init+0x80>)
 80088a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a6:	bf00      	nop
 80088a8:	080088b9 	.word	0x080088b9
 80088ac:	080088bf 	.word	0x080088bf
 80088b0:	080088c7 	.word	0x080088c7
 80088b4:	080088cf 	.word	0x080088cf
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 80088b8:	2300      	movs	r3, #0
 80088ba:	617b      	str	r3, [r7, #20]
    }
    break;
 80088bc:	e010      	b.n	80088e0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80088be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088c2:	617b      	str	r3, [r7, #20]
    }
    break;
 80088c4:	e00c      	b.n	80088e0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80088c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80088ca:	617b      	str	r3, [r7, #20]
    }
    break;
 80088cc:	e008      	b.n	80088e0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80088ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80088d2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	f043 0301 	orr.w	r3, r3, #1
 80088da:	61fb      	str	r3, [r7, #28]
    }
    break;
 80088dc:	e000      	b.n	80088e0 <HAL_SAI_Init+0xb8>
    default:
      break;
 80088de:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a85      	ldr	r2, [pc, #532]	@ (8008afc <HAL_SAI_Init+0x2d4>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d004      	beq.n	80088f4 <HAL_SAI_Init+0xcc>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a84      	ldr	r2, [pc, #528]	@ (8008b00 <HAL_SAI_Init+0x2d8>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d103      	bne.n	80088fc <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 80088f4:	4a83      	ldr	r2, [pc, #524]	@ (8008b04 <HAL_SAI_Init+0x2dc>)
 80088f6:	69fb      	ldr	r3, [r7, #28]
 80088f8:	6013      	str	r3, [r2, #0]
 80088fa:	e002      	b.n	8008902 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80088fc:	4a82      	ldr	r2, [pc, #520]	@ (8008b08 <HAL_SAI_Init+0x2e0>)
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	69db      	ldr	r3, [r3, #28]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d04c      	beq.n	80089a4 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800890a:	2300      	movs	r3, #0
 800890c:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a7a      	ldr	r2, [pc, #488]	@ (8008afc <HAL_SAI_Init+0x2d4>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d004      	beq.n	8008922 <HAL_SAI_Init+0xfa>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a78      	ldr	r2, [pc, #480]	@ (8008b00 <HAL_SAI_Init+0x2d8>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d104      	bne.n	800892c <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008922:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8008926:	f7ff fe3f 	bl	80085a8 <HAL_RCCEx_GetPeriphCLKFreq>
 800892a:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a76      	ldr	r2, [pc, #472]	@ (8008b0c <HAL_SAI_Init+0x2e4>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d004      	beq.n	8008940 <HAL_SAI_Init+0x118>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a75      	ldr	r2, [pc, #468]	@ (8008b10 <HAL_SAI_Init+0x2e8>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d104      	bne.n	800894a <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8008940:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8008944:	f7ff fe30 	bl	80085a8 <HAL_RCCEx_GetPeriphCLKFreq>
 8008948:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800894a:	693a      	ldr	r2, [r7, #16]
 800894c:	4613      	mov	r3, r2
 800894e:	009b      	lsls	r3, r3, #2
 8008950:	4413      	add	r3, r2
 8008952:	005b      	lsls	r3, r3, #1
 8008954:	461a      	mov	r2, r3
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	025b      	lsls	r3, r3, #9
 800895c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008960:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	4a6b      	ldr	r2, [pc, #428]	@ (8008b14 <HAL_SAI_Init+0x2ec>)
 8008966:	fba2 2303 	umull	r2, r3, r2, r3
 800896a:	08da      	lsrs	r2, r3, #3
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 8008970:	68f9      	ldr	r1, [r7, #12]
 8008972:	4b68      	ldr	r3, [pc, #416]	@ (8008b14 <HAL_SAI_Init+0x2ec>)
 8008974:	fba3 2301 	umull	r2, r3, r3, r1
 8008978:	08da      	lsrs	r2, r3, #3
 800897a:	4613      	mov	r3, r2
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	4413      	add	r3, r2
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	1aca      	subs	r2, r1, r3
 8008984:	2a08      	cmp	r2, #8
 8008986:	d904      	bls.n	8008992 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6a1b      	ldr	r3, [r3, #32]
 800898c:	1c5a      	adds	r2, r3, #1
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008996:	2b04      	cmp	r3, #4
 8008998:	d104      	bne.n	80089a4 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a1b      	ldr	r3, [r3, #32]
 800899e:	085a      	lsrs	r2, r3, #1
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d003      	beq.n	80089b4 <HAL_SAI_Init+0x18c>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	2b02      	cmp	r3, #2
 80089b2:	d109      	bne.n	80089c8 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d101      	bne.n	80089c0 <HAL_SAI_Init+0x198>
 80089bc:	2300      	movs	r3, #0
 80089be:	e001      	b.n	80089c4 <HAL_SAI_Init+0x19c>
 80089c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80089c4:	61bb      	str	r3, [r7, #24]
 80089c6:	e008      	b.n	80089da <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	d102      	bne.n	80089d6 <HAL_SAI_Init+0x1ae>
 80089d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80089d4:	e000      	b.n	80089d8 <HAL_SAI_Init+0x1b0>
 80089d6:	2300      	movs	r3, #0
 80089d8:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	6819      	ldr	r1, [r3, #0]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	4b4c      	ldr	r3, [pc, #304]	@ (8008b18 <HAL_SAI_Init+0x2f0>)
 80089e6:	400b      	ands	r3, r1
 80089e8:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	6819      	ldr	r1, [r3, #0]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	685a      	ldr	r2, [r3, #4]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089f8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80089fe:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a04:	431a      	orrs	r2, r3
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 8008a12:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	691b      	ldr	r3, [r3, #16]
 8008a18:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008a1e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6a1b      	ldr	r3, [r3, #32]
 8008a24:	051b      	lsls	r3, r3, #20
 8008a26:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	430a      	orrs	r2, r1
 8008a2e:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	6859      	ldr	r1, [r3, #4]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	4b38      	ldr	r3, [pc, #224]	@ (8008b1c <HAL_SAI_Init+0x2f4>)
 8008a3c:	400b      	ands	r3, r1
 8008a3e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	6859      	ldr	r1, [r3, #4]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	699a      	ldr	r2, [r3, #24]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a4e:	431a      	orrs	r2, r3
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a54:	431a      	orrs	r2, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	430a      	orrs	r2, r1
 8008a5c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	6899      	ldr	r1, [r3, #8]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	4b2d      	ldr	r3, [pc, #180]	@ (8008b20 <HAL_SAI_Init+0x2f8>)
 8008a6a:	400b      	ands	r3, r1
 8008a6c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	6899      	ldr	r1, [r3, #8]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a78:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8008a7e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8008a84:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8008a8a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a90:	3b01      	subs	r3, #1
 8008a92:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8008a94:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	430a      	orrs	r2, r1
 8008a9c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	68d9      	ldr	r1, [r3, #12]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8008aac:	400b      	ands	r3, r1
 8008aae:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	68d9      	ldr	r1, [r3, #12]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008abe:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ac4:	041b      	lsls	r3, r3, #16
 8008ac6:	431a      	orrs	r2, r3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008acc:	3b01      	subs	r3, #1
 8008ace:	021b      	lsls	r3, r3, #8
 8008ad0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	430a      	orrs	r2, r1
 8008ad8:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3720      	adds	r7, #32
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	40015804 	.word	0x40015804
 8008b00:	40015824 	.word	0x40015824
 8008b04:	40015800 	.word	0x40015800
 8008b08:	40015c00 	.word	0x40015c00
 8008b0c:	40015c04 	.word	0x40015c04
 8008b10:	40015c24 	.word	0x40015c24
 8008b14:	cccccccd 	.word	0xcccccccd
 8008b18:	ff05c010 	.word	0xff05c010
 8008b1c:	ffff1ff0 	.word	0xffff1ff0
 8008b20:	fff88000 	.word	0xfff88000

08008b24 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d101      	bne.n	8008b36 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
 8008b34:	e027      	b.n	8008b86 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2202      	movs	r2, #2
 8008b3a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2200      	movs	r2, #0
 8008b44:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f04f 32ff 	mov.w	r2, #4294967295
 8008b4e:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 f961 	bl	8008e18 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	685a      	ldr	r2, [r3, #4]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f042 0208 	orr.w	r2, r2, #8
 8008b64:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f7f9 fd64 	bl	8002634 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3708      	adds	r7, #8
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}

08008b8e <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 8008b8e:	b580      	push	{r7, lr}
 8008b90:	b084      	sub	sp, #16
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b96:	2300      	movs	r3, #0
 8008b98:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d101      	bne.n	8008ba8 <HAL_SAI_DMAStop+0x1a>
 8008ba4:	2302      	movs	r3, #2
 8008ba6:	e061      	b.n	8008c6c <HAL_SAI_DMAStop+0xde>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 f931 	bl	8008e18 <SAI_Disable>

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8008bc4:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d01c      	beq.n	8008c08 <HAL_SAI_DMAStop+0x7a>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	2b12      	cmp	r3, #18
 8008bd8:	d116      	bne.n	8008c08 <HAL_SAI_DMAStop+0x7a>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bde:	4618      	mov	r0, r3
 8008be0:	f7fc ff0a 	bl	80059f8 <HAL_DMA_Abort>
 8008be4:	4603      	mov	r3, r0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00e      	beq.n	8008c08 <HAL_SAI_DMAStop+0x7a>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bf0:	2b80      	cmp	r3, #128	@ 0x80
 8008bf2:	d009      	beq.n	8008c08 <HAL_SAI_DMAStop+0x7a>
      {
        status = HAL_ERROR;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bfe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d01c      	beq.n	8008c4a <HAL_SAI_DMAStop+0xbc>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	2b22      	cmp	r3, #34	@ 0x22
 8008c1a:	d116      	bne.n	8008c4a <HAL_SAI_DMAStop+0xbc>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7fc fee9 	bl	80059f8 <HAL_DMA_Abort>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d00e      	beq.n	8008c4a <HAL_SAI_DMAStop+0xbc>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c32:	2b80      	cmp	r3, #128	@ 0x80
 8008c34:	d009      	beq.n	8008c4a <HAL_SAI_DMAStop+0xbc>
      {
        status = HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c40:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	685a      	ldr	r2, [r3, #4]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f042 0208 	orr.w	r2, r2, #8
 8008c58:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2200      	movs	r2, #0
 8008c66:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8008c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3710      	adds	r7, #16
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b084      	sub	sp, #16
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	60f8      	str	r0, [r7, #12]
 8008c7c:	60b9      	str	r1, [r7, #8]
 8008c7e:	4613      	mov	r3, r2
 8008c80:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d002      	beq.n	8008c8e <HAL_SAI_Receive_DMA+0x1a>
 8008c88:	88fb      	ldrh	r3, [r7, #6]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d101      	bne.n	8008c92 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e074      	b.n	8008d7c <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008c98:	b2db      	uxtb	r3, r3
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d16d      	bne.n	8008d7a <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d101      	bne.n	8008cac <HAL_SAI_Receive_DMA+0x38>
 8008ca8:	2302      	movs	r3, #2
 8008caa:	e067      	b.n	8008d7c <HAL_SAI_Receive_DMA+0x108>
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2201      	movs	r2, #1
 8008cb0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	88fa      	ldrh	r2, [r7, #6]
 8008cbe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	88fa      	ldrh	r2, [r7, #6]
 8008cc6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2222      	movs	r2, #34	@ 0x22
 8008cd6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cde:	4a29      	ldr	r2, [pc, #164]	@ (8008d84 <HAL_SAI_Receive_DMA+0x110>)
 8008ce0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ce6:	4a28      	ldr	r2, [pc, #160]	@ (8008d88 <HAL_SAI_Receive_DMA+0x114>)
 8008ce8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cee:	4a27      	ldr	r2, [pc, #156]	@ (8008d8c <HAL_SAI_Receive_DMA+0x118>)
 8008cf0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	331c      	adds	r3, #28
 8008d04:	4619      	mov	r1, r3
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008d12:	f7fc fe11 	bl	8005938 <HAL_DMA_Start_IT>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d005      	beq.n	8008d28 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8008d24:	2301      	movs	r3, #1
 8008d26:	e029      	b.n	8008d7c <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008d28:	2100      	movs	r1, #0
 8008d2a:	68f8      	ldr	r0, [r7, #12]
 8008d2c:	f000 f83e 	bl	8008dac <SAI_InterruptFlag>
 8008d30:	4601      	mov	r1, r0
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	691a      	ldr	r2, [r3, #16]
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	430a      	orrs	r2, r1
 8008d3e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008d4e:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d107      	bne.n	8008d6e <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008d6c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008d76:	2300      	movs	r3, #0
 8008d78:	e000      	b.n	8008d7c <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8008d7a:	2302      	movs	r3, #2
  }
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3710      	adds	r7, #16
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	08008ee9 	.word	0x08008ee9
 8008d88:	08008e89 	.word	0x08008e89
 8008d8c:	08008f05 	.word	0x08008f05

08008d90 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  return hsai->State;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008d9e:	b2db      	uxtb	r3, r3
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	370c      	adds	r7, #12
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b085      	sub	sp, #20
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d103      	bne.n	8008dc8 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f043 0308 	orr.w	r3, r3, #8
 8008dc6:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dcc:	2b08      	cmp	r3, #8
 8008dce:	d10b      	bne.n	8008de8 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8008dd4:	2b03      	cmp	r3, #3
 8008dd6:	d003      	beq.n	8008de0 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d103      	bne.n	8008de8 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f043 0310 	orr.w	r3, r3, #16
 8008de6:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	2b03      	cmp	r3, #3
 8008dee:	d003      	beq.n	8008df8 <SAI_InterruptFlag+0x4c>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	2b02      	cmp	r3, #2
 8008df6:	d104      	bne.n	8008e02 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	e003      	b.n	8008e0a <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	f043 0304 	orr.w	r3, r3, #4
 8008e08:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3714      	adds	r7, #20
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b085      	sub	sp, #20
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8008e20:	4b17      	ldr	r3, [pc, #92]	@ (8008e80 <SAI_Disable+0x68>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a17      	ldr	r2, [pc, #92]	@ (8008e84 <SAI_Disable+0x6c>)
 8008e26:	fba2 2303 	umull	r2, r3, r2, r3
 8008e2a:	0b1b      	lsrs	r3, r3, #12
 8008e2c:	009b      	lsls	r3, r3, #2
 8008e2e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008e30:	2300      	movs	r3, #0
 8008e32:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	681a      	ldr	r2, [r3, #0]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008e42:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	1e5a      	subs	r2, r3, #1
 8008e48:	60fa      	str	r2, [r7, #12]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d10a      	bne.n	8008e64 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e54:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8008e5e:	2303      	movs	r3, #3
 8008e60:	72fb      	strb	r3, [r7, #11]
      break;
 8008e62:	e006      	b.n	8008e72 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1e8      	bne.n	8008e44 <SAI_Disable+0x2c>

  return status;
 8008e72:	7afb      	ldrb	r3, [r7, #11]
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3714      	adds	r7, #20
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr
 8008e80:	20000018 	.word	0x20000018
 8008e84:	95cbec1b 	.word	0x95cbec1b

08008e88 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e94:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	69db      	ldr	r3, [r3, #28]
 8008e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e9e:	d01c      	beq.n	8008eda <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681a      	ldr	r2, [r3, #0]
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8008eae:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008eb8:	2100      	movs	r1, #0
 8008eba:	68f8      	ldr	r0, [r7, #12]
 8008ebc:	f7ff ff76 	bl	8008dac <SAI_InterruptFlag>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	43d9      	mvns	r1, r3
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	691a      	ldr	r2, [r3, #16]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	400a      	ands	r2, r1
 8008ed0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f7fb fe4a 	bl	8004b74 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8008ee0:	bf00      	nop
 8008ee2:	3710      	adds	r7, #16
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b084      	sub	sp, #16
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ef4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f7fb fe46 	bl	8004b88 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8008efc:	bf00      	nop
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f10:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f18:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d004      	beq.n	8008f36 <SAI_DMAError+0x32>
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d112      	bne.n	8008f5c <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8008f44:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8008f46:	68f8      	ldr	r0, [r7, #12]
 8008f48:	f7ff ff66 	bl	8008e18 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f7fb fc09 	bl	8004774 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8008f62:	bf00      	nop
 8008f64:	3710      	adds	r7, #16
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}

08008f6a <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008f6a:	b580      	push	{r7, lr}
 8008f6c:	b082      	sub	sp, #8
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d101      	bne.n	8008f7c <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	e022      	b.n	8008fc2 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d105      	bne.n	8008f94 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f7f9 fba2 	bl	80026d8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2203      	movs	r2, #3
 8008f98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f000 f815 	bl	8008fcc <HAL_SD_InitCard>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d001      	beq.n	8008fac <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008fa8:	2301      	movs	r3, #1
 8008faa:	e00a      	b.n	8008fc2 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008fc0:	2300      	movs	r3, #0
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3708      	adds	r7, #8
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
	...

08008fcc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008fcc:	b5b0      	push	{r4, r5, r7, lr}
 8008fce:	b08e      	sub	sp, #56	@ 0x38
 8008fd0:	af04      	add	r7, sp, #16
 8008fd2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8008fe8:	2376      	movs	r3, #118	@ 0x76
 8008fea:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681d      	ldr	r5, [r3, #0]
 8008ff0:	466c      	mov	r4, sp
 8008ff2:	f107 0314 	add.w	r3, r7, #20
 8008ff6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008ffa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008ffe:	f107 0308 	add.w	r3, r7, #8
 8009002:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009004:	4628      	mov	r0, r5
 8009006:	f001 ff71 	bl	800aeec <SDMMC_Init>
 800900a:	4603      	mov	r3, r0
 800900c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8009010:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009014:	2b00      	cmp	r3, #0
 8009016:	d001      	beq.n	800901c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8009018:	2301      	movs	r3, #1
 800901a:	e059      	b.n	80090d0 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	685a      	ldr	r2, [r3, #4]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800902a:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4618      	mov	r0, r3
 8009032:	f001 ffa5 	bl	800af80 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	685a      	ldr	r2, [r3, #4]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009044:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8009046:	2002      	movs	r0, #2
 8009048:	f7fc f942 	bl	80052d0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 ff59 	bl	8009f04 <SD_PowerON>
 8009052:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009054:	6a3b      	ldr	r3, [r7, #32]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d00b      	beq.n	8009072 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2201      	movs	r2, #1
 800905e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009066:	6a3b      	ldr	r3, [r7, #32]
 8009068:	431a      	orrs	r2, r3
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	e02e      	b.n	80090d0 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 fe78 	bl	8009d68 <SD_InitCard>
 8009078:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800907a:	6a3b      	ldr	r3, [r7, #32]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d00b      	beq.n	8009098 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2201      	movs	r2, #1
 8009084:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800908c:	6a3b      	ldr	r3, [r7, #32]
 800908e:	431a      	orrs	r2, r3
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009094:	2301      	movs	r3, #1
 8009096:	e01b      	b.n	80090d0 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80090a0:	4618      	mov	r0, r3
 80090a2:	f001 ffff 	bl	800b0a4 <SDMMC_CmdBlockLength>
 80090a6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80090a8:	6a3b      	ldr	r3, [r7, #32]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d00f      	beq.n	80090ce <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a09      	ldr	r2, [pc, #36]	@ (80090d8 <HAL_SD_InitCard+0x10c>)
 80090b4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090ba:	6a3b      	ldr	r3, [r7, #32]
 80090bc:	431a      	orrs	r2, r3
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2201      	movs	r2, #1
 80090c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80090ca:	2301      	movs	r3, #1
 80090cc:	e000      	b.n	80090d0 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3728      	adds	r7, #40	@ 0x28
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bdb0      	pop	{r4, r5, r7, pc}
 80090d8:	004005ff 	.word	0x004005ff

080090dc <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b08c      	sub	sp, #48	@ 0x30
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	607a      	str	r2, [r7, #4]
 80090e8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d107      	bne.n	8009104 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009100:	2301      	movs	r3, #1
 8009102:	e0c3      	b.n	800928c <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800910a:	b2db      	uxtb	r3, r3
 800910c:	2b01      	cmp	r3, #1
 800910e:	f040 80bc 	bne.w	800928a <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2200      	movs	r2, #0
 8009116:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009118:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	441a      	add	r2, r3
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009122:	429a      	cmp	r2, r3
 8009124:	d907      	bls.n	8009136 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800912a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009132:	2301      	movs	r3, #1
 8009134:	e0aa      	b.n	800928c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2203      	movs	r2, #3
 800913a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2200      	movs	r2, #0
 8009144:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8009154:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800915a:	4a4e      	ldr	r2, [pc, #312]	@ (8009294 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800915c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009162:	4a4d      	ldr	r2, [pc, #308]	@ (8009298 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8009164:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800916a:	2200      	movs	r2, #0
 800916c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009172:	2200      	movs	r2, #0
 8009174:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009186:	689a      	ldr	r2, [r3, #8]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	430a      	orrs	r2, r1
 8009190:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	3380      	adds	r3, #128	@ 0x80
 800919c:	4619      	mov	r1, r3
 800919e:	68ba      	ldr	r2, [r7, #8]
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	025b      	lsls	r3, r3, #9
 80091a4:	089b      	lsrs	r3, r3, #2
 80091a6:	f7fc fbc7 	bl	8005938 <HAL_DMA_Start_IT>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d017      	beq.n	80091e0 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80091be:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a35      	ldr	r2, [pc, #212]	@ (800929c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80091c6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091cc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80091dc:	2301      	movs	r3, #1
 80091de:	e055      	b.n	800928c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f042 0208 	orr.w	r2, r2, #8
 80091ee:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d002      	beq.n	80091fe <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 80091f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091fa:	025b      	lsls	r3, r3, #9
 80091fc:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80091fe:	f04f 33ff 	mov.w	r3, #4294967295
 8009202:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	025b      	lsls	r3, r3, #9
 8009208:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800920a:	2390      	movs	r3, #144	@ 0x90
 800920c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800920e:	2302      	movs	r3, #2
 8009210:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009212:	2300      	movs	r3, #0
 8009214:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8009216:	2301      	movs	r3, #1
 8009218:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f107 0210 	add.w	r2, r7, #16
 8009222:	4611      	mov	r1, r2
 8009224:	4618      	mov	r0, r3
 8009226:	f001 ff11 	bl	800b04c <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	2b01      	cmp	r3, #1
 800922e:	d90a      	bls.n	8009246 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2282      	movs	r2, #130	@ 0x82
 8009234:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800923c:	4618      	mov	r0, r3
 800923e:	f001 ff75 	bl	800b12c <SDMMC_CmdReadMultiBlock>
 8009242:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009244:	e009      	b.n	800925a <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2281      	movs	r2, #129	@ 0x81
 800924a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009252:	4618      	mov	r0, r3
 8009254:	f001 ff48 	bl	800b0e8 <SDMMC_CmdReadSingleBlock>
 8009258:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800925a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800925c:	2b00      	cmp	r3, #0
 800925e:	d012      	beq.n	8009286 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a0d      	ldr	r2, [pc, #52]	@ (800929c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8009266:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800926c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800926e:	431a      	orrs	r2, r3
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2201      	movs	r2, #1
 8009278:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2200      	movs	r2, #0
 8009280:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	e002      	b.n	800928c <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 8009286:	2300      	movs	r3, #0
 8009288:	e000      	b.n	800928c <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800928a:	2302      	movs	r3, #2
  }
}
 800928c:	4618      	mov	r0, r3
 800928e:	3730      	adds	r7, #48	@ 0x30
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}
 8009294:	08009b77 	.word	0x08009b77
 8009298:	08009be9 	.word	0x08009be9
 800929c:	004005ff 	.word	0x004005ff

080092a0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b08c      	sub	sp, #48	@ 0x30
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	60f8      	str	r0, [r7, #12]
 80092a8:	60b9      	str	r1, [r7, #8]
 80092aa:	607a      	str	r2, [r7, #4]
 80092ac:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d107      	bne.n	80092c8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092bc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	e0c6      	b.n	8009456 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	f040 80bf 	bne.w	8009454 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2200      	movs	r2, #0
 80092da:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80092dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	441a      	add	r2, r3
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d907      	bls.n	80092fa <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ee:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80092f6:	2301      	movs	r3, #1
 80092f8:	e0ad      	b.n	8009456 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2203      	movs	r2, #3
 80092fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	2200      	movs	r2, #0
 8009308:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f042 021a 	orr.w	r2, r2, #26
 8009318:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800931e:	4a50      	ldr	r2, [pc, #320]	@ (8009460 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8009320:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009326:	4a4f      	ldr	r2, [pc, #316]	@ (8009464 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8009328:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800932e:	2200      	movs	r2, #0
 8009330:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009336:	2b01      	cmp	r3, #1
 8009338:	d002      	beq.n	8009340 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800933a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800933c:	025b      	lsls	r3, r3, #9
 800933e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d90a      	bls.n	800935c <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	22a0      	movs	r2, #160	@ 0xa0
 800934a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009352:	4618      	mov	r0, r3
 8009354:	f001 ff2e 	bl	800b1b4 <SDMMC_CmdWriteMultiBlock>
 8009358:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800935a:	e009      	b.n	8009370 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2290      	movs	r2, #144	@ 0x90
 8009360:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009368:	4618      	mov	r0, r3
 800936a:	f001 ff01 	bl	800b170 <SDMMC_CmdWriteSingleBlock>
 800936e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009372:	2b00      	cmp	r3, #0
 8009374:	d012      	beq.n	800939c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a3b      	ldr	r2, [pc, #236]	@ (8009468 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800937c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009384:	431a      	orrs	r2, r3
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2201      	movs	r2, #1
 800938e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2200      	movs	r2, #0
 8009396:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	e05c      	b.n	8009456 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f042 0208 	orr.w	r2, r2, #8
 80093aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093b0:	2240      	movs	r2, #64	@ 0x40
 80093b2:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093c4:	689a      	ldr	r2, [r3, #8]
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	430a      	orrs	r2, r1
 80093ce:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80093d4:	68b9      	ldr	r1, [r7, #8]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	3380      	adds	r3, #128	@ 0x80
 80093dc:	461a      	mov	r2, r3
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	025b      	lsls	r3, r3, #9
 80093e2:	089b      	lsrs	r3, r3, #2
 80093e4:	f7fc faa8 	bl	8005938 <HAL_DMA_Start_IT>
 80093e8:	4603      	mov	r3, r0
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d01a      	beq.n	8009424 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f022 021a 	bic.w	r2, r2, #26
 80093fc:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a19      	ldr	r2, [pc, #100]	@ (8009468 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009404:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800940a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2201      	movs	r2, #1
 8009416:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2200      	movs	r2, #0
 800941e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009420:	2301      	movs	r3, #1
 8009422:	e018      	b.n	8009456 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009424:	f04f 33ff 	mov.w	r3, #4294967295
 8009428:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	025b      	lsls	r3, r3, #9
 800942e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009430:	2390      	movs	r3, #144	@ 0x90
 8009432:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009434:	2300      	movs	r3, #0
 8009436:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009438:	2300      	movs	r3, #0
 800943a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800943c:	2301      	movs	r3, #1
 800943e:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f107 0210 	add.w	r2, r7, #16
 8009448:	4611      	mov	r1, r2
 800944a:	4618      	mov	r0, r3
 800944c:	f001 fdfe 	bl	800b04c <SDMMC_ConfigData>

      return HAL_OK;
 8009450:	2300      	movs	r3, #0
 8009452:	e000      	b.n	8009456 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009454:	2302      	movs	r3, #2
  }
}
 8009456:	4618      	mov	r0, r3
 8009458:	3730      	adds	r7, #48	@ 0x30
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	08009b4d 	.word	0x08009b4d
 8009464:	08009be9 	.word	0x08009be9
 8009468:	004005ff 	.word	0x004005ff

0800946c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009478:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009480:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009484:	2b00      	cmp	r3, #0
 8009486:	d008      	beq.n	800949a <HAL_SD_IRQHandler+0x2e>
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f003 0308 	and.w	r3, r3, #8
 800948e:	2b00      	cmp	r3, #0
 8009490:	d003      	beq.n	800949a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 fdec 	bl	800a070 <SD_Read_IT>
 8009498:	e15a      	b.n	8009750 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	f000 808d 	beq.w	80095c4 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80094b2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	4b9a      	ldr	r3, [pc, #616]	@ (8009728 <HAL_SD_IRQHandler+0x2bc>)
 80094c0:	400b      	ands	r3, r1
 80094c2:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f022 0201 	bic.w	r2, r2, #1
 80094d2:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f003 0308 	and.w	r3, r3, #8
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d039      	beq.n	8009552 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f003 0302 	and.w	r3, r3, #2
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d104      	bne.n	80094f2 <HAL_SD_IRQHandler+0x86>
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	f003 0320 	and.w	r3, r3, #32
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d011      	beq.n	8009516 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4618      	mov	r0, r3
 80094f8:	f001 fe7e 	bl	800b1f8 <SDMMC_CmdStopTransfer>
 80094fc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d008      	beq.n	8009516 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	431a      	orrs	r2, r3
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f000 f921 	bl	8009758 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800951e:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2201      	movs	r2, #1
 8009524:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2200      	movs	r2, #0
 800952c:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f003 0301 	and.w	r3, r3, #1
 8009534:	2b00      	cmp	r3, #0
 8009536:	d104      	bne.n	8009542 <HAL_SD_IRQHandler+0xd6>
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f003 0302 	and.w	r3, r3, #2
 800953e:	2b00      	cmp	r3, #0
 8009540:	d003      	beq.n	800954a <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f002 fe08 	bl	800c158 <HAL_SD_RxCpltCallback>
 8009548:	e102      	b.n	8009750 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f002 fdfa 	bl	800c144 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009550:	e0fe      	b.n	8009750 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009558:	2b00      	cmp	r3, #0
 800955a:	f000 80f9 	beq.w	8009750 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f003 0320 	and.w	r3, r3, #32
 8009564:	2b00      	cmp	r3, #0
 8009566:	d011      	beq.n	800958c <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4618      	mov	r0, r3
 800956e:	f001 fe43 	bl	800b1f8 <SDMMC_CmdStopTransfer>
 8009572:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d008      	beq.n	800958c <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	431a      	orrs	r2, r3
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 f8e6 	bl	8009758 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f003 0301 	and.w	r3, r3, #1
 8009592:	2b00      	cmp	r3, #0
 8009594:	f040 80dc 	bne.w	8009750 <HAL_SD_IRQHandler+0x2e4>
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f003 0302 	and.w	r3, r3, #2
 800959e:	2b00      	cmp	r3, #0
 80095a0:	f040 80d6 	bne.w	8009750 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f022 0208 	bic.w	r2, r2, #8
 80095b2:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2201      	movs	r2, #1
 80095b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f002 fdc1 	bl	800c144 <HAL_SD_TxCpltCallback>
}
 80095c2:	e0c5      	b.n	8009750 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d008      	beq.n	80095e4 <HAL_SD_IRQHandler+0x178>
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f003 0308 	and.w	r3, r3, #8
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d003      	beq.n	80095e4 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 fd98 	bl	800a112 <SD_Write_IT>
 80095e2:	e0b5      	b.n	8009750 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ea:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	f000 80ae 	beq.w	8009750 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095fa:	f003 0302 	and.w	r3, r3, #2
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d005      	beq.n	800960e <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009606:	f043 0202 	orr.w	r2, r3, #2
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009614:	f003 0308 	and.w	r3, r3, #8
 8009618:	2b00      	cmp	r3, #0
 800961a:	d005      	beq.n	8009628 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009620:	f043 0208 	orr.w	r2, r3, #8
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800962e:	f003 0320 	and.w	r3, r3, #32
 8009632:	2b00      	cmp	r3, #0
 8009634:	d005      	beq.n	8009642 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800963a:	f043 0220 	orr.w	r2, r3, #32
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009648:	f003 0310 	and.w	r3, r3, #16
 800964c:	2b00      	cmp	r3, #0
 800964e:	d005      	beq.n	800965c <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009654:	f043 0210 	orr.w	r2, r3, #16
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009664:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8009674:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4618      	mov	r0, r3
 800967c:	f001 fdbc 	bl	800b1f8 <SDMMC_CmdStopTransfer>
 8009680:	4602      	mov	r2, r0
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009686:	431a      	orrs	r2, r3
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f003 0308 	and.w	r3, r3, #8
 8009692:	2b00      	cmp	r3, #0
 8009694:	d00a      	beq.n	80096ac <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2201      	movs	r2, #1
 800969a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2200      	movs	r2, #0
 80096a2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 f857 	bl	8009758 <HAL_SD_ErrorCallback>
}
 80096aa:	e051      	b.n	8009750 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d04c      	beq.n	8009750 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	f003 0310 	and.w	r3, r3, #16
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d104      	bne.n	80096ca <HAL_SD_IRQHandler+0x25e>
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	f003 0320 	and.w	r3, r3, #32
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d011      	beq.n	80096ee <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096ce:	4a17      	ldr	r2, [pc, #92]	@ (800972c <HAL_SD_IRQHandler+0x2c0>)
 80096d0:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096d6:	4618      	mov	r0, r3
 80096d8:	f7fc f9fe 	bl	8005ad8 <HAL_DMA_Abort_IT>
 80096dc:	4603      	mov	r3, r0
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d036      	beq.n	8009750 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096e6:	4618      	mov	r0, r3
 80096e8:	f000 fad0 	bl	8009c8c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80096ec:	e030      	b.n	8009750 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f003 0301 	and.w	r3, r3, #1
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d104      	bne.n	8009702 <HAL_SD_IRQHandler+0x296>
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f003 0302 	and.w	r3, r3, #2
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d018      	beq.n	8009734 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009706:	4a0a      	ldr	r2, [pc, #40]	@ (8009730 <HAL_SD_IRQHandler+0x2c4>)
 8009708:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800970e:	4618      	mov	r0, r3
 8009710:	f7fc f9e2 	bl	8005ad8 <HAL_DMA_Abort_IT>
 8009714:	4603      	mov	r3, r0
 8009716:	2b00      	cmp	r3, #0
 8009718:	d01a      	beq.n	8009750 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800971e:	4618      	mov	r0, r3
 8009720:	f000 faeb 	bl	8009cfa <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009724:	e014      	b.n	8009750 <HAL_SD_IRQHandler+0x2e4>
 8009726:	bf00      	nop
 8009728:	ffff3ec5 	.word	0xffff3ec5
 800972c:	08009c8d 	.word	0x08009c8d
 8009730:	08009cfb 	.word	0x08009cfb
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2200      	movs	r2, #0
 8009738:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2201      	movs	r2, #1
 800973e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2200      	movs	r2, #0
 8009746:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f002 fcf1 	bl	800c130 <HAL_SD_AbortCallback>
}
 800974e:	e7ff      	b.n	8009750 <HAL_SD_IRQHandler+0x2e4>
 8009750:	bf00      	nop
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009760:	bf00      	nop
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800977a:	0f9b      	lsrs	r3, r3, #30
 800977c:	b2da      	uxtb	r2, r3
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009786:	0e9b      	lsrs	r3, r3, #26
 8009788:	b2db      	uxtb	r3, r3
 800978a:	f003 030f 	and.w	r3, r3, #15
 800978e:	b2da      	uxtb	r2, r3
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009798:	0e1b      	lsrs	r3, r3, #24
 800979a:	b2db      	uxtb	r3, r3
 800979c:	f003 0303 	and.w	r3, r3, #3
 80097a0:	b2da      	uxtb	r2, r3
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097aa:	0c1b      	lsrs	r3, r3, #16
 80097ac:	b2da      	uxtb	r2, r3
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097b6:	0a1b      	lsrs	r3, r3, #8
 80097b8:	b2da      	uxtb	r2, r3
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097c2:	b2da      	uxtb	r2, r3
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80097cc:	0d1b      	lsrs	r3, r3, #20
 80097ce:	b29a      	uxth	r2, r3
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80097d8:	0c1b      	lsrs	r3, r3, #16
 80097da:	b2db      	uxtb	r3, r3
 80097dc:	f003 030f 	and.w	r3, r3, #15
 80097e0:	b2da      	uxtb	r2, r3
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80097ea:	0bdb      	lsrs	r3, r3, #15
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	f003 0301 	and.w	r3, r3, #1
 80097f2:	b2da      	uxtb	r2, r3
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80097fc:	0b9b      	lsrs	r3, r3, #14
 80097fe:	b2db      	uxtb	r3, r3
 8009800:	f003 0301 	and.w	r3, r3, #1
 8009804:	b2da      	uxtb	r2, r3
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800980e:	0b5b      	lsrs	r3, r3, #13
 8009810:	b2db      	uxtb	r3, r3
 8009812:	f003 0301 	and.w	r3, r3, #1
 8009816:	b2da      	uxtb	r2, r3
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009820:	0b1b      	lsrs	r3, r3, #12
 8009822:	b2db      	uxtb	r3, r3
 8009824:	f003 0301 	and.w	r3, r3, #1
 8009828:	b2da      	uxtb	r2, r3
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	2200      	movs	r2, #0
 8009832:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009838:	2b00      	cmp	r3, #0
 800983a:	d163      	bne.n	8009904 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009840:	009a      	lsls	r2, r3, #2
 8009842:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009846:	4013      	ands	r3, r2
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800984c:	0f92      	lsrs	r2, r2, #30
 800984e:	431a      	orrs	r2, r3
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009858:	0edb      	lsrs	r3, r3, #27
 800985a:	b2db      	uxtb	r3, r3
 800985c:	f003 0307 	and.w	r3, r3, #7
 8009860:	b2da      	uxtb	r2, r3
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800986a:	0e1b      	lsrs	r3, r3, #24
 800986c:	b2db      	uxtb	r3, r3
 800986e:	f003 0307 	and.w	r3, r3, #7
 8009872:	b2da      	uxtb	r2, r3
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800987c:	0d5b      	lsrs	r3, r3, #21
 800987e:	b2db      	uxtb	r3, r3
 8009880:	f003 0307 	and.w	r3, r3, #7
 8009884:	b2da      	uxtb	r2, r3
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800988e:	0c9b      	lsrs	r3, r3, #18
 8009890:	b2db      	uxtb	r3, r3
 8009892:	f003 0307 	and.w	r3, r3, #7
 8009896:	b2da      	uxtb	r2, r3
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098a0:	0bdb      	lsrs	r3, r3, #15
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	f003 0307 	and.w	r3, r3, #7
 80098a8:	b2da      	uxtb	r2, r3
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	691b      	ldr	r3, [r3, #16]
 80098b2:	1c5a      	adds	r2, r3, #1
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	7e1b      	ldrb	r3, [r3, #24]
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	f003 0307 	and.w	r3, r3, #7
 80098c2:	3302      	adds	r3, #2
 80098c4:	2201      	movs	r2, #1
 80098c6:	fa02 f303 	lsl.w	r3, r2, r3
 80098ca:	687a      	ldr	r2, [r7, #4]
 80098cc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80098ce:	fb03 f202 	mul.w	r2, r3, r2
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	7a1b      	ldrb	r3, [r3, #8]
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	f003 030f 	and.w	r3, r3, #15
 80098e0:	2201      	movs	r2, #1
 80098e2:	409a      	lsls	r2, r3
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098ec:	687a      	ldr	r2, [r7, #4]
 80098ee:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80098f0:	0a52      	lsrs	r2, r2, #9
 80098f2:	fb03 f202 	mul.w	r2, r3, r2
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009900:	661a      	str	r2, [r3, #96]	@ 0x60
 8009902:	e031      	b.n	8009968 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009908:	2b01      	cmp	r3, #1
 800990a:	d11d      	bne.n	8009948 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009910:	041b      	lsls	r3, r3, #16
 8009912:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800991a:	0c1b      	lsrs	r3, r3, #16
 800991c:	431a      	orrs	r2, r3
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	691b      	ldr	r3, [r3, #16]
 8009926:	3301      	adds	r3, #1
 8009928:	029a      	lsls	r2, r3, #10
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800993c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	661a      	str	r2, [r3, #96]	@ 0x60
 8009946:	e00f      	b.n	8009968 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a58      	ldr	r2, [pc, #352]	@ (8009ab0 <HAL_SD_GetCardCSD+0x344>)
 800994e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009954:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	e09d      	b.n	8009aa4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800996c:	0b9b      	lsrs	r3, r3, #14
 800996e:	b2db      	uxtb	r3, r3
 8009970:	f003 0301 	and.w	r3, r3, #1
 8009974:	b2da      	uxtb	r2, r3
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800997e:	09db      	lsrs	r3, r3, #7
 8009980:	b2db      	uxtb	r3, r3
 8009982:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009986:	b2da      	uxtb	r2, r3
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009990:	b2db      	uxtb	r3, r3
 8009992:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009996:	b2da      	uxtb	r2, r3
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099a0:	0fdb      	lsrs	r3, r3, #31
 80099a2:	b2da      	uxtb	r2, r3
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099ac:	0f5b      	lsrs	r3, r3, #29
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	f003 0303 	and.w	r3, r3, #3
 80099b4:	b2da      	uxtb	r2, r3
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099be:	0e9b      	lsrs	r3, r3, #26
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	f003 0307 	and.w	r3, r3, #7
 80099c6:	b2da      	uxtb	r2, r3
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099d0:	0d9b      	lsrs	r3, r3, #22
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	f003 030f 	and.w	r3, r3, #15
 80099d8:	b2da      	uxtb	r2, r3
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099e2:	0d5b      	lsrs	r3, r3, #21
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	f003 0301 	and.w	r3, r3, #1
 80099ea:	b2da      	uxtb	r2, r3
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	2200      	movs	r2, #0
 80099f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099fe:	0c1b      	lsrs	r3, r3, #16
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	f003 0301 	and.w	r3, r3, #1
 8009a06:	b2da      	uxtb	r2, r3
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a12:	0bdb      	lsrs	r3, r3, #15
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	f003 0301 	and.w	r3, r3, #1
 8009a1a:	b2da      	uxtb	r2, r3
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a26:	0b9b      	lsrs	r3, r3, #14
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	f003 0301 	and.w	r3, r3, #1
 8009a2e:	b2da      	uxtb	r2, r3
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a3a:	0b5b      	lsrs	r3, r3, #13
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	f003 0301 	and.w	r3, r3, #1
 8009a42:	b2da      	uxtb	r2, r3
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a4e:	0b1b      	lsrs	r3, r3, #12
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	f003 0301 	and.w	r3, r3, #1
 8009a56:	b2da      	uxtb	r2, r3
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a62:	0a9b      	lsrs	r3, r3, #10
 8009a64:	b2db      	uxtb	r3, r3
 8009a66:	f003 0303 	and.w	r3, r3, #3
 8009a6a:	b2da      	uxtb	r2, r3
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a76:	0a1b      	lsrs	r3, r3, #8
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	f003 0303 	and.w	r3, r3, #3
 8009a7e:	b2da      	uxtb	r2, r3
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a8a:	085b      	lsrs	r3, r3, #1
 8009a8c:	b2db      	uxtb	r3, r3
 8009a8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a92:	b2da      	uxtb	r2, r3
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8009aa2:	2300      	movs	r3, #0
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	370c      	adds	r7, #12
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr
 8009ab0:	004005ff 	.word	0x004005ff

08009ab4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009afe:	2300      	movs	r3, #0
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	370c      	adds	r7, #12
 8009b04:	46bd      	mov	sp, r7
 8009b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0a:	4770      	bx	lr

08009b0c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b086      	sub	sp, #24
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009b14:	2300      	movs	r3, #0
 8009b16:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009b18:	f107 030c 	add.w	r3, r7, #12
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f000 fa7e 	bl	800a020 <SD_SendStatus>
 8009b24:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d005      	beq.n	8009b38 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	431a      	orrs	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	0a5b      	lsrs	r3, r3, #9
 8009b3c:	f003 030f 	and.w	r3, r3, #15
 8009b40:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009b42:	693b      	ldr	r3, [r7, #16]
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3718      	adds	r7, #24
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b085      	sub	sp, #20
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b58:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009b68:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8009b6a:	bf00      	nop
 8009b6c:	3714      	adds	r7, #20
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b74:	4770      	bx	lr

08009b76 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b084      	sub	sp, #16
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b82:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b88:	2b82      	cmp	r3, #130	@ 0x82
 8009b8a:	d111      	bne.n	8009bb0 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	4618      	mov	r0, r3
 8009b92:	f001 fb31 	bl	800b1f8 <SDMMC_CmdStopTransfer>
 8009b96:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d008      	beq.n	8009bb0 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	431a      	orrs	r2, r3
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8009baa:	68f8      	ldr	r0, [r7, #12]
 8009bac:	f7ff fdd4 	bl	8009758 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f022 0208 	bic.w	r2, r2, #8
 8009bbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009bc8:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	2201      	movs	r2, #1
 8009bce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8009bd8:	68f8      	ldr	r0, [r7, #12]
 8009bda:	f002 fabd 	bl	800c158 <HAL_SD_RxCpltCallback>
#endif
}
 8009bde:	bf00      	nop
 8009be0:	3710      	adds	r7, #16
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
	...

08009be8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b086      	sub	sp, #24
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bf4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f7fc f91a 	bl	8005e30 <HAL_DMA_GetError>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	2b02      	cmp	r3, #2
 8009c00:	d03e      	beq.n	8009c80 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c08:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c10:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8009c12:	693b      	ldr	r3, [r7, #16]
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d002      	beq.n	8009c1e <SD_DMAError+0x36>
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d12d      	bne.n	8009c7a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a19      	ldr	r2, [pc, #100]	@ (8009c88 <SD_DMAError+0xa0>)
 8009c24:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8009c34:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c3a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009c42:	6978      	ldr	r0, [r7, #20]
 8009c44:	f7ff ff62 	bl	8009b0c <HAL_SD_GetCardState>
 8009c48:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	2b06      	cmp	r3, #6
 8009c4e:	d002      	beq.n	8009c56 <SD_DMAError+0x6e>
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	2b05      	cmp	r3, #5
 8009c54:	d10a      	bne.n	8009c6c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f001 facc 	bl	800b1f8 <SDMMC_CmdStopTransfer>
 8009c60:	4602      	mov	r2, r0
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c66:	431a      	orrs	r2, r3
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	2201      	movs	r2, #1
 8009c70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	2200      	movs	r2, #0
 8009c78:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8009c7a:	6978      	ldr	r0, [r7, #20]
 8009c7c:	f7ff fd6c 	bl	8009758 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009c80:	bf00      	nop
 8009c82:	3718      	adds	r7, #24
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}
 8009c88:	004005ff 	.word	0x004005ff

08009c8c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c98:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009ca2:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f7ff ff31 	bl	8009b0c <HAL_SD_GetCardState>
 8009caa:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	2b06      	cmp	r3, #6
 8009cbe:	d002      	beq.n	8009cc6 <SD_DMATxAbort+0x3a>
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	2b05      	cmp	r3, #5
 8009cc4:	d10a      	bne.n	8009cdc <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f001 fa94 	bl	800b1f8 <SDMMC_CmdStopTransfer>
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cd6:	431a      	orrs	r2, r3
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d103      	bne.n	8009cec <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009ce4:	68f8      	ldr	r0, [r7, #12]
 8009ce6:	f002 fa23 	bl	800c130 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009cea:	e002      	b.n	8009cf2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009cec:	68f8      	ldr	r0, [r7, #12]
 8009cee:	f7ff fd33 	bl	8009758 <HAL_SD_ErrorCallback>
}
 8009cf2:	bf00      	nop
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}

08009cfa <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8009cfa:	b580      	push	{r7, lr}
 8009cfc:	b084      	sub	sp, #16
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d06:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009d10:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f7ff fefa 	bl	8009b0c <HAL_SD_GetCardState>
 8009d18:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2200      	movs	r2, #0
 8009d26:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	2b06      	cmp	r3, #6
 8009d2c:	d002      	beq.n	8009d34 <SD_DMARxAbort+0x3a>
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	2b05      	cmp	r3, #5
 8009d32:	d10a      	bne.n	8009d4a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f001 fa5d 	bl	800b1f8 <SDMMC_CmdStopTransfer>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d44:	431a      	orrs	r2, r3
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d103      	bne.n	8009d5a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009d52:	68f8      	ldr	r0, [r7, #12]
 8009d54:	f002 f9ec 	bl	800c130 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009d58:	e002      	b.n	8009d60 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009d5a:	68f8      	ldr	r0, [r7, #12]
 8009d5c:	f7ff fcfc 	bl	8009758 <HAL_SD_ErrorCallback>
}
 8009d60:	bf00      	nop
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009d68:	b5b0      	push	{r4, r5, r7, lr}
 8009d6a:	b094      	sub	sp, #80	@ 0x50
 8009d6c:	af04      	add	r7, sp, #16
 8009d6e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009d70:	2301      	movs	r3, #1
 8009d72:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f001 f90f 	bl	800af9c <SDMMC_GetPowerState>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d102      	bne.n	8009d8a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009d84:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009d88:	e0b8      	b.n	8009efc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d8e:	2b03      	cmp	r3, #3
 8009d90:	d02f      	beq.n	8009df2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4618      	mov	r0, r3
 8009d98:	f001 faf6 	bl	800b388 <SDMMC_CmdSendCID>
 8009d9c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009d9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d001      	beq.n	8009da8 <SD_InitCard+0x40>
    {
      return errorstate;
 8009da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009da6:	e0a9      	b.n	8009efc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	2100      	movs	r1, #0
 8009dae:	4618      	mov	r0, r3
 8009db0:	f001 f939 	bl	800b026 <SDMMC_GetResponse>
 8009db4:	4602      	mov	r2, r0
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	2104      	movs	r1, #4
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	f001 f930 	bl	800b026 <SDMMC_GetResponse>
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	2108      	movs	r1, #8
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f001 f927 	bl	800b026 <SDMMC_GetResponse>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	210c      	movs	r1, #12
 8009de4:	4618      	mov	r0, r3
 8009de6:	f001 f91e 	bl	800b026 <SDMMC_GetResponse>
 8009dea:	4602      	mov	r2, r0
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009df6:	2b03      	cmp	r3, #3
 8009df8:	d00d      	beq.n	8009e16 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f107 020e 	add.w	r2, r7, #14
 8009e02:	4611      	mov	r1, r2
 8009e04:	4618      	mov	r0, r3
 8009e06:	f001 fafc 	bl	800b402 <SDMMC_CmdSetRelAdd>
 8009e0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d001      	beq.n	8009e16 <SD_InitCard+0xae>
    {
      return errorstate;
 8009e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e14:	e072      	b.n	8009efc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e1a:	2b03      	cmp	r3, #3
 8009e1c:	d036      	beq.n	8009e8c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009e1e:	89fb      	ldrh	r3, [r7, #14]
 8009e20:	461a      	mov	r2, r3
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e2e:	041b      	lsls	r3, r3, #16
 8009e30:	4619      	mov	r1, r3
 8009e32:	4610      	mov	r0, r2
 8009e34:	f001 fac6 	bl	800b3c4 <SDMMC_CmdSendCSD>
 8009e38:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d001      	beq.n	8009e44 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e42:	e05b      	b.n	8009efc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2100      	movs	r1, #0
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f001 f8eb 	bl	800b026 <SDMMC_GetResponse>
 8009e50:	4602      	mov	r2, r0
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2104      	movs	r1, #4
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f001 f8e2 	bl	800b026 <SDMMC_GetResponse>
 8009e62:	4602      	mov	r2, r0
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	2108      	movs	r1, #8
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f001 f8d9 	bl	800b026 <SDMMC_GetResponse>
 8009e74:	4602      	mov	r2, r0
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	210c      	movs	r1, #12
 8009e80:	4618      	mov	r0, r3
 8009e82:	f001 f8d0 	bl	800b026 <SDMMC_GetResponse>
 8009e86:	4602      	mov	r2, r0
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	2104      	movs	r1, #4
 8009e92:	4618      	mov	r0, r3
 8009e94:	f001 f8c7 	bl	800b026 <SDMMC_GetResponse>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	0d1a      	lsrs	r2, r3, #20
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009ea0:	f107 0310 	add.w	r3, r7, #16
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f7ff fc60 	bl	800976c <HAL_SD_GetCardCSD>
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d002      	beq.n	8009eb8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009eb2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009eb6:	e021      	b.n	8009efc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6819      	ldr	r1, [r3, #0]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ec0:	041b      	lsls	r3, r3, #16
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	461c      	mov	r4, r3
 8009ec6:	4615      	mov	r5, r2
 8009ec8:	4622      	mov	r2, r4
 8009eca:	462b      	mov	r3, r5
 8009ecc:	4608      	mov	r0, r1
 8009ece:	f001 f9b5 	bl	800b23c <SDMMC_CmdSelDesel>
 8009ed2:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d001      	beq.n	8009ede <SD_InitCard+0x176>
  {
    return errorstate;
 8009eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009edc:	e00e      	b.n	8009efc <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681d      	ldr	r5, [r3, #0]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	466c      	mov	r4, sp
 8009ee6:	f103 0210 	add.w	r2, r3, #16
 8009eea:	ca07      	ldmia	r2, {r0, r1, r2}
 8009eec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009ef0:	3304      	adds	r3, #4
 8009ef2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	f000 fff9 	bl	800aeec <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009efa:	2300      	movs	r3, #0
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3740      	adds	r7, #64	@ 0x40
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bdb0      	pop	{r4, r5, r7, pc}

08009f04 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b086      	sub	sp, #24
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009f10:	2300      	movs	r3, #0
 8009f12:	617b      	str	r3, [r7, #20]
 8009f14:	2300      	movs	r3, #0
 8009f16:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f001 f9b0 	bl	800b282 <SDMMC_CmdGoIdleState>
 8009f22:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d001      	beq.n	8009f2e <SD_PowerON+0x2a>
  {
    return errorstate;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	e072      	b.n	800a014 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4618      	mov	r0, r3
 8009f34:	f001 f9c3 	bl	800b2be <SDMMC_CmdOperCond>
 8009f38:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d00d      	beq.n	8009f5c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f001 f999 	bl	800b282 <SDMMC_CmdGoIdleState>
 8009f50:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d004      	beq.n	8009f62 <SD_PowerON+0x5e>
    {
      return errorstate;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	e05b      	b.n	800a014 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2201      	movs	r2, #1
 8009f60:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d137      	bne.n	8009fda <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	2100      	movs	r1, #0
 8009f70:	4618      	mov	r0, r3
 8009f72:	f001 f9c3 	bl	800b2fc <SDMMC_CmdAppCommand>
 8009f76:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d02d      	beq.n	8009fda <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009f7e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009f82:	e047      	b.n	800a014 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	2100      	movs	r1, #0
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f001 f9b6 	bl	800b2fc <SDMMC_CmdAppCommand>
 8009f90:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d001      	beq.n	8009f9c <SD_PowerON+0x98>
    {
      return errorstate;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	e03b      	b.n	800a014 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	491e      	ldr	r1, [pc, #120]	@ (800a01c <SD_PowerON+0x118>)
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f001 f9cc 	bl	800b340 <SDMMC_CmdAppOperCommand>
 8009fa8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d002      	beq.n	8009fb6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009fb0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009fb4:	e02e      	b.n	800a014 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	2100      	movs	r1, #0
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f001 f832 	bl	800b026 <SDMMC_GetResponse>
 8009fc2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009fc4:	697b      	ldr	r3, [r7, #20]
 8009fc6:	0fdb      	lsrs	r3, r3, #31
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d101      	bne.n	8009fd0 <SD_PowerON+0xcc>
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e000      	b.n	8009fd2 <SD_PowerON+0xce>
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	613b      	str	r3, [r7, #16]

    count++;
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	3301      	adds	r3, #1
 8009fd8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d802      	bhi.n	8009fea <SD_PowerON+0xe6>
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d0cc      	beq.n	8009f84 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d902      	bls.n	8009ffa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009ff4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009ff8:	e00c      	b.n	800a014 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009ffa:	697b      	ldr	r3, [r7, #20]
 8009ffc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a000:	2b00      	cmp	r3, #0
 800a002:	d003      	beq.n	800a00c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2201      	movs	r2, #1
 800a008:	645a      	str	r2, [r3, #68]	@ 0x44
 800a00a:	e002      	b.n	800a012 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2200      	movs	r2, #0
 800a010:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a012:	2300      	movs	r3, #0
}
 800a014:	4618      	mov	r0, r3
 800a016:	3718      	adds	r7, #24
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}
 800a01c:	c1100000 	.word	0xc1100000

0800a020 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b084      	sub	sp, #16
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
 800a028:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d102      	bne.n	800a036 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a030:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a034:	e018      	b.n	800a068 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a03e:	041b      	lsls	r3, r3, #16
 800a040:	4619      	mov	r1, r3
 800a042:	4610      	mov	r0, r2
 800a044:	f001 f9fe 	bl	800b444 <SDMMC_CmdSendStatus>
 800a048:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d001      	beq.n	800a054 <SD_SendStatus+0x34>
  {
    return errorstate;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	e009      	b.n	800a068 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	2100      	movs	r1, #0
 800a05a:	4618      	mov	r0, r3
 800a05c:	f000 ffe3 	bl	800b026 <SDMMC_GetResponse>
 800a060:	4602      	mov	r2, r0
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a066:	2300      	movs	r3, #0
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3710      	adds	r7, #16
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b086      	sub	sp, #24
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a07c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a082:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d03f      	beq.n	800a10a <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800a08a:	2300      	movs	r3, #0
 800a08c:	617b      	str	r3, [r7, #20]
 800a08e:	e033      	b.n	800a0f8 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4618      	mov	r0, r3
 800a096:	f000 ff55 	bl	800af44 <SDMMC_ReadFIFO>
 800a09a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	b2da      	uxtb	r2, r3
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a0aa:	693b      	ldr	r3, [r7, #16]
 800a0ac:	3b01      	subs	r3, #1
 800a0ae:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	0a1b      	lsrs	r3, r3, #8
 800a0b4:	b2da      	uxtb	r2, r3
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	3301      	adds	r3, #1
 800a0be:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	3b01      	subs	r3, #1
 800a0c4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	0c1b      	lsrs	r3, r3, #16
 800a0ca:	b2da      	uxtb	r2, r3
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	0e1b      	lsrs	r3, r3, #24
 800a0e0:	b2da      	uxtb	r2, r3
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	3301      	adds	r3, #1
 800a0f6:	617b      	str	r3, [r7, #20]
 800a0f8:	697b      	ldr	r3, [r7, #20]
 800a0fa:	2b07      	cmp	r3, #7
 800a0fc:	d9c8      	bls.n	800a090 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	68fa      	ldr	r2, [r7, #12]
 800a102:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	693a      	ldr	r2, [r7, #16]
 800a108:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800a10a:	bf00      	nop
 800a10c:	3718      	adds	r7, #24
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800a112:	b580      	push	{r7, lr}
 800a114:	b086      	sub	sp, #24
 800a116:	af00      	add	r7, sp, #0
 800a118:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6a1b      	ldr	r3, [r3, #32]
 800a11e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a124:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d043      	beq.n	800a1b4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800a12c:	2300      	movs	r3, #0
 800a12e:	617b      	str	r3, [r7, #20]
 800a130:	e037      	b.n	800a1a2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	781b      	ldrb	r3, [r3, #0]
 800a136:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	3301      	adds	r3, #1
 800a13c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	3b01      	subs	r3, #1
 800a142:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	781b      	ldrb	r3, [r3, #0]
 800a148:	021a      	lsls	r2, r3, #8
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	4313      	orrs	r3, r2
 800a14e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	3301      	adds	r3, #1
 800a154:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	3b01      	subs	r3, #1
 800a15a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	041a      	lsls	r2, r3, #16
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	4313      	orrs	r3, r2
 800a166:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	3301      	adds	r3, #1
 800a16c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	3b01      	subs	r3, #1
 800a172:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	061a      	lsls	r2, r3, #24
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	4313      	orrs	r3, r2
 800a17e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	3301      	adds	r3, #1
 800a184:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	3b01      	subs	r3, #1
 800a18a:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f107 0208 	add.w	r2, r7, #8
 800a194:	4611      	mov	r1, r2
 800a196:	4618      	mov	r0, r3
 800a198:	f000 fee1 	bl	800af5e <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	617b      	str	r3, [r7, #20]
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	2b07      	cmp	r3, #7
 800a1a6:	d9c4      	bls.n	800a132 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	68fa      	ldr	r2, [r7, #12]
 800a1ac:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	693a      	ldr	r2, [r7, #16]
 800a1b2:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800a1b4:	bf00      	nop
 800a1b6:	3718      	adds	r7, #24
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b082      	sub	sp, #8
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d101      	bne.n	800a1d0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	e025      	b.n	800a21c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d106      	bne.n	800a1ea <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f7f7 f817 	bl	8001218 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2202      	movs	r2, #2
 800a1ee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681a      	ldr	r2, [r3, #0]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	3304      	adds	r3, #4
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	4610      	mov	r0, r2
 800a1fe:	f000 fd73 	bl	800ace8 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6818      	ldr	r0, [r3, #0]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	461a      	mov	r2, r3
 800a20c:	6839      	ldr	r1, [r7, #0]
 800a20e:	f000 fdc7 	bl	800ada0 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2201      	movs	r2, #1
 800a216:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a21a:	2300      	movs	r3, #0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3708      	adds	r7, #8
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b086      	sub	sp, #24
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a236:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800a238:	7dfb      	ldrb	r3, [r7, #23]
 800a23a:	2b02      	cmp	r3, #2
 800a23c:	d101      	bne.n	800a242 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800a23e:	2302      	movs	r3, #2
 800a240:	e021      	b.n	800a286 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800a242:	7dfb      	ldrb	r3, [r7, #23]
 800a244:	2b01      	cmp	r3, #1
 800a246:	d002      	beq.n	800a24e <HAL_SDRAM_SendCommand+0x2a>
 800a248:	7dfb      	ldrb	r3, [r7, #23]
 800a24a:	2b05      	cmp	r3, #5
 800a24c:	d118      	bne.n	800a280 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2202      	movs	r2, #2
 800a252:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	687a      	ldr	r2, [r7, #4]
 800a25c:	68b9      	ldr	r1, [r7, #8]
 800a25e:	4618      	mov	r0, r3
 800a260:	f000 fe08 	bl	800ae74 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	2b02      	cmp	r3, #2
 800a26a:	d104      	bne.n	800a276 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	2205      	movs	r2, #5
 800a270:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a274:	e006      	b.n	800a284 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2201      	movs	r2, #1
 800a27a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a27e:	e001      	b.n	800a284 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	e000      	b.n	800a286 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800a284:	2300      	movs	r3, #0
}
 800a286:	4618      	mov	r0, r3
 800a288:	3718      	adds	r7, #24
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}

0800a28e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800a28e:	b580      	push	{r7, lr}
 800a290:	b082      	sub	sp, #8
 800a292:	af00      	add	r7, sp, #0
 800a294:	6078      	str	r0, [r7, #4]
 800a296:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a29e:	b2db      	uxtb	r3, r3
 800a2a0:	2b02      	cmp	r3, #2
 800a2a2:	d101      	bne.n	800a2a8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800a2a4:	2302      	movs	r3, #2
 800a2a6:	e016      	b.n	800a2d6 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a2ae:	b2db      	uxtb	r3, r3
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d10f      	bne.n	800a2d4 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2202      	movs	r2, #2
 800a2b8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	6839      	ldr	r1, [r7, #0]
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f000 fdfa 	bl	800aebc <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	e000      	b.n	800a2d6 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800a2d4:	2301      	movs	r3, #1
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3708      	adds	r7, #8
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}

0800a2de <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a2de:	b580      	push	{r7, lr}
 800a2e0:	b082      	sub	sp, #8
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d101      	bne.n	800a2f0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e040      	b.n	800a372 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d106      	bne.n	800a306 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f7f8 fc8f 	bl	8002c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2224      	movs	r2, #36	@ 0x24
 800a30a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	681a      	ldr	r2, [r3, #0]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f022 0201 	bic.w	r2, r2, #1
 800a31a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a320:	2b00      	cmp	r3, #0
 800a322:	d002      	beq.n	800a32a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f000 fb15 	bl	800a954 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f000 f8ae 	bl	800a48c <UART_SetConfig>
 800a330:	4603      	mov	r3, r0
 800a332:	2b01      	cmp	r3, #1
 800a334:	d101      	bne.n	800a33a <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800a336:	2301      	movs	r3, #1
 800a338:	e01b      	b.n	800a372 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	685a      	ldr	r2, [r3, #4]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a348:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	689a      	ldr	r2, [r3, #8]
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a358:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	681a      	ldr	r2, [r3, #0]
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f042 0201 	orr.w	r2, r2, #1
 800a368:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f000 fb94 	bl	800aa98 <UART_CheckIdleState>
 800a370:	4603      	mov	r3, r0
}
 800a372:	4618      	mov	r0, r3
 800a374:	3708      	adds	r7, #8
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}

0800a37a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a37a:	b580      	push	{r7, lr}
 800a37c:	b08a      	sub	sp, #40	@ 0x28
 800a37e:	af02      	add	r7, sp, #8
 800a380:	60f8      	str	r0, [r7, #12]
 800a382:	60b9      	str	r1, [r7, #8]
 800a384:	603b      	str	r3, [r7, #0]
 800a386:	4613      	mov	r3, r2
 800a388:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a38e:	2b20      	cmp	r3, #32
 800a390:	d177      	bne.n	800a482 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d002      	beq.n	800a39e <HAL_UART_Transmit+0x24>
 800a398:	88fb      	ldrh	r3, [r7, #6]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d101      	bne.n	800a3a2 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	e070      	b.n	800a484 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	2221      	movs	r2, #33	@ 0x21
 800a3ae:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a3b0:	f7fa ff82 	bl	80052b8 <HAL_GetTick>
 800a3b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	88fa      	ldrh	r2, [r7, #6]
 800a3ba:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	88fa      	ldrh	r2, [r7, #6]
 800a3c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	689b      	ldr	r3, [r3, #8]
 800a3ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3ce:	d108      	bne.n	800a3e2 <HAL_UART_Transmit+0x68>
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	691b      	ldr	r3, [r3, #16]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d104      	bne.n	800a3e2 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800a3d8:	2300      	movs	r3, #0
 800a3da:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	61bb      	str	r3, [r7, #24]
 800a3e0:	e003      	b.n	800a3ea <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a3ea:	e02f      	b.n	800a44c <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	9300      	str	r3, [sp, #0]
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	2180      	movs	r1, #128	@ 0x80
 800a3f6:	68f8      	ldr	r0, [r7, #12]
 800a3f8:	f000 fba5 	bl	800ab46 <UART_WaitOnFlagUntilTimeout>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d004      	beq.n	800a40c <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2220      	movs	r2, #32
 800a406:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800a408:	2303      	movs	r3, #3
 800a40a:	e03b      	b.n	800a484 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800a40c:	69fb      	ldr	r3, [r7, #28]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d10b      	bne.n	800a42a <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a412:	69bb      	ldr	r3, [r7, #24]
 800a414:	881b      	ldrh	r3, [r3, #0]
 800a416:	461a      	mov	r2, r3
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a420:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a422:	69bb      	ldr	r3, [r7, #24]
 800a424:	3302      	adds	r3, #2
 800a426:	61bb      	str	r3, [r7, #24]
 800a428:	e007      	b.n	800a43a <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a42a:	69fb      	ldr	r3, [r7, #28]
 800a42c:	781a      	ldrb	r2, [r3, #0]
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a434:	69fb      	ldr	r3, [r7, #28]
 800a436:	3301      	adds	r3, #1
 800a438:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a440:	b29b      	uxth	r3, r3
 800a442:	3b01      	subs	r3, #1
 800a444:	b29a      	uxth	r2, r3
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a452:	b29b      	uxth	r3, r3
 800a454:	2b00      	cmp	r3, #0
 800a456:	d1c9      	bne.n	800a3ec <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	9300      	str	r3, [sp, #0]
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	2200      	movs	r2, #0
 800a460:	2140      	movs	r1, #64	@ 0x40
 800a462:	68f8      	ldr	r0, [r7, #12]
 800a464:	f000 fb6f 	bl	800ab46 <UART_WaitOnFlagUntilTimeout>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d004      	beq.n	800a478 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2220      	movs	r2, #32
 800a472:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800a474:	2303      	movs	r3, #3
 800a476:	e005      	b.n	800a484 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	2220      	movs	r2, #32
 800a47c:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800a47e:	2300      	movs	r3, #0
 800a480:	e000      	b.n	800a484 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800a482:	2302      	movs	r3, #2
  }
}
 800a484:	4618      	mov	r0, r3
 800a486:	3720      	adds	r7, #32
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}

0800a48c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b088      	sub	sp, #32
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a494:	2300      	movs	r3, #0
 800a496:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	689a      	ldr	r2, [r3, #8]
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	691b      	ldr	r3, [r3, #16]
 800a4a0:	431a      	orrs	r2, r3
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	695b      	ldr	r3, [r3, #20]
 800a4a6:	431a      	orrs	r2, r3
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	69db      	ldr	r3, [r3, #28]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	681a      	ldr	r2, [r3, #0]
 800a4b6:	4ba6      	ldr	r3, [pc, #664]	@ (800a750 <UART_SetConfig+0x2c4>)
 800a4b8:	4013      	ands	r3, r2
 800a4ba:	687a      	ldr	r2, [r7, #4]
 800a4bc:	6812      	ldr	r2, [r2, #0]
 800a4be:	6979      	ldr	r1, [r7, #20]
 800a4c0:	430b      	orrs	r3, r1
 800a4c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	685b      	ldr	r3, [r3, #4]
 800a4ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	68da      	ldr	r2, [r3, #12]
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	430a      	orrs	r2, r1
 800a4d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	699b      	ldr	r3, [r3, #24]
 800a4de:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6a1b      	ldr	r3, [r3, #32]
 800a4e4:	697a      	ldr	r2, [r7, #20]
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	697a      	ldr	r2, [r7, #20]
 800a4fa:	430a      	orrs	r2, r1
 800a4fc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a94      	ldr	r2, [pc, #592]	@ (800a754 <UART_SetConfig+0x2c8>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d120      	bne.n	800a54a <UART_SetConfig+0xbe>
 800a508:	4b93      	ldr	r3, [pc, #588]	@ (800a758 <UART_SetConfig+0x2cc>)
 800a50a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a50e:	f003 0303 	and.w	r3, r3, #3
 800a512:	2b03      	cmp	r3, #3
 800a514:	d816      	bhi.n	800a544 <UART_SetConfig+0xb8>
 800a516:	a201      	add	r2, pc, #4	@ (adr r2, 800a51c <UART_SetConfig+0x90>)
 800a518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a51c:	0800a52d 	.word	0x0800a52d
 800a520:	0800a539 	.word	0x0800a539
 800a524:	0800a533 	.word	0x0800a533
 800a528:	0800a53f 	.word	0x0800a53f
 800a52c:	2301      	movs	r3, #1
 800a52e:	77fb      	strb	r3, [r7, #31]
 800a530:	e150      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a532:	2302      	movs	r3, #2
 800a534:	77fb      	strb	r3, [r7, #31]
 800a536:	e14d      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a538:	2304      	movs	r3, #4
 800a53a:	77fb      	strb	r3, [r7, #31]
 800a53c:	e14a      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a53e:	2308      	movs	r3, #8
 800a540:	77fb      	strb	r3, [r7, #31]
 800a542:	e147      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a544:	2310      	movs	r3, #16
 800a546:	77fb      	strb	r3, [r7, #31]
 800a548:	e144      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	4a83      	ldr	r2, [pc, #524]	@ (800a75c <UART_SetConfig+0x2d0>)
 800a550:	4293      	cmp	r3, r2
 800a552:	d132      	bne.n	800a5ba <UART_SetConfig+0x12e>
 800a554:	4b80      	ldr	r3, [pc, #512]	@ (800a758 <UART_SetConfig+0x2cc>)
 800a556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a55a:	f003 030c 	and.w	r3, r3, #12
 800a55e:	2b0c      	cmp	r3, #12
 800a560:	d828      	bhi.n	800a5b4 <UART_SetConfig+0x128>
 800a562:	a201      	add	r2, pc, #4	@ (adr r2, 800a568 <UART_SetConfig+0xdc>)
 800a564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a568:	0800a59d 	.word	0x0800a59d
 800a56c:	0800a5b5 	.word	0x0800a5b5
 800a570:	0800a5b5 	.word	0x0800a5b5
 800a574:	0800a5b5 	.word	0x0800a5b5
 800a578:	0800a5a9 	.word	0x0800a5a9
 800a57c:	0800a5b5 	.word	0x0800a5b5
 800a580:	0800a5b5 	.word	0x0800a5b5
 800a584:	0800a5b5 	.word	0x0800a5b5
 800a588:	0800a5a3 	.word	0x0800a5a3
 800a58c:	0800a5b5 	.word	0x0800a5b5
 800a590:	0800a5b5 	.word	0x0800a5b5
 800a594:	0800a5b5 	.word	0x0800a5b5
 800a598:	0800a5af 	.word	0x0800a5af
 800a59c:	2300      	movs	r3, #0
 800a59e:	77fb      	strb	r3, [r7, #31]
 800a5a0:	e118      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a5a2:	2302      	movs	r3, #2
 800a5a4:	77fb      	strb	r3, [r7, #31]
 800a5a6:	e115      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a5a8:	2304      	movs	r3, #4
 800a5aa:	77fb      	strb	r3, [r7, #31]
 800a5ac:	e112      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a5ae:	2308      	movs	r3, #8
 800a5b0:	77fb      	strb	r3, [r7, #31]
 800a5b2:	e10f      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a5b4:	2310      	movs	r3, #16
 800a5b6:	77fb      	strb	r3, [r7, #31]
 800a5b8:	e10c      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4a68      	ldr	r2, [pc, #416]	@ (800a760 <UART_SetConfig+0x2d4>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d120      	bne.n	800a606 <UART_SetConfig+0x17a>
 800a5c4:	4b64      	ldr	r3, [pc, #400]	@ (800a758 <UART_SetConfig+0x2cc>)
 800a5c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a5ce:	2b30      	cmp	r3, #48	@ 0x30
 800a5d0:	d013      	beq.n	800a5fa <UART_SetConfig+0x16e>
 800a5d2:	2b30      	cmp	r3, #48	@ 0x30
 800a5d4:	d814      	bhi.n	800a600 <UART_SetConfig+0x174>
 800a5d6:	2b20      	cmp	r3, #32
 800a5d8:	d009      	beq.n	800a5ee <UART_SetConfig+0x162>
 800a5da:	2b20      	cmp	r3, #32
 800a5dc:	d810      	bhi.n	800a600 <UART_SetConfig+0x174>
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d002      	beq.n	800a5e8 <UART_SetConfig+0x15c>
 800a5e2:	2b10      	cmp	r3, #16
 800a5e4:	d006      	beq.n	800a5f4 <UART_SetConfig+0x168>
 800a5e6:	e00b      	b.n	800a600 <UART_SetConfig+0x174>
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	77fb      	strb	r3, [r7, #31]
 800a5ec:	e0f2      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a5ee:	2302      	movs	r3, #2
 800a5f0:	77fb      	strb	r3, [r7, #31]
 800a5f2:	e0ef      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a5f4:	2304      	movs	r3, #4
 800a5f6:	77fb      	strb	r3, [r7, #31]
 800a5f8:	e0ec      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a5fa:	2308      	movs	r3, #8
 800a5fc:	77fb      	strb	r3, [r7, #31]
 800a5fe:	e0e9      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a600:	2310      	movs	r3, #16
 800a602:	77fb      	strb	r3, [r7, #31]
 800a604:	e0e6      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	4a56      	ldr	r2, [pc, #344]	@ (800a764 <UART_SetConfig+0x2d8>)
 800a60c:	4293      	cmp	r3, r2
 800a60e:	d120      	bne.n	800a652 <UART_SetConfig+0x1c6>
 800a610:	4b51      	ldr	r3, [pc, #324]	@ (800a758 <UART_SetConfig+0x2cc>)
 800a612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a616:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a61a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a61c:	d013      	beq.n	800a646 <UART_SetConfig+0x1ba>
 800a61e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a620:	d814      	bhi.n	800a64c <UART_SetConfig+0x1c0>
 800a622:	2b80      	cmp	r3, #128	@ 0x80
 800a624:	d009      	beq.n	800a63a <UART_SetConfig+0x1ae>
 800a626:	2b80      	cmp	r3, #128	@ 0x80
 800a628:	d810      	bhi.n	800a64c <UART_SetConfig+0x1c0>
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d002      	beq.n	800a634 <UART_SetConfig+0x1a8>
 800a62e:	2b40      	cmp	r3, #64	@ 0x40
 800a630:	d006      	beq.n	800a640 <UART_SetConfig+0x1b4>
 800a632:	e00b      	b.n	800a64c <UART_SetConfig+0x1c0>
 800a634:	2300      	movs	r3, #0
 800a636:	77fb      	strb	r3, [r7, #31]
 800a638:	e0cc      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a63a:	2302      	movs	r3, #2
 800a63c:	77fb      	strb	r3, [r7, #31]
 800a63e:	e0c9      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a640:	2304      	movs	r3, #4
 800a642:	77fb      	strb	r3, [r7, #31]
 800a644:	e0c6      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a646:	2308      	movs	r3, #8
 800a648:	77fb      	strb	r3, [r7, #31]
 800a64a:	e0c3      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a64c:	2310      	movs	r3, #16
 800a64e:	77fb      	strb	r3, [r7, #31]
 800a650:	e0c0      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4a44      	ldr	r2, [pc, #272]	@ (800a768 <UART_SetConfig+0x2dc>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d125      	bne.n	800a6a8 <UART_SetConfig+0x21c>
 800a65c:	4b3e      	ldr	r3, [pc, #248]	@ (800a758 <UART_SetConfig+0x2cc>)
 800a65e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a662:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a666:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a66a:	d017      	beq.n	800a69c <UART_SetConfig+0x210>
 800a66c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a670:	d817      	bhi.n	800a6a2 <UART_SetConfig+0x216>
 800a672:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a676:	d00b      	beq.n	800a690 <UART_SetConfig+0x204>
 800a678:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a67c:	d811      	bhi.n	800a6a2 <UART_SetConfig+0x216>
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d003      	beq.n	800a68a <UART_SetConfig+0x1fe>
 800a682:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a686:	d006      	beq.n	800a696 <UART_SetConfig+0x20a>
 800a688:	e00b      	b.n	800a6a2 <UART_SetConfig+0x216>
 800a68a:	2300      	movs	r3, #0
 800a68c:	77fb      	strb	r3, [r7, #31]
 800a68e:	e0a1      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a690:	2302      	movs	r3, #2
 800a692:	77fb      	strb	r3, [r7, #31]
 800a694:	e09e      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a696:	2304      	movs	r3, #4
 800a698:	77fb      	strb	r3, [r7, #31]
 800a69a:	e09b      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a69c:	2308      	movs	r3, #8
 800a69e:	77fb      	strb	r3, [r7, #31]
 800a6a0:	e098      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a6a2:	2310      	movs	r3, #16
 800a6a4:	77fb      	strb	r3, [r7, #31]
 800a6a6:	e095      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4a2f      	ldr	r2, [pc, #188]	@ (800a76c <UART_SetConfig+0x2e0>)
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d125      	bne.n	800a6fe <UART_SetConfig+0x272>
 800a6b2:	4b29      	ldr	r3, [pc, #164]	@ (800a758 <UART_SetConfig+0x2cc>)
 800a6b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a6bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a6c0:	d017      	beq.n	800a6f2 <UART_SetConfig+0x266>
 800a6c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a6c6:	d817      	bhi.n	800a6f8 <UART_SetConfig+0x26c>
 800a6c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6cc:	d00b      	beq.n	800a6e6 <UART_SetConfig+0x25a>
 800a6ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6d2:	d811      	bhi.n	800a6f8 <UART_SetConfig+0x26c>
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d003      	beq.n	800a6e0 <UART_SetConfig+0x254>
 800a6d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6dc:	d006      	beq.n	800a6ec <UART_SetConfig+0x260>
 800a6de:	e00b      	b.n	800a6f8 <UART_SetConfig+0x26c>
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	77fb      	strb	r3, [r7, #31]
 800a6e4:	e076      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a6e6:	2302      	movs	r3, #2
 800a6e8:	77fb      	strb	r3, [r7, #31]
 800a6ea:	e073      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a6ec:	2304      	movs	r3, #4
 800a6ee:	77fb      	strb	r3, [r7, #31]
 800a6f0:	e070      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a6f2:	2308      	movs	r3, #8
 800a6f4:	77fb      	strb	r3, [r7, #31]
 800a6f6:	e06d      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a6f8:	2310      	movs	r3, #16
 800a6fa:	77fb      	strb	r3, [r7, #31]
 800a6fc:	e06a      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	4a1b      	ldr	r2, [pc, #108]	@ (800a770 <UART_SetConfig+0x2e4>)
 800a704:	4293      	cmp	r3, r2
 800a706:	d138      	bne.n	800a77a <UART_SetConfig+0x2ee>
 800a708:	4b13      	ldr	r3, [pc, #76]	@ (800a758 <UART_SetConfig+0x2cc>)
 800a70a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a70e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a712:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a716:	d017      	beq.n	800a748 <UART_SetConfig+0x2bc>
 800a718:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a71c:	d82a      	bhi.n	800a774 <UART_SetConfig+0x2e8>
 800a71e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a722:	d00b      	beq.n	800a73c <UART_SetConfig+0x2b0>
 800a724:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a728:	d824      	bhi.n	800a774 <UART_SetConfig+0x2e8>
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d003      	beq.n	800a736 <UART_SetConfig+0x2aa>
 800a72e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a732:	d006      	beq.n	800a742 <UART_SetConfig+0x2b6>
 800a734:	e01e      	b.n	800a774 <UART_SetConfig+0x2e8>
 800a736:	2300      	movs	r3, #0
 800a738:	77fb      	strb	r3, [r7, #31]
 800a73a:	e04b      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a73c:	2302      	movs	r3, #2
 800a73e:	77fb      	strb	r3, [r7, #31]
 800a740:	e048      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a742:	2304      	movs	r3, #4
 800a744:	77fb      	strb	r3, [r7, #31]
 800a746:	e045      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a748:	2308      	movs	r3, #8
 800a74a:	77fb      	strb	r3, [r7, #31]
 800a74c:	e042      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a74e:	bf00      	nop
 800a750:	efff69f3 	.word	0xefff69f3
 800a754:	40011000 	.word	0x40011000
 800a758:	40023800 	.word	0x40023800
 800a75c:	40004400 	.word	0x40004400
 800a760:	40004800 	.word	0x40004800
 800a764:	40004c00 	.word	0x40004c00
 800a768:	40005000 	.word	0x40005000
 800a76c:	40011400 	.word	0x40011400
 800a770:	40007800 	.word	0x40007800
 800a774:	2310      	movs	r3, #16
 800a776:	77fb      	strb	r3, [r7, #31]
 800a778:	e02c      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4a72      	ldr	r2, [pc, #456]	@ (800a948 <UART_SetConfig+0x4bc>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d125      	bne.n	800a7d0 <UART_SetConfig+0x344>
 800a784:	4b71      	ldr	r3, [pc, #452]	@ (800a94c <UART_SetConfig+0x4c0>)
 800a786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a78a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a78e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a792:	d017      	beq.n	800a7c4 <UART_SetConfig+0x338>
 800a794:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a798:	d817      	bhi.n	800a7ca <UART_SetConfig+0x33e>
 800a79a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a79e:	d00b      	beq.n	800a7b8 <UART_SetConfig+0x32c>
 800a7a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7a4:	d811      	bhi.n	800a7ca <UART_SetConfig+0x33e>
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d003      	beq.n	800a7b2 <UART_SetConfig+0x326>
 800a7aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a7ae:	d006      	beq.n	800a7be <UART_SetConfig+0x332>
 800a7b0:	e00b      	b.n	800a7ca <UART_SetConfig+0x33e>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	77fb      	strb	r3, [r7, #31]
 800a7b6:	e00d      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a7b8:	2302      	movs	r3, #2
 800a7ba:	77fb      	strb	r3, [r7, #31]
 800a7bc:	e00a      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a7be:	2304      	movs	r3, #4
 800a7c0:	77fb      	strb	r3, [r7, #31]
 800a7c2:	e007      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a7c4:	2308      	movs	r3, #8
 800a7c6:	77fb      	strb	r3, [r7, #31]
 800a7c8:	e004      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a7ca:	2310      	movs	r3, #16
 800a7cc:	77fb      	strb	r3, [r7, #31]
 800a7ce:	e001      	b.n	800a7d4 <UART_SetConfig+0x348>
 800a7d0:	2310      	movs	r3, #16
 800a7d2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	69db      	ldr	r3, [r3, #28]
 800a7d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7dc:	d15b      	bne.n	800a896 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a7de:	7ffb      	ldrb	r3, [r7, #31]
 800a7e0:	2b08      	cmp	r3, #8
 800a7e2:	d828      	bhi.n	800a836 <UART_SetConfig+0x3aa>
 800a7e4:	a201      	add	r2, pc, #4	@ (adr r2, 800a7ec <UART_SetConfig+0x360>)
 800a7e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7ea:	bf00      	nop
 800a7ec:	0800a811 	.word	0x0800a811
 800a7f0:	0800a819 	.word	0x0800a819
 800a7f4:	0800a821 	.word	0x0800a821
 800a7f8:	0800a837 	.word	0x0800a837
 800a7fc:	0800a827 	.word	0x0800a827
 800a800:	0800a837 	.word	0x0800a837
 800a804:	0800a837 	.word	0x0800a837
 800a808:	0800a837 	.word	0x0800a837
 800a80c:	0800a82f 	.word	0x0800a82f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a810:	f7fd f9a6 	bl	8007b60 <HAL_RCC_GetPCLK1Freq>
 800a814:	61b8      	str	r0, [r7, #24]
        break;
 800a816:	e013      	b.n	800a840 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a818:	f7fd f9b6 	bl	8007b88 <HAL_RCC_GetPCLK2Freq>
 800a81c:	61b8      	str	r0, [r7, #24]
        break;
 800a81e:	e00f      	b.n	800a840 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a820:	4b4b      	ldr	r3, [pc, #300]	@ (800a950 <UART_SetConfig+0x4c4>)
 800a822:	61bb      	str	r3, [r7, #24]
        break;
 800a824:	e00c      	b.n	800a840 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a826:	f7fd f8c9 	bl	80079bc <HAL_RCC_GetSysClockFreq>
 800a82a:	61b8      	str	r0, [r7, #24]
        break;
 800a82c:	e008      	b.n	800a840 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a82e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a832:	61bb      	str	r3, [r7, #24]
        break;
 800a834:	e004      	b.n	800a840 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a836:	2300      	movs	r3, #0
 800a838:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a83a:	2301      	movs	r3, #1
 800a83c:	77bb      	strb	r3, [r7, #30]
        break;
 800a83e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a840:	69bb      	ldr	r3, [r7, #24]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d074      	beq.n	800a930 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a846:	69bb      	ldr	r3, [r7, #24]
 800a848:	005a      	lsls	r2, r3, #1
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	085b      	lsrs	r3, r3, #1
 800a850:	441a      	add	r2, r3
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	685b      	ldr	r3, [r3, #4]
 800a856:	fbb2 f3f3 	udiv	r3, r2, r3
 800a85a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a85c:	693b      	ldr	r3, [r7, #16]
 800a85e:	2b0f      	cmp	r3, #15
 800a860:	d916      	bls.n	800a890 <UART_SetConfig+0x404>
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a868:	d212      	bcs.n	800a890 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a86a:	693b      	ldr	r3, [r7, #16]
 800a86c:	b29b      	uxth	r3, r3
 800a86e:	f023 030f 	bic.w	r3, r3, #15
 800a872:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a874:	693b      	ldr	r3, [r7, #16]
 800a876:	085b      	lsrs	r3, r3, #1
 800a878:	b29b      	uxth	r3, r3
 800a87a:	f003 0307 	and.w	r3, r3, #7
 800a87e:	b29a      	uxth	r2, r3
 800a880:	89fb      	ldrh	r3, [r7, #14]
 800a882:	4313      	orrs	r3, r2
 800a884:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	89fa      	ldrh	r2, [r7, #14]
 800a88c:	60da      	str	r2, [r3, #12]
 800a88e:	e04f      	b.n	800a930 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	77bb      	strb	r3, [r7, #30]
 800a894:	e04c      	b.n	800a930 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a896:	7ffb      	ldrb	r3, [r7, #31]
 800a898:	2b08      	cmp	r3, #8
 800a89a:	d828      	bhi.n	800a8ee <UART_SetConfig+0x462>
 800a89c:	a201      	add	r2, pc, #4	@ (adr r2, 800a8a4 <UART_SetConfig+0x418>)
 800a89e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8a2:	bf00      	nop
 800a8a4:	0800a8c9 	.word	0x0800a8c9
 800a8a8:	0800a8d1 	.word	0x0800a8d1
 800a8ac:	0800a8d9 	.word	0x0800a8d9
 800a8b0:	0800a8ef 	.word	0x0800a8ef
 800a8b4:	0800a8df 	.word	0x0800a8df
 800a8b8:	0800a8ef 	.word	0x0800a8ef
 800a8bc:	0800a8ef 	.word	0x0800a8ef
 800a8c0:	0800a8ef 	.word	0x0800a8ef
 800a8c4:	0800a8e7 	.word	0x0800a8e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8c8:	f7fd f94a 	bl	8007b60 <HAL_RCC_GetPCLK1Freq>
 800a8cc:	61b8      	str	r0, [r7, #24]
        break;
 800a8ce:	e013      	b.n	800a8f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a8d0:	f7fd f95a 	bl	8007b88 <HAL_RCC_GetPCLK2Freq>
 800a8d4:	61b8      	str	r0, [r7, #24]
        break;
 800a8d6:	e00f      	b.n	800a8f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a8d8:	4b1d      	ldr	r3, [pc, #116]	@ (800a950 <UART_SetConfig+0x4c4>)
 800a8da:	61bb      	str	r3, [r7, #24]
        break;
 800a8dc:	e00c      	b.n	800a8f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a8de:	f7fd f86d 	bl	80079bc <HAL_RCC_GetSysClockFreq>
 800a8e2:	61b8      	str	r0, [r7, #24]
        break;
 800a8e4:	e008      	b.n	800a8f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a8e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a8ea:	61bb      	str	r3, [r7, #24]
        break;
 800a8ec:	e004      	b.n	800a8f8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	77bb      	strb	r3, [r7, #30]
        break;
 800a8f6:	bf00      	nop
    }

    if (pclk != 0U)
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d018      	beq.n	800a930 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	085a      	lsrs	r2, r3, #1
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	441a      	add	r2, r3
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a910:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	2b0f      	cmp	r3, #15
 800a916:	d909      	bls.n	800a92c <UART_SetConfig+0x4a0>
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a91e:	d205      	bcs.n	800a92c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	b29a      	uxth	r2, r3
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	60da      	str	r2, [r3, #12]
 800a92a:	e001      	b.n	800a930 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a92c:	2301      	movs	r3, #1
 800a92e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2200      	movs	r2, #0
 800a93a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a93c:	7fbb      	ldrb	r3, [r7, #30]
}
 800a93e:	4618      	mov	r0, r3
 800a940:	3720      	adds	r7, #32
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}
 800a946:	bf00      	nop
 800a948:	40007c00 	.word	0x40007c00
 800a94c:	40023800 	.word	0x40023800
 800a950:	00f42400 	.word	0x00f42400

0800a954 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a954:	b480      	push	{r7}
 800a956:	b083      	sub	sp, #12
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a960:	f003 0308 	and.w	r3, r3, #8
 800a964:	2b00      	cmp	r3, #0
 800a966:	d00a      	beq.n	800a97e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	430a      	orrs	r2, r1
 800a97c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a982:	f003 0301 	and.w	r3, r3, #1
 800a986:	2b00      	cmp	r3, #0
 800a988:	d00a      	beq.n	800a9a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	685b      	ldr	r3, [r3, #4]
 800a990:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	430a      	orrs	r2, r1
 800a99e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9a4:	f003 0302 	and.w	r3, r3, #2
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d00a      	beq.n	800a9c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	430a      	orrs	r2, r1
 800a9c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9c6:	f003 0304 	and.w	r3, r3, #4
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d00a      	beq.n	800a9e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	430a      	orrs	r2, r1
 800a9e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9e8:	f003 0310 	and.w	r3, r3, #16
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d00a      	beq.n	800aa06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	430a      	orrs	r2, r1
 800aa04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa0a:	f003 0320 	and.w	r3, r3, #32
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d00a      	beq.n	800aa28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	689b      	ldr	r3, [r3, #8]
 800aa18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	430a      	orrs	r2, r1
 800aa26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d01a      	beq.n	800aa6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	685b      	ldr	r3, [r3, #4]
 800aa3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	430a      	orrs	r2, r1
 800aa48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aa52:	d10a      	bne.n	800aa6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	430a      	orrs	r2, r1
 800aa68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d00a      	beq.n	800aa8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	685b      	ldr	r3, [r3, #4]
 800aa7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	430a      	orrs	r2, r1
 800aa8a:	605a      	str	r2, [r3, #4]
  }
}
 800aa8c:	bf00      	nop
 800aa8e:	370c      	adds	r7, #12
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr

0800aa98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b08c      	sub	sp, #48	@ 0x30
 800aa9c:	af02      	add	r7, sp, #8
 800aa9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aaa8:	f7fa fc06 	bl	80052b8 <HAL_GetTick>
 800aaac:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f003 0308 	and.w	r3, r3, #8
 800aab8:	2b08      	cmp	r3, #8
 800aaba:	d12e      	bne.n	800ab1a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aabc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aac0:	9300      	str	r3, [sp, #0]
 800aac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aac4:	2200      	movs	r2, #0
 800aac6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f000 f83b 	bl	800ab46 <UART_WaitOnFlagUntilTimeout>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d021      	beq.n	800ab1a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	e853 3f00 	ldrex	r3, [r3]
 800aae2:	60fb      	str	r3, [r7, #12]
   return(result);
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aaea:	623b      	str	r3, [r7, #32]
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	461a      	mov	r2, r3
 800aaf2:	6a3b      	ldr	r3, [r7, #32]
 800aaf4:	61fb      	str	r3, [r7, #28]
 800aaf6:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf8:	69b9      	ldr	r1, [r7, #24]
 800aafa:	69fa      	ldr	r2, [r7, #28]
 800aafc:	e841 2300 	strex	r3, r2, [r1]
 800ab00:	617b      	str	r3, [r7, #20]
   return(result);
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d1e6      	bne.n	800aad6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2220      	movs	r2, #32
 800ab0c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2200      	movs	r2, #0
 800ab12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab16:	2303      	movs	r3, #3
 800ab18:	e011      	b.n	800ab3e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2220      	movs	r2, #32
 800ab1e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2220      	movs	r2, #32
 800ab24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2200      	movs	r2, #0
 800ab32:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2200      	movs	r2, #0
 800ab38:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800ab3c:	2300      	movs	r3, #0
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3728      	adds	r7, #40	@ 0x28
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}

0800ab46 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ab46:	b580      	push	{r7, lr}
 800ab48:	b084      	sub	sp, #16
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	60f8      	str	r0, [r7, #12]
 800ab4e:	60b9      	str	r1, [r7, #8]
 800ab50:	603b      	str	r3, [r7, #0]
 800ab52:	4613      	mov	r3, r2
 800ab54:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab56:	e04f      	b.n	800abf8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab58:	69bb      	ldr	r3, [r7, #24]
 800ab5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab5e:	d04b      	beq.n	800abf8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab60:	f7fa fbaa 	bl	80052b8 <HAL_GetTick>
 800ab64:	4602      	mov	r2, r0
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	1ad3      	subs	r3, r2, r3
 800ab6a:	69ba      	ldr	r2, [r7, #24]
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d302      	bcc.n	800ab76 <UART_WaitOnFlagUntilTimeout+0x30>
 800ab70:	69bb      	ldr	r3, [r7, #24]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d101      	bne.n	800ab7a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ab76:	2303      	movs	r3, #3
 800ab78:	e04e      	b.n	800ac18 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f003 0304 	and.w	r3, r3, #4
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d037      	beq.n	800abf8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	2b80      	cmp	r3, #128	@ 0x80
 800ab8c:	d034      	beq.n	800abf8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	2b40      	cmp	r3, #64	@ 0x40
 800ab92:	d031      	beq.n	800abf8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	69db      	ldr	r3, [r3, #28]
 800ab9a:	f003 0308 	and.w	r3, r3, #8
 800ab9e:	2b08      	cmp	r3, #8
 800aba0:	d110      	bne.n	800abc4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	2208      	movs	r2, #8
 800aba8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800abaa:	68f8      	ldr	r0, [r7, #12]
 800abac:	f000 f838 	bl	800ac20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2208      	movs	r2, #8
 800abb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	2200      	movs	r2, #0
 800abbc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800abc0:	2301      	movs	r3, #1
 800abc2:	e029      	b.n	800ac18 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	69db      	ldr	r3, [r3, #28]
 800abca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800abce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abd2:	d111      	bne.n	800abf8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800abdc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800abde:	68f8      	ldr	r0, [r7, #12]
 800abe0:	f000 f81e 	bl	800ac20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	2220      	movs	r2, #32
 800abe8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2200      	movs	r2, #0
 800abf0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800abf4:	2303      	movs	r3, #3
 800abf6:	e00f      	b.n	800ac18 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	69da      	ldr	r2, [r3, #28]
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	4013      	ands	r3, r2
 800ac02:	68ba      	ldr	r2, [r7, #8]
 800ac04:	429a      	cmp	r2, r3
 800ac06:	bf0c      	ite	eq
 800ac08:	2301      	moveq	r3, #1
 800ac0a:	2300      	movne	r3, #0
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	461a      	mov	r2, r3
 800ac10:	79fb      	ldrb	r3, [r7, #7]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d0a0      	beq.n	800ab58 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ac16:	2300      	movs	r3, #0
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3710      	adds	r7, #16
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac20:	b480      	push	{r7}
 800ac22:	b095      	sub	sp, #84	@ 0x54
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac30:	e853 3f00 	ldrex	r3, [r3]
 800ac34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ac36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	461a      	mov	r2, r3
 800ac44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac46:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac48:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ac4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ac4e:	e841 2300 	strex	r3, r2, [r1]
 800ac52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ac54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d1e6      	bne.n	800ac28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	3308      	adds	r3, #8
 800ac60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac62:	6a3b      	ldr	r3, [r7, #32]
 800ac64:	e853 3f00 	ldrex	r3, [r3]
 800ac68:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac6a:	69fb      	ldr	r3, [r7, #28]
 800ac6c:	f023 0301 	bic.w	r3, r3, #1
 800ac70:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	3308      	adds	r3, #8
 800ac78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ac7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac82:	e841 2300 	strex	r3, r2, [r1]
 800ac86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ac88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1e5      	bne.n	800ac5a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d118      	bne.n	800acc8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	e853 3f00 	ldrex	r3, [r3]
 800aca2:	60bb      	str	r3, [r7, #8]
   return(result);
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	f023 0310 	bic.w	r3, r3, #16
 800acaa:	647b      	str	r3, [r7, #68]	@ 0x44
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	461a      	mov	r2, r3
 800acb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acb4:	61bb      	str	r3, [r7, #24]
 800acb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acb8:	6979      	ldr	r1, [r7, #20]
 800acba:	69ba      	ldr	r2, [r7, #24]
 800acbc:	e841 2300 	strex	r3, r2, [r1]
 800acc0:	613b      	str	r3, [r7, #16]
   return(result);
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d1e6      	bne.n	800ac96 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2220      	movs	r2, #32
 800accc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2200      	movs	r2, #0
 800acd4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2200      	movs	r2, #0
 800acda:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800acdc:	bf00      	nop
 800acde:	3754      	adds	r7, #84	@ 0x54
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr

0800ace8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800ace8:	b480      	push	{r7}
 800acea:	b083      	sub	sp, #12
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d121      	bne.n	800ad3e <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	4b27      	ldr	r3, [pc, #156]	@ (800ad9c <FMC_SDRAM_Init+0xb4>)
 800ad00:	4013      	ands	r3, r2
 800ad02:	683a      	ldr	r2, [r7, #0]
 800ad04:	6851      	ldr	r1, [r2, #4]
 800ad06:	683a      	ldr	r2, [r7, #0]
 800ad08:	6892      	ldr	r2, [r2, #8]
 800ad0a:	4311      	orrs	r1, r2
 800ad0c:	683a      	ldr	r2, [r7, #0]
 800ad0e:	68d2      	ldr	r2, [r2, #12]
 800ad10:	4311      	orrs	r1, r2
 800ad12:	683a      	ldr	r2, [r7, #0]
 800ad14:	6912      	ldr	r2, [r2, #16]
 800ad16:	4311      	orrs	r1, r2
 800ad18:	683a      	ldr	r2, [r7, #0]
 800ad1a:	6952      	ldr	r2, [r2, #20]
 800ad1c:	4311      	orrs	r1, r2
 800ad1e:	683a      	ldr	r2, [r7, #0]
 800ad20:	6992      	ldr	r2, [r2, #24]
 800ad22:	4311      	orrs	r1, r2
 800ad24:	683a      	ldr	r2, [r7, #0]
 800ad26:	69d2      	ldr	r2, [r2, #28]
 800ad28:	4311      	orrs	r1, r2
 800ad2a:	683a      	ldr	r2, [r7, #0]
 800ad2c:	6a12      	ldr	r2, [r2, #32]
 800ad2e:	4311      	orrs	r1, r2
 800ad30:	683a      	ldr	r2, [r7, #0]
 800ad32:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ad34:	430a      	orrs	r2, r1
 800ad36:	431a      	orrs	r2, r3
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	601a      	str	r2, [r3, #0]
 800ad3c:	e026      	b.n	800ad8c <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	69d9      	ldr	r1, [r3, #28]
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	6a1b      	ldr	r3, [r3, #32]
 800ad4e:	4319      	orrs	r1, r3
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad54:	430b      	orrs	r3, r1
 800ad56:	431a      	orrs	r2, r3
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	685a      	ldr	r2, [r3, #4]
 800ad60:	4b0e      	ldr	r3, [pc, #56]	@ (800ad9c <FMC_SDRAM_Init+0xb4>)
 800ad62:	4013      	ands	r3, r2
 800ad64:	683a      	ldr	r2, [r7, #0]
 800ad66:	6851      	ldr	r1, [r2, #4]
 800ad68:	683a      	ldr	r2, [r7, #0]
 800ad6a:	6892      	ldr	r2, [r2, #8]
 800ad6c:	4311      	orrs	r1, r2
 800ad6e:	683a      	ldr	r2, [r7, #0]
 800ad70:	68d2      	ldr	r2, [r2, #12]
 800ad72:	4311      	orrs	r1, r2
 800ad74:	683a      	ldr	r2, [r7, #0]
 800ad76:	6912      	ldr	r2, [r2, #16]
 800ad78:	4311      	orrs	r1, r2
 800ad7a:	683a      	ldr	r2, [r7, #0]
 800ad7c:	6952      	ldr	r2, [r2, #20]
 800ad7e:	4311      	orrs	r1, r2
 800ad80:	683a      	ldr	r2, [r7, #0]
 800ad82:	6992      	ldr	r2, [r2, #24]
 800ad84:	430a      	orrs	r2, r1
 800ad86:	431a      	orrs	r2, r3
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800ad8c:	2300      	movs	r3, #0
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	370c      	adds	r7, #12
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr
 800ad9a:	bf00      	nop
 800ad9c:	ffff8000 	.word	0xffff8000

0800ada0 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	60f8      	str	r0, [r7, #12]
 800ada8:	60b9      	str	r1, [r7, #8]
 800adaa:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d128      	bne.n	800ae04 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	689b      	ldr	r3, [r3, #8]
 800adb6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	1e59      	subs	r1, r3, #1
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	3b01      	subs	r3, #1
 800adc6:	011b      	lsls	r3, r3, #4
 800adc8:	4319      	orrs	r1, r3
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	689b      	ldr	r3, [r3, #8]
 800adce:	3b01      	subs	r3, #1
 800add0:	021b      	lsls	r3, r3, #8
 800add2:	4319      	orrs	r1, r3
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	68db      	ldr	r3, [r3, #12]
 800add8:	3b01      	subs	r3, #1
 800adda:	031b      	lsls	r3, r3, #12
 800addc:	4319      	orrs	r1, r3
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	691b      	ldr	r3, [r3, #16]
 800ade2:	3b01      	subs	r3, #1
 800ade4:	041b      	lsls	r3, r3, #16
 800ade6:	4319      	orrs	r1, r3
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	695b      	ldr	r3, [r3, #20]
 800adec:	3b01      	subs	r3, #1
 800adee:	051b      	lsls	r3, r3, #20
 800adf0:	4319      	orrs	r1, r3
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	699b      	ldr	r3, [r3, #24]
 800adf6:	3b01      	subs	r3, #1
 800adf8:	061b      	lsls	r3, r3, #24
 800adfa:	430b      	orrs	r3, r1
 800adfc:	431a      	orrs	r2, r3
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	609a      	str	r2, [r3, #8]
 800ae02:	e02d      	b.n	800ae60 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	689a      	ldr	r2, [r3, #8]
 800ae08:	4b19      	ldr	r3, [pc, #100]	@ (800ae70 <FMC_SDRAM_Timing_Init+0xd0>)
 800ae0a:	4013      	ands	r3, r2
 800ae0c:	68ba      	ldr	r2, [r7, #8]
 800ae0e:	68d2      	ldr	r2, [r2, #12]
 800ae10:	3a01      	subs	r2, #1
 800ae12:	0311      	lsls	r1, r2, #12
 800ae14:	68ba      	ldr	r2, [r7, #8]
 800ae16:	6952      	ldr	r2, [r2, #20]
 800ae18:	3a01      	subs	r2, #1
 800ae1a:	0512      	lsls	r2, r2, #20
 800ae1c:	430a      	orrs	r2, r1
 800ae1e:	431a      	orrs	r2, r3
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	68db      	ldr	r3, [r3, #12]
 800ae28:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800ae2c:	68bb      	ldr	r3, [r7, #8]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	1e59      	subs	r1, r3, #1
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	3b01      	subs	r3, #1
 800ae38:	011b      	lsls	r3, r3, #4
 800ae3a:	4319      	orrs	r1, r3
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	3b01      	subs	r3, #1
 800ae42:	021b      	lsls	r3, r3, #8
 800ae44:	4319      	orrs	r1, r3
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	691b      	ldr	r3, [r3, #16]
 800ae4a:	3b01      	subs	r3, #1
 800ae4c:	041b      	lsls	r3, r3, #16
 800ae4e:	4319      	orrs	r1, r3
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	699b      	ldr	r3, [r3, #24]
 800ae54:	3b01      	subs	r3, #1
 800ae56:	061b      	lsls	r3, r3, #24
 800ae58:	430b      	orrs	r3, r1
 800ae5a:	431a      	orrs	r2, r3
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800ae60:	2300      	movs	r3, #0
}
 800ae62:	4618      	mov	r0, r3
 800ae64:	3714      	adds	r7, #20
 800ae66:	46bd      	mov	sp, r7
 800ae68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6c:	4770      	bx	lr
 800ae6e:	bf00      	nop
 800ae70:	ff0f0fff 	.word	0xff0f0fff

0800ae74 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b085      	sub	sp, #20
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	60b9      	str	r1, [r7, #8]
 800ae7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	691a      	ldr	r2, [r3, #16]
 800ae84:	4b0c      	ldr	r3, [pc, #48]	@ (800aeb8 <FMC_SDRAM_SendCommand+0x44>)
 800ae86:	4013      	ands	r3, r2
 800ae88:	68ba      	ldr	r2, [r7, #8]
 800ae8a:	6811      	ldr	r1, [r2, #0]
 800ae8c:	68ba      	ldr	r2, [r7, #8]
 800ae8e:	6852      	ldr	r2, [r2, #4]
 800ae90:	4311      	orrs	r1, r2
 800ae92:	68ba      	ldr	r2, [r7, #8]
 800ae94:	6892      	ldr	r2, [r2, #8]
 800ae96:	3a01      	subs	r2, #1
 800ae98:	0152      	lsls	r2, r2, #5
 800ae9a:	4311      	orrs	r1, r2
 800ae9c:	68ba      	ldr	r2, [r7, #8]
 800ae9e:	68d2      	ldr	r2, [r2, #12]
 800aea0:	0252      	lsls	r2, r2, #9
 800aea2:	430a      	orrs	r2, r1
 800aea4:	431a      	orrs	r2, r3
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800aeaa:	2300      	movs	r3, #0
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	3714      	adds	r7, #20
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb6:	4770      	bx	lr
 800aeb8:	ffc00000 	.word	0xffc00000

0800aebc <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b083      	sub	sp, #12
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
 800aec4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	695a      	ldr	r2, [r3, #20]
 800aeca:	4b07      	ldr	r3, [pc, #28]	@ (800aee8 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800aecc:	4013      	ands	r3, r2
 800aece:	683a      	ldr	r2, [r7, #0]
 800aed0:	0052      	lsls	r2, r2, #1
 800aed2:	431a      	orrs	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800aed8:	2300      	movs	r3, #0
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	370c      	adds	r7, #12
 800aede:	46bd      	mov	sp, r7
 800aee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee4:	4770      	bx	lr
 800aee6:	bf00      	nop
 800aee8:	ffffc001 	.word	0xffffc001

0800aeec <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800aeec:	b084      	sub	sp, #16
 800aeee:	b480      	push	{r7}
 800aef0:	b085      	sub	sp, #20
 800aef2:	af00      	add	r7, sp, #0
 800aef4:	6078      	str	r0, [r7, #4]
 800aef6:	f107 001c 	add.w	r0, r7, #28
 800aefa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800aefe:	2300      	movs	r3, #0
 800af00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800af02:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800af04:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800af06:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800af08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800af0a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800af0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800af0e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800af10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800af12:	431a      	orrs	r2, r3
             Init.ClockDiv
 800af14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800af16:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800af18:	68fa      	ldr	r2, [r7, #12]
 800af1a:	4313      	orrs	r3, r2
 800af1c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	685a      	ldr	r2, [r3, #4]
 800af22:	4b07      	ldr	r3, [pc, #28]	@ (800af40 <SDMMC_Init+0x54>)
 800af24:	4013      	ands	r3, r2
 800af26:	68fa      	ldr	r2, [r7, #12]
 800af28:	431a      	orrs	r2, r3
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800af2e:	2300      	movs	r3, #0
}
 800af30:	4618      	mov	r0, r3
 800af32:	3714      	adds	r7, #20
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	b004      	add	sp, #16
 800af3c:	4770      	bx	lr
 800af3e:	bf00      	nop
 800af40:	ffff8100 	.word	0xffff8100

0800af44 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800af44:	b480      	push	{r7}
 800af46:	b083      	sub	sp, #12
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800af52:	4618      	mov	r0, r3
 800af54:	370c      	adds	r7, #12
 800af56:	46bd      	mov	sp, r7
 800af58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5c:	4770      	bx	lr

0800af5e <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800af5e:	b480      	push	{r7}
 800af60:	b083      	sub	sp, #12
 800af62:	af00      	add	r7, sp, #0
 800af64:	6078      	str	r0, [r7, #4]
 800af66:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	681a      	ldr	r2, [r3, #0]
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800af72:	2300      	movs	r3, #0
}
 800af74:	4618      	mov	r0, r3
 800af76:	370c      	adds	r7, #12
 800af78:	46bd      	mov	sp, r7
 800af7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7e:	4770      	bx	lr

0800af80 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800af80:	b480      	push	{r7}
 800af82:	b083      	sub	sp, #12
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2203      	movs	r2, #3
 800af8c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800af8e:	2300      	movs	r3, #0
}
 800af90:	4618      	mov	r0, r3
 800af92:	370c      	adds	r7, #12
 800af94:	46bd      	mov	sp, r7
 800af96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9a:	4770      	bx	lr

0800af9c <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800af9c:	b480      	push	{r7}
 800af9e:	b083      	sub	sp, #12
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	f003 0303 	and.w	r3, r3, #3
}
 800afac:	4618      	mov	r0, r3
 800afae:	370c      	adds	r7, #12
 800afb0:	46bd      	mov	sp, r7
 800afb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb6:	4770      	bx	lr

0800afb8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800afb8:	b480      	push	{r7}
 800afba:	b085      	sub	sp, #20
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
 800afc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800afc2:	2300      	movs	r3, #0
 800afc4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	681a      	ldr	r2, [r3, #0]
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800afd6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800afdc:	431a      	orrs	r2, r3
                       Command->CPSM);
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800afe2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800afe4:	68fa      	ldr	r2, [r7, #12]
 800afe6:	4313      	orrs	r3, r2
 800afe8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	68da      	ldr	r2, [r3, #12]
 800afee:	4b06      	ldr	r3, [pc, #24]	@ (800b008 <SDMMC_SendCommand+0x50>)
 800aff0:	4013      	ands	r3, r2
 800aff2:	68fa      	ldr	r2, [r7, #12]
 800aff4:	431a      	orrs	r2, r3
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800affa:	2300      	movs	r3, #0
}
 800affc:	4618      	mov	r0, r3
 800affe:	3714      	adds	r7, #20
 800b000:	46bd      	mov	sp, r7
 800b002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b006:	4770      	bx	lr
 800b008:	fffff000 	.word	0xfffff000

0800b00c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b083      	sub	sp, #12
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	691b      	ldr	r3, [r3, #16]
 800b018:	b2db      	uxtb	r3, r3
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	370c      	adds	r7, #12
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr

0800b026 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800b026:	b480      	push	{r7}
 800b028:	b085      	sub	sp, #20
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	6078      	str	r0, [r7, #4]
 800b02e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	3314      	adds	r3, #20
 800b034:	461a      	mov	r2, r3
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	4413      	add	r3, r2
 800b03a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	681b      	ldr	r3, [r3, #0]
}  
 800b040:	4618      	mov	r0, r3
 800b042:	3714      	adds	r7, #20
 800b044:	46bd      	mov	sp, r7
 800b046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04a:	4770      	bx	lr

0800b04c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b085      	sub	sp, #20
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
 800b054:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b056:	2300      	movs	r3, #0
 800b058:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	685a      	ldr	r2, [r3, #4]
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b072:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b078:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b07e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b080:	68fa      	ldr	r2, [r7, #12]
 800b082:	4313      	orrs	r3, r2
 800b084:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b08a:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	431a      	orrs	r2, r3
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800b096:	2300      	movs	r3, #0

}
 800b098:	4618      	mov	r0, r3
 800b09a:	3714      	adds	r7, #20
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b088      	sub	sp, #32
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b0b2:	2310      	movs	r3, #16
 800b0b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b0b6:	2340      	movs	r3, #64	@ 0x40
 800b0b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b0be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b0c4:	f107 0308 	add.w	r3, r7, #8
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f7ff ff74 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800b0d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0d4:	2110      	movs	r1, #16
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f000 f9d6 	bl	800b488 <SDMMC_GetCmdResp1>
 800b0dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0de:	69fb      	ldr	r3, [r7, #28]
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3720      	adds	r7, #32
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b088      	sub	sp, #32
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b0f6:	2311      	movs	r3, #17
 800b0f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b0fa:	2340      	movs	r3, #64	@ 0x40
 800b0fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b0fe:	2300      	movs	r3, #0
 800b100:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b102:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b106:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b108:	f107 0308 	add.w	r3, r7, #8
 800b10c:	4619      	mov	r1, r3
 800b10e:	6878      	ldr	r0, [r7, #4]
 800b110:	f7ff ff52 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b114:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b118:	2111      	movs	r1, #17
 800b11a:	6878      	ldr	r0, [r7, #4]
 800b11c:	f000 f9b4 	bl	800b488 <SDMMC_GetCmdResp1>
 800b120:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b122:	69fb      	ldr	r3, [r7, #28]
}
 800b124:	4618      	mov	r0, r3
 800b126:	3720      	adds	r7, #32
 800b128:	46bd      	mov	sp, r7
 800b12a:	bd80      	pop	{r7, pc}

0800b12c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b088      	sub	sp, #32
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
 800b134:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b13a:	2312      	movs	r3, #18
 800b13c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b13e:	2340      	movs	r3, #64	@ 0x40
 800b140:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b142:	2300      	movs	r3, #0
 800b144:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b146:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b14a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b14c:	f107 0308 	add.w	r3, r7, #8
 800b150:	4619      	mov	r1, r3
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f7ff ff30 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b15c:	2112      	movs	r1, #18
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	f000 f992 	bl	800b488 <SDMMC_GetCmdResp1>
 800b164:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b166:	69fb      	ldr	r3, [r7, #28]
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3720      	adds	r7, #32
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b088      	sub	sp, #32
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
 800b178:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b17e:	2318      	movs	r3, #24
 800b180:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b182:	2340      	movs	r3, #64	@ 0x40
 800b184:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b186:	2300      	movs	r3, #0
 800b188:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b18a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b18e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b190:	f107 0308 	add.w	r3, r7, #8
 800b194:	4619      	mov	r1, r3
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f7ff ff0e 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b19c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1a0:	2118      	movs	r1, #24
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f000 f970 	bl	800b488 <SDMMC_GetCmdResp1>
 800b1a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1aa:	69fb      	ldr	r3, [r7, #28]
}
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	3720      	adds	r7, #32
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	bd80      	pop	{r7, pc}

0800b1b4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b088      	sub	sp, #32
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
 800b1bc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b1c2:	2319      	movs	r3, #25
 800b1c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b1c6:	2340      	movs	r3, #64	@ 0x40
 800b1c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b1ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1d2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b1d4:	f107 0308 	add.w	r3, r7, #8
 800b1d8:	4619      	mov	r1, r3
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	f7ff feec 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b1e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1e4:	2119      	movs	r1, #25
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 f94e 	bl	800b488 <SDMMC_GetCmdResp1>
 800b1ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1ee:	69fb      	ldr	r3, [r7, #28]
}
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	3720      	adds	r7, #32
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}

0800b1f8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b088      	sub	sp, #32
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b200:	2300      	movs	r3, #0
 800b202:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b204:	230c      	movs	r3, #12
 800b206:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b208:	2340      	movs	r3, #64	@ 0x40
 800b20a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b20c:	2300      	movs	r3, #0
 800b20e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b210:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b214:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b216:	f107 0308 	add.w	r3, r7, #8
 800b21a:	4619      	mov	r1, r3
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	f7ff fecb 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800b222:	4a05      	ldr	r2, [pc, #20]	@ (800b238 <SDMMC_CmdStopTransfer+0x40>)
 800b224:	210c      	movs	r1, #12
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f000 f92e 	bl	800b488 <SDMMC_GetCmdResp1>
 800b22c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b22e:	69fb      	ldr	r3, [r7, #28]
}
 800b230:	4618      	mov	r0, r3
 800b232:	3720      	adds	r7, #32
 800b234:	46bd      	mov	sp, r7
 800b236:	bd80      	pop	{r7, pc}
 800b238:	05f5e100 	.word	0x05f5e100

0800b23c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b08a      	sub	sp, #40	@ 0x28
 800b240:	af00      	add	r7, sp, #0
 800b242:	60f8      	str	r0, [r7, #12]
 800b244:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b24c:	2307      	movs	r3, #7
 800b24e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b250:	2340      	movs	r3, #64	@ 0x40
 800b252:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b254:	2300      	movs	r3, #0
 800b256:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b258:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b25c:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b25e:	f107 0310 	add.w	r3, r7, #16
 800b262:	4619      	mov	r1, r3
 800b264:	68f8      	ldr	r0, [r7, #12]
 800b266:	f7ff fea7 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800b26a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b26e:	2107      	movs	r1, #7
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f000 f909 	bl	800b488 <SDMMC_GetCmdResp1>
 800b276:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800b278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	3728      	adds	r7, #40	@ 0x28
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}

0800b282 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800b282:	b580      	push	{r7, lr}
 800b284:	b088      	sub	sp, #32
 800b286:	af00      	add	r7, sp, #0
 800b288:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b28a:	2300      	movs	r3, #0
 800b28c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b28e:	2300      	movs	r3, #0
 800b290:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800b292:	2300      	movs	r3, #0
 800b294:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b296:	2300      	movs	r3, #0
 800b298:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b29a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b29e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b2a0:	f107 0308 	add.w	r3, r7, #8
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f7ff fe86 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 fb23 	bl	800b8f8 <SDMMC_GetCmdError>
 800b2b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2b4:	69fb      	ldr	r3, [r7, #28]
}
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	3720      	adds	r7, #32
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	bd80      	pop	{r7, pc}

0800b2be <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800b2be:	b580      	push	{r7, lr}
 800b2c0:	b088      	sub	sp, #32
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b2c6:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800b2ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b2cc:	2308      	movs	r3, #8
 800b2ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b2d0:	2340      	movs	r3, #64	@ 0x40
 800b2d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b2d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2dc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b2de:	f107 0308 	add.w	r3, r7, #8
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f7ff fe67 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f000 fab6 	bl	800b85c <SDMMC_GetCmdResp7>
 800b2f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2f2:	69fb      	ldr	r3, [r7, #28]
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3720      	adds	r7, #32
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}

0800b2fc <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b088      	sub	sp, #32
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
 800b304:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b30a:	2337      	movs	r3, #55	@ 0x37
 800b30c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b30e:	2340      	movs	r3, #64	@ 0x40
 800b310:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b312:	2300      	movs	r3, #0
 800b314:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b316:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b31a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b31c:	f107 0308 	add.w	r3, r7, #8
 800b320:	4619      	mov	r1, r3
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f7ff fe48 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800b328:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b32c:	2137      	movs	r1, #55	@ 0x37
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	f000 f8aa 	bl	800b488 <SDMMC_GetCmdResp1>
 800b334:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b336:	69fb      	ldr	r3, [r7, #28]
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3720      	adds	r7, #32
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bd80      	pop	{r7, pc}

0800b340 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b088      	sub	sp, #32
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
 800b348:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b34a:	683a      	ldr	r2, [r7, #0]
 800b34c:	4b0d      	ldr	r3, [pc, #52]	@ (800b384 <SDMMC_CmdAppOperCommand+0x44>)
 800b34e:	4313      	orrs	r3, r2
 800b350:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b352:	2329      	movs	r3, #41	@ 0x29
 800b354:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b356:	2340      	movs	r3, #64	@ 0x40
 800b358:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b35a:	2300      	movs	r3, #0
 800b35c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b35e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b362:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b364:	f107 0308 	add.w	r3, r7, #8
 800b368:	4619      	mov	r1, r3
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	f7ff fe24 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f000 f9bf 	bl	800b6f4 <SDMMC_GetCmdResp3>
 800b376:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b378:	69fb      	ldr	r3, [r7, #28]
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3720      	adds	r7, #32
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}
 800b382:	bf00      	nop
 800b384:	80100000 	.word	0x80100000

0800b388 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b088      	sub	sp, #32
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b390:	2300      	movs	r3, #0
 800b392:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b394:	2302      	movs	r3, #2
 800b396:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800b398:	23c0      	movs	r3, #192	@ 0xc0
 800b39a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b39c:	2300      	movs	r3, #0
 800b39e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b3a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b3a4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b3a6:	f107 0308 	add.w	r3, r7, #8
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f7ff fe03 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 f956 	bl	800b664 <SDMMC_GetCmdResp2>
 800b3b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3ba:	69fb      	ldr	r3, [r7, #28]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3720      	adds	r7, #32
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b088      	sub	sp, #32
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
 800b3cc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b3d2:	2309      	movs	r3, #9
 800b3d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800b3d6:	23c0      	movs	r3, #192	@ 0xc0
 800b3d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b3de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b3e2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b3e4:	f107 0308 	add.w	r3, r7, #8
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f7ff fde4 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f000 f937 	bl	800b664 <SDMMC_GetCmdResp2>
 800b3f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3f8:	69fb      	ldr	r3, [r7, #28]
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3720      	adds	r7, #32
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}

0800b402 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800b402:	b580      	push	{r7, lr}
 800b404:	b088      	sub	sp, #32
 800b406:	af00      	add	r7, sp, #0
 800b408:	6078      	str	r0, [r7, #4]
 800b40a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b40c:	2300      	movs	r3, #0
 800b40e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b410:	2303      	movs	r3, #3
 800b412:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b414:	2340      	movs	r3, #64	@ 0x40
 800b416:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b418:	2300      	movs	r3, #0
 800b41a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b41c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b420:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b422:	f107 0308 	add.w	r3, r7, #8
 800b426:	4619      	mov	r1, r3
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f7ff fdc5 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b42e:	683a      	ldr	r2, [r7, #0]
 800b430:	2103      	movs	r1, #3
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 f99c 	bl	800b770 <SDMMC_GetCmdResp6>
 800b438:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b43a:	69fb      	ldr	r3, [r7, #28]
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3720      	adds	r7, #32
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b088      	sub	sp, #32
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
 800b44c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b452:	230d      	movs	r3, #13
 800b454:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b456:	2340      	movs	r3, #64	@ 0x40
 800b458:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b45a:	2300      	movs	r3, #0
 800b45c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b45e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b462:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b464:	f107 0308 	add.w	r3, r7, #8
 800b468:	4619      	mov	r1, r3
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f7ff fda4 	bl	800afb8 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800b470:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b474:	210d      	movs	r1, #13
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 f806 	bl	800b488 <SDMMC_GetCmdResp1>
 800b47c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b47e:	69fb      	ldr	r3, [r7, #28]
}
 800b480:	4618      	mov	r0, r3
 800b482:	3720      	adds	r7, #32
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}

0800b488 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b088      	sub	sp, #32
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	60f8      	str	r0, [r7, #12]
 800b490:	460b      	mov	r3, r1
 800b492:	607a      	str	r2, [r7, #4]
 800b494:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b496:	4b70      	ldr	r3, [pc, #448]	@ (800b658 <SDMMC_GetCmdResp1+0x1d0>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a70      	ldr	r2, [pc, #448]	@ (800b65c <SDMMC_GetCmdResp1+0x1d4>)
 800b49c:	fba2 2303 	umull	r2, r3, r2, r3
 800b4a0:	0a5a      	lsrs	r2, r3, #9
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	fb02 f303 	mul.w	r3, r2, r3
 800b4a8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b4aa:	69fb      	ldr	r3, [r7, #28]
 800b4ac:	1e5a      	subs	r2, r3, #1
 800b4ae:	61fa      	str	r2, [r7, #28]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d102      	bne.n	800b4ba <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b4b4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b4b8:	e0c9      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4be:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b4c0:	69bb      	ldr	r3, [r7, #24]
 800b4c2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d0ef      	beq.n	800b4aa <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b4ca:	69bb      	ldr	r3, [r7, #24]
 800b4cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d1ea      	bne.n	800b4aa <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4d8:	f003 0304 	and.w	r3, r3, #4
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d004      	beq.n	800b4ea <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	2204      	movs	r2, #4
 800b4e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b4e6:	2304      	movs	r3, #4
 800b4e8:	e0b1      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4ee:	f003 0301 	and.w	r3, r3, #1
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d004      	beq.n	800b500 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	e0a6      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	22c5      	movs	r2, #197	@ 0xc5
 800b504:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b506:	68f8      	ldr	r0, [r7, #12]
 800b508:	f7ff fd80 	bl	800b00c <SDMMC_GetCommandResponse>
 800b50c:	4603      	mov	r3, r0
 800b50e:	461a      	mov	r2, r3
 800b510:	7afb      	ldrb	r3, [r7, #11]
 800b512:	4293      	cmp	r3, r2
 800b514:	d001      	beq.n	800b51a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b516:	2301      	movs	r3, #1
 800b518:	e099      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b51a:	2100      	movs	r1, #0
 800b51c:	68f8      	ldr	r0, [r7, #12]
 800b51e:	f7ff fd82 	bl	800b026 <SDMMC_GetResponse>
 800b522:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b524:	697a      	ldr	r2, [r7, #20]
 800b526:	4b4e      	ldr	r3, [pc, #312]	@ (800b660 <SDMMC_GetCmdResp1+0x1d8>)
 800b528:	4013      	ands	r3, r2
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d101      	bne.n	800b532 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b52e:	2300      	movs	r3, #0
 800b530:	e08d      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	2b00      	cmp	r3, #0
 800b536:	da02      	bge.n	800b53e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b538:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b53c:	e087      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b544:	2b00      	cmp	r3, #0
 800b546:	d001      	beq.n	800b54c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b548:	2340      	movs	r3, #64	@ 0x40
 800b54a:	e080      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b552:	2b00      	cmp	r3, #0
 800b554:	d001      	beq.n	800b55a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b556:	2380      	movs	r3, #128	@ 0x80
 800b558:	e079      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b560:	2b00      	cmp	r3, #0
 800b562:	d002      	beq.n	800b56a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b564:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b568:	e071      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b570:	2b00      	cmp	r3, #0
 800b572:	d002      	beq.n	800b57a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b574:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b578:	e069      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b580:	2b00      	cmp	r3, #0
 800b582:	d002      	beq.n	800b58a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b584:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b588:	e061      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b590:	2b00      	cmp	r3, #0
 800b592:	d002      	beq.n	800b59a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b594:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b598:	e059      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d002      	beq.n	800b5aa <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b5a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b5a8:	e051      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d002      	beq.n	800b5ba <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b5b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b5b8:	e049      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d002      	beq.n	800b5ca <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b5c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b5c8:	e041      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b5ca:	697b      	ldr	r3, [r7, #20]
 800b5cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d002      	beq.n	800b5da <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b5d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b5d8:	e039      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d002      	beq.n	800b5ea <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b5e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800b5e8:	e031      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d002      	beq.n	800b5fa <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b5f4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800b5f8:	e029      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b5fa:	697b      	ldr	r3, [r7, #20]
 800b5fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b600:	2b00      	cmp	r3, #0
 800b602:	d002      	beq.n	800b60a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b604:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b608:	e021      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b610:	2b00      	cmp	r3, #0
 800b612:	d002      	beq.n	800b61a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b614:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b618:	e019      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b61a:	697b      	ldr	r3, [r7, #20]
 800b61c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b620:	2b00      	cmp	r3, #0
 800b622:	d002      	beq.n	800b62a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b624:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b628:	e011      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b630:	2b00      	cmp	r3, #0
 800b632:	d002      	beq.n	800b63a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b634:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b638:	e009      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b63a:	697b      	ldr	r3, [r7, #20]
 800b63c:	f003 0308 	and.w	r3, r3, #8
 800b640:	2b00      	cmp	r3, #0
 800b642:	d002      	beq.n	800b64a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b644:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800b648:	e001      	b.n	800b64e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b64a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3720      	adds	r7, #32
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	20000018 	.word	0x20000018
 800b65c:	10624dd3 	.word	0x10624dd3
 800b660:	fdffe008 	.word	0xfdffe008

0800b664 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800b664:	b480      	push	{r7}
 800b666:	b085      	sub	sp, #20
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b66c:	4b1f      	ldr	r3, [pc, #124]	@ (800b6ec <SDMMC_GetCmdResp2+0x88>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a1f      	ldr	r2, [pc, #124]	@ (800b6f0 <SDMMC_GetCmdResp2+0x8c>)
 800b672:	fba2 2303 	umull	r2, r3, r2, r3
 800b676:	0a5b      	lsrs	r3, r3, #9
 800b678:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b67c:	fb02 f303 	mul.w	r3, r2, r3
 800b680:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	1e5a      	subs	r2, r3, #1
 800b686:	60fa      	str	r2, [r7, #12]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d102      	bne.n	800b692 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b68c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b690:	e026      	b.n	800b6e0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b696:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d0ef      	beq.n	800b682 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d1ea      	bne.n	800b682 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6b0:	f003 0304 	and.w	r3, r3, #4
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d004      	beq.n	800b6c2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2204      	movs	r2, #4
 800b6bc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b6be:	2304      	movs	r3, #4
 800b6c0:	e00e      	b.n	800b6e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6c6:	f003 0301 	and.w	r3, r3, #1
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d004      	beq.n	800b6d8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e003      	b.n	800b6e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	22c5      	movs	r2, #197	@ 0xc5
 800b6dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800b6de:	2300      	movs	r3, #0
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3714      	adds	r7, #20
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ea:	4770      	bx	lr
 800b6ec:	20000018 	.word	0x20000018
 800b6f0:	10624dd3 	.word	0x10624dd3

0800b6f4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b6fc:	4b1a      	ldr	r3, [pc, #104]	@ (800b768 <SDMMC_GetCmdResp3+0x74>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4a1a      	ldr	r2, [pc, #104]	@ (800b76c <SDMMC_GetCmdResp3+0x78>)
 800b702:	fba2 2303 	umull	r2, r3, r2, r3
 800b706:	0a5b      	lsrs	r3, r3, #9
 800b708:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b70c:	fb02 f303 	mul.w	r3, r2, r3
 800b710:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	1e5a      	subs	r2, r3, #1
 800b716:	60fa      	str	r2, [r7, #12]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d102      	bne.n	800b722 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b71c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b720:	e01b      	b.n	800b75a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b726:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d0ef      	beq.n	800b712 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d1ea      	bne.n	800b712 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b740:	f003 0304 	and.w	r3, r3, #4
 800b744:	2b00      	cmp	r3, #0
 800b746:	d004      	beq.n	800b752 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2204      	movs	r2, #4
 800b74c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b74e:	2304      	movs	r3, #4
 800b750:	e003      	b.n	800b75a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	22c5      	movs	r2, #197	@ 0xc5
 800b756:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b758:	2300      	movs	r3, #0
}
 800b75a:	4618      	mov	r0, r3
 800b75c:	3714      	adds	r7, #20
 800b75e:	46bd      	mov	sp, r7
 800b760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b764:	4770      	bx	lr
 800b766:	bf00      	nop
 800b768:	20000018 	.word	0x20000018
 800b76c:	10624dd3 	.word	0x10624dd3

0800b770 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b088      	sub	sp, #32
 800b774:	af00      	add	r7, sp, #0
 800b776:	60f8      	str	r0, [r7, #12]
 800b778:	460b      	mov	r3, r1
 800b77a:	607a      	str	r2, [r7, #4]
 800b77c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b77e:	4b35      	ldr	r3, [pc, #212]	@ (800b854 <SDMMC_GetCmdResp6+0xe4>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	4a35      	ldr	r2, [pc, #212]	@ (800b858 <SDMMC_GetCmdResp6+0xe8>)
 800b784:	fba2 2303 	umull	r2, r3, r2, r3
 800b788:	0a5b      	lsrs	r3, r3, #9
 800b78a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b78e:	fb02 f303 	mul.w	r3, r2, r3
 800b792:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b794:	69fb      	ldr	r3, [r7, #28]
 800b796:	1e5a      	subs	r2, r3, #1
 800b798:	61fa      	str	r2, [r7, #28]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d102      	bne.n	800b7a4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b79e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b7a2:	e052      	b.n	800b84a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7a8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b7aa:	69bb      	ldr	r3, [r7, #24]
 800b7ac:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d0ef      	beq.n	800b794 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b7b4:	69bb      	ldr	r3, [r7, #24]
 800b7b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d1ea      	bne.n	800b794 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7c2:	f003 0304 	and.w	r3, r3, #4
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d004      	beq.n	800b7d4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	2204      	movs	r2, #4
 800b7ce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b7d0:	2304      	movs	r3, #4
 800b7d2:	e03a      	b.n	800b84a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7d8:	f003 0301 	and.w	r3, r3, #1
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d004      	beq.n	800b7ea <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	e02f      	b.n	800b84a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b7ea:	68f8      	ldr	r0, [r7, #12]
 800b7ec:	f7ff fc0e 	bl	800b00c <SDMMC_GetCommandResponse>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	461a      	mov	r2, r3
 800b7f4:	7afb      	ldrb	r3, [r7, #11]
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d001      	beq.n	800b7fe <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	e025      	b.n	800b84a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	22c5      	movs	r2, #197	@ 0xc5
 800b802:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800b804:	2100      	movs	r1, #0
 800b806:	68f8      	ldr	r0, [r7, #12]
 800b808:	f7ff fc0d 	bl	800b026 <SDMMC_GetResponse>
 800b80c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800b814:	2b00      	cmp	r3, #0
 800b816:	d106      	bne.n	800b826 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b818:	697b      	ldr	r3, [r7, #20]
 800b81a:	0c1b      	lsrs	r3, r3, #16
 800b81c:	b29a      	uxth	r2, r3
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b822:	2300      	movs	r3, #0
 800b824:	e011      	b.n	800b84a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d002      	beq.n	800b836 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b830:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b834:	e009      	b.n	800b84a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d002      	beq.n	800b846 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b840:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b844:	e001      	b.n	800b84a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b846:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3720      	adds	r7, #32
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
 800b852:	bf00      	nop
 800b854:	20000018 	.word	0x20000018
 800b858:	10624dd3 	.word	0x10624dd3

0800b85c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800b85c:	b480      	push	{r7}
 800b85e:	b085      	sub	sp, #20
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b864:	4b22      	ldr	r3, [pc, #136]	@ (800b8f0 <SDMMC_GetCmdResp7+0x94>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4a22      	ldr	r2, [pc, #136]	@ (800b8f4 <SDMMC_GetCmdResp7+0x98>)
 800b86a:	fba2 2303 	umull	r2, r3, r2, r3
 800b86e:	0a5b      	lsrs	r3, r3, #9
 800b870:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b874:	fb02 f303 	mul.w	r3, r2, r3
 800b878:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	1e5a      	subs	r2, r3, #1
 800b87e:	60fa      	str	r2, [r7, #12]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d102      	bne.n	800b88a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b884:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b888:	e02c      	b.n	800b8e4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b88e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b890:	68bb      	ldr	r3, [r7, #8]
 800b892:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b896:	2b00      	cmp	r3, #0
 800b898:	d0ef      	beq.n	800b87a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d1ea      	bne.n	800b87a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8a8:	f003 0304 	and.w	r3, r3, #4
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d004      	beq.n	800b8ba <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2204      	movs	r2, #4
 800b8b4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b8b6:	2304      	movs	r3, #4
 800b8b8:	e014      	b.n	800b8e4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8be:	f003 0301 	and.w	r3, r3, #1
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d004      	beq.n	800b8d0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2201      	movs	r2, #1
 800b8ca:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	e009      	b.n	800b8e4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d002      	beq.n	800b8e2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2240      	movs	r2, #64	@ 0x40
 800b8e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b8e2:	2300      	movs	r3, #0
  
}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	3714      	adds	r7, #20
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ee:	4770      	bx	lr
 800b8f0:	20000018 	.word	0x20000018
 800b8f4:	10624dd3 	.word	0x10624dd3

0800b8f8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b085      	sub	sp, #20
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b900:	4b11      	ldr	r3, [pc, #68]	@ (800b948 <SDMMC_GetCmdError+0x50>)
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	4a11      	ldr	r2, [pc, #68]	@ (800b94c <SDMMC_GetCmdError+0x54>)
 800b906:	fba2 2303 	umull	r2, r3, r2, r3
 800b90a:	0a5b      	lsrs	r3, r3, #9
 800b90c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b910:	fb02 f303 	mul.w	r3, r2, r3
 800b914:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	1e5a      	subs	r2, r3, #1
 800b91a:	60fa      	str	r2, [r7, #12]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d102      	bne.n	800b926 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b920:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b924:	e009      	b.n	800b93a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b92a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d0f1      	beq.n	800b916 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	22c5      	movs	r2, #197	@ 0xc5
 800b936:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800b938:	2300      	movs	r3, #0
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3714      	adds	r7, #20
 800b93e:	46bd      	mov	sp, r7
 800b940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b944:	4770      	bx	lr
 800b946:	bf00      	nop
 800b948:	20000018 	.word	0x20000018
 800b94c:	10624dd3 	.word	0x10624dd3

0800b950 <AUDIO_REC_Start>:
  * @brief  Starts Audio streaming.    
  * @param  None
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_REC_Start(void)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b090      	sub	sp, #64	@ 0x40
 800b954:	af00      	add	r7, sp, #0
  uint32_t byteswritten = 0;
 800b956:	2300      	movs	r3, #0
 800b958:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint8_t str[FILEMGR_FILE_NAME_SIZE + 20];

  uwVolume = 100;
 800b95a:	4b33      	ldr	r3, [pc, #204]	@ (800ba28 <AUDIO_REC_Start+0xd8>)
 800b95c:	2264      	movs	r2, #100	@ 0x64
 800b95e:	601a      	str	r2, [r3, #0]

  /* Create a new file system */
  if (f_mount(&SDFatFS, (TCHAR const*) SDPath, 0) != FR_OK) {
 800b960:	2200      	movs	r2, #0
 800b962:	4932      	ldr	r1, [pc, #200]	@ (800ba2c <AUDIO_REC_Start+0xdc>)
 800b964:	4832      	ldr	r0, [pc, #200]	@ (800ba30 <AUDIO_REC_Start+0xe0>)
 800b966:	f002 faed 	bl	800df44 <f_mount>
 800b96a:	4603      	mov	r3, r0
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d002      	beq.n	800b976 <AUDIO_REC_Start+0x26>
    	Error_Handler(); /* FatFs Initialization Error */
 800b970:	f7f6 fd67 	bl	8002442 <Error_Handler>
 800b974:	e052      	b.n	800ba1c <AUDIO_REC_Start+0xcc>
  } else {
	  printf("SD card mounted\r\n");
 800b976:	482f      	ldr	r0, [pc, #188]	@ (800ba34 <AUDIO_REC_Start+0xe4>)
 800b978:	f009 fc4c 	bl	8015214 <puts>
		  	  sizeof(workBuffer)) != FR_OK) {
		  Error_Handler(); / * FatFs Format Error */
//	  } else {
//	  */

	  printf("WAV file created\r\n");
 800b97c:	482e      	ldr	r0, [pc, #184]	@ (800ba38 <AUDIO_REC_Start+0xe8>)
 800b97e:	f009 fc49 	bl	8015214 <puts>
	  if(f_open(&WavFile, REC_WAVE_NAME, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK)
 800b982:	220a      	movs	r2, #10
 800b984:	492d      	ldr	r1, [pc, #180]	@ (800ba3c <AUDIO_REC_Start+0xec>)
 800b986:	482e      	ldr	r0, [pc, #184]	@ (800ba40 <AUDIO_REC_Start+0xf0>)
 800b988:	f002 fb22 	bl	800dfd0 <f_open>
 800b98c:	4603      	mov	r3, r0
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d144      	bne.n	800ba1c <AUDIO_REC_Start+0xcc>
	  {
		/* Initialize header file */
		WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff);
 800b992:	492c      	ldr	r1, [pc, #176]	@ (800ba44 <AUDIO_REC_Start+0xf4>)
 800b994:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800b998:	f000 f9c6 	bl	800bd28 <WavProcess_EncInit>

		/* Write header file */
		if(f_write(&WavFile, pHeaderBuff, 44, (void*)&byteswritten) == FR_OK)
 800b99c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800b9a0:	222c      	movs	r2, #44	@ 0x2c
 800b9a2:	4928      	ldr	r1, [pc, #160]	@ (800ba44 <AUDIO_REC_Start+0xf4>)
 800b9a4:	4826      	ldr	r0, [pc, #152]	@ (800ba40 <AUDIO_REC_Start+0xf0>)
 800b9a6:	f002 fe0c 	bl	800e5c2 <f_write>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d135      	bne.n	800ba1c <AUDIO_REC_Start+0xcc>
		{
		  printf("State : ready to record\r\n");
 800b9b0:	4825      	ldr	r0, [pc, #148]	@ (800ba48 <AUDIO_REC_Start+0xf8>)
 800b9b2:	f009 fc2f 	bl	8015214 <puts>
		  AudioState = AUDIO_STATE_RECORD;
 800b9b6:	4b25      	ldr	r3, [pc, #148]	@ (800ba4c <AUDIO_REC_Start+0xfc>)
 800b9b8:	2205      	movs	r2, #5
 800b9ba:	701a      	strb	r2, [r3, #0]

			if(byteswritten != 0)
 800b9bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d02c      	beq.n	800ba1c <AUDIO_REC_Start+0xcc>
			{
			  BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR); // 1 mono
 800b9c2:	2202      	movs	r2, #2
 800b9c4:	2110      	movs	r1, #16
 800b9c6:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800b9ca:	f7f9 f81b 	bl	8004a04 <BSP_AUDIO_IN_Init>
			  printf("Recording config initialized\r\n");
 800b9ce:	4820      	ldr	r0, [pc, #128]	@ (800ba50 <AUDIO_REC_Start+0x100>)
 800b9d0:	f009 fc20 	bl	8015214 <puts>
			  BSP_AUDIO_IN_Record((uint16_t*)&BufferCtl.pcm_buff[0], AUDIO_IN_PCM_BUFFER_SIZE);
 800b9d4:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 800b9d8:	481e      	ldr	r0, [pc, #120]	@ (800ba54 <AUDIO_REC_Start+0x104>)
 800b9da:	f7f9 f891 	bl	8004b00 <BSP_AUDIO_IN_Record>
			  printf("Recording started...\r\n");
 800b9de:	481e      	ldr	r0, [pc, #120]	@ (800ba58 <AUDIO_REC_Start+0x108>)
 800b9e0:	f009 fc18 	bl	8015214 <puts>
			  BufferCtl.fptr = byteswritten;
 800b9e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9e6:	4a1b      	ldr	r2, [pc, #108]	@ (800ba54 <AUDIO_REC_Start+0x104>)
 800b9e8:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800b9ec:	f8c2 380c 	str.w	r3, [r2, #2060]	@ 0x80c
			  BufferCtl.pcm_ptr = 0;
 800b9f0:	4b18      	ldr	r3, [pc, #96]	@ (800ba54 <AUDIO_REC_Start+0x104>)
 800b9f2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800b9f6:	461a      	mov	r2, r3
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
			  BufferCtl.offset = 0;
 800b9fe:	4b15      	ldr	r3, [pc, #84]	@ (800ba54 <AUDIO_REC_Start+0x104>)
 800ba00:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800ba04:	461a      	mov	r2, r3
 800ba06:	2300      	movs	r3, #0
 800ba08:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
			  BufferCtl.wr_state = BUFFER_EMPTY;
 800ba0c:	4b11      	ldr	r3, [pc, #68]	@ (800ba54 <AUDIO_REC_Start+0x104>)
 800ba0e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800ba12:	2200      	movs	r2, #0
 800ba14:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
			  return AUDIO_ERROR_NONE;
 800ba18:	2300      	movs	r3, #0
 800ba1a:	e000      	b.n	800ba1e <AUDIO_REC_Start+0xce>
			}
		}
	  }
	  //}
  }
  return AUDIO_ERROR_IO;
 800ba1c:	2301      	movs	r3, #1
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3740      	adds	r7, #64	@ 0x40
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop
 800ba28:	20000058 	.word	0x20000058
 800ba2c:	20035d34 	.word	0x20035d34
 800ba30:	20035d38 	.word	0x20035d38
 800ba34:	080185d4 	.word	0x080185d4
 800ba38:	080185e8 	.word	0x080185e8
 800ba3c:	080185fc 	.word	0x080185fc
 800ba40:	20035b00 	.word	0x20035b00
 800ba44:	20031298 	.word	0x20031298
 800ba48:	08018608 	.word	0x08018608
 800ba4c:	20000a58 	.word	0x20000a58
 800ba50:	08018624 	.word	0x08018624
 800ba54:	200312c4 	.word	0x200312c4
 800ba58:	08018644 	.word	0x08018644

0800ba5c <AUDIO_REC_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_REC_Process(void)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b088      	sub	sp, #32
 800ba60:	af00      	add	r7, sp, #0
  uint32_t byteswritten = 0;
 800ba62:	2300      	movs	r3, #0
 800ba64:	617b      	str	r3, [r7, #20]
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 800ba66:	2300      	movs	r3, #0
 800ba68:	77fb      	strb	r3, [r7, #31]
  uint32_t elapsed_time; 
  static uint32_t prev_elapsed_time = 0xFFFFFFFF;
  uint8_t str[16];
  //static TS_StateTypeDef  TS_State={0};
  //printf("PRE SWITCH\r\n");
  switch(AudioState)
 800ba6a:	4b59      	ldr	r3, [pc, #356]	@ (800bbd0 <AUDIO_REC_Process+0x174>)
 800ba6c:	781b      	ldrb	r3, [r3, #0]
 800ba6e:	2b05      	cmp	r3, #5
 800ba70:	d002      	beq.n	800ba78 <AUDIO_REC_Process+0x1c>
 800ba72:	2b0a      	cmp	r3, #10
 800ba74:	d079      	beq.n	800bb6a <AUDIO_REC_Process+0x10e>

  	case AUDIO_STATE_IDLE:
  	case AUDIO_STATE_INIT:
  	default:
      /* Do Nothing */
      break;
 800ba76:	e0a7      	b.n	800bbc8 <AUDIO_REC_Process+0x16c>
      if(BufferCtl.fptr >= REC_SAMPLE_LENGTH)
 800ba78:	4b56      	ldr	r3, [pc, #344]	@ (800bbd4 <AUDIO_REC_Process+0x178>)
 800ba7a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800ba7e:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800ba82:	f5b3 4f7a 	cmp.w	r3, #64000	@ 0xfa00
 800ba86:	d303      	bcc.n	800ba90 <AUDIO_REC_Process+0x34>
        AudioState = AUDIO_STATE_STOP;
 800ba88:	4b51      	ldr	r3, [pc, #324]	@ (800bbd0 <AUDIO_REC_Process+0x174>)
 800ba8a:	220a      	movs	r2, #10
 800ba8c:	701a      	strb	r2, [r3, #0]
        break;
 800ba8e:	e09b      	b.n	800bbc8 <AUDIO_REC_Process+0x16c>
      if(BufferCtl.wr_state == BUFFER_FULL)
 800ba90:	4b50      	ldr	r3, [pc, #320]	@ (800bbd4 <AUDIO_REC_Process+0x178>)
 800ba92:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800ba96:	f893 3804 	ldrb.w	r3, [r3, #2052]	@ 0x804
 800ba9a:	2b01      	cmp	r3, #1
 800ba9c:	d128      	bne.n	800baf0 <AUDIO_REC_Process+0x94>
        if(f_write(&WavFile, (uint8_t*)(BufferCtl.pcm_buff + BufferCtl.offset),
 800ba9e:	4b4d      	ldr	r3, [pc, #308]	@ (800bbd4 <AUDIO_REC_Process+0x178>)
 800baa0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800baa4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800baa8:	005b      	lsls	r3, r3, #1
 800baaa:	4a4a      	ldr	r2, [pc, #296]	@ (800bbd4 <AUDIO_REC_Process+0x178>)
 800baac:	1899      	adds	r1, r3, r2
 800baae:	f107 0314 	add.w	r3, r7, #20
 800bab2:	f44f 5210 	mov.w	r2, #9216	@ 0x2400
 800bab6:	4848      	ldr	r0, [pc, #288]	@ (800bbd8 <AUDIO_REC_Process+0x17c>)
 800bab8:	f002 fd83 	bl	800e5c2 <f_write>
 800babc:	4603      	mov	r3, r0
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d004      	beq.n	800bacc <AUDIO_REC_Process+0x70>
          printf("recording failed\r\n");
 800bac2:	4846      	ldr	r0, [pc, #280]	@ (800bbdc <AUDIO_REC_Process+0x180>)
 800bac4:	f009 fba6 	bl	8015214 <puts>
          return AUDIO_ERROR_IO;
 800bac8:	2301      	movs	r3, #1
 800baca:	e07d      	b.n	800bbc8 <AUDIO_REC_Process+0x16c>
        BufferCtl.fptr += byteswritten;
 800bacc:	4b41      	ldr	r3, [pc, #260]	@ (800bbd4 <AUDIO_REC_Process+0x178>)
 800bace:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bad2:	f8d3 280c 	ldr.w	r2, [r3, #2060]	@ 0x80c
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	4413      	add	r3, r2
 800bada:	4a3e      	ldr	r2, [pc, #248]	@ (800bbd4 <AUDIO_REC_Process+0x178>)
 800badc:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800bae0:	f8c2 380c 	str.w	r3, [r2, #2060]	@ 0x80c
        BufferCtl.wr_state =  BUFFER_EMPTY;
 800bae4:	4b3b      	ldr	r3, [pc, #236]	@ (800bbd4 <AUDIO_REC_Process+0x178>)
 800bae6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800baea:	2200      	movs	r2, #0
 800baec:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
      elapsed_time = BufferCtl.fptr / (DEFAULT_AUDIO_IN_FREQ * DEFAULT_AUDIO_IN_CHANNEL_NBR * 2);
 800baf0:	4b38      	ldr	r3, [pc, #224]	@ (800bbd4 <AUDIO_REC_Process+0x178>)
 800baf2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800baf6:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800bafa:	4a39      	ldr	r2, [pc, #228]	@ (800bbe0 <AUDIO_REC_Process+0x184>)
 800bafc:	fba2 2303 	umull	r2, r3, r2, r3
 800bb00:	0b1b      	lsrs	r3, r3, #12
 800bb02:	61bb      	str	r3, [r7, #24]
      if(prev_elapsed_time != elapsed_time)
 800bb04:	4b37      	ldr	r3, [pc, #220]	@ (800bbe4 <AUDIO_REC_Process+0x188>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	69ba      	ldr	r2, [r7, #24]
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d05b      	beq.n	800bbc6 <AUDIO_REC_Process+0x16a>
        prev_elapsed_time = elapsed_time;
 800bb0e:	4a35      	ldr	r2, [pc, #212]	@ (800bbe4 <AUDIO_REC_Process+0x188>)
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	6013      	str	r3, [r2, #0]
        printf("Elapsed time : \r\n");
 800bb14:	4834      	ldr	r0, [pc, #208]	@ (800bbe8 <AUDIO_REC_Process+0x18c>)
 800bb16:	f009 fb7d 	bl	8015214 <puts>
        printf("[%02d:%02d]\r\n", (int)(elapsed_time /60), (int)(elapsed_time%60));
 800bb1a:	69bb      	ldr	r3, [r7, #24]
 800bb1c:	4a33      	ldr	r2, [pc, #204]	@ (800bbec <AUDIO_REC_Process+0x190>)
 800bb1e:	fba2 2303 	umull	r2, r3, r2, r3
 800bb22:	095b      	lsrs	r3, r3, #5
 800bb24:	4618      	mov	r0, r3
 800bb26:	69b9      	ldr	r1, [r7, #24]
 800bb28:	4b30      	ldr	r3, [pc, #192]	@ (800bbec <AUDIO_REC_Process+0x190>)
 800bb2a:	fba3 2301 	umull	r2, r3, r3, r1
 800bb2e:	095a      	lsrs	r2, r3, #5
 800bb30:	4613      	mov	r3, r2
 800bb32:	011b      	lsls	r3, r3, #4
 800bb34:	1a9b      	subs	r3, r3, r2
 800bb36:	009b      	lsls	r3, r3, #2
 800bb38:	1aca      	subs	r2, r1, r3
 800bb3a:	4613      	mov	r3, r2
 800bb3c:	461a      	mov	r2, r3
 800bb3e:	4601      	mov	r1, r0
 800bb40:	482b      	ldr	r0, [pc, #172]	@ (800bbf0 <AUDIO_REC_Process+0x194>)
 800bb42:	f009 faff 	bl	8015144 <iprintf>
        printf("File size : \r\n");
 800bb46:	482b      	ldr	r0, [pc, #172]	@ (800bbf4 <AUDIO_REC_Process+0x198>)
 800bb48:	f009 fb64 	bl	8015214 <puts>
        printf("%4d KB\r\n", (int)((int32_t)BufferCtl.fptr/1024));
 800bb4c:	4b21      	ldr	r3, [pc, #132]	@ (800bbd4 <AUDIO_REC_Process+0x178>)
 800bb4e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bb52:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	da01      	bge.n	800bb5e <AUDIO_REC_Process+0x102>
 800bb5a:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800bb5e:	129b      	asrs	r3, r3, #10
 800bb60:	4619      	mov	r1, r3
 800bb62:	4825      	ldr	r0, [pc, #148]	@ (800bbf8 <AUDIO_REC_Process+0x19c>)
 800bb64:	f009 faee 	bl	8015144 <iprintf>
      break;
 800bb68:	e02d      	b.n	800bbc6 <AUDIO_REC_Process+0x16a>
      BSP_AUDIO_IN_Stop(CODEC_PDWN_SW);
 800bb6a:	2002      	movs	r0, #2
 800bb6c:	f7f8 ffe0 	bl	8004b30 <BSP_AUDIO_IN_Stop>
      HAL_Delay(300);
 800bb70:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bb74:	f7f9 fbac 	bl	80052d0 <HAL_Delay>
      if(f_lseek(&WavFile, 0) == FR_OK)
 800bb78:	2100      	movs	r1, #0
 800bb7a:	4817      	ldr	r0, [pc, #92]	@ (800bbd8 <AUDIO_REC_Process+0x17c>)
 800bb7c:	f002 ff3e 	bl	800e9fc <f_lseek>
 800bb80:	4603      	mov	r3, r0
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d113      	bne.n	800bbae <AUDIO_REC_Process+0x152>
        WavProcess_HeaderUpdate(pHeaderBuff, &WaveFormat);
 800bb86:	491d      	ldr	r1, [pc, #116]	@ (800bbfc <AUDIO_REC_Process+0x1a0>)
 800bb88:	481d      	ldr	r0, [pc, #116]	@ (800bc00 <AUDIO_REC_Process+0x1a4>)
 800bb8a:	f000 f9e5 	bl	800bf58 <WavProcess_HeaderUpdate>
        if(f_write(&WavFile, pHeaderBuff, sizeof(WAVE_FormatTypeDef), (void*)&byteswritten) == FR_OK)
 800bb8e:	f107 0314 	add.w	r3, r7, #20
 800bb92:	222c      	movs	r2, #44	@ 0x2c
 800bb94:	491a      	ldr	r1, [pc, #104]	@ (800bc00 <AUDIO_REC_Process+0x1a4>)
 800bb96:	4810      	ldr	r0, [pc, #64]	@ (800bbd8 <AUDIO_REC_Process+0x17c>)
 800bb98:	f002 fd13 	bl	800e5c2 <f_write>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d102      	bne.n	800bba8 <AUDIO_REC_Process+0x14c>
          audio_error = AUDIO_ERROR_EOF;
 800bba2:	2302      	movs	r3, #2
 800bba4:	77fb      	strb	r3, [r7, #31]
 800bba6:	e004      	b.n	800bbb2 <AUDIO_REC_Process+0x156>
          audio_error = AUDIO_ERROR_IO;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	77fb      	strb	r3, [r7, #31]
 800bbac:	e001      	b.n	800bbb2 <AUDIO_REC_Process+0x156>
        audio_error = AUDIO_ERROR_IO;
 800bbae:	2301      	movs	r3, #1
 800bbb0:	77fb      	strb	r3, [r7, #31]
      AudioState = AUDIO_STATE_IDLE;
 800bbb2:	4b07      	ldr	r3, [pc, #28]	@ (800bbd0 <AUDIO_REC_Process+0x174>)
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	701a      	strb	r2, [r3, #0]
      f_close(&WavFile);
 800bbb8:	4807      	ldr	r0, [pc, #28]	@ (800bbd8 <AUDIO_REC_Process+0x17c>)
 800bbba:	f002 fef5 	bl	800e9a8 <f_close>
      printf("wave file closed success\r\n");
 800bbbe:	4811      	ldr	r0, [pc, #68]	@ (800bc04 <AUDIO_REC_Process+0x1a8>)
 800bbc0:	f009 fb28 	bl	8015214 <puts>
      break;
 800bbc4:	e000      	b.n	800bbc8 <AUDIO_REC_Process+0x16c>
      break;
 800bbc6:	bf00      	nop
      return audio_error;
    }
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3720      	adds	r7, #32
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}
 800bbd0:	20000a58 	.word	0x20000a58
 800bbd4:	200312c4 	.word	0x200312c4
 800bbd8:	20035b00 	.word	0x20035b00
 800bbdc:	0801865c 	.word	0x0801865c
 800bbe0:	10624dd3 	.word	0x10624dd3
 800bbe4:	2000005c 	.word	0x2000005c
 800bbe8:	08018670 	.word	0x08018670
 800bbec:	88888889 	.word	0x88888889
 800bbf0:	08018684 	.word	0x08018684
 800bbf4:	08018694 	.word	0x08018694
 800bbf8:	080186a4 	.word	0x080186a4
 800bbfc:	20035ad4 	.word	0x20035ad4
 800bc00:	20031298 	.word	0x20031298
 800bc04:	080186b0 	.word	0x080186b0

0800bc08 <BSP_AUDIO_IN_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 800bc08:	b480      	push	{r7}
 800bc0a:	af00      	add	r7, sp, #0
  BufferCtl.pcm_ptr+= AUDIO_IN_PCM_BUFFER_SIZE/2;
 800bc0c:	4b21      	ldr	r3, [pc, #132]	@ (800bc94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800bc0e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bc12:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bc16:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 800bc1a:	4a1e      	ldr	r2, [pc, #120]	@ (800bc94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800bc1c:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800bc20:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  if(BufferCtl.pcm_ptr == AUDIO_IN_PCM_BUFFER_SIZE/2)
 800bc24:	4b1b      	ldr	r3, [pc, #108]	@ (800bc94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800bc26:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bc2a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bc2e:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 800bc32:	d10c      	bne.n	800bc4e <BSP_AUDIO_IN_TransferComplete_CallBack+0x46>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800bc34:	4b17      	ldr	r3, [pc, #92]	@ (800bc94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800bc36:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = 0;
 800bc40:	4b14      	ldr	r3, [pc, #80]	@ (800bc94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800bc42:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bc46:	461a      	mov	r2, r3
 800bc48:	2300      	movs	r3, #0
 800bc4a:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
  }
  
  if(BufferCtl.pcm_ptr >= AUDIO_IN_PCM_BUFFER_SIZE)
 800bc4e:	4b11      	ldr	r3, [pc, #68]	@ (800bc94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800bc50:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bc54:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bc58:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 800bc5c:	d314      	bcc.n	800bc88 <BSP_AUDIO_IN_TransferComplete_CallBack+0x80>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800bc5e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800bc60:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bc64:	2201      	movs	r2, #1
 800bc66:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = AUDIO_IN_PCM_BUFFER_SIZE/2;    
 800bc6a:	4b0a      	ldr	r3, [pc, #40]	@ (800bc94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800bc6c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bc70:	461a      	mov	r2, r3
 800bc72:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 800bc76:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
    BufferCtl.pcm_ptr = 0;
 800bc7a:	4b06      	ldr	r3, [pc, #24]	@ (800bc94 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800bc7c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bc80:	461a      	mov	r2, r3
 800bc82:	2300      	movs	r3, #0
 800bc84:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  }
}
 800bc88:	bf00      	nop
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc90:	4770      	bx	lr
 800bc92:	bf00      	nop
 800bc94:	200312c4 	.word	0x200312c4

0800bc98 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 800bc98:	b480      	push	{r7}
 800bc9a:	af00      	add	r7, sp, #0
  BufferCtl.pcm_ptr+= AUDIO_IN_PCM_BUFFER_SIZE/2;
 800bc9c:	4b21      	ldr	r3, [pc, #132]	@ (800bd24 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800bc9e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bca2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bca6:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 800bcaa:	4a1e      	ldr	r2, [pc, #120]	@ (800bd24 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800bcac:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800bcb0:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  if(BufferCtl.pcm_ptr == AUDIO_IN_PCM_BUFFER_SIZE/2)
 800bcb4:	4b1b      	ldr	r3, [pc, #108]	@ (800bd24 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800bcb6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bcba:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bcbe:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 800bcc2:	d10c      	bne.n	800bcde <BSP_AUDIO_IN_HalfTransfer_CallBack+0x46>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800bcc4:	4b17      	ldr	r3, [pc, #92]	@ (800bd24 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800bcc6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bcca:	2201      	movs	r2, #1
 800bccc:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = 0;
 800bcd0:	4b14      	ldr	r3, [pc, #80]	@ (800bd24 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800bcd2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bcd6:	461a      	mov	r2, r3
 800bcd8:	2300      	movs	r3, #0
 800bcda:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
  }
  
  if(BufferCtl.pcm_ptr >= AUDIO_IN_PCM_BUFFER_SIZE)
 800bcde:	4b11      	ldr	r3, [pc, #68]	@ (800bd24 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800bce0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bce4:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bce8:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 800bcec:	d314      	bcc.n	800bd18 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x80>
  {
    BufferCtl.wr_state   =  BUFFER_FULL;
 800bcee:	4b0d      	ldr	r3, [pc, #52]	@ (800bd24 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800bcf0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	f883 2804 	strb.w	r2, [r3, #2052]	@ 0x804
    BufferCtl.offset  = AUDIO_IN_PCM_BUFFER_SIZE/2;    
 800bcfa:	4b0a      	ldr	r3, [pc, #40]	@ (800bd24 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800bcfc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bd00:	461a      	mov	r2, r3
 800bd02:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 800bd06:	f8c2 3808 	str.w	r3, [r2, #2056]	@ 0x808
    BufferCtl.pcm_ptr = 0;
 800bd0a:	4b06      	ldr	r3, [pc, #24]	@ (800bd24 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800bd0c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bd10:	461a      	mov	r2, r3
 800bd12:	2300      	movs	r3, #0
 800bd14:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
  }
}
 800bd18:	bf00      	nop
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd20:	4770      	bx	lr
 800bd22:	bf00      	nop
 800bd24:	200312c4 	.word	0x200312c4

0800bd28 <WavProcess_EncInit>:
  * @param  Freq: Sampling frequency.
  * @param  pHeader: Pointer to the WAV file header to be written.  
  * @retval 0 if success, !0 else.
  */
static uint32_t WavProcess_EncInit(uint32_t Freq, uint8_t *pHeader)
{  
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b082      	sub	sp, #8
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	6039      	str	r1, [r7, #0]
  /* Initialize the encoder structure */
  WaveFormat.SampleRate = Freq;        /* Audio sampling frequency */
 800bd32:	4a1b      	ldr	r2, [pc, #108]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6193      	str	r3, [r2, #24]
  WaveFormat.NbrChannels = 2;          /* Number of channels: 1:Mono or 2:Stereo */
 800bd38:	4b19      	ldr	r3, [pc, #100]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd3a:	2202      	movs	r2, #2
 800bd3c:	82da      	strh	r2, [r3, #22]
  WaveFormat.BitPerSample = 16;        /* Number of bits per sample (16, 24 or 32) */
 800bd3e:	4b18      	ldr	r3, [pc, #96]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd40:	2210      	movs	r2, #16
 800bd42:	845a      	strh	r2, [r3, #34]	@ 0x22
  WaveFormat.FileSize = 0x001D4C00;    /* Total length of useful audio data (payload) */
 800bd44:	4b16      	ldr	r3, [pc, #88]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd46:	4a17      	ldr	r2, [pc, #92]	@ (800bda4 <WavProcess_EncInit+0x7c>)
 800bd48:	605a      	str	r2, [r3, #4]
  WaveFormat.SubChunk1Size = 44;       /* The file header chunk size */
 800bd4a:	4b15      	ldr	r3, [pc, #84]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd4c:	222c      	movs	r2, #44	@ 0x2c
 800bd4e:	611a      	str	r2, [r3, #16]
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800bd50:	4b13      	ldr	r3, [pc, #76]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd52:	699b      	ldr	r3, [r3, #24]
                        (WaveFormat.BitPerSample/8) * \
 800bd54:	4a12      	ldr	r2, [pc, #72]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd56:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 800bd58:	08d2      	lsrs	r2, r2, #3
 800bd5a:	b292      	uxth	r2, r2
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800bd5c:	fb02 f303 	mul.w	r3, r2, r3
                         WaveFormat.NbrChannels);     /* Number of bytes per second  (sample rate * block align)  */
 800bd60:	4a0f      	ldr	r2, [pc, #60]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd62:	8ad2      	ldrh	r2, [r2, #22]
                        (WaveFormat.BitPerSample/8) * \
 800bd64:	fb02 f303 	mul.w	r3, r2, r3
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800bd68:	4a0d      	ldr	r2, [pc, #52]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd6a:	61d3      	str	r3, [r2, #28]
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 800bd6c:	4b0c      	ldr	r3, [pc, #48]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd6e:	8ada      	ldrh	r2, [r3, #22]
                         (WaveFormat.BitPerSample/8); /* channels * bits/sample / 8 */
 800bd70:	4b0b      	ldr	r3, [pc, #44]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd72:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 800bd74:	08db      	lsrs	r3, r3, #3
 800bd76:	b29b      	uxth	r3, r3
 800bd78:	fb12 f303 	smulbb	r3, r2, r3
 800bd7c:	b29a      	uxth	r2, r3
 800bd7e:	4b08      	ldr	r3, [pc, #32]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd80:	841a      	strh	r2, [r3, #32]
  
  /* Parse the wav file header and extract required information */
  if(WavProcess_HeaderInit(pHeader, &WaveFormat))
 800bd82:	4907      	ldr	r1, [pc, #28]	@ (800bda0 <WavProcess_EncInit+0x78>)
 800bd84:	6838      	ldr	r0, [r7, #0]
 800bd86:	f000 f80f 	bl	800bda8 <WavProcess_HeaderInit>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d001      	beq.n	800bd94 <WavProcess_EncInit+0x6c>
  {
    return 1;
 800bd90:	2301      	movs	r3, #1
 800bd92:	e000      	b.n	800bd96 <WavProcess_EncInit+0x6e>
  }
  return 0;
 800bd94:	2300      	movs	r3, #0
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	3708      	adds	r7, #8
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}
 800bd9e:	bf00      	nop
 800bda0:	20035ad4 	.word	0x20035ad4
 800bda4:	001d4c00 	.word	0x001d4c00

0800bda8 <WavProcess_HeaderInit>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderInit(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 800bda8:	b480      	push	{r7}
 800bdaa:	b083      	sub	sp, #12
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
 800bdb0:	6039      	str	r1, [r7, #0]
  /* Write chunkID, must be 'RIFF'  ------------------------------------------*/
  pHeader[0] = 'R';
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2252      	movs	r2, #82	@ 0x52
 800bdb6:	701a      	strb	r2, [r3, #0]
  pHeader[1] = 'I';
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	3301      	adds	r3, #1
 800bdbc:	2249      	movs	r2, #73	@ 0x49
 800bdbe:	701a      	strb	r2, [r3, #0]
  pHeader[2] = 'F';
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	3302      	adds	r3, #2
 800bdc4:	2246      	movs	r2, #70	@ 0x46
 800bdc6:	701a      	strb	r2, [r3, #0]
  pHeader[3] = 'F';
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	3303      	adds	r3, #3
 800bdcc:	2246      	movs	r2, #70	@ 0x46
 800bdce:	701a      	strb	r2, [r3, #0]
  
  /* Write the file length ---------------------------------------------------*/
  /* The sampling time: this value will be written back at the end of the 
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = 0x00;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	3304      	adds	r3, #4
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	701a      	strb	r2, [r3, #0]
  pHeader[5] = 0x4C;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	3305      	adds	r3, #5
 800bddc:	224c      	movs	r2, #76	@ 0x4c
 800bdde:	701a      	strb	r2, [r3, #0]
  pHeader[6] = 0x1D;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	3306      	adds	r3, #6
 800bde4:	221d      	movs	r2, #29
 800bde6:	701a      	strb	r2, [r3, #0]
  pHeader[7] = 0x00;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	3307      	adds	r3, #7
 800bdec:	2200      	movs	r2, #0
 800bdee:	701a      	strb	r2, [r3, #0]
  /* Write the file format, must be 'WAVE' -----------------------------------*/
  pHeader[8]  = 'W';
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	3308      	adds	r3, #8
 800bdf4:	2257      	movs	r2, #87	@ 0x57
 800bdf6:	701a      	strb	r2, [r3, #0]
  pHeader[9]  = 'A';
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	3309      	adds	r3, #9
 800bdfc:	2241      	movs	r2, #65	@ 0x41
 800bdfe:	701a      	strb	r2, [r3, #0]
  pHeader[10] = 'V';
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	330a      	adds	r3, #10
 800be04:	2256      	movs	r2, #86	@ 0x56
 800be06:	701a      	strb	r2, [r3, #0]
  pHeader[11] = 'E';
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	330b      	adds	r3, #11
 800be0c:	2245      	movs	r2, #69	@ 0x45
 800be0e:	701a      	strb	r2, [r3, #0]
  
  /* Write the format chunk, must be'fmt ' -----------------------------------*/
  pHeader[12]  = 'f';
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	330c      	adds	r3, #12
 800be14:	2266      	movs	r2, #102	@ 0x66
 800be16:	701a      	strb	r2, [r3, #0]
  pHeader[13]  = 'm';
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	330d      	adds	r3, #13
 800be1c:	226d      	movs	r2, #109	@ 0x6d
 800be1e:	701a      	strb	r2, [r3, #0]
  pHeader[14]  = 't';
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	330e      	adds	r3, #14
 800be24:	2274      	movs	r2, #116	@ 0x74
 800be26:	701a      	strb	r2, [r3, #0]
  pHeader[15]  = ' ';
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	330f      	adds	r3, #15
 800be2c:	2220      	movs	r2, #32
 800be2e:	701a      	strb	r2, [r3, #0]
  
  /* Write the length of the 'fmt' data, must be 0x10 ------------------------*/
  pHeader[16]  = 0x10;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	3310      	adds	r3, #16
 800be34:	2210      	movs	r2, #16
 800be36:	701a      	strb	r2, [r3, #0]
  pHeader[17]  = 0x00;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	3311      	adds	r3, #17
 800be3c:	2200      	movs	r2, #0
 800be3e:	701a      	strb	r2, [r3, #0]
  pHeader[18]  = 0x00;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	3312      	adds	r3, #18
 800be44:	2200      	movs	r2, #0
 800be46:	701a      	strb	r2, [r3, #0]
  pHeader[19]  = 0x00;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	3313      	adds	r3, #19
 800be4c:	2200      	movs	r2, #0
 800be4e:	701a      	strb	r2, [r3, #0]
  
  /* Write the audio format, must be 0x01 (PCM) ------------------------------*/
  pHeader[20]  = 0x01;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	3314      	adds	r3, #20
 800be54:	2201      	movs	r2, #1
 800be56:	701a      	strb	r2, [r3, #0]
  pHeader[21]  = 0x00;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	3315      	adds	r3, #21
 800be5c:	2200      	movs	r2, #0
 800be5e:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of channels, ie. 0x01 (Mono) ---------------------------*/
  pHeader[22]  = pWaveFormatStruct->NbrChannels;
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	8ada      	ldrh	r2, [r3, #22]
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	3316      	adds	r3, #22
 800be68:	b2d2      	uxtb	r2, r2
 800be6a:	701a      	strb	r2, [r3, #0]
  pHeader[23]  = 0x00;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	3317      	adds	r3, #23
 800be70:	2200      	movs	r2, #0
 800be72:	701a      	strb	r2, [r3, #0]
  
  /* Write the Sample Rate in Hz ---------------------------------------------*/
  /* Write Little Endian ie. 8000 = 0x00001F40 => byte[24]=0x40, byte[27]=0x00*/
  pHeader[24]  = (uint8_t)((pWaveFormatStruct->SampleRate & 0xFF));
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	699a      	ldr	r2, [r3, #24]
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	3318      	adds	r3, #24
 800be7c:	b2d2      	uxtb	r2, r2
 800be7e:	701a      	strb	r2, [r3, #0]
  pHeader[25]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 8) & 0xFF);
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	699b      	ldr	r3, [r3, #24]
 800be84:	0a1a      	lsrs	r2, r3, #8
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	3319      	adds	r3, #25
 800be8a:	b2d2      	uxtb	r2, r2
 800be8c:	701a      	strb	r2, [r3, #0]
  pHeader[26]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 16) & 0xFF);
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	699b      	ldr	r3, [r3, #24]
 800be92:	0c1a      	lsrs	r2, r3, #16
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	331a      	adds	r3, #26
 800be98:	b2d2      	uxtb	r2, r2
 800be9a:	701a      	strb	r2, [r3, #0]
  pHeader[27]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 24) & 0xFF);
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	699b      	ldr	r3, [r3, #24]
 800bea0:	0e1a      	lsrs	r2, r3, #24
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	331b      	adds	r3, #27
 800bea6:	b2d2      	uxtb	r2, r2
 800bea8:	701a      	strb	r2, [r3, #0]
  
  /* Write the Byte Rate -----------------------------------------------------*/
  pHeader[28]  = (uint8_t)((pWaveFormatStruct->ByteRate & 0xFF));
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	69da      	ldr	r2, [r3, #28]
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	331c      	adds	r3, #28
 800beb2:	b2d2      	uxtb	r2, r2
 800beb4:	701a      	strb	r2, [r3, #0]
  pHeader[29]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 8) & 0xFF);
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	69db      	ldr	r3, [r3, #28]
 800beba:	0a1a      	lsrs	r2, r3, #8
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	331d      	adds	r3, #29
 800bec0:	b2d2      	uxtb	r2, r2
 800bec2:	701a      	strb	r2, [r3, #0]
  pHeader[30]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 16) & 0xFF);
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	69db      	ldr	r3, [r3, #28]
 800bec8:	0c1a      	lsrs	r2, r3, #16
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	331e      	adds	r3, #30
 800bece:	b2d2      	uxtb	r2, r2
 800bed0:	701a      	strb	r2, [r3, #0]
  pHeader[31]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 24) & 0xFF);
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	69db      	ldr	r3, [r3, #28]
 800bed6:	0e1a      	lsrs	r2, r3, #24
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	331f      	adds	r3, #31
 800bedc:	b2d2      	uxtb	r2, r2
 800bede:	701a      	strb	r2, [r3, #0]
  
  /* Write the block alignment -----------------------------------------------*/
  pHeader[32]  = pWaveFormatStruct->BlockAlign;
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	8c1a      	ldrh	r2, [r3, #32]
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	3320      	adds	r3, #32
 800bee8:	b2d2      	uxtb	r2, r2
 800beea:	701a      	strb	r2, [r3, #0]
  pHeader[33]  = 0x00;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	3321      	adds	r3, #33	@ 0x21
 800bef0:	2200      	movs	r2, #0
 800bef2:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of bits per sample -------------------------------------*/
  pHeader[34]  = pWaveFormatStruct->BitPerSample;
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	3322      	adds	r3, #34	@ 0x22
 800befc:	b2d2      	uxtb	r2, r2
 800befe:	701a      	strb	r2, [r3, #0]
  pHeader[35]  = 0x00;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	3323      	adds	r3, #35	@ 0x23
 800bf04:	2200      	movs	r2, #0
 800bf06:	701a      	strb	r2, [r3, #0]
  
  /* Write the Data chunk, must be 'data' ------------------------------------*/
  pHeader[36]  = 'd';
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	3324      	adds	r3, #36	@ 0x24
 800bf0c:	2264      	movs	r2, #100	@ 0x64
 800bf0e:	701a      	strb	r2, [r3, #0]
  pHeader[37]  = 'a';
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	3325      	adds	r3, #37	@ 0x25
 800bf14:	2261      	movs	r2, #97	@ 0x61
 800bf16:	701a      	strb	r2, [r3, #0]
  pHeader[38]  = 't';
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	3326      	adds	r3, #38	@ 0x26
 800bf1c:	2274      	movs	r2, #116	@ 0x74
 800bf1e:	701a      	strb	r2, [r3, #0]
  pHeader[39]  = 'a';
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	3327      	adds	r3, #39	@ 0x27
 800bf24:	2261      	movs	r2, #97	@ 0x61
 800bf26:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  pHeader[40]  = 0x00;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	3328      	adds	r3, #40	@ 0x28
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	701a      	strb	r2, [r3, #0]
  pHeader[41]  = 0x4C;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	3329      	adds	r3, #41	@ 0x29
 800bf34:	224c      	movs	r2, #76	@ 0x4c
 800bf36:	701a      	strb	r2, [r3, #0]
  pHeader[42]  = 0x1D;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	332a      	adds	r3, #42	@ 0x2a
 800bf3c:	221d      	movs	r2, #29
 800bf3e:	701a      	strb	r2, [r3, #0]
  pHeader[43]  = 0x00;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	332b      	adds	r3, #43	@ 0x2b
 800bf44:	2200      	movs	r2, #0
 800bf46:	701a      	strb	r2, [r3, #0]
  
  /* Return 0 if all operations are OK */
  return 0;
 800bf48:	2300      	movs	r3, #0
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	370c      	adds	r7, #12
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf54:	4770      	bx	lr
	...

0800bf58 <WavProcess_HeaderUpdate>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderUpdate(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b083      	sub	sp, #12
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
 800bf60:	6039      	str	r1, [r7, #0]
  /* Write the file length ---------------------------------------------------*/
  /* The sampling time: this value will be written back at the end of the 
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = (uint8_t)(BufferCtl.fptr);
 800bf62:	4b30      	ldr	r3, [pc, #192]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800bf64:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bf68:	f8d3 280c 	ldr.w	r2, [r3, #2060]	@ 0x80c
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	3304      	adds	r3, #4
 800bf70:	b2d2      	uxtb	r2, r2
 800bf72:	701a      	strb	r2, [r3, #0]
  pHeader[5] = (uint8_t)(BufferCtl.fptr >> 8);
 800bf74:	4b2b      	ldr	r3, [pc, #172]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800bf76:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bf7a:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800bf7e:	0a1a      	lsrs	r2, r3, #8
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	3305      	adds	r3, #5
 800bf84:	b2d2      	uxtb	r2, r2
 800bf86:	701a      	strb	r2, [r3, #0]
  pHeader[6] = (uint8_t)(BufferCtl.fptr >> 16);
 800bf88:	4b26      	ldr	r3, [pc, #152]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800bf8a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bf8e:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800bf92:	0c1a      	lsrs	r2, r3, #16
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	3306      	adds	r3, #6
 800bf98:	b2d2      	uxtb	r2, r2
 800bf9a:	701a      	strb	r2, [r3, #0]
  pHeader[7] = (uint8_t)(BufferCtl.fptr >> 24);
 800bf9c:	4b21      	ldr	r3, [pc, #132]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800bf9e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bfa2:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800bfa6:	0e1a      	lsrs	r2, r3, #24
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	3307      	adds	r3, #7
 800bfac:	b2d2      	uxtb	r2, r2
 800bfae:	701a      	strb	r2, [r3, #0]
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  BufferCtl.fptr -=44;
 800bfb0:	4b1c      	ldr	r3, [pc, #112]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800bfb2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bfb6:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800bfba:	3b2c      	subs	r3, #44	@ 0x2c
 800bfbc:	4a19      	ldr	r2, [pc, #100]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800bfbe:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 800bfc2:	f8c2 380c 	str.w	r3, [r2, #2060]	@ 0x80c
  pHeader[40] = (uint8_t)(BufferCtl.fptr); 
 800bfc6:	4b17      	ldr	r3, [pc, #92]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800bfc8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bfcc:	f8d3 280c 	ldr.w	r2, [r3, #2060]	@ 0x80c
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	3328      	adds	r3, #40	@ 0x28
 800bfd4:	b2d2      	uxtb	r2, r2
 800bfd6:	701a      	strb	r2, [r3, #0]
  pHeader[41] = (uint8_t)(BufferCtl.fptr >> 8);
 800bfd8:	4b12      	ldr	r3, [pc, #72]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800bfda:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bfde:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800bfe2:	0a1a      	lsrs	r2, r3, #8
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	3329      	adds	r3, #41	@ 0x29
 800bfe8:	b2d2      	uxtb	r2, r2
 800bfea:	701a      	strb	r2, [r3, #0]
  pHeader[42] = (uint8_t)(BufferCtl.fptr >> 16);
 800bfec:	4b0d      	ldr	r3, [pc, #52]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800bfee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800bff2:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800bff6:	0c1a      	lsrs	r2, r3, #16
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	332a      	adds	r3, #42	@ 0x2a
 800bffc:	b2d2      	uxtb	r2, r2
 800bffe:	701a      	strb	r2, [r3, #0]
  pHeader[43] = (uint8_t)(BufferCtl.fptr >> 24); 
 800c000:	4b08      	ldr	r3, [pc, #32]	@ (800c024 <WavProcess_HeaderUpdate+0xcc>)
 800c002:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800c006:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 800c00a:	0e1a      	lsrs	r2, r3, #24
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	332b      	adds	r3, #43	@ 0x2b
 800c010:	b2d2      	uxtb	r2, r2
 800c012:	701a      	strb	r2, [r3, #0]
  
  /* Return 0 if all operations are OK */
  return 0;
 800c014:	2300      	movs	r3, #0
}
 800c016:	4618      	mov	r0, r3
 800c018:	370c      	adds	r7, #12
 800c01a:	46bd      	mov	sp, r7
 800c01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c020:	4770      	bx	lr
 800c022:	bf00      	nop
 800c024:	200312c4 	.word	0x200312c4

0800c028 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c02c:	4904      	ldr	r1, [pc, #16]	@ (800c040 <MX_FATFS_Init+0x18>)
 800c02e:	4805      	ldr	r0, [pc, #20]	@ (800c044 <MX_FATFS_Init+0x1c>)
 800c030:	f003 fb66 	bl	800f700 <FATFS_LinkDriver>
 800c034:	4603      	mov	r3, r0
 800c036:	461a      	mov	r2, r3
 800c038:	4b03      	ldr	r3, [pc, #12]	@ (800c048 <MX_FATFS_Init+0x20>)
 800c03a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c03c:	bf00      	nop
 800c03e:	bd80      	pop	{r7, pc}
 800c040:	20035d34 	.word	0x20035d34
 800c044:	08018760 	.word	0x08018760
 800c048:	20035d30 	.word	0x20035d30

0800c04c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c04c:	b480      	push	{r7}
 800c04e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c050:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800c052:	4618      	mov	r0, r3
 800c054:	46bd      	mov	sp, r7
 800c056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05a:	4770      	bx	lr

0800c05c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b082      	sub	sp, #8
 800c060:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c062:	2300      	movs	r3, #0
 800c064:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c066:	f000 f888 	bl	800c17a <BSP_SD_IsDetected>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b01      	cmp	r3, #1
 800c06e:	d001      	beq.n	800c074 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800c070:	2302      	movs	r3, #2
 800c072:	e005      	b.n	800c080 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800c074:	4804      	ldr	r0, [pc, #16]	@ (800c088 <BSP_SD_Init+0x2c>)
 800c076:	f7fc ff78 	bl	8008f6a <HAL_SD_Init>
 800c07a:	4603      	mov	r3, r0
 800c07c:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800c07e:	79fb      	ldrb	r3, [r7, #7]
}
 800c080:	4618      	mov	r0, r3
 800c082:	3708      	adds	r7, #8
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}
 800c088:	20030ddc 	.word	0x20030ddc

0800c08c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b086      	sub	sp, #24
 800c090:	af00      	add	r7, sp, #0
 800c092:	60f8      	str	r0, [r7, #12]
 800c094:	60b9      	str	r1, [r7, #8]
 800c096:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c098:	2300      	movs	r3, #0
 800c09a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	68ba      	ldr	r2, [r7, #8]
 800c0a0:	68f9      	ldr	r1, [r7, #12]
 800c0a2:	4806      	ldr	r0, [pc, #24]	@ (800c0bc <BSP_SD_ReadBlocks_DMA+0x30>)
 800c0a4:	f7fd f81a 	bl	80090dc <HAL_SD_ReadBlocks_DMA>
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d001      	beq.n	800c0b2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c0b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	3718      	adds	r7, #24
 800c0b8:	46bd      	mov	sp, r7
 800c0ba:	bd80      	pop	{r7, pc}
 800c0bc:	20030ddc 	.word	0x20030ddc

0800c0c0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b086      	sub	sp, #24
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	60f8      	str	r0, [r7, #12]
 800c0c8:	60b9      	str	r1, [r7, #8]
 800c0ca:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	68ba      	ldr	r2, [r7, #8]
 800c0d4:	68f9      	ldr	r1, [r7, #12]
 800c0d6:	4806      	ldr	r0, [pc, #24]	@ (800c0f0 <BSP_SD_WriteBlocks_DMA+0x30>)
 800c0d8:	f7fd f8e2 	bl	80092a0 <HAL_SD_WriteBlocks_DMA>
 800c0dc:	4603      	mov	r3, r0
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d001      	beq.n	800c0e6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c0e2:	2301      	movs	r3, #1
 800c0e4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c0e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	3718      	adds	r7, #24
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd80      	pop	{r7, pc}
 800c0f0:	20030ddc 	.word	0x20030ddc

0800c0f4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c0f8:	4805      	ldr	r0, [pc, #20]	@ (800c110 <BSP_SD_GetCardState+0x1c>)
 800c0fa:	f7fd fd07 	bl	8009b0c <HAL_SD_GetCardState>
 800c0fe:	4603      	mov	r3, r0
 800c100:	2b04      	cmp	r3, #4
 800c102:	bf14      	ite	ne
 800c104:	2301      	movne	r3, #1
 800c106:	2300      	moveq	r3, #0
 800c108:	b2db      	uxtb	r3, r3
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop
 800c110:	20030ddc 	.word	0x20030ddc

0800c114 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b082      	sub	sp, #8
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c11c:	6879      	ldr	r1, [r7, #4]
 800c11e:	4803      	ldr	r0, [pc, #12]	@ (800c12c <BSP_SD_GetCardInfo+0x18>)
 800c120:	f7fd fcc8 	bl	8009ab4 <HAL_SD_GetCardInfo>
}
 800c124:	bf00      	nop
 800c126:	3708      	adds	r7, #8
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}
 800c12c:	20030ddc 	.word	0x20030ddc

0800c130 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b082      	sub	sp, #8
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800c138:	f000 f818 	bl	800c16c <BSP_SD_AbortCallback>
}
 800c13c:	bf00      	nop
 800c13e:	3708      	adds	r7, #8
 800c140:	46bd      	mov	sp, r7
 800c142:	bd80      	pop	{r7, pc}

0800c144 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b082      	sub	sp, #8
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800c14c:	f000 f9a8 	bl	800c4a0 <BSP_SD_WriteCpltCallback>
}
 800c150:	bf00      	nop
 800c152:	3708      	adds	r7, #8
 800c154:	46bd      	mov	sp, r7
 800c156:	bd80      	pop	{r7, pc}

0800c158 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b082      	sub	sp, #8
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c160:	f000 f9aa 	bl	800c4b8 <BSP_SD_ReadCpltCallback>
}
 800c164:	bf00      	nop
 800c166:	3708      	adds	r7, #8
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800c16c:	b480      	push	{r7}
 800c16e:	af00      	add	r7, sp, #0

}
 800c170:	bf00      	nop
 800c172:	46bd      	mov	sp, r7
 800c174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c178:	4770      	bx	lr

0800c17a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c17a:	b580      	push	{r7, lr}
 800c17c:	b082      	sub	sp, #8
 800c17e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c180:	2301      	movs	r3, #1
 800c182:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800c184:	f000 f80c 	bl	800c1a0 <BSP_PlatformIsDetected>
 800c188:	4603      	mov	r3, r0
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d101      	bne.n	800c192 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c18e:	2300      	movs	r3, #0
 800c190:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c192:	79fb      	ldrb	r3, [r7, #7]
 800c194:	b2db      	uxtb	r3, r3
}
 800c196:	4618      	mov	r0, r3
 800c198:	3708      	adds	r7, #8
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}
	...

0800c1a0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b082      	sub	sp, #8
 800c1a4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c1aa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800c1ae:	4806      	ldr	r0, [pc, #24]	@ (800c1c8 <BSP_PlatformIsDetected+0x28>)
 800c1b0:	f7fa f9e2 	bl	8006578 <HAL_GPIO_ReadPin>
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d001      	beq.n	800c1be <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800c1be:	79fb      	ldrb	r3, [r7, #7]
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	3708      	adds	r7, #8
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bd80      	pop	{r7, pc}
 800c1c8:	40020800 	.word	0x40020800

0800c1cc <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b084      	sub	sp, #16
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800c1d4:	f7f9 f870 	bl	80052b8 <HAL_GetTick>
 800c1d8:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800c1da:	e006      	b.n	800c1ea <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c1dc:	f7ff ff8a 	bl	800c0f4 <BSP_SD_GetCardState>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d101      	bne.n	800c1ea <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	e009      	b.n	800c1fe <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800c1ea:	f7f9 f865 	bl	80052b8 <HAL_GetTick>
 800c1ee:	4602      	mov	r2, r0
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	1ad3      	subs	r3, r2, r3
 800c1f4:	687a      	ldr	r2, [r7, #4]
 800c1f6:	429a      	cmp	r2, r3
 800c1f8:	d8f0      	bhi.n	800c1dc <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800c1fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3710      	adds	r7, #16
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
	...

0800c208 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b082      	sub	sp, #8
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	4603      	mov	r3, r0
 800c210:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c212:	4b0b      	ldr	r3, [pc, #44]	@ (800c240 <SD_CheckStatus+0x38>)
 800c214:	2201      	movs	r2, #1
 800c216:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c218:	f7ff ff6c 	bl	800c0f4 <BSP_SD_GetCardState>
 800c21c:	4603      	mov	r3, r0
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d107      	bne.n	800c232 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c222:	4b07      	ldr	r3, [pc, #28]	@ (800c240 <SD_CheckStatus+0x38>)
 800c224:	781b      	ldrb	r3, [r3, #0]
 800c226:	b2db      	uxtb	r3, r3
 800c228:	f023 0301 	bic.w	r3, r3, #1
 800c22c:	b2da      	uxtb	r2, r3
 800c22e:	4b04      	ldr	r3, [pc, #16]	@ (800c240 <SD_CheckStatus+0x38>)
 800c230:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c232:	4b03      	ldr	r3, [pc, #12]	@ (800c240 <SD_CheckStatus+0x38>)
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	b2db      	uxtb	r3, r3
}
 800c238:	4618      	mov	r0, r3
 800c23a:	3708      	adds	r7, #8
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}
 800c240:	20000060 	.word	0x20000060

0800c244 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b082      	sub	sp, #8
 800c248:	af00      	add	r7, sp, #0
 800c24a:	4603      	mov	r3, r0
 800c24c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800c24e:	f7ff ff05 	bl	800c05c <BSP_SD_Init>
 800c252:	4603      	mov	r3, r0
 800c254:	2b00      	cmp	r3, #0
 800c256:	d107      	bne.n	800c268 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800c258:	79fb      	ldrb	r3, [r7, #7]
 800c25a:	4618      	mov	r0, r3
 800c25c:	f7ff ffd4 	bl	800c208 <SD_CheckStatus>
 800c260:	4603      	mov	r3, r0
 800c262:	461a      	mov	r2, r3
 800c264:	4b04      	ldr	r3, [pc, #16]	@ (800c278 <SD_initialize+0x34>)
 800c266:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800c268:	4b03      	ldr	r3, [pc, #12]	@ (800c278 <SD_initialize+0x34>)
 800c26a:	781b      	ldrb	r3, [r3, #0]
 800c26c:	b2db      	uxtb	r3, r3
}
 800c26e:	4618      	mov	r0, r3
 800c270:	3708      	adds	r7, #8
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}
 800c276:	bf00      	nop
 800c278:	20000060 	.word	0x20000060

0800c27c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b082      	sub	sp, #8
 800c280:	af00      	add	r7, sp, #0
 800c282:	4603      	mov	r3, r0
 800c284:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c286:	79fb      	ldrb	r3, [r7, #7]
 800c288:	4618      	mov	r0, r3
 800c28a:	f7ff ffbd 	bl	800c208 <SD_CheckStatus>
 800c28e:	4603      	mov	r3, r0
}
 800c290:	4618      	mov	r0, r3
 800c292:	3708      	adds	r7, #8
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}

0800c298 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b086      	sub	sp, #24
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	60b9      	str	r1, [r7, #8]
 800c2a0:	607a      	str	r2, [r7, #4]
 800c2a2:	603b      	str	r3, [r7, #0]
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c2ac:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c2b0:	f7ff ff8c 	bl	800c1cc <SD_CheckStatusWithTimeout>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	da01      	bge.n	800c2be <SD_read+0x26>
  {
    return res;
 800c2ba:	7dfb      	ldrb	r3, [r7, #23]
 800c2bc:	e03b      	b.n	800c336 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800c2be:	683a      	ldr	r2, [r7, #0]
 800c2c0:	6879      	ldr	r1, [r7, #4]
 800c2c2:	68b8      	ldr	r0, [r7, #8]
 800c2c4:	f7ff fee2 	bl	800c08c <BSP_SD_ReadBlocks_DMA>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d132      	bne.n	800c334 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800c2ce:	4b1c      	ldr	r3, [pc, #112]	@ (800c340 <SD_read+0xa8>)
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800c2d4:	f7f8 fff0 	bl	80052b8 <HAL_GetTick>
 800c2d8:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c2da:	bf00      	nop
 800c2dc:	4b18      	ldr	r3, [pc, #96]	@ (800c340 <SD_read+0xa8>)
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d108      	bne.n	800c2f6 <SD_read+0x5e>
 800c2e4:	f7f8 ffe8 	bl	80052b8 <HAL_GetTick>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	693b      	ldr	r3, [r7, #16]
 800c2ec:	1ad3      	subs	r3, r2, r3
 800c2ee:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c2f2:	4293      	cmp	r3, r2
 800c2f4:	d9f2      	bls.n	800c2dc <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800c2f6:	4b12      	ldr	r3, [pc, #72]	@ (800c340 <SD_read+0xa8>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d102      	bne.n	800c304 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800c2fe:	2301      	movs	r3, #1
 800c300:	75fb      	strb	r3, [r7, #23]
 800c302:	e017      	b.n	800c334 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800c304:	4b0e      	ldr	r3, [pc, #56]	@ (800c340 <SD_read+0xa8>)
 800c306:	2200      	movs	r2, #0
 800c308:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800c30a:	f7f8 ffd5 	bl	80052b8 <HAL_GetTick>
 800c30e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c310:	e007      	b.n	800c322 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c312:	f7ff feef 	bl	800c0f4 <BSP_SD_GetCardState>
 800c316:	4603      	mov	r3, r0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d102      	bne.n	800c322 <SD_read+0x8a>
          {
            res = RES_OK;
 800c31c:	2300      	movs	r3, #0
 800c31e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800c320:	e008      	b.n	800c334 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c322:	f7f8 ffc9 	bl	80052b8 <HAL_GetTick>
 800c326:	4602      	mov	r2, r0
 800c328:	693b      	ldr	r3, [r7, #16]
 800c32a:	1ad3      	subs	r3, r2, r3
 800c32c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c330:	4293      	cmp	r3, r2
 800c332:	d9ee      	bls.n	800c312 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800c334:	7dfb      	ldrb	r3, [r7, #23]
}
 800c336:	4618      	mov	r0, r3
 800c338:	3718      	adds	r7, #24
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	20035f6c 	.word	0x20035f6c

0800c344 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b086      	sub	sp, #24
 800c348:	af00      	add	r7, sp, #0
 800c34a:	60b9      	str	r1, [r7, #8]
 800c34c:	607a      	str	r2, [r7, #4]
 800c34e:	603b      	str	r3, [r7, #0]
 800c350:	4603      	mov	r3, r0
 800c352:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c354:	2301      	movs	r3, #1
 800c356:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800c358:	4b24      	ldr	r3, [pc, #144]	@ (800c3ec <SD_write+0xa8>)
 800c35a:	2200      	movs	r2, #0
 800c35c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c35e:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c362:	f7ff ff33 	bl	800c1cc <SD_CheckStatusWithTimeout>
 800c366:	4603      	mov	r3, r0
 800c368:	2b00      	cmp	r3, #0
 800c36a:	da01      	bge.n	800c370 <SD_write+0x2c>
  {
    return res;
 800c36c:	7dfb      	ldrb	r3, [r7, #23]
 800c36e:	e038      	b.n	800c3e2 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800c370:	683a      	ldr	r2, [r7, #0]
 800c372:	6879      	ldr	r1, [r7, #4]
 800c374:	68b8      	ldr	r0, [r7, #8]
 800c376:	f7ff fea3 	bl	800c0c0 <BSP_SD_WriteBlocks_DMA>
 800c37a:	4603      	mov	r3, r0
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d12f      	bne.n	800c3e0 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800c380:	f7f8 ff9a 	bl	80052b8 <HAL_GetTick>
 800c384:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c386:	bf00      	nop
 800c388:	4b18      	ldr	r3, [pc, #96]	@ (800c3ec <SD_write+0xa8>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d108      	bne.n	800c3a2 <SD_write+0x5e>
 800c390:	f7f8 ff92 	bl	80052b8 <HAL_GetTick>
 800c394:	4602      	mov	r2, r0
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	1ad3      	subs	r3, r2, r3
 800c39a:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c39e:	4293      	cmp	r3, r2
 800c3a0:	d9f2      	bls.n	800c388 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800c3a2:	4b12      	ldr	r3, [pc, #72]	@ (800c3ec <SD_write+0xa8>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d102      	bne.n	800c3b0 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	75fb      	strb	r3, [r7, #23]
 800c3ae:	e017      	b.n	800c3e0 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800c3b0:	4b0e      	ldr	r3, [pc, #56]	@ (800c3ec <SD_write+0xa8>)
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800c3b6:	f7f8 ff7f 	bl	80052b8 <HAL_GetTick>
 800c3ba:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c3bc:	e007      	b.n	800c3ce <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c3be:	f7ff fe99 	bl	800c0f4 <BSP_SD_GetCardState>
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d102      	bne.n	800c3ce <SD_write+0x8a>
          {
            res = RES_OK;
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	75fb      	strb	r3, [r7, #23]
            break;
 800c3cc:	e008      	b.n	800c3e0 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c3ce:	f7f8 ff73 	bl	80052b8 <HAL_GetTick>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	1ad3      	subs	r3, r2, r3
 800c3d8:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c3dc:	4293      	cmp	r3, r2
 800c3de:	d9ee      	bls.n	800c3be <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800c3e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	3718      	adds	r7, #24
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	bd80      	pop	{r7, pc}
 800c3ea:	bf00      	nop
 800c3ec:	20035f68 	.word	0x20035f68

0800c3f0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b08c      	sub	sp, #48	@ 0x30
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	603a      	str	r2, [r7, #0]
 800c3fa:	71fb      	strb	r3, [r7, #7]
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c400:	2301      	movs	r3, #1
 800c402:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c406:	4b25      	ldr	r3, [pc, #148]	@ (800c49c <SD_ioctl+0xac>)
 800c408:	781b      	ldrb	r3, [r3, #0]
 800c40a:	b2db      	uxtb	r3, r3
 800c40c:	f003 0301 	and.w	r3, r3, #1
 800c410:	2b00      	cmp	r3, #0
 800c412:	d001      	beq.n	800c418 <SD_ioctl+0x28>
 800c414:	2303      	movs	r3, #3
 800c416:	e03c      	b.n	800c492 <SD_ioctl+0xa2>

  switch (cmd)
 800c418:	79bb      	ldrb	r3, [r7, #6]
 800c41a:	2b03      	cmp	r3, #3
 800c41c:	d834      	bhi.n	800c488 <SD_ioctl+0x98>
 800c41e:	a201      	add	r2, pc, #4	@ (adr r2, 800c424 <SD_ioctl+0x34>)
 800c420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c424:	0800c435 	.word	0x0800c435
 800c428:	0800c43d 	.word	0x0800c43d
 800c42c:	0800c455 	.word	0x0800c455
 800c430:	0800c46f 	.word	0x0800c46f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c434:	2300      	movs	r3, #0
 800c436:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c43a:	e028      	b.n	800c48e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c43c:	f107 030c 	add.w	r3, r7, #12
 800c440:	4618      	mov	r0, r3
 800c442:	f7ff fe67 	bl	800c114 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c448:	683b      	ldr	r3, [r7, #0]
 800c44a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c44c:	2300      	movs	r3, #0
 800c44e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c452:	e01c      	b.n	800c48e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c454:	f107 030c 	add.w	r3, r7, #12
 800c458:	4618      	mov	r0, r3
 800c45a:	f7ff fe5b 	bl	800c114 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c45e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c460:	b29a      	uxth	r2, r3
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c466:	2300      	movs	r3, #0
 800c468:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c46c:	e00f      	b.n	800c48e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c46e:	f107 030c 	add.w	r3, r7, #12
 800c472:	4618      	mov	r0, r3
 800c474:	f7ff fe4e 	bl	800c114 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c47a:	0a5a      	lsrs	r2, r3, #9
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c480:	2300      	movs	r3, #0
 800c482:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800c486:	e002      	b.n	800c48e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c488:	2304      	movs	r3, #4
 800c48a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800c48e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c492:	4618      	mov	r0, r3
 800c494:	3730      	adds	r7, #48	@ 0x30
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
 800c49a:	bf00      	nop
 800c49c:	20000060 	.word	0x20000060

0800c4a0 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800c4a4:	4b03      	ldr	r3, [pc, #12]	@ (800c4b4 <BSP_SD_WriteCpltCallback+0x14>)
 800c4a6:	2201      	movs	r2, #1
 800c4a8:	601a      	str	r2, [r3, #0]
}
 800c4aa:	bf00      	nop
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr
 800c4b4:	20035f68 	.word	0x20035f68

0800c4b8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800c4bc:	4b03      	ldr	r3, [pc, #12]	@ (800c4cc <BSP_SD_ReadCpltCallback+0x14>)
 800c4be:	2201      	movs	r2, #1
 800c4c0:	601a      	str	r2, [r3, #0]
}
 800c4c2:	bf00      	nop
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ca:	4770      	bx	lr
 800c4cc:	20035f6c 	.word	0x20035f6c

0800c4d0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c4da:	79fb      	ldrb	r3, [r7, #7]
 800c4dc:	4a08      	ldr	r2, [pc, #32]	@ (800c500 <disk_status+0x30>)
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	4413      	add	r3, r2
 800c4e2:	685b      	ldr	r3, [r3, #4]
 800c4e4:	685b      	ldr	r3, [r3, #4]
 800c4e6:	79fa      	ldrb	r2, [r7, #7]
 800c4e8:	4905      	ldr	r1, [pc, #20]	@ (800c500 <disk_status+0x30>)
 800c4ea:	440a      	add	r2, r1
 800c4ec:	7a12      	ldrb	r2, [r2, #8]
 800c4ee:	4610      	mov	r0, r2
 800c4f0:	4798      	blx	r3
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c4f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3710      	adds	r7, #16
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}
 800c500:	20035f98 	.word	0x20035f98

0800c504 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c504:	b580      	push	{r7, lr}
 800c506:	b084      	sub	sp, #16
 800c508:	af00      	add	r7, sp, #0
 800c50a:	4603      	mov	r3, r0
 800c50c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c50e:	2300      	movs	r3, #0
 800c510:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c512:	79fb      	ldrb	r3, [r7, #7]
 800c514:	4a0d      	ldr	r2, [pc, #52]	@ (800c54c <disk_initialize+0x48>)
 800c516:	5cd3      	ldrb	r3, [r2, r3]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d111      	bne.n	800c540 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800c51c:	79fb      	ldrb	r3, [r7, #7]
 800c51e:	4a0b      	ldr	r2, [pc, #44]	@ (800c54c <disk_initialize+0x48>)
 800c520:	2101      	movs	r1, #1
 800c522:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c524:	79fb      	ldrb	r3, [r7, #7]
 800c526:	4a09      	ldr	r2, [pc, #36]	@ (800c54c <disk_initialize+0x48>)
 800c528:	009b      	lsls	r3, r3, #2
 800c52a:	4413      	add	r3, r2
 800c52c:	685b      	ldr	r3, [r3, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	79fa      	ldrb	r2, [r7, #7]
 800c532:	4906      	ldr	r1, [pc, #24]	@ (800c54c <disk_initialize+0x48>)
 800c534:	440a      	add	r2, r1
 800c536:	7a12      	ldrb	r2, [r2, #8]
 800c538:	4610      	mov	r0, r2
 800c53a:	4798      	blx	r3
 800c53c:	4603      	mov	r3, r0
 800c53e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800c540:	7bfb      	ldrb	r3, [r7, #15]
}
 800c542:	4618      	mov	r0, r3
 800c544:	3710      	adds	r7, #16
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}
 800c54a:	bf00      	nop
 800c54c:	20035f98 	.word	0x20035f98

0800c550 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c550:	b590      	push	{r4, r7, lr}
 800c552:	b087      	sub	sp, #28
 800c554:	af00      	add	r7, sp, #0
 800c556:	60b9      	str	r1, [r7, #8]
 800c558:	607a      	str	r2, [r7, #4]
 800c55a:	603b      	str	r3, [r7, #0]
 800c55c:	4603      	mov	r3, r0
 800c55e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c560:	7bfb      	ldrb	r3, [r7, #15]
 800c562:	4a0a      	ldr	r2, [pc, #40]	@ (800c58c <disk_read+0x3c>)
 800c564:	009b      	lsls	r3, r3, #2
 800c566:	4413      	add	r3, r2
 800c568:	685b      	ldr	r3, [r3, #4]
 800c56a:	689c      	ldr	r4, [r3, #8]
 800c56c:	7bfb      	ldrb	r3, [r7, #15]
 800c56e:	4a07      	ldr	r2, [pc, #28]	@ (800c58c <disk_read+0x3c>)
 800c570:	4413      	add	r3, r2
 800c572:	7a18      	ldrb	r0, [r3, #8]
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	687a      	ldr	r2, [r7, #4]
 800c578:	68b9      	ldr	r1, [r7, #8]
 800c57a:	47a0      	blx	r4
 800c57c:	4603      	mov	r3, r0
 800c57e:	75fb      	strb	r3, [r7, #23]
  return res;
 800c580:	7dfb      	ldrb	r3, [r7, #23]
}
 800c582:	4618      	mov	r0, r3
 800c584:	371c      	adds	r7, #28
 800c586:	46bd      	mov	sp, r7
 800c588:	bd90      	pop	{r4, r7, pc}
 800c58a:	bf00      	nop
 800c58c:	20035f98 	.word	0x20035f98

0800c590 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c590:	b590      	push	{r4, r7, lr}
 800c592:	b087      	sub	sp, #28
 800c594:	af00      	add	r7, sp, #0
 800c596:	60b9      	str	r1, [r7, #8]
 800c598:	607a      	str	r2, [r7, #4]
 800c59a:	603b      	str	r3, [r7, #0]
 800c59c:	4603      	mov	r3, r0
 800c59e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c5a0:	7bfb      	ldrb	r3, [r7, #15]
 800c5a2:	4a0a      	ldr	r2, [pc, #40]	@ (800c5cc <disk_write+0x3c>)
 800c5a4:	009b      	lsls	r3, r3, #2
 800c5a6:	4413      	add	r3, r2
 800c5a8:	685b      	ldr	r3, [r3, #4]
 800c5aa:	68dc      	ldr	r4, [r3, #12]
 800c5ac:	7bfb      	ldrb	r3, [r7, #15]
 800c5ae:	4a07      	ldr	r2, [pc, #28]	@ (800c5cc <disk_write+0x3c>)
 800c5b0:	4413      	add	r3, r2
 800c5b2:	7a18      	ldrb	r0, [r3, #8]
 800c5b4:	683b      	ldr	r3, [r7, #0]
 800c5b6:	687a      	ldr	r2, [r7, #4]
 800c5b8:	68b9      	ldr	r1, [r7, #8]
 800c5ba:	47a0      	blx	r4
 800c5bc:	4603      	mov	r3, r0
 800c5be:	75fb      	strb	r3, [r7, #23]
  return res;
 800c5c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	371c      	adds	r7, #28
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd90      	pop	{r4, r7, pc}
 800c5ca:	bf00      	nop
 800c5cc:	20035f98 	.word	0x20035f98

0800c5d0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b084      	sub	sp, #16
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	603a      	str	r2, [r7, #0]
 800c5da:	71fb      	strb	r3, [r7, #7]
 800c5dc:	460b      	mov	r3, r1
 800c5de:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c5e0:	79fb      	ldrb	r3, [r7, #7]
 800c5e2:	4a09      	ldr	r2, [pc, #36]	@ (800c608 <disk_ioctl+0x38>)
 800c5e4:	009b      	lsls	r3, r3, #2
 800c5e6:	4413      	add	r3, r2
 800c5e8:	685b      	ldr	r3, [r3, #4]
 800c5ea:	691b      	ldr	r3, [r3, #16]
 800c5ec:	79fa      	ldrb	r2, [r7, #7]
 800c5ee:	4906      	ldr	r1, [pc, #24]	@ (800c608 <disk_ioctl+0x38>)
 800c5f0:	440a      	add	r2, r1
 800c5f2:	7a10      	ldrb	r0, [r2, #8]
 800c5f4:	79b9      	ldrb	r1, [r7, #6]
 800c5f6:	683a      	ldr	r2, [r7, #0]
 800c5f8:	4798      	blx	r3
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	73fb      	strb	r3, [r7, #15]
  return res;
 800c5fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800c600:	4618      	mov	r0, r3
 800c602:	3710      	adds	r7, #16
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}
 800c608:	20035f98 	.word	0x20035f98

0800c60c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c60c:	b480      	push	{r7}
 800c60e:	b085      	sub	sp, #20
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	3301      	adds	r3, #1
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c61c:	89fb      	ldrh	r3, [r7, #14]
 800c61e:	021b      	lsls	r3, r3, #8
 800c620:	b21a      	sxth	r2, r3
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	781b      	ldrb	r3, [r3, #0]
 800c626:	b21b      	sxth	r3, r3
 800c628:	4313      	orrs	r3, r2
 800c62a:	b21b      	sxth	r3, r3
 800c62c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c62e:	89fb      	ldrh	r3, [r7, #14]
}
 800c630:	4618      	mov	r0, r3
 800c632:	3714      	adds	r7, #20
 800c634:	46bd      	mov	sp, r7
 800c636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63a:	4770      	bx	lr

0800c63c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c63c:	b480      	push	{r7}
 800c63e:	b085      	sub	sp, #20
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	3303      	adds	r3, #3
 800c648:	781b      	ldrb	r3, [r3, #0]
 800c64a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	021b      	lsls	r3, r3, #8
 800c650:	687a      	ldr	r2, [r7, #4]
 800c652:	3202      	adds	r2, #2
 800c654:	7812      	ldrb	r2, [r2, #0]
 800c656:	4313      	orrs	r3, r2
 800c658:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	021b      	lsls	r3, r3, #8
 800c65e:	687a      	ldr	r2, [r7, #4]
 800c660:	3201      	adds	r2, #1
 800c662:	7812      	ldrb	r2, [r2, #0]
 800c664:	4313      	orrs	r3, r2
 800c666:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	021b      	lsls	r3, r3, #8
 800c66c:	687a      	ldr	r2, [r7, #4]
 800c66e:	7812      	ldrb	r2, [r2, #0]
 800c670:	4313      	orrs	r3, r2
 800c672:	60fb      	str	r3, [r7, #12]
	return rv;
 800c674:	68fb      	ldr	r3, [r7, #12]
}
 800c676:	4618      	mov	r0, r3
 800c678:	3714      	adds	r7, #20
 800c67a:	46bd      	mov	sp, r7
 800c67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c680:	4770      	bx	lr

0800c682 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c682:	b480      	push	{r7}
 800c684:	b083      	sub	sp, #12
 800c686:	af00      	add	r7, sp, #0
 800c688:	6078      	str	r0, [r7, #4]
 800c68a:	460b      	mov	r3, r1
 800c68c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	1c5a      	adds	r2, r3, #1
 800c692:	607a      	str	r2, [r7, #4]
 800c694:	887a      	ldrh	r2, [r7, #2]
 800c696:	b2d2      	uxtb	r2, r2
 800c698:	701a      	strb	r2, [r3, #0]
 800c69a:	887b      	ldrh	r3, [r7, #2]
 800c69c:	0a1b      	lsrs	r3, r3, #8
 800c69e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	1c5a      	adds	r2, r3, #1
 800c6a4:	607a      	str	r2, [r7, #4]
 800c6a6:	887a      	ldrh	r2, [r7, #2]
 800c6a8:	b2d2      	uxtb	r2, r2
 800c6aa:	701a      	strb	r2, [r3, #0]
}
 800c6ac:	bf00      	nop
 800c6ae:	370c      	adds	r7, #12
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b6:	4770      	bx	lr

0800c6b8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b083      	sub	sp, #12
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	1c5a      	adds	r2, r3, #1
 800c6c6:	607a      	str	r2, [r7, #4]
 800c6c8:	683a      	ldr	r2, [r7, #0]
 800c6ca:	b2d2      	uxtb	r2, r2
 800c6cc:	701a      	strb	r2, [r3, #0]
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	0a1b      	lsrs	r3, r3, #8
 800c6d2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	1c5a      	adds	r2, r3, #1
 800c6d8:	607a      	str	r2, [r7, #4]
 800c6da:	683a      	ldr	r2, [r7, #0]
 800c6dc:	b2d2      	uxtb	r2, r2
 800c6de:	701a      	strb	r2, [r3, #0]
 800c6e0:	683b      	ldr	r3, [r7, #0]
 800c6e2:	0a1b      	lsrs	r3, r3, #8
 800c6e4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	1c5a      	adds	r2, r3, #1
 800c6ea:	607a      	str	r2, [r7, #4]
 800c6ec:	683a      	ldr	r2, [r7, #0]
 800c6ee:	b2d2      	uxtb	r2, r2
 800c6f0:	701a      	strb	r2, [r3, #0]
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	0a1b      	lsrs	r3, r3, #8
 800c6f6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	1c5a      	adds	r2, r3, #1
 800c6fc:	607a      	str	r2, [r7, #4]
 800c6fe:	683a      	ldr	r2, [r7, #0]
 800c700:	b2d2      	uxtb	r2, r2
 800c702:	701a      	strb	r2, [r3, #0]
}
 800c704:	bf00      	nop
 800c706:	370c      	adds	r7, #12
 800c708:	46bd      	mov	sp, r7
 800c70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70e:	4770      	bx	lr

0800c710 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c710:	b480      	push	{r7}
 800c712:	b087      	sub	sp, #28
 800c714:	af00      	add	r7, sp, #0
 800c716:	60f8      	str	r0, [r7, #12]
 800c718:	60b9      	str	r1, [r7, #8]
 800c71a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d00d      	beq.n	800c746 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c72a:	693a      	ldr	r2, [r7, #16]
 800c72c:	1c53      	adds	r3, r2, #1
 800c72e:	613b      	str	r3, [r7, #16]
 800c730:	697b      	ldr	r3, [r7, #20]
 800c732:	1c59      	adds	r1, r3, #1
 800c734:	6179      	str	r1, [r7, #20]
 800c736:	7812      	ldrb	r2, [r2, #0]
 800c738:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	3b01      	subs	r3, #1
 800c73e:	607b      	str	r3, [r7, #4]
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d1f1      	bne.n	800c72a <mem_cpy+0x1a>
	}
}
 800c746:	bf00      	nop
 800c748:	371c      	adds	r7, #28
 800c74a:	46bd      	mov	sp, r7
 800c74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c750:	4770      	bx	lr

0800c752 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c752:	b480      	push	{r7}
 800c754:	b087      	sub	sp, #28
 800c756:	af00      	add	r7, sp, #0
 800c758:	60f8      	str	r0, [r7, #12]
 800c75a:	60b9      	str	r1, [r7, #8]
 800c75c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c762:	697b      	ldr	r3, [r7, #20]
 800c764:	1c5a      	adds	r2, r3, #1
 800c766:	617a      	str	r2, [r7, #20]
 800c768:	68ba      	ldr	r2, [r7, #8]
 800c76a:	b2d2      	uxtb	r2, r2
 800c76c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	3b01      	subs	r3, #1
 800c772:	607b      	str	r3, [r7, #4]
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d1f3      	bne.n	800c762 <mem_set+0x10>
}
 800c77a:	bf00      	nop
 800c77c:	bf00      	nop
 800c77e:	371c      	adds	r7, #28
 800c780:	46bd      	mov	sp, r7
 800c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c786:	4770      	bx	lr

0800c788 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c788:	b480      	push	{r7}
 800c78a:	b089      	sub	sp, #36	@ 0x24
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	60f8      	str	r0, [r7, #12]
 800c790:	60b9      	str	r1, [r7, #8]
 800c792:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	61fb      	str	r3, [r7, #28]
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c79c:	2300      	movs	r3, #0
 800c79e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c7a0:	69fb      	ldr	r3, [r7, #28]
 800c7a2:	1c5a      	adds	r2, r3, #1
 800c7a4:	61fa      	str	r2, [r7, #28]
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	4619      	mov	r1, r3
 800c7aa:	69bb      	ldr	r3, [r7, #24]
 800c7ac:	1c5a      	adds	r2, r3, #1
 800c7ae:	61ba      	str	r2, [r7, #24]
 800c7b0:	781b      	ldrb	r3, [r3, #0]
 800c7b2:	1acb      	subs	r3, r1, r3
 800c7b4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	3b01      	subs	r3, #1
 800c7ba:	607b      	str	r3, [r7, #4]
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d002      	beq.n	800c7c8 <mem_cmp+0x40>
 800c7c2:	697b      	ldr	r3, [r7, #20]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d0eb      	beq.n	800c7a0 <mem_cmp+0x18>

	return r;
 800c7c8:	697b      	ldr	r3, [r7, #20]
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3724      	adds	r7, #36	@ 0x24
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d4:	4770      	bx	lr

0800c7d6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c7d6:	b480      	push	{r7}
 800c7d8:	b083      	sub	sp, #12
 800c7da:	af00      	add	r7, sp, #0
 800c7dc:	6078      	str	r0, [r7, #4]
 800c7de:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c7e0:	e002      	b.n	800c7e8 <chk_chr+0x12>
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	3301      	adds	r3, #1
 800c7e6:	607b      	str	r3, [r7, #4]
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	781b      	ldrb	r3, [r3, #0]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d005      	beq.n	800c7fc <chk_chr+0x26>
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	781b      	ldrb	r3, [r3, #0]
 800c7f4:	461a      	mov	r2, r3
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d1f2      	bne.n	800c7e2 <chk_chr+0xc>
	return *str;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	781b      	ldrb	r3, [r3, #0]
}
 800c800:	4618      	mov	r0, r3
 800c802:	370c      	adds	r7, #12
 800c804:	46bd      	mov	sp, r7
 800c806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80a:	4770      	bx	lr

0800c80c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c80c:	b480      	push	{r7}
 800c80e:	b085      	sub	sp, #20
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
 800c814:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c816:	2300      	movs	r3, #0
 800c818:	60bb      	str	r3, [r7, #8]
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	60fb      	str	r3, [r7, #12]
 800c81e:	e029      	b.n	800c874 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c820:	4a27      	ldr	r2, [pc, #156]	@ (800c8c0 <chk_lock+0xb4>)
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	011b      	lsls	r3, r3, #4
 800c826:	4413      	add	r3, r2
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d01d      	beq.n	800c86a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c82e:	4a24      	ldr	r2, [pc, #144]	@ (800c8c0 <chk_lock+0xb4>)
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	011b      	lsls	r3, r3, #4
 800c834:	4413      	add	r3, r2
 800c836:	681a      	ldr	r2, [r3, #0]
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d116      	bne.n	800c86e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c840:	4a1f      	ldr	r2, [pc, #124]	@ (800c8c0 <chk_lock+0xb4>)
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	011b      	lsls	r3, r3, #4
 800c846:	4413      	add	r3, r2
 800c848:	3304      	adds	r3, #4
 800c84a:	681a      	ldr	r2, [r3, #0]
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c850:	429a      	cmp	r2, r3
 800c852:	d10c      	bne.n	800c86e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c854:	4a1a      	ldr	r2, [pc, #104]	@ (800c8c0 <chk_lock+0xb4>)
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	011b      	lsls	r3, r3, #4
 800c85a:	4413      	add	r3, r2
 800c85c:	3308      	adds	r3, #8
 800c85e:	681a      	ldr	r2, [r3, #0]
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c864:	429a      	cmp	r2, r3
 800c866:	d102      	bne.n	800c86e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c868:	e007      	b.n	800c87a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c86a:	2301      	movs	r3, #1
 800c86c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	3301      	adds	r3, #1
 800c872:	60fb      	str	r3, [r7, #12]
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	2b01      	cmp	r3, #1
 800c878:	d9d2      	bls.n	800c820 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	2b02      	cmp	r3, #2
 800c87e:	d109      	bne.n	800c894 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c880:	68bb      	ldr	r3, [r7, #8]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d102      	bne.n	800c88c <chk_lock+0x80>
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	2b02      	cmp	r3, #2
 800c88a:	d101      	bne.n	800c890 <chk_lock+0x84>
 800c88c:	2300      	movs	r3, #0
 800c88e:	e010      	b.n	800c8b2 <chk_lock+0xa6>
 800c890:	2312      	movs	r3, #18
 800c892:	e00e      	b.n	800c8b2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d108      	bne.n	800c8ac <chk_lock+0xa0>
 800c89a:	4a09      	ldr	r2, [pc, #36]	@ (800c8c0 <chk_lock+0xb4>)
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	011b      	lsls	r3, r3, #4
 800c8a0:	4413      	add	r3, r2
 800c8a2:	330c      	adds	r3, #12
 800c8a4:	881b      	ldrh	r3, [r3, #0]
 800c8a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c8aa:	d101      	bne.n	800c8b0 <chk_lock+0xa4>
 800c8ac:	2310      	movs	r3, #16
 800c8ae:	e000      	b.n	800c8b2 <chk_lock+0xa6>
 800c8b0:	2300      	movs	r3, #0
}
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	3714      	adds	r7, #20
 800c8b6:	46bd      	mov	sp, r7
 800c8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8bc:	4770      	bx	lr
 800c8be:	bf00      	nop
 800c8c0:	20035f78 	.word	0x20035f78

0800c8c4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c8c4:	b480      	push	{r7}
 800c8c6:	b083      	sub	sp, #12
 800c8c8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	607b      	str	r3, [r7, #4]
 800c8ce:	e002      	b.n	800c8d6 <enq_lock+0x12>
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	3301      	adds	r3, #1
 800c8d4:	607b      	str	r3, [r7, #4]
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2b01      	cmp	r3, #1
 800c8da:	d806      	bhi.n	800c8ea <enq_lock+0x26>
 800c8dc:	4a09      	ldr	r2, [pc, #36]	@ (800c904 <enq_lock+0x40>)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	011b      	lsls	r3, r3, #4
 800c8e2:	4413      	add	r3, r2
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d1f2      	bne.n	800c8d0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2b02      	cmp	r3, #2
 800c8ee:	bf14      	ite	ne
 800c8f0:	2301      	movne	r3, #1
 800c8f2:	2300      	moveq	r3, #0
 800c8f4:	b2db      	uxtb	r3, r3
}
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	370c      	adds	r7, #12
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c900:	4770      	bx	lr
 800c902:	bf00      	nop
 800c904:	20035f78 	.word	0x20035f78

0800c908 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c908:	b480      	push	{r7}
 800c90a:	b085      	sub	sp, #20
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
 800c910:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c912:	2300      	movs	r3, #0
 800c914:	60fb      	str	r3, [r7, #12]
 800c916:	e01f      	b.n	800c958 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c918:	4a41      	ldr	r2, [pc, #260]	@ (800ca20 <inc_lock+0x118>)
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	011b      	lsls	r3, r3, #4
 800c91e:	4413      	add	r3, r2
 800c920:	681a      	ldr	r2, [r3, #0]
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	429a      	cmp	r2, r3
 800c928:	d113      	bne.n	800c952 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c92a:	4a3d      	ldr	r2, [pc, #244]	@ (800ca20 <inc_lock+0x118>)
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	011b      	lsls	r3, r3, #4
 800c930:	4413      	add	r3, r2
 800c932:	3304      	adds	r3, #4
 800c934:	681a      	ldr	r2, [r3, #0]
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c93a:	429a      	cmp	r2, r3
 800c93c:	d109      	bne.n	800c952 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c93e:	4a38      	ldr	r2, [pc, #224]	@ (800ca20 <inc_lock+0x118>)
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	011b      	lsls	r3, r3, #4
 800c944:	4413      	add	r3, r2
 800c946:	3308      	adds	r3, #8
 800c948:	681a      	ldr	r2, [r3, #0]
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c94e:	429a      	cmp	r2, r3
 800c950:	d006      	beq.n	800c960 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	3301      	adds	r3, #1
 800c956:	60fb      	str	r3, [r7, #12]
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	2b01      	cmp	r3, #1
 800c95c:	d9dc      	bls.n	800c918 <inc_lock+0x10>
 800c95e:	e000      	b.n	800c962 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c960:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	2b02      	cmp	r3, #2
 800c966:	d132      	bne.n	800c9ce <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c968:	2300      	movs	r3, #0
 800c96a:	60fb      	str	r3, [r7, #12]
 800c96c:	e002      	b.n	800c974 <inc_lock+0x6c>
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	3301      	adds	r3, #1
 800c972:	60fb      	str	r3, [r7, #12]
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2b01      	cmp	r3, #1
 800c978:	d806      	bhi.n	800c988 <inc_lock+0x80>
 800c97a:	4a29      	ldr	r2, [pc, #164]	@ (800ca20 <inc_lock+0x118>)
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	011b      	lsls	r3, r3, #4
 800c980:	4413      	add	r3, r2
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d1f2      	bne.n	800c96e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2b02      	cmp	r3, #2
 800c98c:	d101      	bne.n	800c992 <inc_lock+0x8a>
 800c98e:	2300      	movs	r3, #0
 800c990:	e040      	b.n	800ca14 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681a      	ldr	r2, [r3, #0]
 800c996:	4922      	ldr	r1, [pc, #136]	@ (800ca20 <inc_lock+0x118>)
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	011b      	lsls	r3, r3, #4
 800c99c:	440b      	add	r3, r1
 800c99e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	689a      	ldr	r2, [r3, #8]
 800c9a4:	491e      	ldr	r1, [pc, #120]	@ (800ca20 <inc_lock+0x118>)
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	011b      	lsls	r3, r3, #4
 800c9aa:	440b      	add	r3, r1
 800c9ac:	3304      	adds	r3, #4
 800c9ae:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	695a      	ldr	r2, [r3, #20]
 800c9b4:	491a      	ldr	r1, [pc, #104]	@ (800ca20 <inc_lock+0x118>)
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	011b      	lsls	r3, r3, #4
 800c9ba:	440b      	add	r3, r1
 800c9bc:	3308      	adds	r3, #8
 800c9be:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c9c0:	4a17      	ldr	r2, [pc, #92]	@ (800ca20 <inc_lock+0x118>)
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	011b      	lsls	r3, r3, #4
 800c9c6:	4413      	add	r3, r2
 800c9c8:	330c      	adds	r3, #12
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d009      	beq.n	800c9e8 <inc_lock+0xe0>
 800c9d4:	4a12      	ldr	r2, [pc, #72]	@ (800ca20 <inc_lock+0x118>)
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	011b      	lsls	r3, r3, #4
 800c9da:	4413      	add	r3, r2
 800c9dc:	330c      	adds	r3, #12
 800c9de:	881b      	ldrh	r3, [r3, #0]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d001      	beq.n	800c9e8 <inc_lock+0xe0>
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	e015      	b.n	800ca14 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d108      	bne.n	800ca00 <inc_lock+0xf8>
 800c9ee:	4a0c      	ldr	r2, [pc, #48]	@ (800ca20 <inc_lock+0x118>)
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	011b      	lsls	r3, r3, #4
 800c9f4:	4413      	add	r3, r2
 800c9f6:	330c      	adds	r3, #12
 800c9f8:	881b      	ldrh	r3, [r3, #0]
 800c9fa:	3301      	adds	r3, #1
 800c9fc:	b29a      	uxth	r2, r3
 800c9fe:	e001      	b.n	800ca04 <inc_lock+0xfc>
 800ca00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ca04:	4906      	ldr	r1, [pc, #24]	@ (800ca20 <inc_lock+0x118>)
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	011b      	lsls	r3, r3, #4
 800ca0a:	440b      	add	r3, r1
 800ca0c:	330c      	adds	r3, #12
 800ca0e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	3301      	adds	r3, #1
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3714      	adds	r7, #20
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1e:	4770      	bx	lr
 800ca20:	20035f78 	.word	0x20035f78

0800ca24 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ca24:	b480      	push	{r7}
 800ca26:	b085      	sub	sp, #20
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	3b01      	subs	r3, #1
 800ca30:	607b      	str	r3, [r7, #4]
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2b01      	cmp	r3, #1
 800ca36:	d825      	bhi.n	800ca84 <dec_lock+0x60>
		n = Files[i].ctr;
 800ca38:	4a17      	ldr	r2, [pc, #92]	@ (800ca98 <dec_lock+0x74>)
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	011b      	lsls	r3, r3, #4
 800ca3e:	4413      	add	r3, r2
 800ca40:	330c      	adds	r3, #12
 800ca42:	881b      	ldrh	r3, [r3, #0]
 800ca44:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ca46:	89fb      	ldrh	r3, [r7, #14]
 800ca48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca4c:	d101      	bne.n	800ca52 <dec_lock+0x2e>
 800ca4e:	2300      	movs	r3, #0
 800ca50:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ca52:	89fb      	ldrh	r3, [r7, #14]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d002      	beq.n	800ca5e <dec_lock+0x3a>
 800ca58:	89fb      	ldrh	r3, [r7, #14]
 800ca5a:	3b01      	subs	r3, #1
 800ca5c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ca5e:	4a0e      	ldr	r2, [pc, #56]	@ (800ca98 <dec_lock+0x74>)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	011b      	lsls	r3, r3, #4
 800ca64:	4413      	add	r3, r2
 800ca66:	330c      	adds	r3, #12
 800ca68:	89fa      	ldrh	r2, [r7, #14]
 800ca6a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ca6c:	89fb      	ldrh	r3, [r7, #14]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d105      	bne.n	800ca7e <dec_lock+0x5a>
 800ca72:	4a09      	ldr	r2, [pc, #36]	@ (800ca98 <dec_lock+0x74>)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	011b      	lsls	r3, r3, #4
 800ca78:	4413      	add	r3, r2
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	737b      	strb	r3, [r7, #13]
 800ca82:	e001      	b.n	800ca88 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ca84:	2302      	movs	r3, #2
 800ca86:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ca88:	7b7b      	ldrb	r3, [r7, #13]
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3714      	adds	r7, #20
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca94:	4770      	bx	lr
 800ca96:	bf00      	nop
 800ca98:	20035f78 	.word	0x20035f78

0800ca9c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	b085      	sub	sp, #20
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800caa4:	2300      	movs	r3, #0
 800caa6:	60fb      	str	r3, [r7, #12]
 800caa8:	e010      	b.n	800cacc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800caaa:	4a0d      	ldr	r2, [pc, #52]	@ (800cae0 <clear_lock+0x44>)
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	011b      	lsls	r3, r3, #4
 800cab0:	4413      	add	r3, r2
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	687a      	ldr	r2, [r7, #4]
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d105      	bne.n	800cac6 <clear_lock+0x2a>
 800caba:	4a09      	ldr	r2, [pc, #36]	@ (800cae0 <clear_lock+0x44>)
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	011b      	lsls	r3, r3, #4
 800cac0:	4413      	add	r3, r2
 800cac2:	2200      	movs	r2, #0
 800cac4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	3301      	adds	r3, #1
 800caca:	60fb      	str	r3, [r7, #12]
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	2b01      	cmp	r3, #1
 800cad0:	d9eb      	bls.n	800caaa <clear_lock+0xe>
	}
}
 800cad2:	bf00      	nop
 800cad4:	bf00      	nop
 800cad6:	3714      	adds	r7, #20
 800cad8:	46bd      	mov	sp, r7
 800cada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cade:	4770      	bx	lr
 800cae0:	20035f78 	.word	0x20035f78

0800cae4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b086      	sub	sp, #24
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800caec:	2300      	movs	r3, #0
 800caee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	78db      	ldrb	r3, [r3, #3]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d034      	beq.n	800cb62 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cafc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	7858      	ldrb	r0, [r3, #1]
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb08:	2301      	movs	r3, #1
 800cb0a:	697a      	ldr	r2, [r7, #20]
 800cb0c:	f7ff fd40 	bl	800c590 <disk_write>
 800cb10:	4603      	mov	r3, r0
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d002      	beq.n	800cb1c <sync_window+0x38>
			res = FR_DISK_ERR;
 800cb16:	2301      	movs	r3, #1
 800cb18:	73fb      	strb	r3, [r7, #15]
 800cb1a:	e022      	b.n	800cb62 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	6a1b      	ldr	r3, [r3, #32]
 800cb26:	697a      	ldr	r2, [r7, #20]
 800cb28:	1ad2      	subs	r2, r2, r3
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	699b      	ldr	r3, [r3, #24]
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	d217      	bcs.n	800cb62 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	789b      	ldrb	r3, [r3, #2]
 800cb36:	613b      	str	r3, [r7, #16]
 800cb38:	e010      	b.n	800cb5c <sync_window+0x78>
					wsect += fs->fsize;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	699b      	ldr	r3, [r3, #24]
 800cb3e:	697a      	ldr	r2, [r7, #20]
 800cb40:	4413      	add	r3, r2
 800cb42:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	7858      	ldrb	r0, [r3, #1]
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb4e:	2301      	movs	r3, #1
 800cb50:	697a      	ldr	r2, [r7, #20]
 800cb52:	f7ff fd1d 	bl	800c590 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cb56:	693b      	ldr	r3, [r7, #16]
 800cb58:	3b01      	subs	r3, #1
 800cb5a:	613b      	str	r3, [r7, #16]
 800cb5c:	693b      	ldr	r3, [r7, #16]
 800cb5e:	2b01      	cmp	r3, #1
 800cb60:	d8eb      	bhi.n	800cb3a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800cb62:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	3718      	adds	r7, #24
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bd80      	pop	{r7, pc}

0800cb6c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b084      	sub	sp, #16
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
 800cb74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800cb76:	2300      	movs	r3, #0
 800cb78:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb7e:	683a      	ldr	r2, [r7, #0]
 800cb80:	429a      	cmp	r2, r3
 800cb82:	d01b      	beq.n	800cbbc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f7ff ffad 	bl	800cae4 <sync_window>
 800cb8a:	4603      	mov	r3, r0
 800cb8c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800cb8e:	7bfb      	ldrb	r3, [r7, #15]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d113      	bne.n	800cbbc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	7858      	ldrb	r0, [r3, #1]
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb9e:	2301      	movs	r3, #1
 800cba0:	683a      	ldr	r2, [r7, #0]
 800cba2:	f7ff fcd5 	bl	800c550 <disk_read>
 800cba6:	4603      	mov	r3, r0
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d004      	beq.n	800cbb6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800cbac:	f04f 33ff 	mov.w	r3, #4294967295
 800cbb0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	683a      	ldr	r2, [r7, #0]
 800cbba:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800cbbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	3710      	adds	r7, #16
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	bd80      	pop	{r7, pc}
	...

0800cbc8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b084      	sub	sp, #16
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	f7ff ff87 	bl	800cae4 <sync_window>
 800cbd6:	4603      	mov	r3, r0
 800cbd8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cbda:	7bfb      	ldrb	r3, [r7, #15]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d158      	bne.n	800cc92 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	2b03      	cmp	r3, #3
 800cbe6:	d148      	bne.n	800cc7a <sync_fs+0xb2>
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	791b      	ldrb	r3, [r3, #4]
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	d144      	bne.n	800cc7a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	3330      	adds	r3, #48	@ 0x30
 800cbf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cbf8:	2100      	movs	r1, #0
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	f7ff fda9 	bl	800c752 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	3330      	adds	r3, #48	@ 0x30
 800cc04:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cc08:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	f7ff fd38 	bl	800c682 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	3330      	adds	r3, #48	@ 0x30
 800cc16:	4921      	ldr	r1, [pc, #132]	@ (800cc9c <sync_fs+0xd4>)
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f7ff fd4d 	bl	800c6b8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	3330      	adds	r3, #48	@ 0x30
 800cc22:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800cc26:	491e      	ldr	r1, [pc, #120]	@ (800cca0 <sync_fs+0xd8>)
 800cc28:	4618      	mov	r0, r3
 800cc2a:	f7ff fd45 	bl	800c6b8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	3330      	adds	r3, #48	@ 0x30
 800cc32:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	691b      	ldr	r3, [r3, #16]
 800cc3a:	4619      	mov	r1, r3
 800cc3c:	4610      	mov	r0, r2
 800cc3e:	f7ff fd3b 	bl	800c6b8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	3330      	adds	r3, #48	@ 0x30
 800cc46:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	68db      	ldr	r3, [r3, #12]
 800cc4e:	4619      	mov	r1, r3
 800cc50:	4610      	mov	r0, r2
 800cc52:	f7ff fd31 	bl	800c6b8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	69db      	ldr	r3, [r3, #28]
 800cc5a:	1c5a      	adds	r2, r3, #1
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	7858      	ldrb	r0, [r3, #1]
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc6e:	2301      	movs	r3, #1
 800cc70:	f7ff fc8e 	bl	800c590 <disk_write>
			fs->fsi_flag = 0;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2200      	movs	r2, #0
 800cc78:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	785b      	ldrb	r3, [r3, #1]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	2100      	movs	r1, #0
 800cc82:	4618      	mov	r0, r3
 800cc84:	f7ff fca4 	bl	800c5d0 <disk_ioctl>
 800cc88:	4603      	mov	r3, r0
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d001      	beq.n	800cc92 <sync_fs+0xca>
 800cc8e:	2301      	movs	r3, #1
 800cc90:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800cc92:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	3710      	adds	r7, #16
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}
 800cc9c:	41615252 	.word	0x41615252
 800cca0:	61417272 	.word	0x61417272

0800cca4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800cca4:	b480      	push	{r7}
 800cca6:	b083      	sub	sp, #12
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
 800ccac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ccae:	683b      	ldr	r3, [r7, #0]
 800ccb0:	3b02      	subs	r3, #2
 800ccb2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	695b      	ldr	r3, [r3, #20]
 800ccb8:	3b02      	subs	r3, #2
 800ccba:	683a      	ldr	r2, [r7, #0]
 800ccbc:	429a      	cmp	r2, r3
 800ccbe:	d301      	bcc.n	800ccc4 <clust2sect+0x20>
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	e008      	b.n	800ccd6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	895b      	ldrh	r3, [r3, #10]
 800ccc8:	461a      	mov	r2, r3
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	fb03 f202 	mul.w	r2, r3, r2
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccd4:	4413      	add	r3, r2
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	370c      	adds	r7, #12
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce0:	4770      	bx	lr

0800cce2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800cce2:	b580      	push	{r7, lr}
 800cce4:	b086      	sub	sp, #24
 800cce6:	af00      	add	r7, sp, #0
 800cce8:	6078      	str	r0, [r7, #4]
 800ccea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	2b01      	cmp	r3, #1
 800ccf6:	d904      	bls.n	800cd02 <get_fat+0x20>
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	695b      	ldr	r3, [r3, #20]
 800ccfc:	683a      	ldr	r2, [r7, #0]
 800ccfe:	429a      	cmp	r2, r3
 800cd00:	d302      	bcc.n	800cd08 <get_fat+0x26>
		val = 1;	/* Internal error */
 800cd02:	2301      	movs	r3, #1
 800cd04:	617b      	str	r3, [r7, #20]
 800cd06:	e08e      	b.n	800ce26 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800cd08:	f04f 33ff 	mov.w	r3, #4294967295
 800cd0c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	2b03      	cmp	r3, #3
 800cd14:	d061      	beq.n	800cdda <get_fat+0xf8>
 800cd16:	2b03      	cmp	r3, #3
 800cd18:	dc7b      	bgt.n	800ce12 <get_fat+0x130>
 800cd1a:	2b01      	cmp	r3, #1
 800cd1c:	d002      	beq.n	800cd24 <get_fat+0x42>
 800cd1e:	2b02      	cmp	r3, #2
 800cd20:	d041      	beq.n	800cda6 <get_fat+0xc4>
 800cd22:	e076      	b.n	800ce12 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800cd24:	683b      	ldr	r3, [r7, #0]
 800cd26:	60fb      	str	r3, [r7, #12]
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	085b      	lsrs	r3, r3, #1
 800cd2c:	68fa      	ldr	r2, [r7, #12]
 800cd2e:	4413      	add	r3, r2
 800cd30:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	6a1a      	ldr	r2, [r3, #32]
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	0a5b      	lsrs	r3, r3, #9
 800cd3a:	4413      	add	r3, r2
 800cd3c:	4619      	mov	r1, r3
 800cd3e:	6938      	ldr	r0, [r7, #16]
 800cd40:	f7ff ff14 	bl	800cb6c <move_window>
 800cd44:	4603      	mov	r3, r0
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d166      	bne.n	800ce18 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	1c5a      	adds	r2, r3, #1
 800cd4e:	60fa      	str	r2, [r7, #12]
 800cd50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd54:	693a      	ldr	r2, [r7, #16]
 800cd56:	4413      	add	r3, r2
 800cd58:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cd5c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd5e:	693b      	ldr	r3, [r7, #16]
 800cd60:	6a1a      	ldr	r2, [r3, #32]
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	0a5b      	lsrs	r3, r3, #9
 800cd66:	4413      	add	r3, r2
 800cd68:	4619      	mov	r1, r3
 800cd6a:	6938      	ldr	r0, [r7, #16]
 800cd6c:	f7ff fefe 	bl	800cb6c <move_window>
 800cd70:	4603      	mov	r3, r0
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d152      	bne.n	800ce1c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd7c:	693a      	ldr	r2, [r7, #16]
 800cd7e:	4413      	add	r3, r2
 800cd80:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cd84:	021b      	lsls	r3, r3, #8
 800cd86:	68ba      	ldr	r2, [r7, #8]
 800cd88:	4313      	orrs	r3, r2
 800cd8a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	f003 0301 	and.w	r3, r3, #1
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d002      	beq.n	800cd9c <get_fat+0xba>
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	091b      	lsrs	r3, r3, #4
 800cd9a:	e002      	b.n	800cda2 <get_fat+0xc0>
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cda2:	617b      	str	r3, [r7, #20]
			break;
 800cda4:	e03f      	b.n	800ce26 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	6a1a      	ldr	r2, [r3, #32]
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	0a1b      	lsrs	r3, r3, #8
 800cdae:	4413      	add	r3, r2
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	6938      	ldr	r0, [r7, #16]
 800cdb4:	f7ff feda 	bl	800cb6c <move_window>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d130      	bne.n	800ce20 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	005b      	lsls	r3, r3, #1
 800cdc8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cdcc:	4413      	add	r3, r2
 800cdce:	4618      	mov	r0, r3
 800cdd0:	f7ff fc1c 	bl	800c60c <ld_word>
 800cdd4:	4603      	mov	r3, r0
 800cdd6:	617b      	str	r3, [r7, #20]
			break;
 800cdd8:	e025      	b.n	800ce26 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	6a1a      	ldr	r2, [r3, #32]
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	09db      	lsrs	r3, r3, #7
 800cde2:	4413      	add	r3, r2
 800cde4:	4619      	mov	r1, r3
 800cde6:	6938      	ldr	r0, [r7, #16]
 800cde8:	f7ff fec0 	bl	800cb6c <move_window>
 800cdec:	4603      	mov	r3, r0
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d118      	bne.n	800ce24 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	009b      	lsls	r3, r3, #2
 800cdfc:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ce00:	4413      	add	r3, r2
 800ce02:	4618      	mov	r0, r3
 800ce04:	f7ff fc1a 	bl	800c63c <ld_dword>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800ce0e:	617b      	str	r3, [r7, #20]
			break;
 800ce10:	e009      	b.n	800ce26 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800ce12:	2301      	movs	r3, #1
 800ce14:	617b      	str	r3, [r7, #20]
 800ce16:	e006      	b.n	800ce26 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce18:	bf00      	nop
 800ce1a:	e004      	b.n	800ce26 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce1c:	bf00      	nop
 800ce1e:	e002      	b.n	800ce26 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ce20:	bf00      	nop
 800ce22:	e000      	b.n	800ce26 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ce24:	bf00      	nop
		}
	}

	return val;
 800ce26:	697b      	ldr	r3, [r7, #20]
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	3718      	adds	r7, #24
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	bd80      	pop	{r7, pc}

0800ce30 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800ce30:	b590      	push	{r4, r7, lr}
 800ce32:	b089      	sub	sp, #36	@ 0x24
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	60f8      	str	r0, [r7, #12]
 800ce38:	60b9      	str	r1, [r7, #8]
 800ce3a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800ce3c:	2302      	movs	r3, #2
 800ce3e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	2b01      	cmp	r3, #1
 800ce44:	f240 80d9 	bls.w	800cffa <put_fat+0x1ca>
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	695b      	ldr	r3, [r3, #20]
 800ce4c:	68ba      	ldr	r2, [r7, #8]
 800ce4e:	429a      	cmp	r2, r3
 800ce50:	f080 80d3 	bcs.w	800cffa <put_fat+0x1ca>
		switch (fs->fs_type) {
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	781b      	ldrb	r3, [r3, #0]
 800ce58:	2b03      	cmp	r3, #3
 800ce5a:	f000 8096 	beq.w	800cf8a <put_fat+0x15a>
 800ce5e:	2b03      	cmp	r3, #3
 800ce60:	f300 80cb 	bgt.w	800cffa <put_fat+0x1ca>
 800ce64:	2b01      	cmp	r3, #1
 800ce66:	d002      	beq.n	800ce6e <put_fat+0x3e>
 800ce68:	2b02      	cmp	r3, #2
 800ce6a:	d06e      	beq.n	800cf4a <put_fat+0x11a>
 800ce6c:	e0c5      	b.n	800cffa <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	61bb      	str	r3, [r7, #24]
 800ce72:	69bb      	ldr	r3, [r7, #24]
 800ce74:	085b      	lsrs	r3, r3, #1
 800ce76:	69ba      	ldr	r2, [r7, #24]
 800ce78:	4413      	add	r3, r2
 800ce7a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	6a1a      	ldr	r2, [r3, #32]
 800ce80:	69bb      	ldr	r3, [r7, #24]
 800ce82:	0a5b      	lsrs	r3, r3, #9
 800ce84:	4413      	add	r3, r2
 800ce86:	4619      	mov	r1, r3
 800ce88:	68f8      	ldr	r0, [r7, #12]
 800ce8a:	f7ff fe6f 	bl	800cb6c <move_window>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ce92:	7ffb      	ldrb	r3, [r7, #31]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	f040 80a9 	bne.w	800cfec <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cea0:	69bb      	ldr	r3, [r7, #24]
 800cea2:	1c59      	adds	r1, r3, #1
 800cea4:	61b9      	str	r1, [r7, #24]
 800cea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ceaa:	4413      	add	r3, r2
 800ceac:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	f003 0301 	and.w	r3, r3, #1
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d00d      	beq.n	800ced4 <put_fat+0xa4>
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	781b      	ldrb	r3, [r3, #0]
 800cebc:	b25b      	sxtb	r3, r3
 800cebe:	f003 030f 	and.w	r3, r3, #15
 800cec2:	b25a      	sxtb	r2, r3
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	b2db      	uxtb	r3, r3
 800cec8:	011b      	lsls	r3, r3, #4
 800ceca:	b25b      	sxtb	r3, r3
 800cecc:	4313      	orrs	r3, r2
 800cece:	b25b      	sxtb	r3, r3
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	e001      	b.n	800ced8 <put_fat+0xa8>
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	b2db      	uxtb	r3, r3
 800ced8:	697a      	ldr	r2, [r7, #20]
 800ceda:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	2201      	movs	r2, #1
 800cee0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	6a1a      	ldr	r2, [r3, #32]
 800cee6:	69bb      	ldr	r3, [r7, #24]
 800cee8:	0a5b      	lsrs	r3, r3, #9
 800ceea:	4413      	add	r3, r2
 800ceec:	4619      	mov	r1, r3
 800ceee:	68f8      	ldr	r0, [r7, #12]
 800cef0:	f7ff fe3c 	bl	800cb6c <move_window>
 800cef4:	4603      	mov	r3, r0
 800cef6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cef8:	7ffb      	ldrb	r3, [r7, #31]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d178      	bne.n	800cff0 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cf04:	69bb      	ldr	r3, [r7, #24]
 800cf06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf0a:	4413      	add	r3, r2
 800cf0c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800cf0e:	68bb      	ldr	r3, [r7, #8]
 800cf10:	f003 0301 	and.w	r3, r3, #1
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d003      	beq.n	800cf20 <put_fat+0xf0>
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	091b      	lsrs	r3, r3, #4
 800cf1c:	b2db      	uxtb	r3, r3
 800cf1e:	e00e      	b.n	800cf3e <put_fat+0x10e>
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	781b      	ldrb	r3, [r3, #0]
 800cf24:	b25b      	sxtb	r3, r3
 800cf26:	f023 030f 	bic.w	r3, r3, #15
 800cf2a:	b25a      	sxtb	r2, r3
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	0a1b      	lsrs	r3, r3, #8
 800cf30:	b25b      	sxtb	r3, r3
 800cf32:	f003 030f 	and.w	r3, r3, #15
 800cf36:	b25b      	sxtb	r3, r3
 800cf38:	4313      	orrs	r3, r2
 800cf3a:	b25b      	sxtb	r3, r3
 800cf3c:	b2db      	uxtb	r3, r3
 800cf3e:	697a      	ldr	r2, [r7, #20]
 800cf40:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	2201      	movs	r2, #1
 800cf46:	70da      	strb	r2, [r3, #3]
			break;
 800cf48:	e057      	b.n	800cffa <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	6a1a      	ldr	r2, [r3, #32]
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	0a1b      	lsrs	r3, r3, #8
 800cf52:	4413      	add	r3, r2
 800cf54:	4619      	mov	r1, r3
 800cf56:	68f8      	ldr	r0, [r7, #12]
 800cf58:	f7ff fe08 	bl	800cb6c <move_window>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cf60:	7ffb      	ldrb	r3, [r7, #31]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d146      	bne.n	800cff4 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cf6c:	68bb      	ldr	r3, [r7, #8]
 800cf6e:	005b      	lsls	r3, r3, #1
 800cf70:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cf74:	4413      	add	r3, r2
 800cf76:	687a      	ldr	r2, [r7, #4]
 800cf78:	b292      	uxth	r2, r2
 800cf7a:	4611      	mov	r1, r2
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	f7ff fb80 	bl	800c682 <st_word>
			fs->wflag = 1;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	2201      	movs	r2, #1
 800cf86:	70da      	strb	r2, [r3, #3]
			break;
 800cf88:	e037      	b.n	800cffa <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	6a1a      	ldr	r2, [r3, #32]
 800cf8e:	68bb      	ldr	r3, [r7, #8]
 800cf90:	09db      	lsrs	r3, r3, #7
 800cf92:	4413      	add	r3, r2
 800cf94:	4619      	mov	r1, r3
 800cf96:	68f8      	ldr	r0, [r7, #12]
 800cf98:	f7ff fde8 	bl	800cb6c <move_window>
 800cf9c:	4603      	mov	r3, r0
 800cf9e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cfa0:	7ffb      	ldrb	r3, [r7, #31]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d128      	bne.n	800cff8 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cfb2:	68bb      	ldr	r3, [r7, #8]
 800cfb4:	009b      	lsls	r3, r3, #2
 800cfb6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cfba:	4413      	add	r3, r2
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f7ff fb3d 	bl	800c63c <ld_dword>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800cfc8:	4323      	orrs	r3, r4
 800cfca:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	009b      	lsls	r3, r3, #2
 800cfd6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cfda:	4413      	add	r3, r2
 800cfdc:	6879      	ldr	r1, [r7, #4]
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7ff fb6a 	bl	800c6b8 <st_dword>
			fs->wflag = 1;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	2201      	movs	r2, #1
 800cfe8:	70da      	strb	r2, [r3, #3]
			break;
 800cfea:	e006      	b.n	800cffa <put_fat+0x1ca>
			if (res != FR_OK) break;
 800cfec:	bf00      	nop
 800cfee:	e004      	b.n	800cffa <put_fat+0x1ca>
			if (res != FR_OK) break;
 800cff0:	bf00      	nop
 800cff2:	e002      	b.n	800cffa <put_fat+0x1ca>
			if (res != FR_OK) break;
 800cff4:	bf00      	nop
 800cff6:	e000      	b.n	800cffa <put_fat+0x1ca>
			if (res != FR_OK) break;
 800cff8:	bf00      	nop
		}
	}
	return res;
 800cffa:	7ffb      	ldrb	r3, [r7, #31]
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3724      	adds	r7, #36	@ 0x24
 800d000:	46bd      	mov	sp, r7
 800d002:	bd90      	pop	{r4, r7, pc}

0800d004 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b088      	sub	sp, #32
 800d008:	af00      	add	r7, sp, #0
 800d00a:	60f8      	str	r0, [r7, #12]
 800d00c:	60b9      	str	r1, [r7, #8]
 800d00e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d010:	2300      	movs	r3, #0
 800d012:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	2b01      	cmp	r3, #1
 800d01e:	d904      	bls.n	800d02a <remove_chain+0x26>
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	695b      	ldr	r3, [r3, #20]
 800d024:	68ba      	ldr	r2, [r7, #8]
 800d026:	429a      	cmp	r2, r3
 800d028:	d301      	bcc.n	800d02e <remove_chain+0x2a>
 800d02a:	2302      	movs	r3, #2
 800d02c:	e04b      	b.n	800d0c6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d00c      	beq.n	800d04e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d034:	f04f 32ff 	mov.w	r2, #4294967295
 800d038:	6879      	ldr	r1, [r7, #4]
 800d03a:	69b8      	ldr	r0, [r7, #24]
 800d03c:	f7ff fef8 	bl	800ce30 <put_fat>
 800d040:	4603      	mov	r3, r0
 800d042:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d044:	7ffb      	ldrb	r3, [r7, #31]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d001      	beq.n	800d04e <remove_chain+0x4a>
 800d04a:	7ffb      	ldrb	r3, [r7, #31]
 800d04c:	e03b      	b.n	800d0c6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d04e:	68b9      	ldr	r1, [r7, #8]
 800d050:	68f8      	ldr	r0, [r7, #12]
 800d052:	f7ff fe46 	bl	800cce2 <get_fat>
 800d056:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d058:	697b      	ldr	r3, [r7, #20]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d031      	beq.n	800d0c2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d05e:	697b      	ldr	r3, [r7, #20]
 800d060:	2b01      	cmp	r3, #1
 800d062:	d101      	bne.n	800d068 <remove_chain+0x64>
 800d064:	2302      	movs	r3, #2
 800d066:	e02e      	b.n	800d0c6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d068:	697b      	ldr	r3, [r7, #20]
 800d06a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d06e:	d101      	bne.n	800d074 <remove_chain+0x70>
 800d070:	2301      	movs	r3, #1
 800d072:	e028      	b.n	800d0c6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d074:	2200      	movs	r2, #0
 800d076:	68b9      	ldr	r1, [r7, #8]
 800d078:	69b8      	ldr	r0, [r7, #24]
 800d07a:	f7ff fed9 	bl	800ce30 <put_fat>
 800d07e:	4603      	mov	r3, r0
 800d080:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d082:	7ffb      	ldrb	r3, [r7, #31]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d001      	beq.n	800d08c <remove_chain+0x88>
 800d088:	7ffb      	ldrb	r3, [r7, #31]
 800d08a:	e01c      	b.n	800d0c6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d08c:	69bb      	ldr	r3, [r7, #24]
 800d08e:	691a      	ldr	r2, [r3, #16]
 800d090:	69bb      	ldr	r3, [r7, #24]
 800d092:	695b      	ldr	r3, [r3, #20]
 800d094:	3b02      	subs	r3, #2
 800d096:	429a      	cmp	r2, r3
 800d098:	d20b      	bcs.n	800d0b2 <remove_chain+0xae>
			fs->free_clst++;
 800d09a:	69bb      	ldr	r3, [r7, #24]
 800d09c:	691b      	ldr	r3, [r3, #16]
 800d09e:	1c5a      	adds	r2, r3, #1
 800d0a0:	69bb      	ldr	r3, [r7, #24]
 800d0a2:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800d0a4:	69bb      	ldr	r3, [r7, #24]
 800d0a6:	791b      	ldrb	r3, [r3, #4]
 800d0a8:	f043 0301 	orr.w	r3, r3, #1
 800d0ac:	b2da      	uxtb	r2, r3
 800d0ae:	69bb      	ldr	r3, [r7, #24]
 800d0b0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d0b2:	697b      	ldr	r3, [r7, #20]
 800d0b4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d0b6:	69bb      	ldr	r3, [r7, #24]
 800d0b8:	695b      	ldr	r3, [r3, #20]
 800d0ba:	68ba      	ldr	r2, [r7, #8]
 800d0bc:	429a      	cmp	r2, r3
 800d0be:	d3c6      	bcc.n	800d04e <remove_chain+0x4a>
 800d0c0:	e000      	b.n	800d0c4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d0c2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d0c4:	2300      	movs	r3, #0
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3720      	adds	r7, #32
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}

0800d0ce <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d0ce:	b580      	push	{r7, lr}
 800d0d0:	b088      	sub	sp, #32
 800d0d2:	af00      	add	r7, sp, #0
 800d0d4:	6078      	str	r0, [r7, #4]
 800d0d6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d10d      	bne.n	800d100 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d0e4:	693b      	ldr	r3, [r7, #16]
 800d0e6:	68db      	ldr	r3, [r3, #12]
 800d0e8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d0ea:	69bb      	ldr	r3, [r7, #24]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d004      	beq.n	800d0fa <create_chain+0x2c>
 800d0f0:	693b      	ldr	r3, [r7, #16]
 800d0f2:	695b      	ldr	r3, [r3, #20]
 800d0f4:	69ba      	ldr	r2, [r7, #24]
 800d0f6:	429a      	cmp	r2, r3
 800d0f8:	d31b      	bcc.n	800d132 <create_chain+0x64>
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	61bb      	str	r3, [r7, #24]
 800d0fe:	e018      	b.n	800d132 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d100:	6839      	ldr	r1, [r7, #0]
 800d102:	6878      	ldr	r0, [r7, #4]
 800d104:	f7ff fded 	bl	800cce2 <get_fat>
 800d108:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	2b01      	cmp	r3, #1
 800d10e:	d801      	bhi.n	800d114 <create_chain+0x46>
 800d110:	2301      	movs	r3, #1
 800d112:	e070      	b.n	800d1f6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d11a:	d101      	bne.n	800d120 <create_chain+0x52>
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	e06a      	b.n	800d1f6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d120:	693b      	ldr	r3, [r7, #16]
 800d122:	695b      	ldr	r3, [r3, #20]
 800d124:	68fa      	ldr	r2, [r7, #12]
 800d126:	429a      	cmp	r2, r3
 800d128:	d201      	bcs.n	800d12e <create_chain+0x60>
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	e063      	b.n	800d1f6 <create_chain+0x128>
		scl = clst;
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d132:	69bb      	ldr	r3, [r7, #24]
 800d134:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d136:	69fb      	ldr	r3, [r7, #28]
 800d138:	3301      	adds	r3, #1
 800d13a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d13c:	693b      	ldr	r3, [r7, #16]
 800d13e:	695b      	ldr	r3, [r3, #20]
 800d140:	69fa      	ldr	r2, [r7, #28]
 800d142:	429a      	cmp	r2, r3
 800d144:	d307      	bcc.n	800d156 <create_chain+0x88>
				ncl = 2;
 800d146:	2302      	movs	r3, #2
 800d148:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d14a:	69fa      	ldr	r2, [r7, #28]
 800d14c:	69bb      	ldr	r3, [r7, #24]
 800d14e:	429a      	cmp	r2, r3
 800d150:	d901      	bls.n	800d156 <create_chain+0x88>
 800d152:	2300      	movs	r3, #0
 800d154:	e04f      	b.n	800d1f6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d156:	69f9      	ldr	r1, [r7, #28]
 800d158:	6878      	ldr	r0, [r7, #4]
 800d15a:	f7ff fdc2 	bl	800cce2 <get_fat>
 800d15e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d00e      	beq.n	800d184 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	2b01      	cmp	r3, #1
 800d16a:	d003      	beq.n	800d174 <create_chain+0xa6>
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d172:	d101      	bne.n	800d178 <create_chain+0xaa>
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	e03e      	b.n	800d1f6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d178:	69fa      	ldr	r2, [r7, #28]
 800d17a:	69bb      	ldr	r3, [r7, #24]
 800d17c:	429a      	cmp	r2, r3
 800d17e:	d1da      	bne.n	800d136 <create_chain+0x68>
 800d180:	2300      	movs	r3, #0
 800d182:	e038      	b.n	800d1f6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d184:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d186:	f04f 32ff 	mov.w	r2, #4294967295
 800d18a:	69f9      	ldr	r1, [r7, #28]
 800d18c:	6938      	ldr	r0, [r7, #16]
 800d18e:	f7ff fe4f 	bl	800ce30 <put_fat>
 800d192:	4603      	mov	r3, r0
 800d194:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d196:	7dfb      	ldrb	r3, [r7, #23]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d109      	bne.n	800d1b0 <create_chain+0xe2>
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d006      	beq.n	800d1b0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d1a2:	69fa      	ldr	r2, [r7, #28]
 800d1a4:	6839      	ldr	r1, [r7, #0]
 800d1a6:	6938      	ldr	r0, [r7, #16]
 800d1a8:	f7ff fe42 	bl	800ce30 <put_fat>
 800d1ac:	4603      	mov	r3, r0
 800d1ae:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d1b0:	7dfb      	ldrb	r3, [r7, #23]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d116      	bne.n	800d1e4 <create_chain+0x116>
		fs->last_clst = ncl;
 800d1b6:	693b      	ldr	r3, [r7, #16]
 800d1b8:	69fa      	ldr	r2, [r7, #28]
 800d1ba:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d1bc:	693b      	ldr	r3, [r7, #16]
 800d1be:	691a      	ldr	r2, [r3, #16]
 800d1c0:	693b      	ldr	r3, [r7, #16]
 800d1c2:	695b      	ldr	r3, [r3, #20]
 800d1c4:	3b02      	subs	r3, #2
 800d1c6:	429a      	cmp	r2, r3
 800d1c8:	d804      	bhi.n	800d1d4 <create_chain+0x106>
 800d1ca:	693b      	ldr	r3, [r7, #16]
 800d1cc:	691b      	ldr	r3, [r3, #16]
 800d1ce:	1e5a      	subs	r2, r3, #1
 800d1d0:	693b      	ldr	r3, [r7, #16]
 800d1d2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800d1d4:	693b      	ldr	r3, [r7, #16]
 800d1d6:	791b      	ldrb	r3, [r3, #4]
 800d1d8:	f043 0301 	orr.w	r3, r3, #1
 800d1dc:	b2da      	uxtb	r2, r3
 800d1de:	693b      	ldr	r3, [r7, #16]
 800d1e0:	711a      	strb	r2, [r3, #4]
 800d1e2:	e007      	b.n	800d1f4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d1e4:	7dfb      	ldrb	r3, [r7, #23]
 800d1e6:	2b01      	cmp	r3, #1
 800d1e8:	d102      	bne.n	800d1f0 <create_chain+0x122>
 800d1ea:	f04f 33ff 	mov.w	r3, #4294967295
 800d1ee:	e000      	b.n	800d1f2 <create_chain+0x124>
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d1f4:	69fb      	ldr	r3, [r7, #28]
}
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	3720      	adds	r7, #32
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	bd80      	pop	{r7, pc}

0800d1fe <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d1fe:	b480      	push	{r7}
 800d200:	b087      	sub	sp, #28
 800d202:	af00      	add	r7, sp, #0
 800d204:	6078      	str	r0, [r7, #4]
 800d206:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d212:	3304      	adds	r3, #4
 800d214:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d216:	683b      	ldr	r3, [r7, #0]
 800d218:	0a5b      	lsrs	r3, r3, #9
 800d21a:	68fa      	ldr	r2, [r7, #12]
 800d21c:	8952      	ldrh	r2, [r2, #10]
 800d21e:	fbb3 f3f2 	udiv	r3, r3, r2
 800d222:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d224:	693b      	ldr	r3, [r7, #16]
 800d226:	1d1a      	adds	r2, r3, #4
 800d228:	613a      	str	r2, [r7, #16]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d101      	bne.n	800d238 <clmt_clust+0x3a>
 800d234:	2300      	movs	r3, #0
 800d236:	e010      	b.n	800d25a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d238:	697a      	ldr	r2, [r7, #20]
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d307      	bcc.n	800d250 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d240:	697a      	ldr	r2, [r7, #20]
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	1ad3      	subs	r3, r2, r3
 800d246:	617b      	str	r3, [r7, #20]
 800d248:	693b      	ldr	r3, [r7, #16]
 800d24a:	3304      	adds	r3, #4
 800d24c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d24e:	e7e9      	b.n	800d224 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d250:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	681a      	ldr	r2, [r3, #0]
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	4413      	add	r3, r2
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	371c      	adds	r7, #28
 800d25e:	46bd      	mov	sp, r7
 800d260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d264:	4770      	bx	lr

0800d266 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d266:	b580      	push	{r7, lr}
 800d268:	b086      	sub	sp, #24
 800d26a:	af00      	add	r7, sp, #0
 800d26c:	6078      	str	r0, [r7, #4]
 800d26e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d27c:	d204      	bcs.n	800d288 <dir_sdi+0x22>
 800d27e:	683b      	ldr	r3, [r7, #0]
 800d280:	f003 031f 	and.w	r3, r3, #31
 800d284:	2b00      	cmp	r3, #0
 800d286:	d001      	beq.n	800d28c <dir_sdi+0x26>
		return FR_INT_ERR;
 800d288:	2302      	movs	r3, #2
 800d28a:	e063      	b.n	800d354 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	683a      	ldr	r2, [r7, #0]
 800d290:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	689b      	ldr	r3, [r3, #8]
 800d296:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d106      	bne.n	800d2ac <dir_sdi+0x46>
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	781b      	ldrb	r3, [r3, #0]
 800d2a2:	2b02      	cmp	r3, #2
 800d2a4:	d902      	bls.n	800d2ac <dir_sdi+0x46>
		clst = fs->dirbase;
 800d2a6:	693b      	ldr	r3, [r7, #16]
 800d2a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2aa:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d10c      	bne.n	800d2cc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	095b      	lsrs	r3, r3, #5
 800d2b6:	693a      	ldr	r2, [r7, #16]
 800d2b8:	8912      	ldrh	r2, [r2, #8]
 800d2ba:	4293      	cmp	r3, r2
 800d2bc:	d301      	bcc.n	800d2c2 <dir_sdi+0x5c>
 800d2be:	2302      	movs	r3, #2
 800d2c0:	e048      	b.n	800d354 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d2c2:	693b      	ldr	r3, [r7, #16]
 800d2c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	61da      	str	r2, [r3, #28]
 800d2ca:	e029      	b.n	800d320 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d2cc:	693b      	ldr	r3, [r7, #16]
 800d2ce:	895b      	ldrh	r3, [r3, #10]
 800d2d0:	025b      	lsls	r3, r3, #9
 800d2d2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d2d4:	e019      	b.n	800d30a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	6979      	ldr	r1, [r7, #20]
 800d2da:	4618      	mov	r0, r3
 800d2dc:	f7ff fd01 	bl	800cce2 <get_fat>
 800d2e0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d2e2:	697b      	ldr	r3, [r7, #20]
 800d2e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2e8:	d101      	bne.n	800d2ee <dir_sdi+0x88>
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	e032      	b.n	800d354 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	2b01      	cmp	r3, #1
 800d2f2:	d904      	bls.n	800d2fe <dir_sdi+0x98>
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	695b      	ldr	r3, [r3, #20]
 800d2f8:	697a      	ldr	r2, [r7, #20]
 800d2fa:	429a      	cmp	r2, r3
 800d2fc:	d301      	bcc.n	800d302 <dir_sdi+0x9c>
 800d2fe:	2302      	movs	r3, #2
 800d300:	e028      	b.n	800d354 <dir_sdi+0xee>
			ofs -= csz;
 800d302:	683a      	ldr	r2, [r7, #0]
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	1ad3      	subs	r3, r2, r3
 800d308:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d30a:	683a      	ldr	r2, [r7, #0]
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	429a      	cmp	r2, r3
 800d310:	d2e1      	bcs.n	800d2d6 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d312:	6979      	ldr	r1, [r7, #20]
 800d314:	6938      	ldr	r0, [r7, #16]
 800d316:	f7ff fcc5 	bl	800cca4 <clust2sect>
 800d31a:	4602      	mov	r2, r0
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	697a      	ldr	r2, [r7, #20]
 800d324:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	69db      	ldr	r3, [r3, #28]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d101      	bne.n	800d332 <dir_sdi+0xcc>
 800d32e:	2302      	movs	r3, #2
 800d330:	e010      	b.n	800d354 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	69da      	ldr	r2, [r3, #28]
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	0a5b      	lsrs	r3, r3, #9
 800d33a:	441a      	add	r2, r3
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d34c:	441a      	add	r2, r3
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d352:	2300      	movs	r3, #0
}
 800d354:	4618      	mov	r0, r3
 800d356:	3718      	adds	r7, #24
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}

0800d35c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b086      	sub	sp, #24
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
 800d364:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	695b      	ldr	r3, [r3, #20]
 800d370:	3320      	adds	r3, #32
 800d372:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	69db      	ldr	r3, [r3, #28]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d003      	beq.n	800d384 <dir_next+0x28>
 800d37c:	68bb      	ldr	r3, [r7, #8]
 800d37e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d382:	d301      	bcc.n	800d388 <dir_next+0x2c>
 800d384:	2304      	movs	r3, #4
 800d386:	e0aa      	b.n	800d4de <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d38e:	2b00      	cmp	r3, #0
 800d390:	f040 8098 	bne.w	800d4c4 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	69db      	ldr	r3, [r3, #28]
 800d398:	1c5a      	adds	r2, r3, #1
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	699b      	ldr	r3, [r3, #24]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d10b      	bne.n	800d3be <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d3a6:	68bb      	ldr	r3, [r7, #8]
 800d3a8:	095b      	lsrs	r3, r3, #5
 800d3aa:	68fa      	ldr	r2, [r7, #12]
 800d3ac:	8912      	ldrh	r2, [r2, #8]
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	f0c0 8088 	bcc.w	800d4c4 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	61da      	str	r2, [r3, #28]
 800d3ba:	2304      	movs	r3, #4
 800d3bc:	e08f      	b.n	800d4de <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	0a5b      	lsrs	r3, r3, #9
 800d3c2:	68fa      	ldr	r2, [r7, #12]
 800d3c4:	8952      	ldrh	r2, [r2, #10]
 800d3c6:	3a01      	subs	r2, #1
 800d3c8:	4013      	ands	r3, r2
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d17a      	bne.n	800d4c4 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d3ce:	687a      	ldr	r2, [r7, #4]
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	699b      	ldr	r3, [r3, #24]
 800d3d4:	4619      	mov	r1, r3
 800d3d6:	4610      	mov	r0, r2
 800d3d8:	f7ff fc83 	bl	800cce2 <get_fat>
 800d3dc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d3de:	697b      	ldr	r3, [r7, #20]
 800d3e0:	2b01      	cmp	r3, #1
 800d3e2:	d801      	bhi.n	800d3e8 <dir_next+0x8c>
 800d3e4:	2302      	movs	r3, #2
 800d3e6:	e07a      	b.n	800d4de <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d3e8:	697b      	ldr	r3, [r7, #20]
 800d3ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3ee:	d101      	bne.n	800d3f4 <dir_next+0x98>
 800d3f0:	2301      	movs	r3, #1
 800d3f2:	e074      	b.n	800d4de <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	695b      	ldr	r3, [r3, #20]
 800d3f8:	697a      	ldr	r2, [r7, #20]
 800d3fa:	429a      	cmp	r2, r3
 800d3fc:	d358      	bcc.n	800d4b0 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d104      	bne.n	800d40e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	2200      	movs	r2, #0
 800d408:	61da      	str	r2, [r3, #28]
 800d40a:	2304      	movs	r3, #4
 800d40c:	e067      	b.n	800d4de <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d40e:	687a      	ldr	r2, [r7, #4]
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	699b      	ldr	r3, [r3, #24]
 800d414:	4619      	mov	r1, r3
 800d416:	4610      	mov	r0, r2
 800d418:	f7ff fe59 	bl	800d0ce <create_chain>
 800d41c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d101      	bne.n	800d428 <dir_next+0xcc>
 800d424:	2307      	movs	r3, #7
 800d426:	e05a      	b.n	800d4de <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d428:	697b      	ldr	r3, [r7, #20]
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	d101      	bne.n	800d432 <dir_next+0xd6>
 800d42e:	2302      	movs	r3, #2
 800d430:	e055      	b.n	800d4de <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d432:	697b      	ldr	r3, [r7, #20]
 800d434:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d438:	d101      	bne.n	800d43e <dir_next+0xe2>
 800d43a:	2301      	movs	r3, #1
 800d43c:	e04f      	b.n	800d4de <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d43e:	68f8      	ldr	r0, [r7, #12]
 800d440:	f7ff fb50 	bl	800cae4 <sync_window>
 800d444:	4603      	mov	r3, r0
 800d446:	2b00      	cmp	r3, #0
 800d448:	d001      	beq.n	800d44e <dir_next+0xf2>
 800d44a:	2301      	movs	r3, #1
 800d44c:	e047      	b.n	800d4de <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	3330      	adds	r3, #48	@ 0x30
 800d452:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d456:	2100      	movs	r1, #0
 800d458:	4618      	mov	r0, r3
 800d45a:	f7ff f97a 	bl	800c752 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d45e:	2300      	movs	r3, #0
 800d460:	613b      	str	r3, [r7, #16]
 800d462:	6979      	ldr	r1, [r7, #20]
 800d464:	68f8      	ldr	r0, [r7, #12]
 800d466:	f7ff fc1d 	bl	800cca4 <clust2sect>
 800d46a:	4602      	mov	r2, r0
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d470:	e012      	b.n	800d498 <dir_next+0x13c>
						fs->wflag = 1;
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	2201      	movs	r2, #1
 800d476:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d478:	68f8      	ldr	r0, [r7, #12]
 800d47a:	f7ff fb33 	bl	800cae4 <sync_window>
 800d47e:	4603      	mov	r3, r0
 800d480:	2b00      	cmp	r3, #0
 800d482:	d001      	beq.n	800d488 <dir_next+0x12c>
 800d484:	2301      	movs	r3, #1
 800d486:	e02a      	b.n	800d4de <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d488:	693b      	ldr	r3, [r7, #16]
 800d48a:	3301      	adds	r3, #1
 800d48c:	613b      	str	r3, [r7, #16]
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d492:	1c5a      	adds	r2, r3, #1
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	895b      	ldrh	r3, [r3, #10]
 800d49c:	461a      	mov	r2, r3
 800d49e:	693b      	ldr	r3, [r7, #16]
 800d4a0:	4293      	cmp	r3, r2
 800d4a2:	d3e6      	bcc.n	800d472 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4a8:	693b      	ldr	r3, [r7, #16]
 800d4aa:	1ad2      	subs	r2, r2, r3
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	697a      	ldr	r2, [r7, #20]
 800d4b4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d4b6:	6979      	ldr	r1, [r7, #20]
 800d4b8:	68f8      	ldr	r0, [r7, #12]
 800d4ba:	f7ff fbf3 	bl	800cca4 <clust2sect>
 800d4be:	4602      	mov	r2, r0
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	68ba      	ldr	r2, [r7, #8]
 800d4c8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4d6:	441a      	add	r2, r3
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d4dc:	2300      	movs	r3, #0
}
 800d4de:	4618      	mov	r0, r3
 800d4e0:	3718      	adds	r7, #24
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bd80      	pop	{r7, pc}

0800d4e6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d4e6:	b580      	push	{r7, lr}
 800d4e8:	b086      	sub	sp, #24
 800d4ea:	af00      	add	r7, sp, #0
 800d4ec:	6078      	str	r0, [r7, #4]
 800d4ee:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d4f6:	2100      	movs	r1, #0
 800d4f8:	6878      	ldr	r0, [r7, #4]
 800d4fa:	f7ff feb4 	bl	800d266 <dir_sdi>
 800d4fe:	4603      	mov	r3, r0
 800d500:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d502:	7dfb      	ldrb	r3, [r7, #23]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d12b      	bne.n	800d560 <dir_alloc+0x7a>
		n = 0;
 800d508:	2300      	movs	r3, #0
 800d50a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	69db      	ldr	r3, [r3, #28]
 800d510:	4619      	mov	r1, r3
 800d512:	68f8      	ldr	r0, [r7, #12]
 800d514:	f7ff fb2a 	bl	800cb6c <move_window>
 800d518:	4603      	mov	r3, r0
 800d51a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d51c:	7dfb      	ldrb	r3, [r7, #23]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d11d      	bne.n	800d55e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	6a1b      	ldr	r3, [r3, #32]
 800d526:	781b      	ldrb	r3, [r3, #0]
 800d528:	2be5      	cmp	r3, #229	@ 0xe5
 800d52a:	d004      	beq.n	800d536 <dir_alloc+0x50>
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	6a1b      	ldr	r3, [r3, #32]
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d107      	bne.n	800d546 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d536:	693b      	ldr	r3, [r7, #16]
 800d538:	3301      	adds	r3, #1
 800d53a:	613b      	str	r3, [r7, #16]
 800d53c:	693a      	ldr	r2, [r7, #16]
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	429a      	cmp	r2, r3
 800d542:	d102      	bne.n	800d54a <dir_alloc+0x64>
 800d544:	e00c      	b.n	800d560 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d546:	2300      	movs	r3, #0
 800d548:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d54a:	2101      	movs	r1, #1
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	f7ff ff05 	bl	800d35c <dir_next>
 800d552:	4603      	mov	r3, r0
 800d554:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d556:	7dfb      	ldrb	r3, [r7, #23]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d0d7      	beq.n	800d50c <dir_alloc+0x26>
 800d55c:	e000      	b.n	800d560 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d55e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d560:	7dfb      	ldrb	r3, [r7, #23]
 800d562:	2b04      	cmp	r3, #4
 800d564:	d101      	bne.n	800d56a <dir_alloc+0x84>
 800d566:	2307      	movs	r3, #7
 800d568:	75fb      	strb	r3, [r7, #23]
	return res;
 800d56a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	3718      	adds	r7, #24
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}

0800d574 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b084      	sub	sp, #16
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
 800d57c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	331a      	adds	r3, #26
 800d582:	4618      	mov	r0, r3
 800d584:	f7ff f842 	bl	800c60c <ld_word>
 800d588:	4603      	mov	r3, r0
 800d58a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	781b      	ldrb	r3, [r3, #0]
 800d590:	2b03      	cmp	r3, #3
 800d592:	d109      	bne.n	800d5a8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d594:	683b      	ldr	r3, [r7, #0]
 800d596:	3314      	adds	r3, #20
 800d598:	4618      	mov	r0, r3
 800d59a:	f7ff f837 	bl	800c60c <ld_word>
 800d59e:	4603      	mov	r3, r0
 800d5a0:	041b      	lsls	r3, r3, #16
 800d5a2:	68fa      	ldr	r2, [r7, #12]
 800d5a4:	4313      	orrs	r3, r2
 800d5a6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d5a8:	68fb      	ldr	r3, [r7, #12]
}
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	3710      	adds	r7, #16
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	bd80      	pop	{r7, pc}

0800d5b2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d5b2:	b580      	push	{r7, lr}
 800d5b4:	b084      	sub	sp, #16
 800d5b6:	af00      	add	r7, sp, #0
 800d5b8:	60f8      	str	r0, [r7, #12]
 800d5ba:	60b9      	str	r1, [r7, #8]
 800d5bc:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d5be:	68bb      	ldr	r3, [r7, #8]
 800d5c0:	331a      	adds	r3, #26
 800d5c2:	687a      	ldr	r2, [r7, #4]
 800d5c4:	b292      	uxth	r2, r2
 800d5c6:	4611      	mov	r1, r2
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f7ff f85a 	bl	800c682 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	781b      	ldrb	r3, [r3, #0]
 800d5d2:	2b03      	cmp	r3, #3
 800d5d4:	d109      	bne.n	800d5ea <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d5d6:	68bb      	ldr	r3, [r7, #8]
 800d5d8:	f103 0214 	add.w	r2, r3, #20
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	0c1b      	lsrs	r3, r3, #16
 800d5e0:	b29b      	uxth	r3, r3
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	4610      	mov	r0, r2
 800d5e6:	f7ff f84c 	bl	800c682 <st_word>
	}
}
 800d5ea:	bf00      	nop
 800d5ec:	3710      	adds	r7, #16
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	bd80      	pop	{r7, pc}

0800d5f2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d5f2:	b580      	push	{r7, lr}
 800d5f4:	b086      	sub	sp, #24
 800d5f6:	af00      	add	r7, sp, #0
 800d5f8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d600:	2100      	movs	r1, #0
 800d602:	6878      	ldr	r0, [r7, #4]
 800d604:	f7ff fe2f 	bl	800d266 <dir_sdi>
 800d608:	4603      	mov	r3, r0
 800d60a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d60c:	7dfb      	ldrb	r3, [r7, #23]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d001      	beq.n	800d616 <dir_find+0x24>
 800d612:	7dfb      	ldrb	r3, [r7, #23]
 800d614:	e03e      	b.n	800d694 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	69db      	ldr	r3, [r3, #28]
 800d61a:	4619      	mov	r1, r3
 800d61c:	6938      	ldr	r0, [r7, #16]
 800d61e:	f7ff faa5 	bl	800cb6c <move_window>
 800d622:	4603      	mov	r3, r0
 800d624:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d626:	7dfb      	ldrb	r3, [r7, #23]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d12f      	bne.n	800d68c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	6a1b      	ldr	r3, [r3, #32]
 800d630:	781b      	ldrb	r3, [r3, #0]
 800d632:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d634:	7bfb      	ldrb	r3, [r7, #15]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d102      	bne.n	800d640 <dir_find+0x4e>
 800d63a:	2304      	movs	r3, #4
 800d63c:	75fb      	strb	r3, [r7, #23]
 800d63e:	e028      	b.n	800d692 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	6a1b      	ldr	r3, [r3, #32]
 800d644:	330b      	adds	r3, #11
 800d646:	781b      	ldrb	r3, [r3, #0]
 800d648:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d64c:	b2da      	uxtb	r2, r3
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	6a1b      	ldr	r3, [r3, #32]
 800d656:	330b      	adds	r3, #11
 800d658:	781b      	ldrb	r3, [r3, #0]
 800d65a:	f003 0308 	and.w	r3, r3, #8
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d10a      	bne.n	800d678 <dir_find+0x86>
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	6a18      	ldr	r0, [r3, #32]
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	3324      	adds	r3, #36	@ 0x24
 800d66a:	220b      	movs	r2, #11
 800d66c:	4619      	mov	r1, r3
 800d66e:	f7ff f88b 	bl	800c788 <mem_cmp>
 800d672:	4603      	mov	r3, r0
 800d674:	2b00      	cmp	r3, #0
 800d676:	d00b      	beq.n	800d690 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d678:	2100      	movs	r1, #0
 800d67a:	6878      	ldr	r0, [r7, #4]
 800d67c:	f7ff fe6e 	bl	800d35c <dir_next>
 800d680:	4603      	mov	r3, r0
 800d682:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d684:	7dfb      	ldrb	r3, [r7, #23]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d0c5      	beq.n	800d616 <dir_find+0x24>
 800d68a:	e002      	b.n	800d692 <dir_find+0xa0>
		if (res != FR_OK) break;
 800d68c:	bf00      	nop
 800d68e:	e000      	b.n	800d692 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d690:	bf00      	nop

	return res;
 800d692:	7dfb      	ldrb	r3, [r7, #23]
}
 800d694:	4618      	mov	r0, r3
 800d696:	3718      	adds	r7, #24
 800d698:	46bd      	mov	sp, r7
 800d69a:	bd80      	pop	{r7, pc}

0800d69c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b084      	sub	sp, #16
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800d6aa:	2101      	movs	r1, #1
 800d6ac:	6878      	ldr	r0, [r7, #4]
 800d6ae:	f7ff ff1a 	bl	800d4e6 <dir_alloc>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d6b6:	7bfb      	ldrb	r3, [r7, #15]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d11c      	bne.n	800d6f6 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	69db      	ldr	r3, [r3, #28]
 800d6c0:	4619      	mov	r1, r3
 800d6c2:	68b8      	ldr	r0, [r7, #8]
 800d6c4:	f7ff fa52 	bl	800cb6c <move_window>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d6cc:	7bfb      	ldrb	r3, [r7, #15]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d111      	bne.n	800d6f6 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	6a1b      	ldr	r3, [r3, #32]
 800d6d6:	2220      	movs	r2, #32
 800d6d8:	2100      	movs	r1, #0
 800d6da:	4618      	mov	r0, r3
 800d6dc:	f7ff f839 	bl	800c752 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	6a18      	ldr	r0, [r3, #32]
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	3324      	adds	r3, #36	@ 0x24
 800d6e8:	220b      	movs	r2, #11
 800d6ea:	4619      	mov	r1, r3
 800d6ec:	f7ff f810 	bl	800c710 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800d6f0:	68bb      	ldr	r3, [r7, #8]
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d6f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	3710      	adds	r7, #16
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}

0800d700 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b088      	sub	sp, #32
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
 800d708:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	60fb      	str	r3, [r7, #12]
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	3324      	adds	r3, #36	@ 0x24
 800d714:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d716:	220b      	movs	r2, #11
 800d718:	2120      	movs	r1, #32
 800d71a:	68b8      	ldr	r0, [r7, #8]
 800d71c:	f7ff f819 	bl	800c752 <mem_set>
	si = i = 0; ni = 8;
 800d720:	2300      	movs	r3, #0
 800d722:	613b      	str	r3, [r7, #16]
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	61fb      	str	r3, [r7, #28]
 800d728:	2308      	movs	r3, #8
 800d72a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d72c:	69fb      	ldr	r3, [r7, #28]
 800d72e:	1c5a      	adds	r2, r3, #1
 800d730:	61fa      	str	r2, [r7, #28]
 800d732:	68fa      	ldr	r2, [r7, #12]
 800d734:	4413      	add	r3, r2
 800d736:	781b      	ldrb	r3, [r3, #0]
 800d738:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d73a:	7efb      	ldrb	r3, [r7, #27]
 800d73c:	2b20      	cmp	r3, #32
 800d73e:	d94e      	bls.n	800d7de <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d740:	7efb      	ldrb	r3, [r7, #27]
 800d742:	2b2f      	cmp	r3, #47	@ 0x2f
 800d744:	d006      	beq.n	800d754 <create_name+0x54>
 800d746:	7efb      	ldrb	r3, [r7, #27]
 800d748:	2b5c      	cmp	r3, #92	@ 0x5c
 800d74a:	d110      	bne.n	800d76e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d74c:	e002      	b.n	800d754 <create_name+0x54>
 800d74e:	69fb      	ldr	r3, [r7, #28]
 800d750:	3301      	adds	r3, #1
 800d752:	61fb      	str	r3, [r7, #28]
 800d754:	68fa      	ldr	r2, [r7, #12]
 800d756:	69fb      	ldr	r3, [r7, #28]
 800d758:	4413      	add	r3, r2
 800d75a:	781b      	ldrb	r3, [r3, #0]
 800d75c:	2b2f      	cmp	r3, #47	@ 0x2f
 800d75e:	d0f6      	beq.n	800d74e <create_name+0x4e>
 800d760:	68fa      	ldr	r2, [r7, #12]
 800d762:	69fb      	ldr	r3, [r7, #28]
 800d764:	4413      	add	r3, r2
 800d766:	781b      	ldrb	r3, [r3, #0]
 800d768:	2b5c      	cmp	r3, #92	@ 0x5c
 800d76a:	d0f0      	beq.n	800d74e <create_name+0x4e>
			break;
 800d76c:	e038      	b.n	800d7e0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d76e:	7efb      	ldrb	r3, [r7, #27]
 800d770:	2b2e      	cmp	r3, #46	@ 0x2e
 800d772:	d003      	beq.n	800d77c <create_name+0x7c>
 800d774:	693a      	ldr	r2, [r7, #16]
 800d776:	697b      	ldr	r3, [r7, #20]
 800d778:	429a      	cmp	r2, r3
 800d77a:	d30c      	bcc.n	800d796 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d77c:	697b      	ldr	r3, [r7, #20]
 800d77e:	2b0b      	cmp	r3, #11
 800d780:	d002      	beq.n	800d788 <create_name+0x88>
 800d782:	7efb      	ldrb	r3, [r7, #27]
 800d784:	2b2e      	cmp	r3, #46	@ 0x2e
 800d786:	d001      	beq.n	800d78c <create_name+0x8c>
 800d788:	2306      	movs	r3, #6
 800d78a:	e044      	b.n	800d816 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d78c:	2308      	movs	r3, #8
 800d78e:	613b      	str	r3, [r7, #16]
 800d790:	230b      	movs	r3, #11
 800d792:	617b      	str	r3, [r7, #20]
			continue;
 800d794:	e022      	b.n	800d7dc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d796:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	da04      	bge.n	800d7a8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d79e:	7efb      	ldrb	r3, [r7, #27]
 800d7a0:	3b80      	subs	r3, #128	@ 0x80
 800d7a2:	4a1f      	ldr	r2, [pc, #124]	@ (800d820 <create_name+0x120>)
 800d7a4:	5cd3      	ldrb	r3, [r2, r3]
 800d7a6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d7a8:	7efb      	ldrb	r3, [r7, #27]
 800d7aa:	4619      	mov	r1, r3
 800d7ac:	481d      	ldr	r0, [pc, #116]	@ (800d824 <create_name+0x124>)
 800d7ae:	f7ff f812 	bl	800c7d6 <chk_chr>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d001      	beq.n	800d7bc <create_name+0xbc>
 800d7b8:	2306      	movs	r3, #6
 800d7ba:	e02c      	b.n	800d816 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d7bc:	7efb      	ldrb	r3, [r7, #27]
 800d7be:	2b60      	cmp	r3, #96	@ 0x60
 800d7c0:	d905      	bls.n	800d7ce <create_name+0xce>
 800d7c2:	7efb      	ldrb	r3, [r7, #27]
 800d7c4:	2b7a      	cmp	r3, #122	@ 0x7a
 800d7c6:	d802      	bhi.n	800d7ce <create_name+0xce>
 800d7c8:	7efb      	ldrb	r3, [r7, #27]
 800d7ca:	3b20      	subs	r3, #32
 800d7cc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d7ce:	693b      	ldr	r3, [r7, #16]
 800d7d0:	1c5a      	adds	r2, r3, #1
 800d7d2:	613a      	str	r2, [r7, #16]
 800d7d4:	68ba      	ldr	r2, [r7, #8]
 800d7d6:	4413      	add	r3, r2
 800d7d8:	7efa      	ldrb	r2, [r7, #27]
 800d7da:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d7dc:	e7a6      	b.n	800d72c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d7de:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d7e0:	68fa      	ldr	r2, [r7, #12]
 800d7e2:	69fb      	ldr	r3, [r7, #28]
 800d7e4:	441a      	add	r2, r3
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d7ea:	693b      	ldr	r3, [r7, #16]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d101      	bne.n	800d7f4 <create_name+0xf4>
 800d7f0:	2306      	movs	r3, #6
 800d7f2:	e010      	b.n	800d816 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d7f4:	68bb      	ldr	r3, [r7, #8]
 800d7f6:	781b      	ldrb	r3, [r3, #0]
 800d7f8:	2be5      	cmp	r3, #229	@ 0xe5
 800d7fa:	d102      	bne.n	800d802 <create_name+0x102>
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	2205      	movs	r2, #5
 800d800:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d802:	7efb      	ldrb	r3, [r7, #27]
 800d804:	2b20      	cmp	r3, #32
 800d806:	d801      	bhi.n	800d80c <create_name+0x10c>
 800d808:	2204      	movs	r2, #4
 800d80a:	e000      	b.n	800d80e <create_name+0x10e>
 800d80c:	2200      	movs	r2, #0
 800d80e:	68bb      	ldr	r3, [r7, #8]
 800d810:	330b      	adds	r3, #11
 800d812:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d814:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d816:	4618      	mov	r0, r3
 800d818:	3720      	adds	r7, #32
 800d81a:	46bd      	mov	sp, r7
 800d81c:	bd80      	pop	{r7, pc}
 800d81e:	bf00      	nop
 800d820:	08018774 	.word	0x08018774
 800d824:	080186cc 	.word	0x080186cc

0800d828 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d828:	b580      	push	{r7, lr}
 800d82a:	b086      	sub	sp, #24
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	6078      	str	r0, [r7, #4]
 800d830:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d836:	693b      	ldr	r3, [r7, #16]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d83c:	e002      	b.n	800d844 <follow_path+0x1c>
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	3301      	adds	r3, #1
 800d842:	603b      	str	r3, [r7, #0]
 800d844:	683b      	ldr	r3, [r7, #0]
 800d846:	781b      	ldrb	r3, [r3, #0]
 800d848:	2b2f      	cmp	r3, #47	@ 0x2f
 800d84a:	d0f8      	beq.n	800d83e <follow_path+0x16>
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	781b      	ldrb	r3, [r3, #0]
 800d850:	2b5c      	cmp	r3, #92	@ 0x5c
 800d852:	d0f4      	beq.n	800d83e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d854:	693b      	ldr	r3, [r7, #16]
 800d856:	2200      	movs	r2, #0
 800d858:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	781b      	ldrb	r3, [r3, #0]
 800d85e:	2b1f      	cmp	r3, #31
 800d860:	d80a      	bhi.n	800d878 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	2280      	movs	r2, #128	@ 0x80
 800d866:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d86a:	2100      	movs	r1, #0
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f7ff fcfa 	bl	800d266 <dir_sdi>
 800d872:	4603      	mov	r3, r0
 800d874:	75fb      	strb	r3, [r7, #23]
 800d876:	e043      	b.n	800d900 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d878:	463b      	mov	r3, r7
 800d87a:	4619      	mov	r1, r3
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f7ff ff3f 	bl	800d700 <create_name>
 800d882:	4603      	mov	r3, r0
 800d884:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d886:	7dfb      	ldrb	r3, [r7, #23]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d134      	bne.n	800d8f6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d88c:	6878      	ldr	r0, [r7, #4]
 800d88e:	f7ff feb0 	bl	800d5f2 <dir_find>
 800d892:	4603      	mov	r3, r0
 800d894:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d89c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d89e:	7dfb      	ldrb	r3, [r7, #23]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d00a      	beq.n	800d8ba <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d8a4:	7dfb      	ldrb	r3, [r7, #23]
 800d8a6:	2b04      	cmp	r3, #4
 800d8a8:	d127      	bne.n	800d8fa <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d8aa:	7afb      	ldrb	r3, [r7, #11]
 800d8ac:	f003 0304 	and.w	r3, r3, #4
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d122      	bne.n	800d8fa <follow_path+0xd2>
 800d8b4:	2305      	movs	r3, #5
 800d8b6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d8b8:	e01f      	b.n	800d8fa <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d8ba:	7afb      	ldrb	r3, [r7, #11]
 800d8bc:	f003 0304 	and.w	r3, r3, #4
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d11c      	bne.n	800d8fe <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d8c4:	693b      	ldr	r3, [r7, #16]
 800d8c6:	799b      	ldrb	r3, [r3, #6]
 800d8c8:	f003 0310 	and.w	r3, r3, #16
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d102      	bne.n	800d8d6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d8d0:	2305      	movs	r3, #5
 800d8d2:	75fb      	strb	r3, [r7, #23]
 800d8d4:	e014      	b.n	800d900 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	695b      	ldr	r3, [r3, #20]
 800d8e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8e4:	4413      	add	r3, r2
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	68f8      	ldr	r0, [r7, #12]
 800d8ea:	f7ff fe43 	bl	800d574 <ld_clust>
 800d8ee:	4602      	mov	r2, r0
 800d8f0:	693b      	ldr	r3, [r7, #16]
 800d8f2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d8f4:	e7c0      	b.n	800d878 <follow_path+0x50>
			if (res != FR_OK) break;
 800d8f6:	bf00      	nop
 800d8f8:	e002      	b.n	800d900 <follow_path+0xd8>
				break;
 800d8fa:	bf00      	nop
 800d8fc:	e000      	b.n	800d900 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d8fe:	bf00      	nop
			}
		}
	}

	return res;
 800d900:	7dfb      	ldrb	r3, [r7, #23]
}
 800d902:	4618      	mov	r0, r3
 800d904:	3718      	adds	r7, #24
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}

0800d90a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d90a:	b480      	push	{r7}
 800d90c:	b087      	sub	sp, #28
 800d90e:	af00      	add	r7, sp, #0
 800d910:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d912:	f04f 33ff 	mov.w	r3, #4294967295
 800d916:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d031      	beq.n	800d984 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	617b      	str	r3, [r7, #20]
 800d926:	e002      	b.n	800d92e <get_ldnumber+0x24>
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	3301      	adds	r3, #1
 800d92c:	617b      	str	r3, [r7, #20]
 800d92e:	697b      	ldr	r3, [r7, #20]
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	2b20      	cmp	r3, #32
 800d934:	d903      	bls.n	800d93e <get_ldnumber+0x34>
 800d936:	697b      	ldr	r3, [r7, #20]
 800d938:	781b      	ldrb	r3, [r3, #0]
 800d93a:	2b3a      	cmp	r3, #58	@ 0x3a
 800d93c:	d1f4      	bne.n	800d928 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d93e:	697b      	ldr	r3, [r7, #20]
 800d940:	781b      	ldrb	r3, [r3, #0]
 800d942:	2b3a      	cmp	r3, #58	@ 0x3a
 800d944:	d11c      	bne.n	800d980 <get_ldnumber+0x76>
			tp = *path;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	1c5a      	adds	r2, r3, #1
 800d950:	60fa      	str	r2, [r7, #12]
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	3b30      	subs	r3, #48	@ 0x30
 800d956:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d958:	68bb      	ldr	r3, [r7, #8]
 800d95a:	2b09      	cmp	r3, #9
 800d95c:	d80e      	bhi.n	800d97c <get_ldnumber+0x72>
 800d95e:	68fa      	ldr	r2, [r7, #12]
 800d960:	697b      	ldr	r3, [r7, #20]
 800d962:	429a      	cmp	r2, r3
 800d964:	d10a      	bne.n	800d97c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d966:	68bb      	ldr	r3, [r7, #8]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d107      	bne.n	800d97c <get_ldnumber+0x72>
					vol = (int)i;
 800d96c:	68bb      	ldr	r3, [r7, #8]
 800d96e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	3301      	adds	r3, #1
 800d974:	617b      	str	r3, [r7, #20]
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	697a      	ldr	r2, [r7, #20]
 800d97a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	e002      	b.n	800d986 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d980:	2300      	movs	r3, #0
 800d982:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d984:	693b      	ldr	r3, [r7, #16]
}
 800d986:	4618      	mov	r0, r3
 800d988:	371c      	adds	r7, #28
 800d98a:	46bd      	mov	sp, r7
 800d98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d990:	4770      	bx	lr
	...

0800d994 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d994:	b580      	push	{r7, lr}
 800d996:	b082      	sub	sp, #8
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
 800d99c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	70da      	strb	r2, [r3, #3]
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	f04f 32ff 	mov.w	r2, #4294967295
 800d9aa:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d9ac:	6839      	ldr	r1, [r7, #0]
 800d9ae:	6878      	ldr	r0, [r7, #4]
 800d9b0:	f7ff f8dc 	bl	800cb6c <move_window>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d001      	beq.n	800d9be <check_fs+0x2a>
 800d9ba:	2304      	movs	r3, #4
 800d9bc:	e038      	b.n	800da30 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	3330      	adds	r3, #48	@ 0x30
 800d9c2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f7fe fe20 	bl	800c60c <ld_word>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	461a      	mov	r2, r3
 800d9d0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d9d4:	429a      	cmp	r2, r3
 800d9d6:	d001      	beq.n	800d9dc <check_fs+0x48>
 800d9d8:	2303      	movs	r3, #3
 800d9da:	e029      	b.n	800da30 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d9e2:	2be9      	cmp	r3, #233	@ 0xe9
 800d9e4:	d009      	beq.n	800d9fa <check_fs+0x66>
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d9ec:	2beb      	cmp	r3, #235	@ 0xeb
 800d9ee:	d11e      	bne.n	800da2e <check_fs+0x9a>
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800d9f6:	2b90      	cmp	r3, #144	@ 0x90
 800d9f8:	d119      	bne.n	800da2e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	3330      	adds	r3, #48	@ 0x30
 800d9fe:	3336      	adds	r3, #54	@ 0x36
 800da00:	4618      	mov	r0, r3
 800da02:	f7fe fe1b 	bl	800c63c <ld_dword>
 800da06:	4603      	mov	r3, r0
 800da08:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800da0c:	4a0a      	ldr	r2, [pc, #40]	@ (800da38 <check_fs+0xa4>)
 800da0e:	4293      	cmp	r3, r2
 800da10:	d101      	bne.n	800da16 <check_fs+0x82>
 800da12:	2300      	movs	r3, #0
 800da14:	e00c      	b.n	800da30 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	3330      	adds	r3, #48	@ 0x30
 800da1a:	3352      	adds	r3, #82	@ 0x52
 800da1c:	4618      	mov	r0, r3
 800da1e:	f7fe fe0d 	bl	800c63c <ld_dword>
 800da22:	4603      	mov	r3, r0
 800da24:	4a05      	ldr	r2, [pc, #20]	@ (800da3c <check_fs+0xa8>)
 800da26:	4293      	cmp	r3, r2
 800da28:	d101      	bne.n	800da2e <check_fs+0x9a>
 800da2a:	2300      	movs	r3, #0
 800da2c:	e000      	b.n	800da30 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800da2e:	2302      	movs	r3, #2
}
 800da30:	4618      	mov	r0, r3
 800da32:	3708      	adds	r7, #8
 800da34:	46bd      	mov	sp, r7
 800da36:	bd80      	pop	{r7, pc}
 800da38:	00544146 	.word	0x00544146
 800da3c:	33544146 	.word	0x33544146

0800da40 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800da40:	b580      	push	{r7, lr}
 800da42:	b096      	sub	sp, #88	@ 0x58
 800da44:	af00      	add	r7, sp, #0
 800da46:	60f8      	str	r0, [r7, #12]
 800da48:	60b9      	str	r1, [r7, #8]
 800da4a:	4613      	mov	r3, r2
 800da4c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800da4e:	68bb      	ldr	r3, [r7, #8]
 800da50:	2200      	movs	r2, #0
 800da52:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800da54:	68f8      	ldr	r0, [r7, #12]
 800da56:	f7ff ff58 	bl	800d90a <get_ldnumber>
 800da5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800da5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da5e:	2b00      	cmp	r3, #0
 800da60:	da01      	bge.n	800da66 <find_volume+0x26>
 800da62:	230b      	movs	r3, #11
 800da64:	e22d      	b.n	800dec2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800da66:	4aa1      	ldr	r2, [pc, #644]	@ (800dcec <find_volume+0x2ac>)
 800da68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da6e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800da70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da72:	2b00      	cmp	r3, #0
 800da74:	d101      	bne.n	800da7a <find_volume+0x3a>
 800da76:	230c      	movs	r3, #12
 800da78:	e223      	b.n	800dec2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800da7a:	68bb      	ldr	r3, [r7, #8]
 800da7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800da7e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800da80:	79fb      	ldrb	r3, [r7, #7]
 800da82:	f023 0301 	bic.w	r3, r3, #1
 800da86:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800da88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da8a:	781b      	ldrb	r3, [r3, #0]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d01a      	beq.n	800dac6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800da90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da92:	785b      	ldrb	r3, [r3, #1]
 800da94:	4618      	mov	r0, r3
 800da96:	f7fe fd1b 	bl	800c4d0 <disk_status>
 800da9a:	4603      	mov	r3, r0
 800da9c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800daa0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800daa4:	f003 0301 	and.w	r3, r3, #1
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d10c      	bne.n	800dac6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800daac:	79fb      	ldrb	r3, [r7, #7]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d007      	beq.n	800dac2 <find_volume+0x82>
 800dab2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dab6:	f003 0304 	and.w	r3, r3, #4
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d001      	beq.n	800dac2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800dabe:	230a      	movs	r3, #10
 800dac0:	e1ff      	b.n	800dec2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800dac2:	2300      	movs	r3, #0
 800dac4:	e1fd      	b.n	800dec2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800dac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac8:	2200      	movs	r2, #0
 800daca:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800dacc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dace:	b2da      	uxtb	r2, r3
 800dad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800dad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad6:	785b      	ldrb	r3, [r3, #1]
 800dad8:	4618      	mov	r0, r3
 800dada:	f7fe fd13 	bl	800c504 <disk_initialize>
 800dade:	4603      	mov	r3, r0
 800dae0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800dae4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dae8:	f003 0301 	and.w	r3, r3, #1
 800daec:	2b00      	cmp	r3, #0
 800daee:	d001      	beq.n	800daf4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800daf0:	2303      	movs	r3, #3
 800daf2:	e1e6      	b.n	800dec2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800daf4:	79fb      	ldrb	r3, [r7, #7]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d007      	beq.n	800db0a <find_volume+0xca>
 800dafa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dafe:	f003 0304 	and.w	r3, r3, #4
 800db02:	2b00      	cmp	r3, #0
 800db04:	d001      	beq.n	800db0a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800db06:	230a      	movs	r3, #10
 800db08:	e1db      	b.n	800dec2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800db0a:	2300      	movs	r3, #0
 800db0c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800db0e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800db10:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800db12:	f7ff ff3f 	bl	800d994 <check_fs>
 800db16:	4603      	mov	r3, r0
 800db18:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800db1c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800db20:	2b02      	cmp	r3, #2
 800db22:	d149      	bne.n	800dbb8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800db24:	2300      	movs	r3, #0
 800db26:	643b      	str	r3, [r7, #64]	@ 0x40
 800db28:	e01e      	b.n	800db68 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800db2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db2c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800db30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db32:	011b      	lsls	r3, r3, #4
 800db34:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800db38:	4413      	add	r3, r2
 800db3a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800db3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db3e:	3304      	adds	r3, #4
 800db40:	781b      	ldrb	r3, [r3, #0]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d006      	beq.n	800db54 <find_volume+0x114>
 800db46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db48:	3308      	adds	r3, #8
 800db4a:	4618      	mov	r0, r3
 800db4c:	f7fe fd76 	bl	800c63c <ld_dword>
 800db50:	4602      	mov	r2, r0
 800db52:	e000      	b.n	800db56 <find_volume+0x116>
 800db54:	2200      	movs	r2, #0
 800db56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db58:	009b      	lsls	r3, r3, #2
 800db5a:	3358      	adds	r3, #88	@ 0x58
 800db5c:	443b      	add	r3, r7
 800db5e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800db62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db64:	3301      	adds	r3, #1
 800db66:	643b      	str	r3, [r7, #64]	@ 0x40
 800db68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db6a:	2b03      	cmp	r3, #3
 800db6c:	d9dd      	bls.n	800db2a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800db6e:	2300      	movs	r3, #0
 800db70:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800db72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db74:	2b00      	cmp	r3, #0
 800db76:	d002      	beq.n	800db7e <find_volume+0x13e>
 800db78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db7a:	3b01      	subs	r3, #1
 800db7c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800db7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db80:	009b      	lsls	r3, r3, #2
 800db82:	3358      	adds	r3, #88	@ 0x58
 800db84:	443b      	add	r3, r7
 800db86:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800db8a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800db8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d005      	beq.n	800db9e <find_volume+0x15e>
 800db92:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800db94:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800db96:	f7ff fefd 	bl	800d994 <check_fs>
 800db9a:	4603      	mov	r3, r0
 800db9c:	e000      	b.n	800dba0 <find_volume+0x160>
 800db9e:	2303      	movs	r3, #3
 800dba0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dba4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dba8:	2b01      	cmp	r3, #1
 800dbaa:	d905      	bls.n	800dbb8 <find_volume+0x178>
 800dbac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbae:	3301      	adds	r3, #1
 800dbb0:	643b      	str	r3, [r7, #64]	@ 0x40
 800dbb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbb4:	2b03      	cmp	r3, #3
 800dbb6:	d9e2      	bls.n	800db7e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800dbb8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dbbc:	2b04      	cmp	r3, #4
 800dbbe:	d101      	bne.n	800dbc4 <find_volume+0x184>
 800dbc0:	2301      	movs	r3, #1
 800dbc2:	e17e      	b.n	800dec2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800dbc4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dbc8:	2b01      	cmp	r3, #1
 800dbca:	d901      	bls.n	800dbd0 <find_volume+0x190>
 800dbcc:	230d      	movs	r3, #13
 800dbce:	e178      	b.n	800dec2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800dbd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbd2:	3330      	adds	r3, #48	@ 0x30
 800dbd4:	330b      	adds	r3, #11
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f7fe fd18 	bl	800c60c <ld_word>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dbe2:	d001      	beq.n	800dbe8 <find_volume+0x1a8>
 800dbe4:	230d      	movs	r3, #13
 800dbe6:	e16c      	b.n	800dec2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800dbe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbea:	3330      	adds	r3, #48	@ 0x30
 800dbec:	3316      	adds	r3, #22
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7fe fd0c 	bl	800c60c <ld_word>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800dbf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d106      	bne.n	800dc0c <find_volume+0x1cc>
 800dbfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc00:	3330      	adds	r3, #48	@ 0x30
 800dc02:	3324      	adds	r3, #36	@ 0x24
 800dc04:	4618      	mov	r0, r3
 800dc06:	f7fe fd19 	bl	800c63c <ld_dword>
 800dc0a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800dc0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dc10:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800dc12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc14:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800dc18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc1a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800dc1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc1e:	789b      	ldrb	r3, [r3, #2]
 800dc20:	2b01      	cmp	r3, #1
 800dc22:	d005      	beq.n	800dc30 <find_volume+0x1f0>
 800dc24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc26:	789b      	ldrb	r3, [r3, #2]
 800dc28:	2b02      	cmp	r3, #2
 800dc2a:	d001      	beq.n	800dc30 <find_volume+0x1f0>
 800dc2c:	230d      	movs	r3, #13
 800dc2e:	e148      	b.n	800dec2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800dc30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc32:	789b      	ldrb	r3, [r3, #2]
 800dc34:	461a      	mov	r2, r3
 800dc36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc38:	fb02 f303 	mul.w	r3, r2, r3
 800dc3c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800dc3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dc44:	461a      	mov	r2, r3
 800dc46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc48:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800dc4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc4c:	895b      	ldrh	r3, [r3, #10]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d008      	beq.n	800dc64 <find_volume+0x224>
 800dc52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc54:	895b      	ldrh	r3, [r3, #10]
 800dc56:	461a      	mov	r2, r3
 800dc58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc5a:	895b      	ldrh	r3, [r3, #10]
 800dc5c:	3b01      	subs	r3, #1
 800dc5e:	4013      	ands	r3, r2
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d001      	beq.n	800dc68 <find_volume+0x228>
 800dc64:	230d      	movs	r3, #13
 800dc66:	e12c      	b.n	800dec2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800dc68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc6a:	3330      	adds	r3, #48	@ 0x30
 800dc6c:	3311      	adds	r3, #17
 800dc6e:	4618      	mov	r0, r3
 800dc70:	f7fe fccc 	bl	800c60c <ld_word>
 800dc74:	4603      	mov	r3, r0
 800dc76:	461a      	mov	r2, r3
 800dc78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc7a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800dc7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc7e:	891b      	ldrh	r3, [r3, #8]
 800dc80:	f003 030f 	and.w	r3, r3, #15
 800dc84:	b29b      	uxth	r3, r3
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d001      	beq.n	800dc8e <find_volume+0x24e>
 800dc8a:	230d      	movs	r3, #13
 800dc8c:	e119      	b.n	800dec2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dc8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc90:	3330      	adds	r3, #48	@ 0x30
 800dc92:	3313      	adds	r3, #19
 800dc94:	4618      	mov	r0, r3
 800dc96:	f7fe fcb9 	bl	800c60c <ld_word>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dc9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d106      	bne.n	800dcb2 <find_volume+0x272>
 800dca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dca6:	3330      	adds	r3, #48	@ 0x30
 800dca8:	3320      	adds	r3, #32
 800dcaa:	4618      	mov	r0, r3
 800dcac:	f7fe fcc6 	bl	800c63c <ld_dword>
 800dcb0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800dcb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb4:	3330      	adds	r3, #48	@ 0x30
 800dcb6:	330e      	adds	r3, #14
 800dcb8:	4618      	mov	r0, r3
 800dcba:	f7fe fca7 	bl	800c60c <ld_word>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800dcc2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d101      	bne.n	800dccc <find_volume+0x28c>
 800dcc8:	230d      	movs	r3, #13
 800dcca:	e0fa      	b.n	800dec2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800dccc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800dcce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcd0:	4413      	add	r3, r2
 800dcd2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dcd4:	8912      	ldrh	r2, [r2, #8]
 800dcd6:	0912      	lsrs	r2, r2, #4
 800dcd8:	b292      	uxth	r2, r2
 800dcda:	4413      	add	r3, r2
 800dcdc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800dcde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dce2:	429a      	cmp	r2, r3
 800dce4:	d204      	bcs.n	800dcf0 <find_volume+0x2b0>
 800dce6:	230d      	movs	r3, #13
 800dce8:	e0eb      	b.n	800dec2 <find_volume+0x482>
 800dcea:	bf00      	nop
 800dcec:	20035f70 	.word	0x20035f70
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800dcf0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dcf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcf4:	1ad3      	subs	r3, r2, r3
 800dcf6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dcf8:	8952      	ldrh	r2, [r2, #10]
 800dcfa:	fbb3 f3f2 	udiv	r3, r3, r2
 800dcfe:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800dd00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d101      	bne.n	800dd0a <find_volume+0x2ca>
 800dd06:	230d      	movs	r3, #13
 800dd08:	e0db      	b.n	800dec2 <find_volume+0x482>
		fmt = FS_FAT32;
 800dd0a:	2303      	movs	r3, #3
 800dd0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800dd10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd12:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800dd16:	4293      	cmp	r3, r2
 800dd18:	d802      	bhi.n	800dd20 <find_volume+0x2e0>
 800dd1a:	2302      	movs	r3, #2
 800dd1c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dd20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd22:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800dd26:	4293      	cmp	r3, r2
 800dd28:	d802      	bhi.n	800dd30 <find_volume+0x2f0>
 800dd2a:	2301      	movs	r3, #1
 800dd2c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800dd30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd32:	1c9a      	adds	r2, r3, #2
 800dd34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd36:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800dd38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd3a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dd3c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800dd3e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800dd40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd42:	441a      	add	r2, r3
 800dd44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd46:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800dd48:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dd4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd4c:	441a      	add	r2, r3
 800dd4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd50:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800dd52:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dd56:	2b03      	cmp	r3, #3
 800dd58:	d11e      	bne.n	800dd98 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800dd5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd5c:	3330      	adds	r3, #48	@ 0x30
 800dd5e:	332a      	adds	r3, #42	@ 0x2a
 800dd60:	4618      	mov	r0, r3
 800dd62:	f7fe fc53 	bl	800c60c <ld_word>
 800dd66:	4603      	mov	r3, r0
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d001      	beq.n	800dd70 <find_volume+0x330>
 800dd6c:	230d      	movs	r3, #13
 800dd6e:	e0a8      	b.n	800dec2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800dd70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd72:	891b      	ldrh	r3, [r3, #8]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d001      	beq.n	800dd7c <find_volume+0x33c>
 800dd78:	230d      	movs	r3, #13
 800dd7a:	e0a2      	b.n	800dec2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dd7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd7e:	3330      	adds	r3, #48	@ 0x30
 800dd80:	332c      	adds	r3, #44	@ 0x2c
 800dd82:	4618      	mov	r0, r3
 800dd84:	f7fe fc5a 	bl	800c63c <ld_dword>
 800dd88:	4602      	mov	r2, r0
 800dd8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd8c:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dd8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd90:	695b      	ldr	r3, [r3, #20]
 800dd92:	009b      	lsls	r3, r3, #2
 800dd94:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd96:	e01f      	b.n	800ddd8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dd98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd9a:	891b      	ldrh	r3, [r3, #8]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d101      	bne.n	800dda4 <find_volume+0x364>
 800dda0:	230d      	movs	r3, #13
 800dda2:	e08e      	b.n	800dec2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dda4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dda6:	6a1a      	ldr	r2, [r3, #32]
 800dda8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ddaa:	441a      	add	r2, r3
 800ddac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddae:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ddb0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ddb4:	2b02      	cmp	r3, #2
 800ddb6:	d103      	bne.n	800ddc0 <find_volume+0x380>
 800ddb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddba:	695b      	ldr	r3, [r3, #20]
 800ddbc:	005b      	lsls	r3, r3, #1
 800ddbe:	e00a      	b.n	800ddd6 <find_volume+0x396>
 800ddc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddc2:	695a      	ldr	r2, [r3, #20]
 800ddc4:	4613      	mov	r3, r2
 800ddc6:	005b      	lsls	r3, r3, #1
 800ddc8:	4413      	add	r3, r2
 800ddca:	085a      	lsrs	r2, r3, #1
 800ddcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddce:	695b      	ldr	r3, [r3, #20]
 800ddd0:	f003 0301 	and.w	r3, r3, #1
 800ddd4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ddd6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ddd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddda:	699a      	ldr	r2, [r3, #24]
 800dddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ddde:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800dde2:	0a5b      	lsrs	r3, r3, #9
 800dde4:	429a      	cmp	r2, r3
 800dde6:	d201      	bcs.n	800ddec <find_volume+0x3ac>
 800dde8:	230d      	movs	r3, #13
 800ddea:	e06a      	b.n	800dec2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ddec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddee:	f04f 32ff 	mov.w	r2, #4294967295
 800ddf2:	611a      	str	r2, [r3, #16]
 800ddf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddf6:	691a      	ldr	r2, [r3, #16]
 800ddf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddfa:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800ddfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddfe:	2280      	movs	r2, #128	@ 0x80
 800de00:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800de02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800de06:	2b03      	cmp	r3, #3
 800de08:	d149      	bne.n	800de9e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800de0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de0c:	3330      	adds	r3, #48	@ 0x30
 800de0e:	3330      	adds	r3, #48	@ 0x30
 800de10:	4618      	mov	r0, r3
 800de12:	f7fe fbfb 	bl	800c60c <ld_word>
 800de16:	4603      	mov	r3, r0
 800de18:	2b01      	cmp	r3, #1
 800de1a:	d140      	bne.n	800de9e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800de1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800de1e:	3301      	adds	r3, #1
 800de20:	4619      	mov	r1, r3
 800de22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800de24:	f7fe fea2 	bl	800cb6c <move_window>
 800de28:	4603      	mov	r3, r0
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d137      	bne.n	800de9e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800de2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de30:	2200      	movs	r2, #0
 800de32:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800de34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de36:	3330      	adds	r3, #48	@ 0x30
 800de38:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800de3c:	4618      	mov	r0, r3
 800de3e:	f7fe fbe5 	bl	800c60c <ld_word>
 800de42:	4603      	mov	r3, r0
 800de44:	461a      	mov	r2, r3
 800de46:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800de4a:	429a      	cmp	r2, r3
 800de4c:	d127      	bne.n	800de9e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800de4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de50:	3330      	adds	r3, #48	@ 0x30
 800de52:	4618      	mov	r0, r3
 800de54:	f7fe fbf2 	bl	800c63c <ld_dword>
 800de58:	4603      	mov	r3, r0
 800de5a:	4a1c      	ldr	r2, [pc, #112]	@ (800decc <find_volume+0x48c>)
 800de5c:	4293      	cmp	r3, r2
 800de5e:	d11e      	bne.n	800de9e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800de60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de62:	3330      	adds	r3, #48	@ 0x30
 800de64:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800de68:	4618      	mov	r0, r3
 800de6a:	f7fe fbe7 	bl	800c63c <ld_dword>
 800de6e:	4603      	mov	r3, r0
 800de70:	4a17      	ldr	r2, [pc, #92]	@ (800ded0 <find_volume+0x490>)
 800de72:	4293      	cmp	r3, r2
 800de74:	d113      	bne.n	800de9e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800de76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de78:	3330      	adds	r3, #48	@ 0x30
 800de7a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800de7e:	4618      	mov	r0, r3
 800de80:	f7fe fbdc 	bl	800c63c <ld_dword>
 800de84:	4602      	mov	r2, r0
 800de86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de88:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800de8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de8c:	3330      	adds	r3, #48	@ 0x30
 800de8e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800de92:	4618      	mov	r0, r3
 800de94:	f7fe fbd2 	bl	800c63c <ld_dword>
 800de98:	4602      	mov	r2, r0
 800de9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de9c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800de9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dea0:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800dea4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800dea6:	4b0b      	ldr	r3, [pc, #44]	@ (800ded4 <find_volume+0x494>)
 800dea8:	881b      	ldrh	r3, [r3, #0]
 800deaa:	3301      	adds	r3, #1
 800deac:	b29a      	uxth	r2, r3
 800deae:	4b09      	ldr	r3, [pc, #36]	@ (800ded4 <find_volume+0x494>)
 800deb0:	801a      	strh	r2, [r3, #0]
 800deb2:	4b08      	ldr	r3, [pc, #32]	@ (800ded4 <find_volume+0x494>)
 800deb4:	881a      	ldrh	r2, [r3, #0]
 800deb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deb8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800deba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800debc:	f7fe fdee 	bl	800ca9c <clear_lock>
#endif
	return FR_OK;
 800dec0:	2300      	movs	r3, #0
}
 800dec2:	4618      	mov	r0, r3
 800dec4:	3758      	adds	r7, #88	@ 0x58
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
 800deca:	bf00      	nop
 800decc:	41615252 	.word	0x41615252
 800ded0:	61417272 	.word	0x61417272
 800ded4:	20035f74 	.word	0x20035f74

0800ded8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b084      	sub	sp, #16
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
 800dee0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800dee2:	2309      	movs	r3, #9
 800dee4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d01c      	beq.n	800df26 <validate+0x4e>
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d018      	beq.n	800df26 <validate+0x4e>
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	781b      	ldrb	r3, [r3, #0]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d013      	beq.n	800df26 <validate+0x4e>
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	889a      	ldrh	r2, [r3, #4]
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	88db      	ldrh	r3, [r3, #6]
 800df08:	429a      	cmp	r2, r3
 800df0a:	d10c      	bne.n	800df26 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	785b      	ldrb	r3, [r3, #1]
 800df12:	4618      	mov	r0, r3
 800df14:	f7fe fadc 	bl	800c4d0 <disk_status>
 800df18:	4603      	mov	r3, r0
 800df1a:	f003 0301 	and.w	r3, r3, #1
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d101      	bne.n	800df26 <validate+0x4e>
			res = FR_OK;
 800df22:	2300      	movs	r3, #0
 800df24:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800df26:	7bfb      	ldrb	r3, [r7, #15]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d102      	bne.n	800df32 <validate+0x5a>
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	e000      	b.n	800df34 <validate+0x5c>
 800df32:	2300      	movs	r3, #0
 800df34:	683a      	ldr	r2, [r7, #0]
 800df36:	6013      	str	r3, [r2, #0]
	return res;
 800df38:	7bfb      	ldrb	r3, [r7, #15]
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3710      	adds	r7, #16
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}
	...

0800df44 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800df44:	b580      	push	{r7, lr}
 800df46:	b088      	sub	sp, #32
 800df48:	af00      	add	r7, sp, #0
 800df4a:	60f8      	str	r0, [r7, #12]
 800df4c:	60b9      	str	r1, [r7, #8]
 800df4e:	4613      	mov	r3, r2
 800df50:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800df52:	68bb      	ldr	r3, [r7, #8]
 800df54:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800df56:	f107 0310 	add.w	r3, r7, #16
 800df5a:	4618      	mov	r0, r3
 800df5c:	f7ff fcd5 	bl	800d90a <get_ldnumber>
 800df60:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800df62:	69fb      	ldr	r3, [r7, #28]
 800df64:	2b00      	cmp	r3, #0
 800df66:	da01      	bge.n	800df6c <f_mount+0x28>
 800df68:	230b      	movs	r3, #11
 800df6a:	e02b      	b.n	800dfc4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800df6c:	4a17      	ldr	r2, [pc, #92]	@ (800dfcc <f_mount+0x88>)
 800df6e:	69fb      	ldr	r3, [r7, #28]
 800df70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df74:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800df76:	69bb      	ldr	r3, [r7, #24]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d005      	beq.n	800df88 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800df7c:	69b8      	ldr	r0, [r7, #24]
 800df7e:	f7fe fd8d 	bl	800ca9c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800df82:	69bb      	ldr	r3, [r7, #24]
 800df84:	2200      	movs	r2, #0
 800df86:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d002      	beq.n	800df94 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	2200      	movs	r2, #0
 800df92:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800df94:	68fa      	ldr	r2, [r7, #12]
 800df96:	490d      	ldr	r1, [pc, #52]	@ (800dfcc <f_mount+0x88>)
 800df98:	69fb      	ldr	r3, [r7, #28]
 800df9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d002      	beq.n	800dfaa <f_mount+0x66>
 800dfa4:	79fb      	ldrb	r3, [r7, #7]
 800dfa6:	2b01      	cmp	r3, #1
 800dfa8:	d001      	beq.n	800dfae <f_mount+0x6a>
 800dfaa:	2300      	movs	r3, #0
 800dfac:	e00a      	b.n	800dfc4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800dfae:	f107 010c 	add.w	r1, r7, #12
 800dfb2:	f107 0308 	add.w	r3, r7, #8
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	4618      	mov	r0, r3
 800dfba:	f7ff fd41 	bl	800da40 <find_volume>
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800dfc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	3720      	adds	r7, #32
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	bd80      	pop	{r7, pc}
 800dfcc:	20035f70 	.word	0x20035f70

0800dfd0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b098      	sub	sp, #96	@ 0x60
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	60f8      	str	r0, [r7, #12]
 800dfd8:	60b9      	str	r1, [r7, #8]
 800dfda:	4613      	mov	r3, r2
 800dfdc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d101      	bne.n	800dfe8 <f_open+0x18>
 800dfe4:	2309      	movs	r3, #9
 800dfe6:	e1a9      	b.n	800e33c <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800dfe8:	79fb      	ldrb	r3, [r7, #7]
 800dfea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dfee:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800dff0:	79fa      	ldrb	r2, [r7, #7]
 800dff2:	f107 0110 	add.w	r1, r7, #16
 800dff6:	f107 0308 	add.w	r3, r7, #8
 800dffa:	4618      	mov	r0, r3
 800dffc:	f7ff fd20 	bl	800da40 <find_volume>
 800e000:	4603      	mov	r3, r0
 800e002:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e006:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	f040 818d 	bne.w	800e32a <f_open+0x35a>
		dj.obj.fs = fs;
 800e010:	693b      	ldr	r3, [r7, #16]
 800e012:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e014:	68ba      	ldr	r2, [r7, #8]
 800e016:	f107 0314 	add.w	r3, r7, #20
 800e01a:	4611      	mov	r1, r2
 800e01c:	4618      	mov	r0, r3
 800e01e:	f7ff fc03 	bl	800d828 <follow_path>
 800e022:	4603      	mov	r3, r0
 800e024:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e028:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d118      	bne.n	800e062 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e030:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e034:	b25b      	sxtb	r3, r3
 800e036:	2b00      	cmp	r3, #0
 800e038:	da03      	bge.n	800e042 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e03a:	2306      	movs	r3, #6
 800e03c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e040:	e00f      	b.n	800e062 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e042:	79fb      	ldrb	r3, [r7, #7]
 800e044:	2b01      	cmp	r3, #1
 800e046:	bf8c      	ite	hi
 800e048:	2301      	movhi	r3, #1
 800e04a:	2300      	movls	r3, #0
 800e04c:	b2db      	uxtb	r3, r3
 800e04e:	461a      	mov	r2, r3
 800e050:	f107 0314 	add.w	r3, r7, #20
 800e054:	4611      	mov	r1, r2
 800e056:	4618      	mov	r0, r3
 800e058:	f7fe fbd8 	bl	800c80c <chk_lock>
 800e05c:	4603      	mov	r3, r0
 800e05e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e062:	79fb      	ldrb	r3, [r7, #7]
 800e064:	f003 031c 	and.w	r3, r3, #28
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d07f      	beq.n	800e16c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800e06c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e070:	2b00      	cmp	r3, #0
 800e072:	d017      	beq.n	800e0a4 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e074:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e078:	2b04      	cmp	r3, #4
 800e07a:	d10e      	bne.n	800e09a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e07c:	f7fe fc22 	bl	800c8c4 <enq_lock>
 800e080:	4603      	mov	r3, r0
 800e082:	2b00      	cmp	r3, #0
 800e084:	d006      	beq.n	800e094 <f_open+0xc4>
 800e086:	f107 0314 	add.w	r3, r7, #20
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7ff fb06 	bl	800d69c <dir_register>
 800e090:	4603      	mov	r3, r0
 800e092:	e000      	b.n	800e096 <f_open+0xc6>
 800e094:	2312      	movs	r3, #18
 800e096:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e09a:	79fb      	ldrb	r3, [r7, #7]
 800e09c:	f043 0308 	orr.w	r3, r3, #8
 800e0a0:	71fb      	strb	r3, [r7, #7]
 800e0a2:	e010      	b.n	800e0c6 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e0a4:	7ebb      	ldrb	r3, [r7, #26]
 800e0a6:	f003 0311 	and.w	r3, r3, #17
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d003      	beq.n	800e0b6 <f_open+0xe6>
					res = FR_DENIED;
 800e0ae:	2307      	movs	r3, #7
 800e0b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e0b4:	e007      	b.n	800e0c6 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e0b6:	79fb      	ldrb	r3, [r7, #7]
 800e0b8:	f003 0304 	and.w	r3, r3, #4
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d002      	beq.n	800e0c6 <f_open+0xf6>
 800e0c0:	2308      	movs	r3, #8
 800e0c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e0c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d168      	bne.n	800e1a0 <f_open+0x1d0>
 800e0ce:	79fb      	ldrb	r3, [r7, #7]
 800e0d0:	f003 0308 	and.w	r3, r3, #8
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d063      	beq.n	800e1a0 <f_open+0x1d0>
				dw = GET_FATTIME();
 800e0d8:	f7fd ffb8 	bl	800c04c <get_fattime>
 800e0dc:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e0de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0e0:	330e      	adds	r3, #14
 800e0e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	f7fe fae7 	bl	800c6b8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0ec:	3316      	adds	r3, #22
 800e0ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f7fe fae1 	bl	800c6b8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e0f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0f8:	330b      	adds	r3, #11
 800e0fa:	2220      	movs	r2, #32
 800e0fc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e0fe:	693b      	ldr	r3, [r7, #16]
 800e100:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e102:	4611      	mov	r1, r2
 800e104:	4618      	mov	r0, r3
 800e106:	f7ff fa35 	bl	800d574 <ld_clust>
 800e10a:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e10c:	693b      	ldr	r3, [r7, #16]
 800e10e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e110:	2200      	movs	r2, #0
 800e112:	4618      	mov	r0, r3
 800e114:	f7ff fa4d 	bl	800d5b2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e11a:	331c      	adds	r3, #28
 800e11c:	2100      	movs	r1, #0
 800e11e:	4618      	mov	r0, r3
 800e120:	f7fe faca 	bl	800c6b8 <st_dword>
					fs->wflag = 1;
 800e124:	693b      	ldr	r3, [r7, #16]
 800e126:	2201      	movs	r2, #1
 800e128:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e12a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d037      	beq.n	800e1a0 <f_open+0x1d0>
						dw = fs->winsect;
 800e130:	693b      	ldr	r3, [r7, #16]
 800e132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e134:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e136:	f107 0314 	add.w	r3, r7, #20
 800e13a:	2200      	movs	r2, #0
 800e13c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800e13e:	4618      	mov	r0, r3
 800e140:	f7fe ff60 	bl	800d004 <remove_chain>
 800e144:	4603      	mov	r3, r0
 800e146:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800e14a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d126      	bne.n	800e1a0 <f_open+0x1d0>
							res = move_window(fs, dw);
 800e152:	693b      	ldr	r3, [r7, #16]
 800e154:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e156:	4618      	mov	r0, r3
 800e158:	f7fe fd08 	bl	800cb6c <move_window>
 800e15c:	4603      	mov	r3, r0
 800e15e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e162:	693b      	ldr	r3, [r7, #16]
 800e164:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e166:	3a01      	subs	r2, #1
 800e168:	60da      	str	r2, [r3, #12]
 800e16a:	e019      	b.n	800e1a0 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e16c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e170:	2b00      	cmp	r3, #0
 800e172:	d115      	bne.n	800e1a0 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e174:	7ebb      	ldrb	r3, [r7, #26]
 800e176:	f003 0310 	and.w	r3, r3, #16
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d003      	beq.n	800e186 <f_open+0x1b6>
					res = FR_NO_FILE;
 800e17e:	2304      	movs	r3, #4
 800e180:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e184:	e00c      	b.n	800e1a0 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e186:	79fb      	ldrb	r3, [r7, #7]
 800e188:	f003 0302 	and.w	r3, r3, #2
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d007      	beq.n	800e1a0 <f_open+0x1d0>
 800e190:	7ebb      	ldrb	r3, [r7, #26]
 800e192:	f003 0301 	and.w	r3, r3, #1
 800e196:	2b00      	cmp	r3, #0
 800e198:	d002      	beq.n	800e1a0 <f_open+0x1d0>
						res = FR_DENIED;
 800e19a:	2307      	movs	r3, #7
 800e19c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e1a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d126      	bne.n	800e1f6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e1a8:	79fb      	ldrb	r3, [r7, #7]
 800e1aa:	f003 0308 	and.w	r3, r3, #8
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d003      	beq.n	800e1ba <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800e1b2:	79fb      	ldrb	r3, [r7, #7]
 800e1b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1b8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e1ba:	693b      	ldr	r3, [r7, #16]
 800e1bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e1c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e1c8:	79fb      	ldrb	r3, [r7, #7]
 800e1ca:	2b01      	cmp	r3, #1
 800e1cc:	bf8c      	ite	hi
 800e1ce:	2301      	movhi	r3, #1
 800e1d0:	2300      	movls	r3, #0
 800e1d2:	b2db      	uxtb	r3, r3
 800e1d4:	461a      	mov	r2, r3
 800e1d6:	f107 0314 	add.w	r3, r7, #20
 800e1da:	4611      	mov	r1, r2
 800e1dc:	4618      	mov	r0, r3
 800e1de:	f7fe fb93 	bl	800c908 <inc_lock>
 800e1e2:	4602      	mov	r2, r0
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	691b      	ldr	r3, [r3, #16]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d102      	bne.n	800e1f6 <f_open+0x226>
 800e1f0:	2302      	movs	r3, #2
 800e1f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e1f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	f040 8095 	bne.w	800e32a <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e200:	693b      	ldr	r3, [r7, #16]
 800e202:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e204:	4611      	mov	r1, r2
 800e206:	4618      	mov	r0, r3
 800e208:	f7ff f9b4 	bl	800d574 <ld_clust>
 800e20c:	4602      	mov	r2, r0
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e214:	331c      	adds	r3, #28
 800e216:	4618      	mov	r0, r3
 800e218:	f7fe fa10 	bl	800c63c <ld_dword>
 800e21c:	4602      	mov	r2, r0
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	2200      	movs	r2, #0
 800e226:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e228:	693a      	ldr	r2, [r7, #16]
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e22e:	693b      	ldr	r3, [r7, #16]
 800e230:	88da      	ldrh	r2, [r3, #6]
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	79fa      	ldrb	r2, [r7, #7]
 800e23a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	2200      	movs	r2, #0
 800e240:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	2200      	movs	r2, #0
 800e246:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	2200      	movs	r2, #0
 800e24c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	3330      	adds	r3, #48	@ 0x30
 800e252:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e256:	2100      	movs	r1, #0
 800e258:	4618      	mov	r0, r3
 800e25a:	f7fe fa7a 	bl	800c752 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e25e:	79fb      	ldrb	r3, [r7, #7]
 800e260:	f003 0320 	and.w	r3, r3, #32
 800e264:	2b00      	cmp	r3, #0
 800e266:	d060      	beq.n	800e32a <f_open+0x35a>
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	68db      	ldr	r3, [r3, #12]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d05c      	beq.n	800e32a <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	68da      	ldr	r2, [r3, #12]
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e278:	693b      	ldr	r3, [r7, #16]
 800e27a:	895b      	ldrh	r3, [r3, #10]
 800e27c:	025b      	lsls	r3, r3, #9
 800e27e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	689b      	ldr	r3, [r3, #8]
 800e284:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	68db      	ldr	r3, [r3, #12]
 800e28a:	657b      	str	r3, [r7, #84]	@ 0x54
 800e28c:	e016      	b.n	800e2bc <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e292:	4618      	mov	r0, r3
 800e294:	f7fe fd25 	bl	800cce2 <get_fat>
 800e298:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e29a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e29c:	2b01      	cmp	r3, #1
 800e29e:	d802      	bhi.n	800e2a6 <f_open+0x2d6>
 800e2a0:	2302      	movs	r3, #2
 800e2a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e2a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e2a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2ac:	d102      	bne.n	800e2b4 <f_open+0x2e4>
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e2b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e2b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e2b8:	1ad3      	subs	r3, r2, r3
 800e2ba:	657b      	str	r3, [r7, #84]	@ 0x54
 800e2bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d103      	bne.n	800e2cc <f_open+0x2fc>
 800e2c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e2c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e2c8:	429a      	cmp	r2, r3
 800e2ca:	d8e0      	bhi.n	800e28e <f_open+0x2be>
				}
				fp->clust = clst;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e2d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e2d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d127      	bne.n	800e32a <f_open+0x35a>
 800e2da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d022      	beq.n	800e32a <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e2e4:	693b      	ldr	r3, [r7, #16]
 800e2e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	f7fe fcdb 	bl	800cca4 <clust2sect>
 800e2ee:	6478      	str	r0, [r7, #68]	@ 0x44
 800e2f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d103      	bne.n	800e2fe <f_open+0x32e>
						res = FR_INT_ERR;
 800e2f6:	2302      	movs	r3, #2
 800e2f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e2fc:	e015      	b.n	800e32a <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e2fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e300:	0a5a      	lsrs	r2, r3, #9
 800e302:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e304:	441a      	add	r2, r3
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e30a:	693b      	ldr	r3, [r7, #16]
 800e30c:	7858      	ldrb	r0, [r3, #1]
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	6a1a      	ldr	r2, [r3, #32]
 800e318:	2301      	movs	r3, #1
 800e31a:	f7fe f919 	bl	800c550 <disk_read>
 800e31e:	4603      	mov	r3, r0
 800e320:	2b00      	cmp	r3, #0
 800e322:	d002      	beq.n	800e32a <f_open+0x35a>
 800e324:	2301      	movs	r3, #1
 800e326:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e32a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d002      	beq.n	800e338 <f_open+0x368>
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	2200      	movs	r2, #0
 800e336:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e338:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800e33c:	4618      	mov	r0, r3
 800e33e:	3760      	adds	r7, #96	@ 0x60
 800e340:	46bd      	mov	sp, r7
 800e342:	bd80      	pop	{r7, pc}

0800e344 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b08e      	sub	sp, #56	@ 0x38
 800e348:	af00      	add	r7, sp, #0
 800e34a:	60f8      	str	r0, [r7, #12]
 800e34c:	60b9      	str	r1, [r7, #8]
 800e34e:	607a      	str	r2, [r7, #4]
 800e350:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e352:	68bb      	ldr	r3, [r7, #8]
 800e354:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	2200      	movs	r2, #0
 800e35a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	f107 0214 	add.w	r2, r7, #20
 800e362:	4611      	mov	r1, r2
 800e364:	4618      	mov	r0, r3
 800e366:	f7ff fdb7 	bl	800ded8 <validate>
 800e36a:	4603      	mov	r3, r0
 800e36c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e370:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e374:	2b00      	cmp	r3, #0
 800e376:	d107      	bne.n	800e388 <f_read+0x44>
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	7d5b      	ldrb	r3, [r3, #21]
 800e37c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e380:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e384:	2b00      	cmp	r3, #0
 800e386:	d002      	beq.n	800e38e <f_read+0x4a>
 800e388:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e38c:	e115      	b.n	800e5ba <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	7d1b      	ldrb	r3, [r3, #20]
 800e392:	f003 0301 	and.w	r3, r3, #1
 800e396:	2b00      	cmp	r3, #0
 800e398:	d101      	bne.n	800e39e <f_read+0x5a>
 800e39a:	2307      	movs	r3, #7
 800e39c:	e10d      	b.n	800e5ba <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	68da      	ldr	r2, [r3, #12]
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	699b      	ldr	r3, [r3, #24]
 800e3a6:	1ad3      	subs	r3, r2, r3
 800e3a8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e3aa:	687a      	ldr	r2, [r7, #4]
 800e3ac:	6a3b      	ldr	r3, [r7, #32]
 800e3ae:	429a      	cmp	r2, r3
 800e3b0:	f240 80fe 	bls.w	800e5b0 <f_read+0x26c>
 800e3b4:	6a3b      	ldr	r3, [r7, #32]
 800e3b6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e3b8:	e0fa      	b.n	800e5b0 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	699b      	ldr	r3, [r3, #24]
 800e3be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	f040 80c6 	bne.w	800e554 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	699b      	ldr	r3, [r3, #24]
 800e3cc:	0a5b      	lsrs	r3, r3, #9
 800e3ce:	697a      	ldr	r2, [r7, #20]
 800e3d0:	8952      	ldrh	r2, [r2, #10]
 800e3d2:	3a01      	subs	r2, #1
 800e3d4:	4013      	ands	r3, r2
 800e3d6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e3d8:	69fb      	ldr	r3, [r7, #28]
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d12f      	bne.n	800e43e <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	699b      	ldr	r3, [r3, #24]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d103      	bne.n	800e3ee <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	689b      	ldr	r3, [r3, #8]
 800e3ea:	633b      	str	r3, [r7, #48]	@ 0x30
 800e3ec:	e013      	b.n	800e416 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d007      	beq.n	800e406 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	699b      	ldr	r3, [r3, #24]
 800e3fa:	4619      	mov	r1, r3
 800e3fc:	68f8      	ldr	r0, [r7, #12]
 800e3fe:	f7fe fefe 	bl	800d1fe <clmt_clust>
 800e402:	6338      	str	r0, [r7, #48]	@ 0x30
 800e404:	e007      	b.n	800e416 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e406:	68fa      	ldr	r2, [r7, #12]
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	69db      	ldr	r3, [r3, #28]
 800e40c:	4619      	mov	r1, r3
 800e40e:	4610      	mov	r0, r2
 800e410:	f7fe fc67 	bl	800cce2 <get_fat>
 800e414:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e418:	2b01      	cmp	r3, #1
 800e41a:	d804      	bhi.n	800e426 <f_read+0xe2>
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	2202      	movs	r2, #2
 800e420:	755a      	strb	r2, [r3, #21]
 800e422:	2302      	movs	r3, #2
 800e424:	e0c9      	b.n	800e5ba <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e42c:	d104      	bne.n	800e438 <f_read+0xf4>
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	2201      	movs	r2, #1
 800e432:	755a      	strb	r2, [r3, #21]
 800e434:	2301      	movs	r3, #1
 800e436:	e0c0      	b.n	800e5ba <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e43c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e43e:	697a      	ldr	r2, [r7, #20]
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	69db      	ldr	r3, [r3, #28]
 800e444:	4619      	mov	r1, r3
 800e446:	4610      	mov	r0, r2
 800e448:	f7fe fc2c 	bl	800cca4 <clust2sect>
 800e44c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e44e:	69bb      	ldr	r3, [r7, #24]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d104      	bne.n	800e45e <f_read+0x11a>
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	2202      	movs	r2, #2
 800e458:	755a      	strb	r2, [r3, #21]
 800e45a:	2302      	movs	r3, #2
 800e45c:	e0ad      	b.n	800e5ba <f_read+0x276>
			sect += csect;
 800e45e:	69ba      	ldr	r2, [r7, #24]
 800e460:	69fb      	ldr	r3, [r7, #28]
 800e462:	4413      	add	r3, r2
 800e464:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	0a5b      	lsrs	r3, r3, #9
 800e46a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e46c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d039      	beq.n	800e4e6 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e472:	69fa      	ldr	r2, [r7, #28]
 800e474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e476:	4413      	add	r3, r2
 800e478:	697a      	ldr	r2, [r7, #20]
 800e47a:	8952      	ldrh	r2, [r2, #10]
 800e47c:	4293      	cmp	r3, r2
 800e47e:	d905      	bls.n	800e48c <f_read+0x148>
					cc = fs->csize - csect;
 800e480:	697b      	ldr	r3, [r7, #20]
 800e482:	895b      	ldrh	r3, [r3, #10]
 800e484:	461a      	mov	r2, r3
 800e486:	69fb      	ldr	r3, [r7, #28]
 800e488:	1ad3      	subs	r3, r2, r3
 800e48a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e48c:	697b      	ldr	r3, [r7, #20]
 800e48e:	7858      	ldrb	r0, [r3, #1]
 800e490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e492:	69ba      	ldr	r2, [r7, #24]
 800e494:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e496:	f7fe f85b 	bl	800c550 <disk_read>
 800e49a:	4603      	mov	r3, r0
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d004      	beq.n	800e4aa <f_read+0x166>
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	2201      	movs	r2, #1
 800e4a4:	755a      	strb	r2, [r3, #21]
 800e4a6:	2301      	movs	r3, #1
 800e4a8:	e087      	b.n	800e5ba <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	7d1b      	ldrb	r3, [r3, #20]
 800e4ae:	b25b      	sxtb	r3, r3
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	da14      	bge.n	800e4de <f_read+0x19a>
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	6a1a      	ldr	r2, [r3, #32]
 800e4b8:	69bb      	ldr	r3, [r7, #24]
 800e4ba:	1ad3      	subs	r3, r2, r3
 800e4bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e4be:	429a      	cmp	r2, r3
 800e4c0:	d90d      	bls.n	800e4de <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	6a1a      	ldr	r2, [r3, #32]
 800e4c6:	69bb      	ldr	r3, [r7, #24]
 800e4c8:	1ad3      	subs	r3, r2, r3
 800e4ca:	025b      	lsls	r3, r3, #9
 800e4cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e4ce:	18d0      	adds	r0, r2, r3
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	3330      	adds	r3, #48	@ 0x30
 800e4d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e4d8:	4619      	mov	r1, r3
 800e4da:	f7fe f919 	bl	800c710 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e4de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4e0:	025b      	lsls	r3, r3, #9
 800e4e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800e4e4:	e050      	b.n	800e588 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	6a1b      	ldr	r3, [r3, #32]
 800e4ea:	69ba      	ldr	r2, [r7, #24]
 800e4ec:	429a      	cmp	r2, r3
 800e4ee:	d02e      	beq.n	800e54e <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	7d1b      	ldrb	r3, [r3, #20]
 800e4f4:	b25b      	sxtb	r3, r3
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	da18      	bge.n	800e52c <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e4fa:	697b      	ldr	r3, [r7, #20]
 800e4fc:	7858      	ldrb	r0, [r3, #1]
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	6a1a      	ldr	r2, [r3, #32]
 800e508:	2301      	movs	r3, #1
 800e50a:	f7fe f841 	bl	800c590 <disk_write>
 800e50e:	4603      	mov	r3, r0
 800e510:	2b00      	cmp	r3, #0
 800e512:	d004      	beq.n	800e51e <f_read+0x1da>
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	2201      	movs	r2, #1
 800e518:	755a      	strb	r2, [r3, #21]
 800e51a:	2301      	movs	r3, #1
 800e51c:	e04d      	b.n	800e5ba <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	7d1b      	ldrb	r3, [r3, #20]
 800e522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e526:	b2da      	uxtb	r2, r3
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e52c:	697b      	ldr	r3, [r7, #20]
 800e52e:	7858      	ldrb	r0, [r3, #1]
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e536:	2301      	movs	r3, #1
 800e538:	69ba      	ldr	r2, [r7, #24]
 800e53a:	f7fe f809 	bl	800c550 <disk_read>
 800e53e:	4603      	mov	r3, r0
 800e540:	2b00      	cmp	r3, #0
 800e542:	d004      	beq.n	800e54e <f_read+0x20a>
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	2201      	movs	r2, #1
 800e548:	755a      	strb	r2, [r3, #21]
 800e54a:	2301      	movs	r3, #1
 800e54c:	e035      	b.n	800e5ba <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	69ba      	ldr	r2, [r7, #24]
 800e552:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	699b      	ldr	r3, [r3, #24]
 800e558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e55c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800e560:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e562:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	429a      	cmp	r2, r3
 800e568:	d901      	bls.n	800e56e <f_read+0x22a>
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	699b      	ldr	r3, [r3, #24]
 800e578:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e57c:	4413      	add	r3, r2
 800e57e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e580:	4619      	mov	r1, r3
 800e582:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e584:	f7fe f8c4 	bl	800c710 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e588:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e58a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e58c:	4413      	add	r3, r2
 800e58e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	699a      	ldr	r2, [r3, #24]
 800e594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e596:	441a      	add	r2, r3
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	619a      	str	r2, [r3, #24]
 800e59c:	683b      	ldr	r3, [r7, #0]
 800e59e:	681a      	ldr	r2, [r3, #0]
 800e5a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5a2:	441a      	add	r2, r3
 800e5a4:	683b      	ldr	r3, [r7, #0]
 800e5a6:	601a      	str	r2, [r3, #0]
 800e5a8:	687a      	ldr	r2, [r7, #4]
 800e5aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5ac:	1ad3      	subs	r3, r2, r3
 800e5ae:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	f47f af01 	bne.w	800e3ba <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e5b8:	2300      	movs	r3, #0
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	3738      	adds	r7, #56	@ 0x38
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	bd80      	pop	{r7, pc}

0800e5c2 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800e5c2:	b580      	push	{r7, lr}
 800e5c4:	b08c      	sub	sp, #48	@ 0x30
 800e5c6:	af00      	add	r7, sp, #0
 800e5c8:	60f8      	str	r0, [r7, #12]
 800e5ca:	60b9      	str	r1, [r7, #8]
 800e5cc:	607a      	str	r2, [r7, #4]
 800e5ce:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800e5d0:	68bb      	ldr	r3, [r7, #8]
 800e5d2:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800e5d4:	683b      	ldr	r3, [r7, #0]
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	f107 0210 	add.w	r2, r7, #16
 800e5e0:	4611      	mov	r1, r2
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	f7ff fc78 	bl	800ded8 <validate>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e5ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d107      	bne.n	800e606 <f_write+0x44>
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	7d5b      	ldrb	r3, [r3, #21]
 800e5fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e5fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e602:	2b00      	cmp	r3, #0
 800e604:	d002      	beq.n	800e60c <f_write+0x4a>
 800e606:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e60a:	e14b      	b.n	800e8a4 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	7d1b      	ldrb	r3, [r3, #20]
 800e610:	f003 0302 	and.w	r3, r3, #2
 800e614:	2b00      	cmp	r3, #0
 800e616:	d101      	bne.n	800e61c <f_write+0x5a>
 800e618:	2307      	movs	r3, #7
 800e61a:	e143      	b.n	800e8a4 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	699a      	ldr	r2, [r3, #24]
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	441a      	add	r2, r3
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	699b      	ldr	r3, [r3, #24]
 800e628:	429a      	cmp	r2, r3
 800e62a:	f080 812d 	bcs.w	800e888 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	699b      	ldr	r3, [r3, #24]
 800e632:	43db      	mvns	r3, r3
 800e634:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e636:	e127      	b.n	800e888 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	699b      	ldr	r3, [r3, #24]
 800e63c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e640:	2b00      	cmp	r3, #0
 800e642:	f040 80e3 	bne.w	800e80c <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	699b      	ldr	r3, [r3, #24]
 800e64a:	0a5b      	lsrs	r3, r3, #9
 800e64c:	693a      	ldr	r2, [r7, #16]
 800e64e:	8952      	ldrh	r2, [r2, #10]
 800e650:	3a01      	subs	r2, #1
 800e652:	4013      	ands	r3, r2
 800e654:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800e656:	69bb      	ldr	r3, [r7, #24]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d143      	bne.n	800e6e4 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	699b      	ldr	r3, [r3, #24]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d10c      	bne.n	800e67e <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	689b      	ldr	r3, [r3, #8]
 800e668:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800e66a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d11a      	bne.n	800e6a6 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	2100      	movs	r1, #0
 800e674:	4618      	mov	r0, r3
 800e676:	f7fe fd2a 	bl	800d0ce <create_chain>
 800e67a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800e67c:	e013      	b.n	800e6a6 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e682:	2b00      	cmp	r3, #0
 800e684:	d007      	beq.n	800e696 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	699b      	ldr	r3, [r3, #24]
 800e68a:	4619      	mov	r1, r3
 800e68c:	68f8      	ldr	r0, [r7, #12]
 800e68e:	f7fe fdb6 	bl	800d1fe <clmt_clust>
 800e692:	62b8      	str	r0, [r7, #40]	@ 0x28
 800e694:	e007      	b.n	800e6a6 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800e696:	68fa      	ldr	r2, [r7, #12]
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	69db      	ldr	r3, [r3, #28]
 800e69c:	4619      	mov	r1, r3
 800e69e:	4610      	mov	r0, r2
 800e6a0:	f7fe fd15 	bl	800d0ce <create_chain>
 800e6a4:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	f000 80f2 	beq.w	800e892 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6b0:	2b01      	cmp	r3, #1
 800e6b2:	d104      	bne.n	800e6be <f_write+0xfc>
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	2202      	movs	r2, #2
 800e6b8:	755a      	strb	r2, [r3, #21]
 800e6ba:	2302      	movs	r3, #2
 800e6bc:	e0f2      	b.n	800e8a4 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e6be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6c4:	d104      	bne.n	800e6d0 <f_write+0x10e>
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	2201      	movs	r2, #1
 800e6ca:	755a      	strb	r2, [r3, #21]
 800e6cc:	2301      	movs	r3, #1
 800e6ce:	e0e9      	b.n	800e8a4 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e6d4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	689b      	ldr	r3, [r3, #8]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d102      	bne.n	800e6e4 <f_write+0x122>
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e6e2:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	7d1b      	ldrb	r3, [r3, #20]
 800e6e8:	b25b      	sxtb	r3, r3
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	da18      	bge.n	800e720 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e6ee:	693b      	ldr	r3, [r7, #16]
 800e6f0:	7858      	ldrb	r0, [r3, #1]
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	6a1a      	ldr	r2, [r3, #32]
 800e6fc:	2301      	movs	r3, #1
 800e6fe:	f7fd ff47 	bl	800c590 <disk_write>
 800e702:	4603      	mov	r3, r0
 800e704:	2b00      	cmp	r3, #0
 800e706:	d004      	beq.n	800e712 <f_write+0x150>
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	2201      	movs	r2, #1
 800e70c:	755a      	strb	r2, [r3, #21]
 800e70e:	2301      	movs	r3, #1
 800e710:	e0c8      	b.n	800e8a4 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	7d1b      	ldrb	r3, [r3, #20]
 800e716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e71a:	b2da      	uxtb	r2, r3
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e720:	693a      	ldr	r2, [r7, #16]
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	69db      	ldr	r3, [r3, #28]
 800e726:	4619      	mov	r1, r3
 800e728:	4610      	mov	r0, r2
 800e72a:	f7fe fabb 	bl	800cca4 <clust2sect>
 800e72e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e730:	697b      	ldr	r3, [r7, #20]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d104      	bne.n	800e740 <f_write+0x17e>
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	2202      	movs	r2, #2
 800e73a:	755a      	strb	r2, [r3, #21]
 800e73c:	2302      	movs	r3, #2
 800e73e:	e0b1      	b.n	800e8a4 <f_write+0x2e2>
			sect += csect;
 800e740:	697a      	ldr	r2, [r7, #20]
 800e742:	69bb      	ldr	r3, [r7, #24]
 800e744:	4413      	add	r3, r2
 800e746:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	0a5b      	lsrs	r3, r3, #9
 800e74c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800e74e:	6a3b      	ldr	r3, [r7, #32]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d03c      	beq.n	800e7ce <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e754:	69ba      	ldr	r2, [r7, #24]
 800e756:	6a3b      	ldr	r3, [r7, #32]
 800e758:	4413      	add	r3, r2
 800e75a:	693a      	ldr	r2, [r7, #16]
 800e75c:	8952      	ldrh	r2, [r2, #10]
 800e75e:	4293      	cmp	r3, r2
 800e760:	d905      	bls.n	800e76e <f_write+0x1ac>
					cc = fs->csize - csect;
 800e762:	693b      	ldr	r3, [r7, #16]
 800e764:	895b      	ldrh	r3, [r3, #10]
 800e766:	461a      	mov	r2, r3
 800e768:	69bb      	ldr	r3, [r7, #24]
 800e76a:	1ad3      	subs	r3, r2, r3
 800e76c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e76e:	693b      	ldr	r3, [r7, #16]
 800e770:	7858      	ldrb	r0, [r3, #1]
 800e772:	6a3b      	ldr	r3, [r7, #32]
 800e774:	697a      	ldr	r2, [r7, #20]
 800e776:	69f9      	ldr	r1, [r7, #28]
 800e778:	f7fd ff0a 	bl	800c590 <disk_write>
 800e77c:	4603      	mov	r3, r0
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d004      	beq.n	800e78c <f_write+0x1ca>
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	2201      	movs	r2, #1
 800e786:	755a      	strb	r2, [r3, #21]
 800e788:	2301      	movs	r3, #1
 800e78a:	e08b      	b.n	800e8a4 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	6a1a      	ldr	r2, [r3, #32]
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	1ad3      	subs	r3, r2, r3
 800e794:	6a3a      	ldr	r2, [r7, #32]
 800e796:	429a      	cmp	r2, r3
 800e798:	d915      	bls.n	800e7c6 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	6a1a      	ldr	r2, [r3, #32]
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	1ad3      	subs	r3, r2, r3
 800e7a8:	025b      	lsls	r3, r3, #9
 800e7aa:	69fa      	ldr	r2, [r7, #28]
 800e7ac:	4413      	add	r3, r2
 800e7ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e7b2:	4619      	mov	r1, r3
 800e7b4:	f7fd ffac 	bl	800c710 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	7d1b      	ldrb	r3, [r3, #20]
 800e7bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e7c0:	b2da      	uxtb	r2, r3
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800e7c6:	6a3b      	ldr	r3, [r7, #32]
 800e7c8:	025b      	lsls	r3, r3, #9
 800e7ca:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800e7cc:	e03f      	b.n	800e84e <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	6a1b      	ldr	r3, [r3, #32]
 800e7d2:	697a      	ldr	r2, [r7, #20]
 800e7d4:	429a      	cmp	r2, r3
 800e7d6:	d016      	beq.n	800e806 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	699a      	ldr	r2, [r3, #24]
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e7e0:	429a      	cmp	r2, r3
 800e7e2:	d210      	bcs.n	800e806 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800e7e4:	693b      	ldr	r3, [r7, #16]
 800e7e6:	7858      	ldrb	r0, [r3, #1]
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e7ee:	2301      	movs	r3, #1
 800e7f0:	697a      	ldr	r2, [r7, #20]
 800e7f2:	f7fd fead 	bl	800c550 <disk_read>
 800e7f6:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d004      	beq.n	800e806 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	2201      	movs	r2, #1
 800e800:	755a      	strb	r2, [r3, #21]
 800e802:	2301      	movs	r3, #1
 800e804:	e04e      	b.n	800e8a4 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	697a      	ldr	r2, [r7, #20]
 800e80a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	699b      	ldr	r3, [r3, #24]
 800e810:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e814:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800e818:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800e81a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	429a      	cmp	r2, r3
 800e820:	d901      	bls.n	800e826 <f_write+0x264>
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	699b      	ldr	r3, [r3, #24]
 800e830:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e834:	4413      	add	r3, r2
 800e836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e838:	69f9      	ldr	r1, [r7, #28]
 800e83a:	4618      	mov	r0, r3
 800e83c:	f7fd ff68 	bl	800c710 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	7d1b      	ldrb	r3, [r3, #20]
 800e844:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e848:	b2da      	uxtb	r2, r3
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800e84e:	69fa      	ldr	r2, [r7, #28]
 800e850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e852:	4413      	add	r3, r2
 800e854:	61fb      	str	r3, [r7, #28]
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	699a      	ldr	r2, [r3, #24]
 800e85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e85c:	441a      	add	r2, r3
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	619a      	str	r2, [r3, #24]
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	68da      	ldr	r2, [r3, #12]
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	699b      	ldr	r3, [r3, #24]
 800e86a:	429a      	cmp	r2, r3
 800e86c:	bf38      	it	cc
 800e86e:	461a      	movcc	r2, r3
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	60da      	str	r2, [r3, #12]
 800e874:	683b      	ldr	r3, [r7, #0]
 800e876:	681a      	ldr	r2, [r3, #0]
 800e878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e87a:	441a      	add	r2, r3
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	601a      	str	r2, [r3, #0]
 800e880:	687a      	ldr	r2, [r7, #4]
 800e882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e884:	1ad3      	subs	r3, r2, r3
 800e886:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	f47f aed4 	bne.w	800e638 <f_write+0x76>
 800e890:	e000      	b.n	800e894 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e892:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	7d1b      	ldrb	r3, [r3, #20]
 800e898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e89c:	b2da      	uxtb	r2, r3
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800e8a2:	2300      	movs	r3, #0
}
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	3730      	adds	r7, #48	@ 0x30
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	bd80      	pop	{r7, pc}

0800e8ac <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b086      	sub	sp, #24
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	f107 0208 	add.w	r2, r7, #8
 800e8ba:	4611      	mov	r1, r2
 800e8bc:	4618      	mov	r0, r3
 800e8be:	f7ff fb0b 	bl	800ded8 <validate>
 800e8c2:	4603      	mov	r3, r0
 800e8c4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e8c6:	7dfb      	ldrb	r3, [r7, #23]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d168      	bne.n	800e99e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	7d1b      	ldrb	r3, [r3, #20]
 800e8d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d062      	beq.n	800e99e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	7d1b      	ldrb	r3, [r3, #20]
 800e8dc:	b25b      	sxtb	r3, r3
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	da15      	bge.n	800e90e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e8e2:	68bb      	ldr	r3, [r7, #8]
 800e8e4:	7858      	ldrb	r0, [r3, #1]
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	6a1a      	ldr	r2, [r3, #32]
 800e8f0:	2301      	movs	r3, #1
 800e8f2:	f7fd fe4d 	bl	800c590 <disk_write>
 800e8f6:	4603      	mov	r3, r0
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d001      	beq.n	800e900 <f_sync+0x54>
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	e04f      	b.n	800e9a0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	7d1b      	ldrb	r3, [r3, #20]
 800e904:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e908:	b2da      	uxtb	r2, r3
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e90e:	f7fd fb9d 	bl	800c04c <get_fattime>
 800e912:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e914:	68ba      	ldr	r2, [r7, #8]
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e91a:	4619      	mov	r1, r3
 800e91c:	4610      	mov	r0, r2
 800e91e:	f7fe f925 	bl	800cb6c <move_window>
 800e922:	4603      	mov	r3, r0
 800e924:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e926:	7dfb      	ldrb	r3, [r7, #23]
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d138      	bne.n	800e99e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e930:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	330b      	adds	r3, #11
 800e936:	781a      	ldrb	r2, [r3, #0]
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	330b      	adds	r3, #11
 800e93c:	f042 0220 	orr.w	r2, r2, #32
 800e940:	b2d2      	uxtb	r2, r2
 800e942:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	6818      	ldr	r0, [r3, #0]
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	689b      	ldr	r3, [r3, #8]
 800e94c:	461a      	mov	r2, r3
 800e94e:	68f9      	ldr	r1, [r7, #12]
 800e950:	f7fe fe2f 	bl	800d5b2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	f103 021c 	add.w	r2, r3, #28
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	68db      	ldr	r3, [r3, #12]
 800e95e:	4619      	mov	r1, r3
 800e960:	4610      	mov	r0, r2
 800e962:	f7fd fea9 	bl	800c6b8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	3316      	adds	r3, #22
 800e96a:	6939      	ldr	r1, [r7, #16]
 800e96c:	4618      	mov	r0, r3
 800e96e:	f7fd fea3 	bl	800c6b8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	3312      	adds	r3, #18
 800e976:	2100      	movs	r1, #0
 800e978:	4618      	mov	r0, r3
 800e97a:	f7fd fe82 	bl	800c682 <st_word>
					fs->wflag = 1;
 800e97e:	68bb      	ldr	r3, [r7, #8]
 800e980:	2201      	movs	r2, #1
 800e982:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e984:	68bb      	ldr	r3, [r7, #8]
 800e986:	4618      	mov	r0, r3
 800e988:	f7fe f91e 	bl	800cbc8 <sync_fs>
 800e98c:	4603      	mov	r3, r0
 800e98e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	7d1b      	ldrb	r3, [r3, #20]
 800e994:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e998:	b2da      	uxtb	r2, r3
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e99e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9a0:	4618      	mov	r0, r3
 800e9a2:	3718      	adds	r7, #24
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bd80      	pop	{r7, pc}

0800e9a8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b084      	sub	sp, #16
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e9b0:	6878      	ldr	r0, [r7, #4]
 800e9b2:	f7ff ff7b 	bl	800e8ac <f_sync>
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e9ba:	7bfb      	ldrb	r3, [r7, #15]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d118      	bne.n	800e9f2 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f107 0208 	add.w	r2, r7, #8
 800e9c6:	4611      	mov	r1, r2
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	f7ff fa85 	bl	800ded8 <validate>
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e9d2:	7bfb      	ldrb	r3, [r7, #15]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d10c      	bne.n	800e9f2 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	691b      	ldr	r3, [r3, #16]
 800e9dc:	4618      	mov	r0, r3
 800e9de:	f7fe f821 	bl	800ca24 <dec_lock>
 800e9e2:	4603      	mov	r3, r0
 800e9e4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e9e6:	7bfb      	ldrb	r3, [r7, #15]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d102      	bne.n	800e9f2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e9f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9f4:	4618      	mov	r0, r3
 800e9f6:	3710      	adds	r7, #16
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	bd80      	pop	{r7, pc}

0800e9fc <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b090      	sub	sp, #64	@ 0x40
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	6078      	str	r0, [r7, #4]
 800ea04:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	f107 0208 	add.w	r2, r7, #8
 800ea0c:	4611      	mov	r1, r2
 800ea0e:	4618      	mov	r0, r3
 800ea10:	f7ff fa62 	bl	800ded8 <validate>
 800ea14:	4603      	mov	r3, r0
 800ea16:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800ea1a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d103      	bne.n	800ea2a <f_lseek+0x2e>
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	7d5b      	ldrb	r3, [r3, #21]
 800ea26:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800ea2a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d002      	beq.n	800ea38 <f_lseek+0x3c>
 800ea32:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ea36:	e1e6      	b.n	800ee06 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	f000 80d1 	beq.w	800ebe4 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ea42:	683b      	ldr	r3, [r7, #0]
 800ea44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea48:	d15a      	bne.n	800eb00 <f_lseek+0x104>
			tbl = fp->cltbl;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea4e:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ea50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea52:	1d1a      	adds	r2, r3, #4
 800ea54:	627a      	str	r2, [r7, #36]	@ 0x24
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	617b      	str	r3, [r7, #20]
 800ea5a:	2302      	movs	r3, #2
 800ea5c:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	689b      	ldr	r3, [r3, #8]
 800ea62:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800ea64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d03a      	beq.n	800eae0 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ea6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea6c:	613b      	str	r3, [r7, #16]
 800ea6e:	2300      	movs	r3, #0
 800ea70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ea72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea74:	3302      	adds	r3, #2
 800ea76:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800ea78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea7a:	60fb      	str	r3, [r7, #12]
 800ea7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea7e:	3301      	adds	r3, #1
 800ea80:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ea86:	4618      	mov	r0, r3
 800ea88:	f7fe f92b 	bl	800cce2 <get_fat>
 800ea8c:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800ea8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea90:	2b01      	cmp	r3, #1
 800ea92:	d804      	bhi.n	800ea9e <f_lseek+0xa2>
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	2202      	movs	r2, #2
 800ea98:	755a      	strb	r2, [r3, #21]
 800ea9a:	2302      	movs	r3, #2
 800ea9c:	e1b3      	b.n	800ee06 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ea9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eaa4:	d104      	bne.n	800eab0 <f_lseek+0xb4>
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	2201      	movs	r2, #1
 800eaaa:	755a      	strb	r2, [r3, #21]
 800eaac:	2301      	movs	r3, #1
 800eaae:	e1aa      	b.n	800ee06 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	3301      	adds	r3, #1
 800eab4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eab6:	429a      	cmp	r2, r3
 800eab8:	d0de      	beq.n	800ea78 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800eaba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eabc:	697b      	ldr	r3, [r7, #20]
 800eabe:	429a      	cmp	r2, r3
 800eac0:	d809      	bhi.n	800ead6 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800eac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eac4:	1d1a      	adds	r2, r3, #4
 800eac6:	627a      	str	r2, [r7, #36]	@ 0x24
 800eac8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eaca:	601a      	str	r2, [r3, #0]
 800eacc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eace:	1d1a      	adds	r2, r3, #4
 800ead0:	627a      	str	r2, [r7, #36]	@ 0x24
 800ead2:	693a      	ldr	r2, [r7, #16]
 800ead4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800ead6:	68bb      	ldr	r3, [r7, #8]
 800ead8:	695b      	ldr	r3, [r3, #20]
 800eada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eadc:	429a      	cmp	r2, r3
 800eade:	d3c4      	bcc.n	800ea6a <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eae4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eae6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800eae8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eaea:	697b      	ldr	r3, [r7, #20]
 800eaec:	429a      	cmp	r2, r3
 800eaee:	d803      	bhi.n	800eaf8 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800eaf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	601a      	str	r2, [r3, #0]
 800eaf6:	e184      	b.n	800ee02 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800eaf8:	2311      	movs	r3, #17
 800eafa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800eafe:	e180      	b.n	800ee02 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	68db      	ldr	r3, [r3, #12]
 800eb04:	683a      	ldr	r2, [r7, #0]
 800eb06:	429a      	cmp	r2, r3
 800eb08:	d902      	bls.n	800eb10 <f_lseek+0x114>
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	68db      	ldr	r3, [r3, #12]
 800eb0e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	683a      	ldr	r2, [r7, #0]
 800eb14:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800eb16:	683b      	ldr	r3, [r7, #0]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	f000 8172 	beq.w	800ee02 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800eb1e:	683b      	ldr	r3, [r7, #0]
 800eb20:	3b01      	subs	r3, #1
 800eb22:	4619      	mov	r1, r3
 800eb24:	6878      	ldr	r0, [r7, #4]
 800eb26:	f7fe fb6a 	bl	800d1fe <clmt_clust>
 800eb2a:	4602      	mov	r2, r0
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800eb30:	68ba      	ldr	r2, [r7, #8]
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	69db      	ldr	r3, [r3, #28]
 800eb36:	4619      	mov	r1, r3
 800eb38:	4610      	mov	r0, r2
 800eb3a:	f7fe f8b3 	bl	800cca4 <clust2sect>
 800eb3e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800eb40:	69bb      	ldr	r3, [r7, #24]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d104      	bne.n	800eb50 <f_lseek+0x154>
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2202      	movs	r2, #2
 800eb4a:	755a      	strb	r2, [r3, #21]
 800eb4c:	2302      	movs	r3, #2
 800eb4e:	e15a      	b.n	800ee06 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	3b01      	subs	r3, #1
 800eb54:	0a5b      	lsrs	r3, r3, #9
 800eb56:	68ba      	ldr	r2, [r7, #8]
 800eb58:	8952      	ldrh	r2, [r2, #10]
 800eb5a:	3a01      	subs	r2, #1
 800eb5c:	4013      	ands	r3, r2
 800eb5e:	69ba      	ldr	r2, [r7, #24]
 800eb60:	4413      	add	r3, r2
 800eb62:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	699b      	ldr	r3, [r3, #24]
 800eb68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	f000 8148 	beq.w	800ee02 <f_lseek+0x406>
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	6a1b      	ldr	r3, [r3, #32]
 800eb76:	69ba      	ldr	r2, [r7, #24]
 800eb78:	429a      	cmp	r2, r3
 800eb7a:	f000 8142 	beq.w	800ee02 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	7d1b      	ldrb	r3, [r3, #20]
 800eb82:	b25b      	sxtb	r3, r3
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	da18      	bge.n	800ebba <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eb88:	68bb      	ldr	r3, [r7, #8]
 800eb8a:	7858      	ldrb	r0, [r3, #1]
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	6a1a      	ldr	r2, [r3, #32]
 800eb96:	2301      	movs	r3, #1
 800eb98:	f7fd fcfa 	bl	800c590 <disk_write>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d004      	beq.n	800ebac <f_lseek+0x1b0>
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	2201      	movs	r2, #1
 800eba6:	755a      	strb	r2, [r3, #21]
 800eba8:	2301      	movs	r3, #1
 800ebaa:	e12c      	b.n	800ee06 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	7d1b      	ldrb	r3, [r3, #20]
 800ebb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ebb4:	b2da      	uxtb	r2, r3
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	7858      	ldrb	r0, [r3, #1]
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ebc4:	2301      	movs	r3, #1
 800ebc6:	69ba      	ldr	r2, [r7, #24]
 800ebc8:	f7fd fcc2 	bl	800c550 <disk_read>
 800ebcc:	4603      	mov	r3, r0
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d004      	beq.n	800ebdc <f_lseek+0x1e0>
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	2201      	movs	r2, #1
 800ebd6:	755a      	strb	r2, [r3, #21]
 800ebd8:	2301      	movs	r3, #1
 800ebda:	e114      	b.n	800ee06 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	69ba      	ldr	r2, [r7, #24]
 800ebe0:	621a      	str	r2, [r3, #32]
 800ebe2:	e10e      	b.n	800ee02 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	68db      	ldr	r3, [r3, #12]
 800ebe8:	683a      	ldr	r2, [r7, #0]
 800ebea:	429a      	cmp	r2, r3
 800ebec:	d908      	bls.n	800ec00 <f_lseek+0x204>
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	7d1b      	ldrb	r3, [r3, #20]
 800ebf2:	f003 0302 	and.w	r3, r3, #2
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d102      	bne.n	800ec00 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	68db      	ldr	r3, [r3, #12]
 800ebfe:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	699b      	ldr	r3, [r3, #24]
 800ec04:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800ec06:	2300      	movs	r3, #0
 800ec08:	637b      	str	r3, [r7, #52]	@ 0x34
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ec0e:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	f000 80a7 	beq.w	800ed66 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800ec18:	68bb      	ldr	r3, [r7, #8]
 800ec1a:	895b      	ldrh	r3, [r3, #10]
 800ec1c:	025b      	lsls	r3, r3, #9
 800ec1e:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800ec20:	6a3b      	ldr	r3, [r7, #32]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d01b      	beq.n	800ec5e <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ec26:	683b      	ldr	r3, [r7, #0]
 800ec28:	1e5a      	subs	r2, r3, #1
 800ec2a:	69fb      	ldr	r3, [r7, #28]
 800ec2c:	fbb2 f2f3 	udiv	r2, r2, r3
 800ec30:	6a3b      	ldr	r3, [r7, #32]
 800ec32:	1e59      	subs	r1, r3, #1
 800ec34:	69fb      	ldr	r3, [r7, #28]
 800ec36:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800ec3a:	429a      	cmp	r2, r3
 800ec3c:	d30f      	bcc.n	800ec5e <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800ec3e:	6a3b      	ldr	r3, [r7, #32]
 800ec40:	1e5a      	subs	r2, r3, #1
 800ec42:	69fb      	ldr	r3, [r7, #28]
 800ec44:	425b      	negs	r3, r3
 800ec46:	401a      	ands	r2, r3
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	699b      	ldr	r3, [r3, #24]
 800ec50:	683a      	ldr	r2, [r7, #0]
 800ec52:	1ad3      	subs	r3, r2, r3
 800ec54:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	69db      	ldr	r3, [r3, #28]
 800ec5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ec5c:	e022      	b.n	800eca4 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	689b      	ldr	r3, [r3, #8]
 800ec62:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800ec64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d119      	bne.n	800ec9e <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	2100      	movs	r1, #0
 800ec6e:	4618      	mov	r0, r3
 800ec70:	f7fe fa2d 	bl	800d0ce <create_chain>
 800ec74:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ec76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec78:	2b01      	cmp	r3, #1
 800ec7a:	d104      	bne.n	800ec86 <f_lseek+0x28a>
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	2202      	movs	r2, #2
 800ec80:	755a      	strb	r2, [r3, #21]
 800ec82:	2302      	movs	r3, #2
 800ec84:	e0bf      	b.n	800ee06 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ec86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec8c:	d104      	bne.n	800ec98 <f_lseek+0x29c>
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	2201      	movs	r2, #1
 800ec92:	755a      	strb	r2, [r3, #21]
 800ec94:	2301      	movs	r3, #1
 800ec96:	e0b6      	b.n	800ee06 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ec9c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800eca2:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800eca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d05d      	beq.n	800ed66 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800ecaa:	e03a      	b.n	800ed22 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ecac:	683a      	ldr	r2, [r7, #0]
 800ecae:	69fb      	ldr	r3, [r7, #28]
 800ecb0:	1ad3      	subs	r3, r2, r3
 800ecb2:	603b      	str	r3, [r7, #0]
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	699a      	ldr	r2, [r3, #24]
 800ecb8:	69fb      	ldr	r3, [r7, #28]
 800ecba:	441a      	add	r2, r3
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	7d1b      	ldrb	r3, [r3, #20]
 800ecc4:	f003 0302 	and.w	r3, r3, #2
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d00b      	beq.n	800ece4 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	f7fe f9fc 	bl	800d0ce <create_chain>
 800ecd6:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ecd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d108      	bne.n	800ecf0 <f_lseek+0x2f4>
							ofs = 0; break;
 800ecde:	2300      	movs	r3, #0
 800ece0:	603b      	str	r3, [r7, #0]
 800ece2:	e022      	b.n	800ed2a <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ece8:	4618      	mov	r0, r3
 800ecea:	f7fd fffa 	bl	800cce2 <get_fat>
 800ecee:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ecf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecf6:	d104      	bne.n	800ed02 <f_lseek+0x306>
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	2201      	movs	r2, #1
 800ecfc:	755a      	strb	r2, [r3, #21]
 800ecfe:	2301      	movs	r3, #1
 800ed00:	e081      	b.n	800ee06 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800ed02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed04:	2b01      	cmp	r3, #1
 800ed06:	d904      	bls.n	800ed12 <f_lseek+0x316>
 800ed08:	68bb      	ldr	r3, [r7, #8]
 800ed0a:	695b      	ldr	r3, [r3, #20]
 800ed0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ed0e:	429a      	cmp	r2, r3
 800ed10:	d304      	bcc.n	800ed1c <f_lseek+0x320>
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2202      	movs	r2, #2
 800ed16:	755a      	strb	r2, [r3, #21]
 800ed18:	2302      	movs	r3, #2
 800ed1a:	e074      	b.n	800ee06 <f_lseek+0x40a>
					fp->clust = clst;
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ed20:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800ed22:	683a      	ldr	r2, [r7, #0]
 800ed24:	69fb      	ldr	r3, [r7, #28]
 800ed26:	429a      	cmp	r2, r3
 800ed28:	d8c0      	bhi.n	800ecac <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	699a      	ldr	r2, [r3, #24]
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	441a      	add	r2, r3
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d012      	beq.n	800ed66 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800ed40:	68bb      	ldr	r3, [r7, #8]
 800ed42:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ed44:	4618      	mov	r0, r3
 800ed46:	f7fd ffad 	bl	800cca4 <clust2sect>
 800ed4a:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800ed4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d104      	bne.n	800ed5c <f_lseek+0x360>
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	2202      	movs	r2, #2
 800ed56:	755a      	strb	r2, [r3, #21]
 800ed58:	2302      	movs	r3, #2
 800ed5a:	e054      	b.n	800ee06 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	0a5b      	lsrs	r3, r3, #9
 800ed60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ed62:	4413      	add	r3, r2
 800ed64:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	699a      	ldr	r2, [r3, #24]
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	68db      	ldr	r3, [r3, #12]
 800ed6e:	429a      	cmp	r2, r3
 800ed70:	d90a      	bls.n	800ed88 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	699a      	ldr	r2, [r3, #24]
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	7d1b      	ldrb	r3, [r3, #20]
 800ed7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed82:	b2da      	uxtb	r2, r3
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	699b      	ldr	r3, [r3, #24]
 800ed8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d036      	beq.n	800ee02 <f_lseek+0x406>
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	6a1b      	ldr	r3, [r3, #32]
 800ed98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ed9a:	429a      	cmp	r2, r3
 800ed9c:	d031      	beq.n	800ee02 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	7d1b      	ldrb	r3, [r3, #20]
 800eda2:	b25b      	sxtb	r3, r3
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	da18      	bge.n	800edda <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eda8:	68bb      	ldr	r3, [r7, #8]
 800edaa:	7858      	ldrb	r0, [r3, #1]
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	6a1a      	ldr	r2, [r3, #32]
 800edb6:	2301      	movs	r3, #1
 800edb8:	f7fd fbea 	bl	800c590 <disk_write>
 800edbc:	4603      	mov	r3, r0
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d004      	beq.n	800edcc <f_lseek+0x3d0>
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	2201      	movs	r2, #1
 800edc6:	755a      	strb	r2, [r3, #21]
 800edc8:	2301      	movs	r3, #1
 800edca:	e01c      	b.n	800ee06 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	7d1b      	ldrb	r3, [r3, #20]
 800edd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800edd4:	b2da      	uxtb	r2, r3
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800edda:	68bb      	ldr	r3, [r7, #8]
 800eddc:	7858      	ldrb	r0, [r3, #1]
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ede4:	2301      	movs	r3, #1
 800ede6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ede8:	f7fd fbb2 	bl	800c550 <disk_read>
 800edec:	4603      	mov	r3, r0
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d004      	beq.n	800edfc <f_lseek+0x400>
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	2201      	movs	r2, #1
 800edf6:	755a      	strb	r2, [r3, #21]
 800edf8:	2301      	movs	r3, #1
 800edfa:	e004      	b.n	800ee06 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ee00:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800ee02:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800ee06:	4618      	mov	r0, r3
 800ee08:	3740      	adds	r7, #64	@ 0x40
 800ee0a:	46bd      	mov	sp, r7
 800ee0c:	bd80      	pop	{r7, pc}
	...

0800ee10 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800ee10:	b590      	push	{r4, r7, lr}
 800ee12:	b09d      	sub	sp, #116	@ 0x74
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	60f8      	str	r0, [r7, #12]
 800ee18:	607a      	str	r2, [r7, #4]
 800ee1a:	603b      	str	r3, [r7, #0]
 800ee1c:	460b      	mov	r3, r1
 800ee1e:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800ee20:	2301      	movs	r3, #1
 800ee22:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800ee24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ee28:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800ee2a:	f107 030c 	add.w	r3, r7, #12
 800ee2e:	4618      	mov	r0, r3
 800ee30:	f7fe fd6b 	bl	800d90a <get_ldnumber>
 800ee34:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ee36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	da02      	bge.n	800ee42 <f_mkfs+0x32>
 800ee3c:	230b      	movs	r3, #11
 800ee3e:	f000 bc0d 	b.w	800f65c <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800ee42:	4a94      	ldr	r2, [pc, #592]	@ (800f094 <f_mkfs+0x284>)
 800ee44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d005      	beq.n	800ee5a <f_mkfs+0x4a>
 800ee4e:	4a91      	ldr	r2, [pc, #580]	@ (800f094 <f_mkfs+0x284>)
 800ee50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee56:	2200      	movs	r2, #0
 800ee58:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800ee5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee5c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800ee60:	2300      	movs	r3, #0
 800ee62:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800ee66:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f7fd fb4a 	bl	800c504 <disk_initialize>
 800ee70:	4603      	mov	r3, r0
 800ee72:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800ee76:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ee7a:	f003 0301 	and.w	r3, r3, #1
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d001      	beq.n	800ee86 <f_mkfs+0x76>
 800ee82:	2303      	movs	r3, #3
 800ee84:	e3ea      	b.n	800f65c <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800ee86:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ee8a:	f003 0304 	and.w	r3, r3, #4
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d001      	beq.n	800ee96 <f_mkfs+0x86>
 800ee92:	230a      	movs	r3, #10
 800ee94:	e3e2      	b.n	800f65c <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800ee96:	f107 0214 	add.w	r2, r7, #20
 800ee9a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ee9e:	2103      	movs	r1, #3
 800eea0:	4618      	mov	r0, r3
 800eea2:	f7fd fb95 	bl	800c5d0 <disk_ioctl>
 800eea6:	4603      	mov	r3, r0
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d10c      	bne.n	800eec6 <f_mkfs+0xb6>
 800eeac:	697b      	ldr	r3, [r7, #20]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d009      	beq.n	800eec6 <f_mkfs+0xb6>
 800eeb2:	697b      	ldr	r3, [r7, #20]
 800eeb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eeb8:	d805      	bhi.n	800eec6 <f_mkfs+0xb6>
 800eeba:	697b      	ldr	r3, [r7, #20]
 800eebc:	1e5a      	subs	r2, r3, #1
 800eebe:	697b      	ldr	r3, [r7, #20]
 800eec0:	4013      	ands	r3, r2
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d001      	beq.n	800eeca <f_mkfs+0xba>
 800eec6:	2301      	movs	r3, #1
 800eec8:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800eeca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eece:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d003      	beq.n	800eede <f_mkfs+0xce>
 800eed6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800eed8:	687a      	ldr	r2, [r7, #4]
 800eeda:	429a      	cmp	r2, r3
 800eedc:	d309      	bcc.n	800eef2 <f_mkfs+0xe2>
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eee4:	d805      	bhi.n	800eef2 <f_mkfs+0xe2>
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	1e5a      	subs	r2, r3, #1
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	4013      	ands	r3, r2
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d001      	beq.n	800eef6 <f_mkfs+0xe6>
 800eef2:	2313      	movs	r3, #19
 800eef4:	e3b2      	b.n	800f65c <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800eef6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800eef8:	687a      	ldr	r2, [r7, #4]
 800eefa:	fbb2 f3f3 	udiv	r3, r2, r3
 800eefe:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800ef00:	683b      	ldr	r3, [r7, #0]
 800ef02:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800ef04:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ef06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ef0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800ef10:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ef12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef14:	fb02 f303 	mul.w	r3, r2, r3
 800ef18:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800ef1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d101      	bne.n	800ef24 <f_mkfs+0x114>
 800ef20:	230e      	movs	r3, #14
 800ef22:	e39b      	b.n	800f65c <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800ef24:	f107 0210 	add.w	r2, r7, #16
 800ef28:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ef2c:	2101      	movs	r1, #1
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f7fd fb4e 	bl	800c5d0 <disk_ioctl>
 800ef34:	4603      	mov	r3, r0
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d001      	beq.n	800ef3e <f_mkfs+0x12e>
 800ef3a:	2301      	movs	r3, #1
 800ef3c:	e38e      	b.n	800f65c <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800ef3e:	7afb      	ldrb	r3, [r7, #11]
 800ef40:	f003 0308 	and.w	r3, r3, #8
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d001      	beq.n	800ef4c <f_mkfs+0x13c>
 800ef48:	2300      	movs	r3, #0
 800ef4a:	e000      	b.n	800ef4e <f_mkfs+0x13e>
 800ef4c:	233f      	movs	r3, #63	@ 0x3f
 800ef4e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800ef50:	693b      	ldr	r3, [r7, #16]
 800ef52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ef54:	429a      	cmp	r2, r3
 800ef56:	d901      	bls.n	800ef5c <f_mkfs+0x14c>
 800ef58:	230e      	movs	r3, #14
 800ef5a:	e37f      	b.n	800f65c <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800ef5c:	693a      	ldr	r2, [r7, #16]
 800ef5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef60:	1ad3      	subs	r3, r2, r3
 800ef62:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800ef64:	693b      	ldr	r3, [r7, #16]
 800ef66:	2b7f      	cmp	r3, #127	@ 0x7f
 800ef68:	d801      	bhi.n	800ef6e <f_mkfs+0x15e>
 800ef6a:	230e      	movs	r3, #14
 800ef6c:	e376      	b.n	800f65c <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	2b80      	cmp	r3, #128	@ 0x80
 800ef72:	d901      	bls.n	800ef78 <f_mkfs+0x168>
 800ef74:	2313      	movs	r3, #19
 800ef76:	e371      	b.n	800f65c <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800ef78:	7afb      	ldrb	r3, [r7, #11]
 800ef7a:	f003 0302 	and.w	r3, r3, #2
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d00d      	beq.n	800ef9e <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800ef82:	7afb      	ldrb	r3, [r7, #11]
 800ef84:	f003 0307 	and.w	r3, r3, #7
 800ef88:	2b02      	cmp	r3, #2
 800ef8a:	d004      	beq.n	800ef96 <f_mkfs+0x186>
 800ef8c:	7afb      	ldrb	r3, [r7, #11]
 800ef8e:	f003 0301 	and.w	r3, r3, #1
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d103      	bne.n	800ef9e <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800ef96:	2303      	movs	r3, #3
 800ef98:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800ef9c:	e009      	b.n	800efb2 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800ef9e:	7afb      	ldrb	r3, [r7, #11]
 800efa0:	f003 0301 	and.w	r3, r3, #1
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d101      	bne.n	800efac <f_mkfs+0x19c>
 800efa8:	2313      	movs	r3, #19
 800efaa:	e357      	b.n	800f65c <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800efac:	2302      	movs	r3, #2
 800efae:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800efb6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800efba:	2b03      	cmp	r3, #3
 800efbc:	d13c      	bne.n	800f038 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800efbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d11b      	bne.n	800effc <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800efc4:	693b      	ldr	r3, [r7, #16]
 800efc6:	0c5b      	lsrs	r3, r3, #17
 800efc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800efca:	2300      	movs	r3, #0
 800efcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800efce:	2301      	movs	r3, #1
 800efd0:	653b      	str	r3, [r7, #80]	@ 0x50
 800efd2:	e005      	b.n	800efe0 <f_mkfs+0x1d0>
 800efd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800efd6:	3301      	adds	r3, #1
 800efd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800efda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800efdc:	005b      	lsls	r3, r3, #1
 800efde:	653b      	str	r3, [r7, #80]	@ 0x50
 800efe0:	4a2d      	ldr	r2, [pc, #180]	@ (800f098 <f_mkfs+0x288>)
 800efe2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800efe4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d007      	beq.n	800effc <f_mkfs+0x1ec>
 800efec:	4a2a      	ldr	r2, [pc, #168]	@ (800f098 <f_mkfs+0x288>)
 800efee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eff0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eff4:	461a      	mov	r2, r3
 800eff6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eff8:	4293      	cmp	r3, r2
 800effa:	d2eb      	bcs.n	800efd4 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800effc:	693a      	ldr	r2, [r7, #16]
 800effe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f000:	fbb2 f3f3 	udiv	r3, r2, r3
 800f004:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800f006:	6a3b      	ldr	r3, [r7, #32]
 800f008:	3302      	adds	r3, #2
 800f00a:	009a      	lsls	r2, r3, #2
 800f00c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f00e:	4413      	add	r3, r2
 800f010:	1e5a      	subs	r2, r3, #1
 800f012:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f014:	fbb2 f3f3 	udiv	r3, r2, r3
 800f018:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800f01a:	2320      	movs	r3, #32
 800f01c:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 800f01e:	2300      	movs	r3, #0
 800f020:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800f022:	6a3b      	ldr	r3, [r7, #32]
 800f024:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800f028:	4293      	cmp	r3, r2
 800f02a:	d903      	bls.n	800f034 <f_mkfs+0x224>
 800f02c:	6a3b      	ldr	r3, [r7, #32]
 800f02e:	4a1b      	ldr	r2, [pc, #108]	@ (800f09c <f_mkfs+0x28c>)
 800f030:	4293      	cmp	r3, r2
 800f032:	d952      	bls.n	800f0da <f_mkfs+0x2ca>
 800f034:	230e      	movs	r3, #14
 800f036:	e311      	b.n	800f65c <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800f038:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d11b      	bne.n	800f076 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800f03e:	693b      	ldr	r3, [r7, #16]
 800f040:	0b1b      	lsrs	r3, r3, #12
 800f042:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800f044:	2300      	movs	r3, #0
 800f046:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f048:	2301      	movs	r3, #1
 800f04a:	653b      	str	r3, [r7, #80]	@ 0x50
 800f04c:	e005      	b.n	800f05a <f_mkfs+0x24a>
 800f04e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f050:	3301      	adds	r3, #1
 800f052:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f054:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f056:	005b      	lsls	r3, r3, #1
 800f058:	653b      	str	r3, [r7, #80]	@ 0x50
 800f05a:	4a11      	ldr	r2, [pc, #68]	@ (800f0a0 <f_mkfs+0x290>)
 800f05c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f05e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f062:	2b00      	cmp	r3, #0
 800f064:	d007      	beq.n	800f076 <f_mkfs+0x266>
 800f066:	4a0e      	ldr	r2, [pc, #56]	@ (800f0a0 <f_mkfs+0x290>)
 800f068:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f06a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f06e:	461a      	mov	r2, r3
 800f070:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f072:	4293      	cmp	r3, r2
 800f074:	d2eb      	bcs.n	800f04e <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800f076:	693a      	ldr	r2, [r7, #16]
 800f078:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f07a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f07e:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800f080:	6a3b      	ldr	r3, [r7, #32]
 800f082:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800f086:	4293      	cmp	r3, r2
 800f088:	d90c      	bls.n	800f0a4 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800f08a:	6a3b      	ldr	r3, [r7, #32]
 800f08c:	3302      	adds	r3, #2
 800f08e:	005b      	lsls	r3, r3, #1
 800f090:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f092:	e012      	b.n	800f0ba <f_mkfs+0x2aa>
 800f094:	20035f70 	.word	0x20035f70
 800f098:	080187f4 	.word	0x080187f4
 800f09c:	0ffffff5 	.word	0x0ffffff5
 800f0a0:	08018804 	.word	0x08018804
				} else {
					fmt = FS_FAT12;
 800f0a4:	2301      	movs	r3, #1
 800f0a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800f0aa:	6a3a      	ldr	r2, [r7, #32]
 800f0ac:	4613      	mov	r3, r2
 800f0ae:	005b      	lsls	r3, r3, #1
 800f0b0:	4413      	add	r3, r2
 800f0b2:	3301      	adds	r3, #1
 800f0b4:	085b      	lsrs	r3, r3, #1
 800f0b6:	3303      	adds	r3, #3
 800f0b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800f0ba:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f0bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f0be:	4413      	add	r3, r2
 800f0c0:	1e5a      	subs	r2, r3, #1
 800f0c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f0c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0c8:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800f0ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0d0:	015a      	lsls	r2, r3, #5
 800f0d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f0d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800f0da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f0dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0de:	4413      	add	r3, r2
 800f0e0:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800f0e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f0e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f0e6:	fb03 f202 	mul.w	r2, r3, r2
 800f0ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f0ec:	4413      	add	r3, r2
 800f0ee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f0f0:	4413      	add	r3, r2
 800f0f2:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800f0f4:	697a      	ldr	r2, [r7, #20]
 800f0f6:	69fb      	ldr	r3, [r7, #28]
 800f0f8:	4413      	add	r3, r2
 800f0fa:	1e5a      	subs	r2, r3, #1
 800f0fc:	697b      	ldr	r3, [r7, #20]
 800f0fe:	425b      	negs	r3, r3
 800f100:	401a      	ands	r2, r3
 800f102:	69fb      	ldr	r3, [r7, #28]
 800f104:	1ad3      	subs	r3, r2, r3
 800f106:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800f108:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f10c:	2b03      	cmp	r3, #3
 800f10e:	d108      	bne.n	800f122 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800f110:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f112:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f114:	4413      	add	r3, r2
 800f116:	657b      	str	r3, [r7, #84]	@ 0x54
 800f118:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f11a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f11c:	4413      	add	r3, r2
 800f11e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f120:	e006      	b.n	800f130 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800f122:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f126:	fbb2 f3f3 	udiv	r3, r2, r3
 800f12a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f12c:	4413      	add	r3, r2
 800f12e:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800f130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f132:	011a      	lsls	r2, r3, #4
 800f134:	69fb      	ldr	r3, [r7, #28]
 800f136:	441a      	add	r2, r3
 800f138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f13a:	1ad2      	subs	r2, r2, r3
 800f13c:	693b      	ldr	r3, [r7, #16]
 800f13e:	429a      	cmp	r2, r3
 800f140:	d901      	bls.n	800f146 <f_mkfs+0x336>
 800f142:	230e      	movs	r3, #14
 800f144:	e28a      	b.n	800f65c <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800f146:	693a      	ldr	r2, [r7, #16]
 800f148:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f14a:	1ad2      	subs	r2, r2, r3
 800f14c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f14e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f150:	fb01 f303 	mul.w	r3, r1, r3
 800f154:	1ad2      	subs	r2, r2, r3
 800f156:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f158:	1ad2      	subs	r2, r2, r3
 800f15a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f15c:	fbb2 f3f3 	udiv	r3, r2, r3
 800f160:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800f162:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f166:	2b03      	cmp	r3, #3
 800f168:	d10f      	bne.n	800f18a <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800f16a:	6a3b      	ldr	r3, [r7, #32]
 800f16c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800f170:	4293      	cmp	r3, r2
 800f172:	d80a      	bhi.n	800f18a <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	2b00      	cmp	r3, #0
 800f178:	d105      	bne.n	800f186 <f_mkfs+0x376>
 800f17a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f17c:	085b      	lsrs	r3, r3, #1
 800f17e:	607b      	str	r3, [r7, #4]
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d144      	bne.n	800f210 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800f186:	230e      	movs	r3, #14
 800f188:	e268      	b.n	800f65c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800f18a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f18e:	2b02      	cmp	r3, #2
 800f190:	d133      	bne.n	800f1fa <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800f192:	6a3b      	ldr	r3, [r7, #32]
 800f194:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800f198:	4293      	cmp	r3, r2
 800f19a:	d91e      	bls.n	800f1da <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d107      	bne.n	800f1b2 <f_mkfs+0x3a2>
 800f1a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f1a4:	005b      	lsls	r3, r3, #1
 800f1a6:	2b40      	cmp	r3, #64	@ 0x40
 800f1a8:	d803      	bhi.n	800f1b2 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800f1aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f1ac:	005b      	lsls	r3, r3, #1
 800f1ae:	607b      	str	r3, [r7, #4]
 800f1b0:	e033      	b.n	800f21a <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800f1b2:	7afb      	ldrb	r3, [r7, #11]
 800f1b4:	f003 0302 	and.w	r3, r3, #2
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d003      	beq.n	800f1c4 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800f1bc:	2303      	movs	r3, #3
 800f1be:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800f1c2:	e02a      	b.n	800f21a <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d105      	bne.n	800f1d6 <f_mkfs+0x3c6>
 800f1ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f1cc:	005b      	lsls	r3, r3, #1
 800f1ce:	607b      	str	r3, [r7, #4]
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	2b80      	cmp	r3, #128	@ 0x80
 800f1d4:	d91e      	bls.n	800f214 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800f1d6:	230e      	movs	r3, #14
 800f1d8:	e240      	b.n	800f65c <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800f1da:	6a3b      	ldr	r3, [r7, #32]
 800f1dc:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800f1e0:	4293      	cmp	r3, r2
 800f1e2:	d80a      	bhi.n	800f1fa <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d105      	bne.n	800f1f6 <f_mkfs+0x3e6>
 800f1ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f1ec:	005b      	lsls	r3, r3, #1
 800f1ee:	607b      	str	r3, [r7, #4]
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	2b80      	cmp	r3, #128	@ 0x80
 800f1f4:	d910      	bls.n	800f218 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800f1f6:	230e      	movs	r3, #14
 800f1f8:	e230      	b.n	800f65c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800f1fa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f1fe:	2b01      	cmp	r3, #1
 800f200:	d10c      	bne.n	800f21c <f_mkfs+0x40c>
 800f202:	6a3b      	ldr	r3, [r7, #32]
 800f204:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800f208:	4293      	cmp	r3, r2
 800f20a:	d907      	bls.n	800f21c <f_mkfs+0x40c>
 800f20c:	230e      	movs	r3, #14
 800f20e:	e225      	b.n	800f65c <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800f210:	bf00      	nop
 800f212:	e6ce      	b.n	800efb2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800f214:	bf00      	nop
 800f216:	e6cc      	b.n	800efb2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800f218:	bf00      	nop
			pau = au;
 800f21a:	e6ca      	b.n	800efb2 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800f21c:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800f21e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f220:	461a      	mov	r2, r3
 800f222:	2100      	movs	r1, #0
 800f224:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f226:	f7fd fa94 	bl	800c752 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800f22a:	220b      	movs	r2, #11
 800f22c:	49b2      	ldr	r1, [pc, #712]	@ (800f4f8 <f_mkfs+0x6e8>)
 800f22e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f230:	f7fd fa6e 	bl	800c710 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800f234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f236:	330b      	adds	r3, #11
 800f238:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f23a:	4611      	mov	r1, r2
 800f23c:	4618      	mov	r0, r3
 800f23e:	f7fd fa20 	bl	800c682 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800f242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f244:	330d      	adds	r3, #13
 800f246:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f248:	b2d2      	uxtb	r2, r2
 800f24a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800f24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f24e:	330e      	adds	r3, #14
 800f250:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f252:	b292      	uxth	r2, r2
 800f254:	4611      	mov	r1, r2
 800f256:	4618      	mov	r0, r3
 800f258:	f7fd fa13 	bl	800c682 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800f25c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f25e:	3310      	adds	r3, #16
 800f260:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f262:	b2d2      	uxtb	r2, r2
 800f264:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800f266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f268:	f103 0211 	add.w	r2, r3, #17
 800f26c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f270:	2b03      	cmp	r3, #3
 800f272:	d002      	beq.n	800f27a <f_mkfs+0x46a>
 800f274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f276:	b29b      	uxth	r3, r3
 800f278:	e000      	b.n	800f27c <f_mkfs+0x46c>
 800f27a:	2300      	movs	r3, #0
 800f27c:	4619      	mov	r1, r3
 800f27e:	4610      	mov	r0, r2
 800f280:	f7fd f9ff 	bl	800c682 <st_word>
		if (sz_vol < 0x10000) {
 800f284:	693b      	ldr	r3, [r7, #16]
 800f286:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f28a:	d208      	bcs.n	800f29e <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800f28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f28e:	3313      	adds	r3, #19
 800f290:	693a      	ldr	r2, [r7, #16]
 800f292:	b292      	uxth	r2, r2
 800f294:	4611      	mov	r1, r2
 800f296:	4618      	mov	r0, r3
 800f298:	f7fd f9f3 	bl	800c682 <st_word>
 800f29c:	e006      	b.n	800f2ac <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800f29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2a0:	3320      	adds	r3, #32
 800f2a2:	693a      	ldr	r2, [r7, #16]
 800f2a4:	4611      	mov	r1, r2
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	f7fd fa06 	bl	800c6b8 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800f2ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2ae:	3315      	adds	r3, #21
 800f2b0:	22f8      	movs	r2, #248	@ 0xf8
 800f2b2:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800f2b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2b6:	3318      	adds	r3, #24
 800f2b8:	213f      	movs	r1, #63	@ 0x3f
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	f7fd f9e1 	bl	800c682 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800f2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2c2:	331a      	adds	r3, #26
 800f2c4:	21ff      	movs	r1, #255	@ 0xff
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	f7fd f9db 	bl	800c682 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800f2cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2ce:	331c      	adds	r3, #28
 800f2d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f2d2:	4618      	mov	r0, r3
 800f2d4:	f7fd f9f0 	bl	800c6b8 <st_dword>
		if (fmt == FS_FAT32) {
 800f2d8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f2dc:	2b03      	cmp	r3, #3
 800f2de:	d131      	bne.n	800f344 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800f2e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2e2:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 800f2e6:	f7fc feb1 	bl	800c04c <get_fattime>
 800f2ea:	4603      	mov	r3, r0
 800f2ec:	4619      	mov	r1, r3
 800f2ee:	4620      	mov	r0, r4
 800f2f0:	f7fd f9e2 	bl	800c6b8 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800f2f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2f6:	3324      	adds	r3, #36	@ 0x24
 800f2f8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f7fd f9dc 	bl	800c6b8 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800f300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f302:	332c      	adds	r3, #44	@ 0x2c
 800f304:	2102      	movs	r1, #2
 800f306:	4618      	mov	r0, r3
 800f308:	f7fd f9d6 	bl	800c6b8 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800f30c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f30e:	3330      	adds	r3, #48	@ 0x30
 800f310:	2101      	movs	r1, #1
 800f312:	4618      	mov	r0, r3
 800f314:	f7fd f9b5 	bl	800c682 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800f318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f31a:	3332      	adds	r3, #50	@ 0x32
 800f31c:	2106      	movs	r1, #6
 800f31e:	4618      	mov	r0, r3
 800f320:	f7fd f9af 	bl	800c682 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800f324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f326:	3340      	adds	r3, #64	@ 0x40
 800f328:	2280      	movs	r2, #128	@ 0x80
 800f32a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800f32c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f32e:	3342      	adds	r3, #66	@ 0x42
 800f330:	2229      	movs	r2, #41	@ 0x29
 800f332:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800f334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f336:	3347      	adds	r3, #71	@ 0x47
 800f338:	2213      	movs	r2, #19
 800f33a:	4970      	ldr	r1, [pc, #448]	@ (800f4fc <f_mkfs+0x6ec>)
 800f33c:	4618      	mov	r0, r3
 800f33e:	f7fd f9e7 	bl	800c710 <mem_cpy>
 800f342:	e020      	b.n	800f386 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800f344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f346:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 800f34a:	f7fc fe7f 	bl	800c04c <get_fattime>
 800f34e:	4603      	mov	r3, r0
 800f350:	4619      	mov	r1, r3
 800f352:	4620      	mov	r0, r4
 800f354:	f7fd f9b0 	bl	800c6b8 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800f358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f35a:	3316      	adds	r3, #22
 800f35c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f35e:	b292      	uxth	r2, r2
 800f360:	4611      	mov	r1, r2
 800f362:	4618      	mov	r0, r3
 800f364:	f7fd f98d 	bl	800c682 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800f368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f36a:	3324      	adds	r3, #36	@ 0x24
 800f36c:	2280      	movs	r2, #128	@ 0x80
 800f36e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800f370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f372:	3326      	adds	r3, #38	@ 0x26
 800f374:	2229      	movs	r2, #41	@ 0x29
 800f376:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800f378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f37a:	332b      	adds	r3, #43	@ 0x2b
 800f37c:	2213      	movs	r2, #19
 800f37e:	4960      	ldr	r1, [pc, #384]	@ (800f500 <f_mkfs+0x6f0>)
 800f380:	4618      	mov	r0, r3
 800f382:	f7fd f9c5 	bl	800c710 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800f386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f388:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f38c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800f390:	4618      	mov	r0, r3
 800f392:	f7fd f976 	bl	800c682 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800f396:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800f39a:	2301      	movs	r3, #1
 800f39c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f39e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f3a0:	f7fd f8f6 	bl	800c590 <disk_write>
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d001      	beq.n	800f3ae <f_mkfs+0x59e>
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	e156      	b.n	800f65c <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800f3ae:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f3b2:	2b03      	cmp	r3, #3
 800f3b4:	d140      	bne.n	800f438 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800f3b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3b8:	1d9a      	adds	r2, r3, #6
 800f3ba:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800f3be:	2301      	movs	r3, #1
 800f3c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f3c2:	f7fd f8e5 	bl	800c590 <disk_write>
			mem_set(buf, 0, ss);
 800f3c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f3c8:	461a      	mov	r2, r3
 800f3ca:	2100      	movs	r1, #0
 800f3cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f3ce:	f7fd f9c0 	bl	800c752 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800f3d2:	494c      	ldr	r1, [pc, #304]	@ (800f504 <f_mkfs+0x6f4>)
 800f3d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f3d6:	f7fd f96f 	bl	800c6b8 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800f3da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3dc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f3e0:	4949      	ldr	r1, [pc, #292]	@ (800f508 <f_mkfs+0x6f8>)
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f7fd f968 	bl	800c6b8 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800f3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3ea:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800f3ee:	6a3b      	ldr	r3, [r7, #32]
 800f3f0:	3b01      	subs	r3, #1
 800f3f2:	4619      	mov	r1, r3
 800f3f4:	4610      	mov	r0, r2
 800f3f6:	f7fd f95f 	bl	800c6b8 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800f3fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3fc:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800f400:	2102      	movs	r1, #2
 800f402:	4618      	mov	r0, r3
 800f404:	f7fd f958 	bl	800c6b8 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800f408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f40a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f40e:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800f412:	4618      	mov	r0, r3
 800f414:	f7fd f935 	bl	800c682 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800f418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f41a:	1dda      	adds	r2, r3, #7
 800f41c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800f420:	2301      	movs	r3, #1
 800f422:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f424:	f7fd f8b4 	bl	800c590 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800f428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f42a:	1c5a      	adds	r2, r3, #1
 800f42c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800f430:	2301      	movs	r3, #1
 800f432:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f434:	f7fd f8ac 	bl	800c590 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800f438:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f43a:	2100      	movs	r1, #0
 800f43c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f43e:	f7fd f988 	bl	800c752 <mem_set>
		sect = b_fat;		/* FAT start sector */
 800f442:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f444:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800f446:	2300      	movs	r3, #0
 800f448:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f44a:	e04b      	b.n	800f4e4 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800f44c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f450:	2b03      	cmp	r3, #3
 800f452:	d113      	bne.n	800f47c <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800f454:	f06f 0107 	mvn.w	r1, #7
 800f458:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f45a:	f7fd f92d 	bl	800c6b8 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800f45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f460:	3304      	adds	r3, #4
 800f462:	f04f 31ff 	mov.w	r1, #4294967295
 800f466:	4618      	mov	r0, r3
 800f468:	f7fd f926 	bl	800c6b8 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800f46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f46e:	3308      	adds	r3, #8
 800f470:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800f474:	4618      	mov	r0, r3
 800f476:	f7fd f91f 	bl	800c6b8 <st_dword>
 800f47a:	e00b      	b.n	800f494 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800f47c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f480:	2b01      	cmp	r3, #1
 800f482:	d101      	bne.n	800f488 <f_mkfs+0x678>
 800f484:	4b21      	ldr	r3, [pc, #132]	@ (800f50c <f_mkfs+0x6fc>)
 800f486:	e001      	b.n	800f48c <f_mkfs+0x67c>
 800f488:	f06f 0307 	mvn.w	r3, #7
 800f48c:	4619      	mov	r1, r3
 800f48e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f490:	f7fd f912 	bl	800c6b8 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800f494:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f496:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800f498:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f49a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f49c:	4293      	cmp	r3, r2
 800f49e:	bf28      	it	cs
 800f4a0:	4613      	movcs	r3, r2
 800f4a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800f4a4:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800f4a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f4aa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f4ac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f4ae:	f7fd f86f 	bl	800c590 <disk_write>
 800f4b2:	4603      	mov	r3, r0
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d001      	beq.n	800f4bc <f_mkfs+0x6ac>
 800f4b8:	2301      	movs	r3, #1
 800f4ba:	e0cf      	b.n	800f65c <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800f4bc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f4be:	461a      	mov	r2, r3
 800f4c0:	2100      	movs	r1, #0
 800f4c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f4c4:	f7fd f945 	bl	800c752 <mem_set>
				sect += n; nsect -= n;
 800f4c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f4ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f4cc:	4413      	add	r3, r2
 800f4ce:	667b      	str	r3, [r7, #100]	@ 0x64
 800f4d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f4d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f4d4:	1ad3      	subs	r3, r2, r3
 800f4d6:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 800f4d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d1dc      	bne.n	800f498 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800f4de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f4e0:	3301      	adds	r3, #1
 800f4e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f4e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f4e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f4e8:	429a      	cmp	r2, r3
 800f4ea:	d3af      	bcc.n	800f44c <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800f4ec:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f4f0:	2b03      	cmp	r3, #3
 800f4f2:	d10d      	bne.n	800f510 <f_mkfs+0x700>
 800f4f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f4f6:	e00c      	b.n	800f512 <f_mkfs+0x702>
 800f4f8:	080186dc 	.word	0x080186dc
 800f4fc:	080186e8 	.word	0x080186e8
 800f500:	080186fc 	.word	0x080186fc
 800f504:	41615252 	.word	0x41615252
 800f508:	61417272 	.word	0x61417272
 800f50c:	00fffff8 	.word	0x00fffff8
 800f510:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f512:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800f514:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f518:	4293      	cmp	r3, r2
 800f51a:	bf28      	it	cs
 800f51c:	4613      	movcs	r3, r2
 800f51e:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800f520:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800f524:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f526:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f528:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f52a:	f7fd f831 	bl	800c590 <disk_write>
 800f52e:	4603      	mov	r3, r0
 800f530:	2b00      	cmp	r3, #0
 800f532:	d001      	beq.n	800f538 <f_mkfs+0x728>
 800f534:	2301      	movs	r3, #1
 800f536:	e091      	b.n	800f65c <f_mkfs+0x84c>
			sect += n; nsect -= n;
 800f538:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f53a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f53c:	4413      	add	r3, r2
 800f53e:	667b      	str	r3, [r7, #100]	@ 0x64
 800f540:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f542:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f544:	1ad3      	subs	r3, r2, r3
 800f546:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 800f548:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d1e2      	bne.n	800f514 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800f54e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f552:	2b03      	cmp	r3, #3
 800f554:	d103      	bne.n	800f55e <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800f556:	230c      	movs	r3, #12
 800f558:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800f55c:	e010      	b.n	800f580 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800f55e:	693b      	ldr	r3, [r7, #16]
 800f560:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f564:	d303      	bcc.n	800f56e <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800f566:	2306      	movs	r3, #6
 800f568:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800f56c:	e008      	b.n	800f580 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800f56e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f572:	2b02      	cmp	r3, #2
 800f574:	d101      	bne.n	800f57a <f_mkfs+0x76a>
 800f576:	2304      	movs	r3, #4
 800f578:	e000      	b.n	800f57c <f_mkfs+0x76c>
 800f57a:	2301      	movs	r3, #1
 800f57c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800f580:	7afb      	ldrb	r3, [r7, #11]
 800f582:	f003 0308 	and.w	r3, r3, #8
 800f586:	2b00      	cmp	r3, #0
 800f588:	d15b      	bne.n	800f642 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800f58a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f58c:	461a      	mov	r2, r3
 800f58e:	2100      	movs	r1, #0
 800f590:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f592:	f7fd f8de 	bl	800c752 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800f596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f598:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f59c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800f5a0:	4618      	mov	r0, r3
 800f5a2:	f7fd f86e 	bl	800c682 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800f5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5a8:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800f5ac:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800f5ae:	69bb      	ldr	r3, [r7, #24]
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800f5b4:	69bb      	ldr	r3, [r7, #24]
 800f5b6:	3301      	adds	r3, #1
 800f5b8:	2201      	movs	r2, #1
 800f5ba:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800f5bc:	69bb      	ldr	r3, [r7, #24]
 800f5be:	3302      	adds	r3, #2
 800f5c0:	2201      	movs	r2, #1
 800f5c2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800f5c4:	69bb      	ldr	r3, [r7, #24]
 800f5c6:	3303      	adds	r3, #3
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800f5cc:	69bb      	ldr	r3, [r7, #24]
 800f5ce:	3304      	adds	r3, #4
 800f5d0:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 800f5d4:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800f5d6:	693a      	ldr	r2, [r7, #16]
 800f5d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5da:	441a      	add	r2, r3
 800f5dc:	4b21      	ldr	r3, [pc, #132]	@ (800f664 <f_mkfs+0x854>)
 800f5de:	fba3 1302 	umull	r1, r3, r3, r2
 800f5e2:	1ad2      	subs	r2, r2, r3
 800f5e4:	0852      	lsrs	r2, r2, #1
 800f5e6:	4413      	add	r3, r2
 800f5e8:	0b5b      	lsrs	r3, r3, #13
 800f5ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 800f5ec:	69bb      	ldr	r3, [r7, #24]
 800f5ee:	3305      	adds	r3, #5
 800f5f0:	22fe      	movs	r2, #254	@ 0xfe
 800f5f2:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800f5f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f5f6:	089b      	lsrs	r3, r3, #2
 800f5f8:	b2da      	uxtb	r2, r3
 800f5fa:	69bb      	ldr	r3, [r7, #24]
 800f5fc:	3306      	adds	r3, #6
 800f5fe:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 800f602:	b2d2      	uxtb	r2, r2
 800f604:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800f606:	69bb      	ldr	r3, [r7, #24]
 800f608:	3307      	adds	r3, #7
 800f60a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f60c:	b2d2      	uxtb	r2, r2
 800f60e:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800f610:	69bb      	ldr	r3, [r7, #24]
 800f612:	3308      	adds	r3, #8
 800f614:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f616:	4618      	mov	r0, r3
 800f618:	f7fd f84e 	bl	800c6b8 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800f61c:	69bb      	ldr	r3, [r7, #24]
 800f61e:	330c      	adds	r3, #12
 800f620:	693a      	ldr	r2, [r7, #16]
 800f622:	4611      	mov	r1, r2
 800f624:	4618      	mov	r0, r3
 800f626:	f7fd f847 	bl	800c6b8 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800f62a:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800f62e:	2301      	movs	r3, #1
 800f630:	2200      	movs	r2, #0
 800f632:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f634:	f7fc ffac 	bl	800c590 <disk_write>
 800f638:	4603      	mov	r3, r0
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d001      	beq.n	800f642 <f_mkfs+0x832>
 800f63e:	2301      	movs	r3, #1
 800f640:	e00c      	b.n	800f65c <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800f642:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f646:	2200      	movs	r2, #0
 800f648:	2100      	movs	r1, #0
 800f64a:	4618      	mov	r0, r3
 800f64c:	f7fc ffc0 	bl	800c5d0 <disk_ioctl>
 800f650:	4603      	mov	r3, r0
 800f652:	2b00      	cmp	r3, #0
 800f654:	d001      	beq.n	800f65a <f_mkfs+0x84a>
 800f656:	2301      	movs	r3, #1
 800f658:	e000      	b.n	800f65c <f_mkfs+0x84c>

	return FR_OK;
 800f65a:	2300      	movs	r3, #0
}
 800f65c:	4618      	mov	r0, r3
 800f65e:	3774      	adds	r7, #116	@ 0x74
 800f660:	46bd      	mov	sp, r7
 800f662:	bd90      	pop	{r4, r7, pc}
 800f664:	0515565b 	.word	0x0515565b

0800f668 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f668:	b480      	push	{r7}
 800f66a:	b087      	sub	sp, #28
 800f66c:	af00      	add	r7, sp, #0
 800f66e:	60f8      	str	r0, [r7, #12]
 800f670:	60b9      	str	r1, [r7, #8]
 800f672:	4613      	mov	r3, r2
 800f674:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f676:	2301      	movs	r3, #1
 800f678:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f67a:	2300      	movs	r3, #0
 800f67c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f67e:	4b1f      	ldr	r3, [pc, #124]	@ (800f6fc <FATFS_LinkDriverEx+0x94>)
 800f680:	7a5b      	ldrb	r3, [r3, #9]
 800f682:	b2db      	uxtb	r3, r3
 800f684:	2b00      	cmp	r3, #0
 800f686:	d131      	bne.n	800f6ec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f688:	4b1c      	ldr	r3, [pc, #112]	@ (800f6fc <FATFS_LinkDriverEx+0x94>)
 800f68a:	7a5b      	ldrb	r3, [r3, #9]
 800f68c:	b2db      	uxtb	r3, r3
 800f68e:	461a      	mov	r2, r3
 800f690:	4b1a      	ldr	r3, [pc, #104]	@ (800f6fc <FATFS_LinkDriverEx+0x94>)
 800f692:	2100      	movs	r1, #0
 800f694:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f696:	4b19      	ldr	r3, [pc, #100]	@ (800f6fc <FATFS_LinkDriverEx+0x94>)
 800f698:	7a5b      	ldrb	r3, [r3, #9]
 800f69a:	b2db      	uxtb	r3, r3
 800f69c:	4a17      	ldr	r2, [pc, #92]	@ (800f6fc <FATFS_LinkDriverEx+0x94>)
 800f69e:	009b      	lsls	r3, r3, #2
 800f6a0:	4413      	add	r3, r2
 800f6a2:	68fa      	ldr	r2, [r7, #12]
 800f6a4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f6a6:	4b15      	ldr	r3, [pc, #84]	@ (800f6fc <FATFS_LinkDriverEx+0x94>)
 800f6a8:	7a5b      	ldrb	r3, [r3, #9]
 800f6aa:	b2db      	uxtb	r3, r3
 800f6ac:	461a      	mov	r2, r3
 800f6ae:	4b13      	ldr	r3, [pc, #76]	@ (800f6fc <FATFS_LinkDriverEx+0x94>)
 800f6b0:	4413      	add	r3, r2
 800f6b2:	79fa      	ldrb	r2, [r7, #7]
 800f6b4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f6b6:	4b11      	ldr	r3, [pc, #68]	@ (800f6fc <FATFS_LinkDriverEx+0x94>)
 800f6b8:	7a5b      	ldrb	r3, [r3, #9]
 800f6ba:	b2db      	uxtb	r3, r3
 800f6bc:	1c5a      	adds	r2, r3, #1
 800f6be:	b2d1      	uxtb	r1, r2
 800f6c0:	4a0e      	ldr	r2, [pc, #56]	@ (800f6fc <FATFS_LinkDriverEx+0x94>)
 800f6c2:	7251      	strb	r1, [r2, #9]
 800f6c4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f6c6:	7dbb      	ldrb	r3, [r7, #22]
 800f6c8:	3330      	adds	r3, #48	@ 0x30
 800f6ca:	b2da      	uxtb	r2, r3
 800f6cc:	68bb      	ldr	r3, [r7, #8]
 800f6ce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f6d0:	68bb      	ldr	r3, [r7, #8]
 800f6d2:	3301      	adds	r3, #1
 800f6d4:	223a      	movs	r2, #58	@ 0x3a
 800f6d6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f6d8:	68bb      	ldr	r3, [r7, #8]
 800f6da:	3302      	adds	r3, #2
 800f6dc:	222f      	movs	r2, #47	@ 0x2f
 800f6de:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f6e0:	68bb      	ldr	r3, [r7, #8]
 800f6e2:	3303      	adds	r3, #3
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f6ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	371c      	adds	r7, #28
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f8:	4770      	bx	lr
 800f6fa:	bf00      	nop
 800f6fc:	20035f98 	.word	0x20035f98

0800f700 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f700:	b580      	push	{r7, lr}
 800f702:	b082      	sub	sp, #8
 800f704:	af00      	add	r7, sp, #0
 800f706:	6078      	str	r0, [r7, #4]
 800f708:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f70a:	2200      	movs	r2, #0
 800f70c:	6839      	ldr	r1, [r7, #0]
 800f70e:	6878      	ldr	r0, [r7, #4]
 800f710:	f7ff ffaa 	bl	800f668 <FATFS_LinkDriverEx>
 800f714:	4603      	mov	r3, r0
}
 800f716:	4618      	mov	r0, r3
 800f718:	3708      	adds	r7, #8
 800f71a:	46bd      	mov	sp, r7
 800f71c:	bd80      	pop	{r7, pc}
	...

0800f720 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800f720:	b580      	push	{r7, lr}
 800f722:	b082      	sub	sp, #8
 800f724:	af00      	add	r7, sp, #0
 800f726:	6078      	str	r0, [r7, #4]
 800f728:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800f72a:	683a      	ldr	r2, [r7, #0]
 800f72c:	2101      	movs	r1, #1
 800f72e:	4831      	ldr	r0, [pc, #196]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f730:	f001 fbe8 	bl	8010f04 <ai_platform_get_activations_map>
 800f734:	4603      	mov	r3, r0
 800f736:	2b00      	cmp	r3, #0
 800f738:	d051      	beq.n	800f7de <network_configure_activations+0xbe>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f73a:	4b2e      	ldr	r3, [pc, #184]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	4a2e      	ldr	r2, [pc, #184]	@ (800f7f8 <network_configure_activations+0xd8>)
 800f740:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f742:	4b2c      	ldr	r3, [pc, #176]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	4a2c      	ldr	r2, [pc, #176]	@ (800f7f8 <network_configure_activations+0xd8>)
 800f748:	60d3      	str	r3, [r2, #12]
    resize_0_output_array.data = AI_PTR(g_network_activations_map[0] + 63984);
 800f74a:	4b2a      	ldr	r3, [pc, #168]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f74c:	681a      	ldr	r2, [r3, #0]
 800f74e:	f64f 13f0 	movw	r3, #63984	@ 0xf9f0
 800f752:	4413      	add	r3, r2
 800f754:	4a29      	ldr	r2, [pc, #164]	@ (800f7fc <network_configure_activations+0xdc>)
 800f756:	6093      	str	r3, [r2, #8]
    resize_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 63984);
 800f758:	4b26      	ldr	r3, [pc, #152]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f75a:	681a      	ldr	r2, [r3, #0]
 800f75c:	f64f 13f0 	movw	r3, #63984	@ 0xf9f0
 800f760:	4413      	add	r3, r2
 800f762:	4a26      	ldr	r2, [pc, #152]	@ (800f7fc <network_configure_activations+0xdc>)
 800f764:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f766:	4b23      	ldr	r3, [pc, #140]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	4a25      	ldr	r2, [pc, #148]	@ (800f800 <network_configure_activations+0xe0>)
 800f76c:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f76e:	4b21      	ldr	r3, [pc, #132]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	4a23      	ldr	r2, [pc, #140]	@ (800f800 <network_configure_activations+0xe0>)
 800f774:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 36);
 800f776:	4b1f      	ldr	r3, [pc, #124]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	3324      	adds	r3, #36	@ 0x24
 800f77c:	4a21      	ldr	r2, [pc, #132]	@ (800f804 <network_configure_activations+0xe4>)
 800f77e:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 36);
 800f780:	4b1c      	ldr	r3, [pc, #112]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	3324      	adds	r3, #36	@ 0x24
 800f786:	4a1f      	ldr	r2, [pc, #124]	@ (800f804 <network_configure_activations+0xe4>)
 800f788:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 3364);
 800f78a:	4b1a      	ldr	r3, [pc, #104]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	f603 5324 	addw	r3, r3, #3364	@ 0xd24
 800f792:	4a1d      	ldr	r2, [pc, #116]	@ (800f808 <network_configure_activations+0xe8>)
 800f794:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3364);
 800f796:	4b17      	ldr	r3, [pc, #92]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	f603 5324 	addw	r3, r3, #3364	@ 0xd24
 800f79e:	4a1a      	ldr	r2, [pc, #104]	@ (800f808 <network_configure_activations+0xe8>)
 800f7a0:	60d3      	str	r3, [r2, #12]
    gemm_4_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f7a2:	4b14      	ldr	r3, [pc, #80]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	4a19      	ldr	r2, [pc, #100]	@ (800f80c <network_configure_activations+0xec>)
 800f7a8:	6093      	str	r3, [r2, #8]
    gemm_4_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f7aa:	4b12      	ldr	r3, [pc, #72]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	4a17      	ldr	r2, [pc, #92]	@ (800f80c <network_configure_activations+0xec>)
 800f7b0:	60d3      	str	r3, [r2, #12]
    nl_4_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 256);
 800f7b2:	4b10      	ldr	r3, [pc, #64]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800f7ba:	4a15      	ldr	r2, [pc, #84]	@ (800f810 <network_configure_activations+0xf0>)
 800f7bc:	6093      	str	r3, [r2, #8]
    nl_4_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 800f7be:	4b0d      	ldr	r3, [pc, #52]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800f7c6:	4a12      	ldr	r2, [pc, #72]	@ (800f810 <network_configure_activations+0xf0>)
 800f7c8:	60d3      	str	r3, [r2, #12]
    gemm_5_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f7ca:	4b0a      	ldr	r3, [pc, #40]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	4a11      	ldr	r2, [pc, #68]	@ (800f814 <network_configure_activations+0xf4>)
 800f7d0:	6093      	str	r3, [r2, #8]
    gemm_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f7d2:	4b08      	ldr	r3, [pc, #32]	@ (800f7f4 <network_configure_activations+0xd4>)
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	4a0f      	ldr	r2, [pc, #60]	@ (800f814 <network_configure_activations+0xf4>)
 800f7d8:	60d3      	str	r3, [r2, #12]
    return true;
 800f7da:	2301      	movs	r3, #1
 800f7dc:	e005      	b.n	800f7ea <network_configure_activations+0xca>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800f7de:	2213      	movs	r2, #19
 800f7e0:	2130      	movs	r1, #48	@ 0x30
 800f7e2:	6878      	ldr	r0, [r7, #4]
 800f7e4:	f001 fc0c 	bl	8011000 <ai_platform_network_set_error>
  return false;
 800f7e8:	2300      	movs	r3, #0
}
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	3708      	adds	r7, #8
 800f7ee:	46bd      	mov	sp, r7
 800f7f0:	bd80      	pop	{r7, pc}
 800f7f2:	bf00      	nop
 800f7f4:	20035fa4 	.word	0x20035fa4
 800f7f8:	20000064 	.word	0x20000064
 800f7fc:	20000074 	.word	0x20000074
 800f800:	20000124 	.word	0x20000124
 800f804:	20000134 	.word	0x20000134
 800f808:	20000084 	.word	0x20000084
 800f80c:	20000094 	.word	0x20000094
 800f810:	200000a4 	.word	0x200000a4
 800f814:	200000b4 	.word	0x200000b4

0800f818 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	b082      	sub	sp, #8
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	6078      	str	r0, [r7, #4]
 800f820:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 800f822:	683a      	ldr	r2, [r7, #0]
 800f824:	2101      	movs	r1, #1
 800f826:	483d      	ldr	r0, [pc, #244]	@ (800f91c <network_configure_weights+0x104>)
 800f828:	f001 fb14 	bl	8010e54 <ai_platform_get_weights_map>
 800f82c:	4603      	mov	r3, r0
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d069      	beq.n	800f906 <network_configure_weights+0xee>
    /* Updating weights (byte) offsets */
    
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800f832:	4b3b      	ldr	r3, [pc, #236]	@ (800f920 <network_configure_weights+0x108>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f83a:	4a39      	ldr	r2, [pc, #228]	@ (800f920 <network_configure_weights+0x108>)
 800f83c:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 800f83e:	4b37      	ldr	r3, [pc, #220]	@ (800f91c <network_configure_weights+0x104>)
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	4a37      	ldr	r2, [pc, #220]	@ (800f920 <network_configure_weights+0x108>)
 800f844:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 800f846:	4b35      	ldr	r3, [pc, #212]	@ (800f91c <network_configure_weights+0x104>)
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	4a35      	ldr	r2, [pc, #212]	@ (800f920 <network_configure_weights+0x108>)
 800f84c:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800f84e:	4b35      	ldr	r3, [pc, #212]	@ (800f924 <network_configure_weights+0x10c>)
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f856:	4a33      	ldr	r2, [pc, #204]	@ (800f924 <network_configure_weights+0x10c>)
 800f858:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 576);
 800f85a:	4b30      	ldr	r3, [pc, #192]	@ (800f91c <network_configure_weights+0x104>)
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800f862:	4a30      	ldr	r2, [pc, #192]	@ (800f924 <network_configure_weights+0x10c>)
 800f864:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 576);
 800f866:	4b2d      	ldr	r3, [pc, #180]	@ (800f91c <network_configure_weights+0x104>)
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800f86e:	4a2d      	ldr	r2, [pc, #180]	@ (800f924 <network_configure_weights+0x10c>)
 800f870:	60d3      	str	r3, [r2, #12]
    gemm_4_weights_array.format |= AI_FMT_FLAG_CONST;
 800f872:	4b2d      	ldr	r3, [pc, #180]	@ (800f928 <network_configure_weights+0x110>)
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f87a:	4a2b      	ldr	r2, [pc, #172]	@ (800f928 <network_configure_weights+0x110>)
 800f87c:	6013      	str	r3, [r2, #0]
    gemm_4_weights_array.data = AI_PTR(g_network_weights_map[0] + 640);
 800f87e:	4b27      	ldr	r3, [pc, #156]	@ (800f91c <network_configure_weights+0x104>)
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800f886:	4a28      	ldr	r2, [pc, #160]	@ (800f928 <network_configure_weights+0x110>)
 800f888:	6093      	str	r3, [r2, #8]
    gemm_4_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 640);
 800f88a:	4b24      	ldr	r3, [pc, #144]	@ (800f91c <network_configure_weights+0x104>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800f892:	4a25      	ldr	r2, [pc, #148]	@ (800f928 <network_configure_weights+0x110>)
 800f894:	60d3      	str	r3, [r2, #12]
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 800f896:	4b25      	ldr	r3, [pc, #148]	@ (800f92c <network_configure_weights+0x114>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f89e:	4a23      	ldr	r2, [pc, #140]	@ (800f92c <network_configure_weights+0x114>)
 800f8a0:	6013      	str	r3, [r2, #0]
    gemm_4_bias_array.data = AI_PTR(g_network_weights_map[0] + 692864);
 800f8a2:	4b1e      	ldr	r3, [pc, #120]	@ (800f91c <network_configure_weights+0x104>)
 800f8a4:	681a      	ldr	r2, [r3, #0]
 800f8a6:	4b22      	ldr	r3, [pc, #136]	@ (800f930 <network_configure_weights+0x118>)
 800f8a8:	4413      	add	r3, r2
 800f8aa:	4a20      	ldr	r2, [pc, #128]	@ (800f92c <network_configure_weights+0x114>)
 800f8ac:	6093      	str	r3, [r2, #8]
    gemm_4_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 692864);
 800f8ae:	4b1b      	ldr	r3, [pc, #108]	@ (800f91c <network_configure_weights+0x104>)
 800f8b0:	681a      	ldr	r2, [r3, #0]
 800f8b2:	4b1f      	ldr	r3, [pc, #124]	@ (800f930 <network_configure_weights+0x118>)
 800f8b4:	4413      	add	r3, r2
 800f8b6:	4a1d      	ldr	r2, [pc, #116]	@ (800f92c <network_configure_weights+0x114>)
 800f8b8:	60d3      	str	r3, [r2, #12]
    gemm_5_weights_array.format |= AI_FMT_FLAG_CONST;
 800f8ba:	4b1e      	ldr	r3, [pc, #120]	@ (800f934 <network_configure_weights+0x11c>)
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f8c2:	4a1c      	ldr	r2, [pc, #112]	@ (800f934 <network_configure_weights+0x11c>)
 800f8c4:	6013      	str	r3, [r2, #0]
    gemm_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 693120);
 800f8c6:	4b15      	ldr	r3, [pc, #84]	@ (800f91c <network_configure_weights+0x104>)
 800f8c8:	681a      	ldr	r2, [r3, #0]
 800f8ca:	4b1b      	ldr	r3, [pc, #108]	@ (800f938 <network_configure_weights+0x120>)
 800f8cc:	4413      	add	r3, r2
 800f8ce:	4a19      	ldr	r2, [pc, #100]	@ (800f934 <network_configure_weights+0x11c>)
 800f8d0:	6093      	str	r3, [r2, #8]
    gemm_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 693120);
 800f8d2:	4b12      	ldr	r3, [pc, #72]	@ (800f91c <network_configure_weights+0x104>)
 800f8d4:	681a      	ldr	r2, [r3, #0]
 800f8d6:	4b18      	ldr	r3, [pc, #96]	@ (800f938 <network_configure_weights+0x120>)
 800f8d8:	4413      	add	r3, r2
 800f8da:	4a16      	ldr	r2, [pc, #88]	@ (800f934 <network_configure_weights+0x11c>)
 800f8dc:	60d3      	str	r3, [r2, #12]
    gemm_5_bias_array.format |= AI_FMT_FLAG_CONST;
 800f8de:	4b17      	ldr	r3, [pc, #92]	@ (800f93c <network_configure_weights+0x124>)
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f8e6:	4a15      	ldr	r2, [pc, #84]	@ (800f93c <network_configure_weights+0x124>)
 800f8e8:	6013      	str	r3, [r2, #0]
    gemm_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 694656);
 800f8ea:	4b0c      	ldr	r3, [pc, #48]	@ (800f91c <network_configure_weights+0x104>)
 800f8ec:	681a      	ldr	r2, [r3, #0]
 800f8ee:	4b14      	ldr	r3, [pc, #80]	@ (800f940 <network_configure_weights+0x128>)
 800f8f0:	4413      	add	r3, r2
 800f8f2:	4a12      	ldr	r2, [pc, #72]	@ (800f93c <network_configure_weights+0x124>)
 800f8f4:	6093      	str	r3, [r2, #8]
    gemm_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 694656);
 800f8f6:	4b09      	ldr	r3, [pc, #36]	@ (800f91c <network_configure_weights+0x104>)
 800f8f8:	681a      	ldr	r2, [r3, #0]
 800f8fa:	4b11      	ldr	r3, [pc, #68]	@ (800f940 <network_configure_weights+0x128>)
 800f8fc:	4413      	add	r3, r2
 800f8fe:	4a0f      	ldr	r2, [pc, #60]	@ (800f93c <network_configure_weights+0x124>)
 800f900:	60d3      	str	r3, [r2, #12]
    return true;
 800f902:	2301      	movs	r3, #1
 800f904:	e005      	b.n	800f912 <network_configure_weights+0xfa>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800f906:	2212      	movs	r2, #18
 800f908:	2130      	movs	r1, #48	@ 0x30
 800f90a:	6878      	ldr	r0, [r7, #4]
 800f90c:	f001 fb78 	bl	8011000 <ai_platform_network_set_error>
  return false;
 800f910:	2300      	movs	r3, #0
}
 800f912:	4618      	mov	r0, r3
 800f914:	3708      	adds	r7, #8
 800f916:	46bd      	mov	sp, r7
 800f918:	bd80      	pop	{r7, pc}
 800f91a:	bf00      	nop
 800f91c:	20035fa8 	.word	0x20035fa8
 800f920:	200000c4 	.word	0x200000c4
 800f924:	200000d4 	.word	0x200000d4
 800f928:	200000e4 	.word	0x200000e4
 800f92c:	200000f4 	.word	0x200000f4
 800f930:	000a9280 	.word	0x000a9280
 800f934:	20000104 	.word	0x20000104
 800f938:	000a9380 	.word	0x000a9380
 800f93c:	20000114 	.word	0x20000114
 800f940:	000a9980 	.word	0x000a9980

0800f944 <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 800f944:	b580      	push	{r7, lr}
 800f946:	b082      	sub	sp, #8
 800f948:	af00      	add	r7, sp, #0
 800f94a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f001 fb4b 	bl	8010fe8 <ai_platform_network_get_error>
 800f952:	4603      	mov	r3, r0
}
 800f954:	4618      	mov	r0, r3
 800f956:	3708      	adds	r7, #8
 800f958:	46bd      	mov	sp, r7
 800f95a:	bd80      	pop	{r7, pc}

0800f95c <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b084      	sub	sp, #16
 800f960:	af02      	add	r7, sp, #8
 800f962:	6078      	str	r0, [r7, #4]
 800f964:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800f966:	2300      	movs	r3, #0
 800f968:	9301      	str	r3, [sp, #4]
 800f96a:	2305      	movs	r3, #5
 800f96c:	9300      	str	r3, [sp, #0]
 800f96e:	2301      	movs	r3, #1
 800f970:	4a04      	ldr	r2, [pc, #16]	@ (800f984 <ai_network_create+0x28>)
 800f972:	6839      	ldr	r1, [r7, #0]
 800f974:	6878      	ldr	r0, [r7, #4]
 800f976:	f001 fc37 	bl	80111e8 <ai_platform_network_create>
 800f97a:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	3708      	adds	r7, #8
 800f980:	46bd      	mov	sp, r7
 800f982:	bd80      	pop	{r7, pc}
 800f984:	20000774 	.word	0x20000774

0800f988 <ai_network_create_and_init>:


AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 800f988:	b580      	push	{r7, lr}
 800f98a:	b094      	sub	sp, #80	@ 0x50
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	60f8      	str	r0, [r7, #12]
 800f990:	60b9      	str	r1, [r7, #8]
 800f992:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 800f994:	2100      	movs	r1, #0
 800f996:	68f8      	ldr	r0, [r7, #12]
 800f998:	f7ff ffe0 	bl	800f95c <ai_network_create>
 800f99c:	4603      	mov	r3, r0
 800f99e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 800f9a0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d001      	beq.n	800f9ac <ai_network_create_and_init+0x24>
    return err;
 800f9a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9aa:	e067      	b.n	800fa7c <ai_network_create_and_init+0xf4>
  }
  
  if (ai_network_data_params_get(&params) != true) {
 800f9ac:	f107 0310 	add.w	r3, r7, #16
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	f000 f8e7 	bl	800fb84 <ai_network_data_params_get>
 800f9b6:	4603      	mov	r3, r0
 800f9b8:	f083 0301 	eor.w	r3, r3, #1
 800f9bc:	b2db      	uxtb	r3, r3
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d008      	beq.n	800f9d4 <ai_network_create_and_init+0x4c>
    err = ai_network_get_error(*network);
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	4618      	mov	r0, r3
 800f9c8:	f7ff ffbc 	bl	800f944 <ai_network_get_error>
 800f9cc:	4603      	mov	r3, r0
 800f9ce:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 800f9d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9d2:	e053      	b.n	800fa7c <ai_network_create_and_init+0xf4>
  }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 800f9d4:	2300      	movs	r3, #0
 800f9d6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800f9da:	e012      	b.n	800fa02 <ai_network_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 800f9dc:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 800f9e0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800f9e4:	009b      	lsls	r3, r3, #2
 800f9e6:	68ba      	ldr	r2, [r7, #8]
 800f9e8:	4413      	add	r3, r2
 800f9ea:	681a      	ldr	r2, [r3, #0]
 800f9ec:	f107 0310 	add.w	r3, r7, #16
 800f9f0:	330c      	adds	r3, #12
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	f001 fa1e 	bl	8010e34 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 800f9f8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800f9fc:	3301      	adds	r3, #1
 800f9fe:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800fa02:	68bb      	ldr	r3, [r7, #8]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d004      	beq.n	800fa12 <ai_network_create_and_init+0x8a>
 800fa08:	8bfb      	ldrh	r3, [r7, #30]
 800fa0a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800fa0e:	429a      	cmp	r2, r3
 800fa10:	d3e4      	bcc.n	800f9dc <ai_network_create_and_init+0x54>
  }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800fa12:	2300      	movs	r3, #0
 800fa14:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800fa18:	e012      	b.n	800fa40 <ai_network_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 800fa1a:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 800fa1e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800fa22:	009b      	lsls	r3, r3, #2
 800fa24:	687a      	ldr	r2, [r7, #4]
 800fa26:	4413      	add	r3, r2
 800fa28:	681a      	ldr	r2, [r3, #0]
 800fa2a:	f107 0310 	add.w	r3, r7, #16
 800fa2e:	3304      	adds	r3, #4
 800fa30:	4618      	mov	r0, r3
 800fa32:	f001 f9ff 	bl	8010e34 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800fa36:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800fa3a:	3301      	adds	r3, #1
 800fa3c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d004      	beq.n	800fa50 <ai_network_create_and_init+0xc8>
 800fa46:	8afb      	ldrh	r3, [r7, #22]
 800fa48:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800fa4c:	429a      	cmp	r2, r3
 800fa4e:	d3e4      	bcc.n	800fa1a <ai_network_create_and_init+0x92>
  }
#endif
  if (ai_network_init(*network, &params) != true) {
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	f107 0210 	add.w	r2, r7, #16
 800fa58:	4611      	mov	r1, r2
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	f000 f846 	bl	800faec <ai_network_init>
 800fa60:	4603      	mov	r3, r0
 800fa62:	f083 0301 	eor.w	r3, r3, #1
 800fa66:	b2db      	uxtb	r3, r3
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d006      	beq.n	800fa7a <ai_network_create_and_init+0xf2>
    err = ai_network_get_error(*network);
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	4618      	mov	r0, r3
 800fa72:	f7ff ff67 	bl	800f944 <ai_network_get_error>
 800fa76:	4603      	mov	r3, r0
 800fa78:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 800fa7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	3750      	adds	r7, #80	@ 0x50
 800fa80:	46bd      	mov	sp, r7
 800fa82:	bd80      	pop	{r7, pc}

0800fa84 <ai_network_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b082      	sub	sp, #8
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
 800fa8c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d104      	bne.n	800fa9e <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800fa94:	4b06      	ldr	r3, [pc, #24]	@ (800fab0 <ai_network_inputs_get+0x2c>)
 800fa96:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	4a06      	ldr	r2, [pc, #24]	@ (800fab4 <ai_network_inputs_get+0x30>)
 800fa9c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800fa9e:	6839      	ldr	r1, [r7, #0]
 800faa0:	6878      	ldr	r0, [r7, #4]
 800faa2:	f001 fab3 	bl	801100c <ai_platform_inputs_get>
 800faa6:	4603      	mov	r3, r0
}
 800faa8:	4618      	mov	r0, r3
 800faaa:	3708      	adds	r7, #8
 800faac:	46bd      	mov	sp, r7
 800faae:	bd80      	pop	{r7, pc}
 800fab0:	20000774 	.word	0x20000774
 800fab4:	a1c00100 	.word	0xa1c00100

0800fab8 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	b082      	sub	sp, #8
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d104      	bne.n	800fad2 <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800fac8:	4b06      	ldr	r3, [pc, #24]	@ (800fae4 <ai_network_outputs_get+0x2c>)
 800faca:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	4a06      	ldr	r2, [pc, #24]	@ (800fae8 <ai_network_outputs_get+0x30>)
 800fad0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800fad2:	6839      	ldr	r1, [r7, #0]
 800fad4:	6878      	ldr	r0, [r7, #4]
 800fad6:	f001 fb11 	bl	80110fc <ai_platform_outputs_get>
 800fada:	4603      	mov	r3, r0
}
 800fadc:	4618      	mov	r0, r3
 800fade:	3708      	adds	r7, #8
 800fae0:	46bd      	mov	sp, r7
 800fae2:	bd80      	pop	{r7, pc}
 800fae4:	20000774 	.word	0x20000774
 800fae8:	a1c00100 	.word	0xa1c00100

0800faec <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b084      	sub	sp, #16
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
 800faf4:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800faf6:	6839      	ldr	r1, [r7, #0]
 800faf8:	6878      	ldr	r0, [r7, #4]
 800fafa:	f001 fbb7 	bl	801126c <ai_platform_network_init>
 800fafe:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 800fb00:	2301      	movs	r3, #1
 800fb02:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d101      	bne.n	800fb0e <ai_network_init+0x22>
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	e026      	b.n	800fb5c <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 800fb0e:	6839      	ldr	r1, [r7, #0]
 800fb10:	68f8      	ldr	r0, [r7, #12]
 800fb12:	f7ff fe81 	bl	800f818 <network_configure_weights>
 800fb16:	4603      	mov	r3, r0
 800fb18:	461a      	mov	r2, r3
 800fb1a:	7afb      	ldrb	r3, [r7, #11]
 800fb1c:	4013      	ands	r3, r2
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	bf14      	ite	ne
 800fb22:	2301      	movne	r3, #1
 800fb24:	2300      	moveq	r3, #0
 800fb26:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 800fb28:	6839      	ldr	r1, [r7, #0]
 800fb2a:	68f8      	ldr	r0, [r7, #12]
 800fb2c:	f7ff fdf8 	bl	800f720 <network_configure_activations>
 800fb30:	4603      	mov	r3, r0
 800fb32:	461a      	mov	r2, r3
 800fb34:	7afb      	ldrb	r3, [r7, #11]
 800fb36:	4013      	ands	r3, r2
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	bf14      	ite	ne
 800fb3c:	2301      	movne	r3, #1
 800fb3e:	2300      	moveq	r3, #0
 800fb40:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f001 fc52 	bl	80113ec <ai_platform_network_post_init>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	461a      	mov	r2, r3
 800fb4c:	7afb      	ldrb	r3, [r7, #11]
 800fb4e:	4013      	ands	r3, r2
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	bf14      	ite	ne
 800fb54:	2301      	movne	r3, #1
 800fb56:	2300      	moveq	r3, #0
 800fb58:	72fb      	strb	r3, [r7, #11]

  return ok;
 800fb5a:	7afb      	ldrb	r3, [r7, #11]
}
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	3710      	adds	r7, #16
 800fb60:	46bd      	mov	sp, r7
 800fb62:	bd80      	pop	{r7, pc}

0800fb64 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800fb64:	b580      	push	{r7, lr}
 800fb66:	b084      	sub	sp, #16
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	60f8      	str	r0, [r7, #12]
 800fb6c:	60b9      	str	r1, [r7, #8]
 800fb6e:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800fb70:	687a      	ldr	r2, [r7, #4]
 800fb72:	68b9      	ldr	r1, [r7, #8]
 800fb74:	68f8      	ldr	r0, [r7, #12]
 800fb76:	f001 fc69 	bl	801144c <ai_platform_network_process>
 800fb7a:	4603      	mov	r3, r0
}
 800fb7c:	4618      	mov	r0, r3
 800fb7e:	3710      	adds	r7, #16
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd80      	pop	{r7, pc}

0800fb84 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 800fb84:	b580      	push	{r7, lr}
 800fb86:	b086      	sub	sp, #24
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d101      	bne.n	800fb96 <ai_network_data_params_get+0x12>
 800fb92:	2300      	movs	r3, #0
 800fb94:	e016      	b.n	800fbc4 <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 800fb96:	4a0d      	ldr	r2, [pc, #52]	@ (800fbcc <ai_network_data_params_get+0x48>)
 800fb98:	f107 0310 	add.w	r3, r7, #16
 800fb9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fba0:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800fba4:	4a0a      	ldr	r2, [pc, #40]	@ (800fbd0 <ai_network_data_params_get+0x4c>)
 800fba6:	f107 0308 	add.w	r3, r7, #8
 800fbaa:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fbae:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800fbb2:	f107 0210 	add.w	r2, r7, #16
 800fbb6:	f107 0308 	add.w	r3, r7, #8
 800fbba:	4619      	mov	r1, r3
 800fbbc:	6878      	ldr	r0, [r7, #4]
 800fbbe:	f001 f9f9 	bl	8010fb4 <ai_platform_bind_network_params>
 800fbc2:	4603      	mov	r3, r0
}
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	3718      	adds	r7, #24
 800fbc8:	46bd      	mov	sp, r7
 800fbca:	bd80      	pop	{r7, pc}
 800fbcc:	08018730 	.word	0x08018730
 800fbd0:	08018738 	.word	0x08018738

0800fbd4 <arm_rfft_fast_init_f32>:
 800fbd4:	084b      	lsrs	r3, r1, #1
 800fbd6:	2b80      	cmp	r3, #128	@ 0x80
 800fbd8:	b430      	push	{r4, r5}
 800fbda:	8201      	strh	r1, [r0, #16]
 800fbdc:	8003      	strh	r3, [r0, #0]
 800fbde:	d070      	beq.n	800fcc2 <arm_rfft_fast_init_f32+0xee>
 800fbe0:	d916      	bls.n	800fc10 <arm_rfft_fast_init_f32+0x3c>
 800fbe2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fbe6:	d05f      	beq.n	800fca8 <arm_rfft_fast_init_f32+0xd4>
 800fbe8:	d936      	bls.n	800fc58 <arm_rfft_fast_init_f32+0x84>
 800fbea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fbee:	d026      	beq.n	800fc3e <arm_rfft_fast_init_f32+0x6a>
 800fbf0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fbf4:	d112      	bne.n	800fc1c <arm_rfft_fast_init_f32+0x48>
 800fbf6:	f44f 656e 	mov.w	r5, #3808	@ 0xee0
 800fbfa:	4c38      	ldr	r4, [pc, #224]	@ (800fcdc <arm_rfft_fast_init_f32+0x108>)
 800fbfc:	4938      	ldr	r1, [pc, #224]	@ (800fce0 <arm_rfft_fast_init_f32+0x10c>)
 800fbfe:	2300      	movs	r3, #0
 800fc00:	4a38      	ldr	r2, [pc, #224]	@ (800fce4 <arm_rfft_fast_init_f32+0x110>)
 800fc02:	8185      	strh	r5, [r0, #12]
 800fc04:	6084      	str	r4, [r0, #8]
 800fc06:	6041      	str	r1, [r0, #4]
 800fc08:	6142      	str	r2, [r0, #20]
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	bc30      	pop	{r4, r5}
 800fc0e:	4770      	bx	lr
 800fc10:	2b20      	cmp	r3, #32
 800fc12:	d031      	beq.n	800fc78 <arm_rfft_fast_init_f32+0xa4>
 800fc14:	2b40      	cmp	r3, #64	@ 0x40
 800fc16:	d006      	beq.n	800fc26 <arm_rfft_fast_init_f32+0x52>
 800fc18:	2b10      	cmp	r3, #16
 800fc1a:	d039      	beq.n	800fc90 <arm_rfft_fast_init_f32+0xbc>
 800fc1c:	f04f 33ff 	mov.w	r3, #4294967295
 800fc20:	bc30      	pop	{r4, r5}
 800fc22:	4618      	mov	r0, r3
 800fc24:	4770      	bx	lr
 800fc26:	2538      	movs	r5, #56	@ 0x38
 800fc28:	4c2f      	ldr	r4, [pc, #188]	@ (800fce8 <arm_rfft_fast_init_f32+0x114>)
 800fc2a:	4930      	ldr	r1, [pc, #192]	@ (800fcec <arm_rfft_fast_init_f32+0x118>)
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	4a30      	ldr	r2, [pc, #192]	@ (800fcf0 <arm_rfft_fast_init_f32+0x11c>)
 800fc30:	8185      	strh	r5, [r0, #12]
 800fc32:	6084      	str	r4, [r0, #8]
 800fc34:	6041      	str	r1, [r0, #4]
 800fc36:	6142      	str	r2, [r0, #20]
 800fc38:	4618      	mov	r0, r3
 800fc3a:	bc30      	pop	{r4, r5}
 800fc3c:	4770      	bx	lr
 800fc3e:	f44f 65e1 	mov.w	r5, #1800	@ 0x708
 800fc42:	4c2c      	ldr	r4, [pc, #176]	@ (800fcf4 <arm_rfft_fast_init_f32+0x120>)
 800fc44:	492c      	ldr	r1, [pc, #176]	@ (800fcf8 <arm_rfft_fast_init_f32+0x124>)
 800fc46:	2300      	movs	r3, #0
 800fc48:	4a2c      	ldr	r2, [pc, #176]	@ (800fcfc <arm_rfft_fast_init_f32+0x128>)
 800fc4a:	8185      	strh	r5, [r0, #12]
 800fc4c:	6084      	str	r4, [r0, #8]
 800fc4e:	6041      	str	r1, [r0, #4]
 800fc50:	6142      	str	r2, [r0, #20]
 800fc52:	4618      	mov	r0, r3
 800fc54:	bc30      	pop	{r4, r5}
 800fc56:	4770      	bx	lr
 800fc58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fc5c:	d1de      	bne.n	800fc1c <arm_rfft_fast_init_f32+0x48>
 800fc5e:	f44f 75dc 	mov.w	r5, #440	@ 0x1b8
 800fc62:	4c27      	ldr	r4, [pc, #156]	@ (800fd00 <arm_rfft_fast_init_f32+0x12c>)
 800fc64:	4927      	ldr	r1, [pc, #156]	@ (800fd04 <arm_rfft_fast_init_f32+0x130>)
 800fc66:	2300      	movs	r3, #0
 800fc68:	4a27      	ldr	r2, [pc, #156]	@ (800fd08 <arm_rfft_fast_init_f32+0x134>)
 800fc6a:	8185      	strh	r5, [r0, #12]
 800fc6c:	6084      	str	r4, [r0, #8]
 800fc6e:	6041      	str	r1, [r0, #4]
 800fc70:	6142      	str	r2, [r0, #20]
 800fc72:	4618      	mov	r0, r3
 800fc74:	bc30      	pop	{r4, r5}
 800fc76:	4770      	bx	lr
 800fc78:	2530      	movs	r5, #48	@ 0x30
 800fc7a:	4c24      	ldr	r4, [pc, #144]	@ (800fd0c <arm_rfft_fast_init_f32+0x138>)
 800fc7c:	4924      	ldr	r1, [pc, #144]	@ (800fd10 <arm_rfft_fast_init_f32+0x13c>)
 800fc7e:	2300      	movs	r3, #0
 800fc80:	4a24      	ldr	r2, [pc, #144]	@ (800fd14 <arm_rfft_fast_init_f32+0x140>)
 800fc82:	8185      	strh	r5, [r0, #12]
 800fc84:	6084      	str	r4, [r0, #8]
 800fc86:	6041      	str	r1, [r0, #4]
 800fc88:	6142      	str	r2, [r0, #20]
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	bc30      	pop	{r4, r5}
 800fc8e:	4770      	bx	lr
 800fc90:	2514      	movs	r5, #20
 800fc92:	4c21      	ldr	r4, [pc, #132]	@ (800fd18 <arm_rfft_fast_init_f32+0x144>)
 800fc94:	4921      	ldr	r1, [pc, #132]	@ (800fd1c <arm_rfft_fast_init_f32+0x148>)
 800fc96:	2300      	movs	r3, #0
 800fc98:	4a21      	ldr	r2, [pc, #132]	@ (800fd20 <arm_rfft_fast_init_f32+0x14c>)
 800fc9a:	8185      	strh	r5, [r0, #12]
 800fc9c:	6084      	str	r4, [r0, #8]
 800fc9e:	6041      	str	r1, [r0, #4]
 800fca0:	6142      	str	r2, [r0, #20]
 800fca2:	4618      	mov	r0, r3
 800fca4:	bc30      	pop	{r4, r5}
 800fca6:	4770      	bx	lr
 800fca8:	f44f 75e0 	mov.w	r5, #448	@ 0x1c0
 800fcac:	4c1d      	ldr	r4, [pc, #116]	@ (800fd24 <arm_rfft_fast_init_f32+0x150>)
 800fcae:	491e      	ldr	r1, [pc, #120]	@ (800fd28 <arm_rfft_fast_init_f32+0x154>)
 800fcb0:	2300      	movs	r3, #0
 800fcb2:	4a1e      	ldr	r2, [pc, #120]	@ (800fd2c <arm_rfft_fast_init_f32+0x158>)
 800fcb4:	8185      	strh	r5, [r0, #12]
 800fcb6:	6084      	str	r4, [r0, #8]
 800fcb8:	6041      	str	r1, [r0, #4]
 800fcba:	6142      	str	r2, [r0, #20]
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	bc30      	pop	{r4, r5}
 800fcc0:	4770      	bx	lr
 800fcc2:	25d0      	movs	r5, #208	@ 0xd0
 800fcc4:	4c1a      	ldr	r4, [pc, #104]	@ (800fd30 <arm_rfft_fast_init_f32+0x15c>)
 800fcc6:	491b      	ldr	r1, [pc, #108]	@ (800fd34 <arm_rfft_fast_init_f32+0x160>)
 800fcc8:	2300      	movs	r3, #0
 800fcca:	4a1b      	ldr	r2, [pc, #108]	@ (800fd38 <arm_rfft_fast_init_f32+0x164>)
 800fccc:	8185      	strh	r5, [r0, #12]
 800fcce:	6084      	str	r4, [r0, #8]
 800fcd0:	6041      	str	r1, [r0, #4]
 800fcd2:	6142      	str	r2, [r0, #20]
 800fcd4:	4618      	mov	r0, r3
 800fcd6:	bc30      	pop	{r4, r5}
 800fcd8:	4770      	bx	lr
 800fcda:	bf00      	nop
 800fcdc:	080d1000 	.word	0x080d1000
 800fce0:	080c21f8 	.word	0x080c21f8
 800fce4:	080c8368 	.word	0x080c8368
 800fce8:	080c62f8 	.word	0x080c62f8
 800fcec:	080d2dc0 	.word	0x080d2dc0
 800fcf0:	080d52b0 	.word	0x080d52b0
 800fcf4:	080cece8 	.word	0x080cece8
 800fcf8:	080ccbe8 	.word	0x080ccbe8
 800fcfc:	080c6368 	.word	0x080c6368
 800fd00:	080d4f40 	.word	0x080d4f40
 800fd04:	080cc368 	.word	0x080cc368
 800fd08:	080d2fc0 	.word	0x080d2fc0
 800fd0c:	080cfba0 	.word	0x080cfba0
 800fd10:	080cebe8 	.word	0x080cebe8
 800fd14:	080c61f8 	.word	0x080c61f8
 800fd18:	080cfaf8 	.word	0x080cfaf8
 800fd1c:	080ccb68 	.word	0x080ccb68
 800fd20:	080cfb20 	.word	0x080cfb20
 800fd24:	080d37c0 	.word	0x080d37c0
 800fd28:	080d0000 	.word	0x080d0000
 800fd2c:	080d3b40 	.word	0x080d3b40
 800fd30:	080d54b0 	.word	0x080d54b0
 800fd34:	080cfc00 	.word	0x080cfc00
 800fd38:	080d4b40 	.word	0x080d4b40

0800fd3c <arm_rfft_fast_f32>:
 800fd3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd40:	8a05      	ldrh	r5, [r0, #16]
 800fd42:	4606      	mov	r6, r0
 800fd44:	4617      	mov	r7, r2
 800fd46:	460c      	mov	r4, r1
 800fd48:	086d      	lsrs	r5, r5, #1
 800fd4a:	8005      	strh	r5, [r0, #0]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d15e      	bne.n	800fe0e <arm_rfft_fast_f32+0xd2>
 800fd50:	461a      	mov	r2, r3
 800fd52:	2301      	movs	r3, #1
 800fd54:	f000 fbde 	bl	8010514 <arm_cfft_f32>
 800fd58:	edd4 7a00 	vldr	s15, [r4]
 800fd5c:	ed94 7a01 	vldr	s14, [r4, #4]
 800fd60:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800fd64:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fd68:	8832      	ldrh	r2, [r6, #0]
 800fd6a:	ee37 7a07 	vadd.f32	s14, s14, s14
 800fd6e:	6975      	ldr	r5, [r6, #20]
 800fd70:	3a01      	subs	r2, #1
 800fd72:	eeb0 3a46 	vmov.f32	s6, s12
 800fd76:	3510      	adds	r5, #16
 800fd78:	f107 0610 	add.w	r6, r7, #16
 800fd7c:	ee77 6a87 	vadd.f32	s13, s15, s14
 800fd80:	eb04 00c2 	add.w	r0, r4, r2, lsl #3
 800fd84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fd88:	f104 0310 	add.w	r3, r4, #16
 800fd8c:	3808      	subs	r0, #8
 800fd8e:	ee26 7a86 	vmul.f32	s14, s13, s12
 800fd92:	ee67 7a86 	vmul.f32	s15, s15, s12
 800fd96:	ed87 7a00 	vstr	s14, [r7]
 800fd9a:	edc7 7a01 	vstr	s15, [r7, #4]
 800fd9e:	ed90 7a02 	vldr	s14, [r0, #8]
 800fda2:	3a01      	subs	r2, #1
 800fda4:	ed53 6a02 	vldr	s13, [r3, #-8]
 800fda8:	f1a0 0008 	sub.w	r0, r0, #8
 800fdac:	ed15 6a02 	vldr	s12, [r5, #-8]
 800fdb0:	f103 0308 	add.w	r3, r3, #8
 800fdb4:	ee77 7a66 	vsub.f32	s15, s14, s13
 800fdb8:	edd0 3a05 	vldr	s7, [r0, #20]
 800fdbc:	ed13 5a03 	vldr	s10, [r3, #-12]
 800fdc0:	ee77 4a26 	vadd.f32	s9, s14, s13
 800fdc4:	ed55 5a01 	vldr	s11, [r5, #-4]
 800fdc8:	f106 0608 	add.w	r6, r6, #8
 800fdcc:	ee66 6a27 	vmul.f32	s13, s12, s15
 800fdd0:	f105 0508 	add.w	r5, r5, #8
 800fdd4:	ee33 4a85 	vadd.f32	s8, s7, s10
 800fdd8:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800fddc:	ee35 5a63 	vsub.f32	s10, s10, s7
 800fde0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800fde4:	ee26 6a04 	vmul.f32	s12, s12, s8
 800fde8:	ee77 7a05 	vadd.f32	s15, s14, s10
 800fdec:	ee65 5a84 	vmul.f32	s11, s11, s8
 800fdf0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800fdf4:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800fdf8:	ee67 7a83 	vmul.f32	s15, s15, s6
 800fdfc:	ee27 7a03 	vmul.f32	s14, s14, s6
 800fe00:	ed46 7a03 	vstr	s15, [r6, #-12]
 800fe04:	ed06 7a04 	vstr	s14, [r6, #-16]
 800fe08:	d1c9      	bne.n	800fd9e <arm_rfft_fast_f32+0x62>
 800fe0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe0e:	edd1 7a00 	vldr	s15, [r1]
 800fe12:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800fe16:	edd1 6a01 	vldr	s13, [r1, #4]
 800fe1a:	1e68      	subs	r0, r5, #1
 800fe1c:	6975      	ldr	r5, [r6, #20]
 800fe1e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800fe22:	00c1      	lsls	r1, r0, #3
 800fe24:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fe28:	ee27 7a23 	vmul.f32	s14, s14, s7
 800fe2c:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800fe30:	ed82 7a00 	vstr	s14, [r2]
 800fe34:	edc2 7a01 	vstr	s15, [r2, #4]
 800fe38:	b3e0      	cbz	r0, 800feb4 <arm_rfft_fast_f32+0x178>
 800fe3a:	3908      	subs	r1, #8
 800fe3c:	f104 0210 	add.w	r2, r4, #16
 800fe40:	3510      	adds	r5, #16
 800fe42:	440c      	add	r4, r1
 800fe44:	f107 0110 	add.w	r1, r7, #16
 800fe48:	ed94 7a02 	vldr	s14, [r4, #8]
 800fe4c:	3801      	subs	r0, #1
 800fe4e:	ed52 6a02 	vldr	s13, [r2, #-8]
 800fe52:	f1a4 0408 	sub.w	r4, r4, #8
 800fe56:	ed15 6a02 	vldr	s12, [r5, #-8]
 800fe5a:	f102 0208 	add.w	r2, r2, #8
 800fe5e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800fe62:	ed94 4a05 	vldr	s8, [r4, #20]
 800fe66:	ed12 5a03 	vldr	s10, [r2, #-12]
 800fe6a:	ee77 6a26 	vadd.f32	s13, s14, s13
 800fe6e:	ed55 5a01 	vldr	s11, [r5, #-4]
 800fe72:	f101 0108 	add.w	r1, r1, #8
 800fe76:	ee26 3a27 	vmul.f32	s6, s12, s15
 800fe7a:	f105 0508 	add.w	r5, r5, #8
 800fe7e:	ee74 4a05 	vadd.f32	s9, s8, s10
 800fe82:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800fe86:	ee35 5a44 	vsub.f32	s10, s10, s8
 800fe8a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800fe8e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800fe92:	ee77 7a05 	vadd.f32	s15, s14, s10
 800fe96:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800fe9a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800fe9e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800fea2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800fea6:	ee27 7a23 	vmul.f32	s14, s14, s7
 800feaa:	ed41 7a03 	vstr	s15, [r1, #-12]
 800feae:	ed01 7a04 	vstr	s14, [r1, #-16]
 800feb2:	d1c9      	bne.n	800fe48 <arm_rfft_fast_f32+0x10c>
 800feb4:	461a      	mov	r2, r3
 800feb6:	4639      	mov	r1, r7
 800feb8:	4630      	mov	r0, r6
 800feba:	2301      	movs	r3, #1
 800febc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fec0:	f000 bb28 	b.w	8010514 <arm_cfft_f32>

0800fec4 <arm_cfft_radix8by2_f32>:
 800fec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fec8:	4607      	mov	r7, r0
 800feca:	4608      	mov	r0, r1
 800fecc:	ed2d 8b06 	vpush	{d8-d10}
 800fed0:	f8b7 e000 	ldrh.w	lr, [r7]
 800fed4:	687a      	ldr	r2, [r7, #4]
 800fed6:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800feda:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800fede:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800fee2:	f000 80b0 	beq.w	8010046 <arm_cfft_radix8by2_f32+0x182>
 800fee6:	008b      	lsls	r3, r1, #2
 800fee8:	3210      	adds	r2, #16
 800feea:	f100 0610 	add.w	r6, r0, #16
 800feee:	f108 0510 	add.w	r5, r8, #16
 800fef2:	3310      	adds	r3, #16
 800fef4:	18c4      	adds	r4, r0, r3
 800fef6:	4443      	add	r3, r8
 800fef8:	ed55 6a04 	vldr	s13, [r5, #-16]
 800fefc:	f1be 0e01 	subs.w	lr, lr, #1
 800ff00:	ed56 4a04 	vldr	s9, [r6, #-16]
 800ff04:	f104 0410 	add.w	r4, r4, #16
 800ff08:	ed15 7a03 	vldr	s14, [r5, #-12]
 800ff0c:	f106 0610 	add.w	r6, r6, #16
 800ff10:	ee74 9aa6 	vadd.f32	s19, s9, s13
 800ff14:	ed55 7a02 	vldr	s15, [r5, #-8]
 800ff18:	ed55 2a01 	vldr	s5, [r5, #-4]
 800ff1c:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800ff20:	ed53 0a04 	vldr	s1, [r3, #-16]
 800ff24:	f102 0210 	add.w	r2, r2, #16
 800ff28:	ed13 5a03 	vldr	s10, [r3, #-12]
 800ff2c:	f105 0510 	add.w	r5, r5, #16
 800ff30:	ed13 3a02 	vldr	s6, [r3, #-8]
 800ff34:	f103 0310 	add.w	r3, r3, #16
 800ff38:	ed54 3a06 	vldr	s7, [r4, #-24]	@ 0xffffffe8
 800ff3c:	ed14 4a05 	vldr	s8, [r4, #-20]	@ 0xffffffec
 800ff40:	ed13 6a05 	vldr	s12, [r3, #-20]	@ 0xffffffec
 800ff44:	ee33 8a83 	vadd.f32	s16, s7, s6
 800ff48:	ed56 6a07 	vldr	s13, [r6, #-28]	@ 0xffffffe4
 800ff4c:	ed16 2a05 	vldr	s4, [r6, #-20]	@ 0xffffffec
 800ff50:	ee34 0a06 	vadd.f32	s0, s8, s12
 800ff54:	ed54 5a08 	vldr	s11, [r4, #-32]	@ 0xffffffe0
 800ff58:	ee76 aa87 	vadd.f32	s21, s13, s14
 800ff5c:	ed14 1a07 	vldr	s2, [r4, #-28]	@ 0xffffffe4
 800ff60:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800ff64:	ed56 1a06 	vldr	s3, [r6, #-24]	@ 0xffffffe8
 800ff68:	ee35 9aa0 	vadd.f32	s18, s11, s1
 800ff6c:	ed46 9a08 	vstr	s19, [r6, #-32]	@ 0xffffffe0
 800ff70:	ee71 8a05 	vadd.f32	s17, s2, s10
 800ff74:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800ff78:	ed46 aa07 	vstr	s21, [r6, #-28]	@ 0xffffffe4
 800ff7c:	ee72 9a22 	vadd.f32	s19, s4, s5
 800ff80:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800ff84:	ee35 5a41 	vsub.f32	s10, s10, s2
 800ff88:	ed06 aa06 	vstr	s20, [r6, #-24]	@ 0xffffffe8
 800ff8c:	ed46 9a05 	vstr	s19, [r6, #-20]	@ 0xffffffec
 800ff90:	ee36 6a44 	vsub.f32	s12, s12, s8
 800ff94:	ed04 9a08 	vstr	s18, [r4, #-32]	@ 0xffffffe0
 800ff98:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800ff9c:	ed44 8a07 	vstr	s17, [r4, #-28]	@ 0xffffffe4
 800ffa0:	ee72 7a62 	vsub.f32	s15, s4, s5
 800ffa4:	ed04 8a06 	vstr	s16, [r4, #-24]	@ 0xffffffe8
 800ffa8:	ee73 2a63 	vsub.f32	s5, s6, s7
 800ffac:	ed04 0a05 	vstr	s0, [r4, #-20]	@ 0xffffffec
 800ffb0:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 800ffb4:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 800ffb8:	ee24 3a84 	vmul.f32	s6, s9, s8
 800ffbc:	ee27 2a26 	vmul.f32	s4, s14, s13
 800ffc0:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800ffc4:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800ffc8:	ee27 7a04 	vmul.f32	s14, s14, s8
 800ffcc:	ee65 5a84 	vmul.f32	s11, s11, s8
 800ffd0:	ee65 6a26 	vmul.f32	s13, s10, s13
 800ffd4:	ee25 5a04 	vmul.f32	s10, s10, s8
 800ffd8:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ffdc:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800ffe0:	ee33 4a02 	vadd.f32	s8, s6, s4
 800ffe4:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800ffe8:	ed05 7a07 	vstr	s14, [r5, #-28]	@ 0xffffffe4
 800ffec:	ed05 4a08 	vstr	s8, [r5, #-32]	@ 0xffffffe0
 800fff0:	ed03 5a08 	vstr	s10, [r3, #-32]	@ 0xffffffe0
 800fff4:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 800fff8:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 800fffc:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8010000:	ee61 4aa6 	vmul.f32	s9, s3, s13
 8010004:	ee27 4a87 	vmul.f32	s8, s15, s14
 8010008:	ee61 5a87 	vmul.f32	s11, s3, s14
 801000c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010010:	ee22 5a87 	vmul.f32	s10, s5, s14
 8010014:	ee26 7a07 	vmul.f32	s14, s12, s14
 8010018:	ee26 6a26 	vmul.f32	s12, s12, s13
 801001c:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8010020:	ee74 4a84 	vadd.f32	s9, s9, s8
 8010024:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8010028:	ee35 6a46 	vsub.f32	s12, s10, s12
 801002c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8010030:	ed45 4a06 	vstr	s9, [r5, #-24]	@ 0xffffffe8
 8010034:	ed45 7a05 	vstr	s15, [r5, #-20]	@ 0xffffffec
 8010038:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 801003c:	ed03 7a05 	vstr	s14, [r3, #-20]	@ 0xffffffec
 8010040:	f47f af5a 	bne.w	800fef8 <arm_cfft_radix8by2_f32+0x34>
 8010044:	687a      	ldr	r2, [r7, #4]
 8010046:	b28c      	uxth	r4, r1
 8010048:	2302      	movs	r3, #2
 801004a:	4621      	mov	r1, r4
 801004c:	f000 fbc2 	bl	80107d4 <arm_radix8_butterfly_f32>
 8010050:	4621      	mov	r1, r4
 8010052:	687a      	ldr	r2, [r7, #4]
 8010054:	4640      	mov	r0, r8
 8010056:	2302      	movs	r3, #2
 8010058:	ecbd 8b06 	vpop	{d8-d10}
 801005c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010060:	f000 bbb8 	b.w	80107d4 <arm_radix8_butterfly_f32>

08010064 <arm_cfft_radix8by4_f32>:
 8010064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010068:	ed2d 8b06 	vpush	{d8-d10}
 801006c:	8804      	ldrh	r4, [r0, #0]
 801006e:	b08f      	sub	sp, #60	@ 0x3c
 8010070:	ed91 6a00 	vldr	s12, [r1]
 8010074:	460a      	mov	r2, r1
 8010076:	0864      	lsrs	r4, r4, #1
 8010078:	ed91 7a01 	vldr	s14, [r1, #4]
 801007c:	9101      	str	r1, [sp, #4]
 801007e:	00a3      	lsls	r3, r4, #2
 8010080:	6841      	ldr	r1, [r0, #4]
 8010082:	0864      	lsrs	r4, r4, #1
 8010084:	900c      	str	r0, [sp, #48]	@ 0x30
 8010086:	9205      	str	r2, [sp, #20]
 8010088:	f101 0610 	add.w	r6, r1, #16
 801008c:	4625      	mov	r5, r4
 801008e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010090:	f101 0408 	add.w	r4, r1, #8
 8010094:	9602      	str	r6, [sp, #8]
 8010096:	9407      	str	r4, [sp, #28]
 8010098:	18d4      	adds	r4, r2, r3
 801009a:	1eaa      	subs	r2, r5, #2
 801009c:	f101 0518 	add.w	r5, r1, #24
 80100a0:	18e0      	adds	r0, r4, r3
 80100a2:	edd4 4a00 	vldr	s9, [r4]
 80100a6:	ed94 4a01 	vldr	s8, [r4, #4]
 80100aa:	46a6      	mov	lr, r4
 80100ac:	edd0 6a00 	vldr	s13, [r0]
 80100b0:	18c7      	adds	r7, r0, r3
 80100b2:	edd0 7a01 	vldr	s15, [r0, #4]
 80100b6:	46a0      	mov	r8, r4
 80100b8:	ee76 5a26 	vadd.f32	s11, s12, s13
 80100bc:	ed97 5a00 	vldr	s10, [r7]
 80100c0:	ee76 6a66 	vsub.f32	s13, s12, s13
 80100c4:	4604      	mov	r4, r0
 80100c6:	9506      	str	r5, [sp, #24]
 80100c8:	4605      	mov	r5, r0
 80100ca:	ee75 2aa4 	vadd.f32	s5, s11, s9
 80100ce:	900a      	str	r0, [sp, #40]	@ 0x28
 80100d0:	9801      	ldr	r0, [sp, #4]
 80100d2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80100d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80100da:	ed97 3a01 	vldr	s6, [r7, #4]
 80100de:	ee72 2a85 	vadd.f32	s5, s5, s10
 80100e2:	46bc      	mov	ip, r7
 80100e4:	ee76 3a84 	vadd.f32	s7, s13, s8
 80100e8:	9704      	str	r7, [sp, #16]
 80100ea:	ee36 7a44 	vsub.f32	s14, s12, s8
 80100ee:	f8cd e00c 	str.w	lr, [sp, #12]
 80100f2:	ee12 9a90 	vmov	r9, s5
 80100f6:	ee75 5ae4 	vsub.f32	s11, s11, s9
 80100fa:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80100fe:	1f3e      	subs	r6, r7, #4
 8010100:	f840 9b08 	str.w	r9, [r0], #8
 8010104:	ee37 4ae4 	vsub.f32	s8, s15, s9
 8010108:	edde 2a01 	vldr	s5, [lr, #4]
 801010c:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010110:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8010114:	eddc 4a01 	vldr	s9, [ip, #4]
 8010118:	ee36 6a22 	vadd.f32	s12, s12, s5
 801011c:	9001      	str	r0, [sp, #4]
 801011e:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8010122:	9805      	ldr	r0, [sp, #20]
 8010124:	ee13 9a90 	vmov	r9, s7
 8010128:	ee37 7a43 	vsub.f32	s14, s14, s6
 801012c:	ee36 6a24 	vadd.f32	s12, s12, s9
 8010130:	f1ae 0704 	sub.w	r7, lr, #4
 8010134:	ee74 4a05 	vadd.f32	s9, s8, s10
 8010138:	ee76 6a83 	vadd.f32	s13, s13, s6
 801013c:	ed80 6a01 	vstr	s12, [r0, #4]
 8010140:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8010144:	f848 9b08 	str.w	r9, [r8], #8
 8010148:	edce 4a01 	vstr	s9, [lr, #4]
 801014c:	ee15 ea90 	vmov	lr, s11
 8010150:	f844 eb08 	str.w	lr, [r4], #8
 8010154:	ee16 ea90 	vmov	lr, s13
 8010158:	9408      	str	r4, [sp, #32]
 801015a:	462c      	mov	r4, r5
 801015c:	ed85 7a01 	vstr	s14, [r5, #4]
 8010160:	9d04      	ldr	r5, [sp, #16]
 8010162:	f84c eb08 	str.w	lr, [ip], #8
 8010166:	edc5 7a01 	vstr	s15, [r5, #4]
 801016a:	0855      	lsrs	r5, r2, #1
 801016c:	9509      	str	r5, [sp, #36]	@ 0x24
 801016e:	f000 8130 	beq.w	80103d2 <arm_cfft_radix8by4_f32+0x36e>
 8010172:	9805      	ldr	r0, [sp, #20]
 8010174:	3b08      	subs	r3, #8
 8010176:	46ab      	mov	fp, r5
 8010178:	f1a4 020c 	sub.w	r2, r4, #12
 801017c:	f100 0510 	add.w	r5, r0, #16
 8010180:	f101 0920 	add.w	r9, r1, #32
 8010184:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8010188:	f8dd a008 	ldr.w	sl, [sp, #8]
 801018c:	4433      	add	r3, r6
 801018e:	3410      	adds	r4, #16
 8010190:	4660      	mov	r0, ip
 8010192:	4641      	mov	r1, r8
 8010194:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 8010198:	ed54 6a02 	vldr	s13, [r4, #-8]
 801019c:	f1bb 0b01 	subs.w	fp, fp, #1
 80101a0:	ed55 5a02 	vldr	s11, [r5, #-8]
 80101a4:	f10a 0a08 	add.w	sl, sl, #8
 80101a8:	edd1 7a00 	vldr	s15, [r1]
 80101ac:	f105 0508 	add.w	r5, r5, #8
 80101b0:	ee75 3aa6 	vadd.f32	s7, s11, s13
 80101b4:	edd0 2a00 	vldr	s5, [r0]
 80101b8:	ed14 7a01 	vldr	s14, [r4, #-4]
 80101bc:	ee75 5ae6 	vsub.f32	s11, s11, s13
 80101c0:	ed55 6a03 	vldr	s13, [r5, #-12]
 80101c4:	f1a2 0208 	sub.w	r2, r2, #8
 80101c8:	ee73 4aa7 	vadd.f32	s9, s7, s15
 80101cc:	ed90 2a01 	vldr	s4, [r0, #4]
 80101d0:	ee36 5a87 	vadd.f32	s10, s13, s14
 80101d4:	ed91 6a01 	vldr	s12, [r1, #4]
 80101d8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80101dc:	f109 0910 	add.w	r9, r9, #16
 80101e0:	ee74 6aa2 	vadd.f32	s13, s9, s5
 80101e4:	f104 0408 	add.w	r4, r4, #8
 80101e8:	ee73 3ae7 	vsub.f32	s7, s7, s15
 80101ec:	f10e 0e18 	add.w	lr, lr, #24
 80101f0:	ee37 3a67 	vsub.f32	s6, s14, s15
 80101f4:	f1a3 0308 	sub.w	r3, r3, #8
 80101f8:	ed45 6a04 	vstr	s13, [r5, #-16]
 80101fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010200:	edd1 6a01 	vldr	s13, [r1, #4]
 8010204:	ee75 1a86 	vadd.f32	s3, s11, s12
 8010208:	edd0 4a01 	vldr	s9, [r0, #4]
 801020c:	ee33 3a22 	vadd.f32	s6, s6, s5
 8010210:	ee75 6a26 	vadd.f32	s13, s10, s13
 8010214:	ee35 5a46 	vsub.f32	s10, s10, s12
 8010218:	ee35 6ac6 	vsub.f32	s12, s11, s12
 801021c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8010220:	ee71 1ac2 	vsub.f32	s3, s3, s4
 8010224:	ee35 5a42 	vsub.f32	s10, s10, s4
 8010228:	ed45 6a03 	vstr	s13, [r5, #-12]
 801022c:	ee36 2a02 	vadd.f32	s4, s12, s4
 8010230:	edd6 7a00 	vldr	s15, [r6]
 8010234:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8010238:	ed97 1a00 	vldr	s2, [r7]
 801023c:	ee77 2a62 	vsub.f32	s5, s14, s5
 8010240:	ed92 8a04 	vldr	s16, [r2, #16]
 8010244:	ee71 8a27 	vadd.f32	s17, s2, s15
 8010248:	ed93 aa04 	vldr	s20, [r3, #16]
 801024c:	ed16 7a01 	vldr	s14, [r6, #-4]
 8010250:	ee71 7a67 	vsub.f32	s15, s2, s15
 8010254:	ed57 0a01 	vldr	s1, [r7, #-4]
 8010258:	ee38 1a4a 	vsub.f32	s2, s16, s20
 801025c:	ee38 6a88 	vadd.f32	s12, s17, s16
 8010260:	edd3 9a03 	vldr	s19, [r3, #12]
 8010264:	ee30 0a87 	vadd.f32	s0, s1, s14
 8010268:	ed92 9a03 	vldr	s18, [r2, #12]
 801026c:	ee78 5ac8 	vsub.f32	s11, s17, s16
 8010270:	ee36 6a0a 	vadd.f32	s12, s12, s20
 8010274:	ee30 7ac7 	vsub.f32	s14, s1, s14
 8010278:	ee37 4ac9 	vsub.f32	s8, s15, s18
 801027c:	ee16 ca10 	vmov	ip, s12
 8010280:	ee30 6a49 	vsub.f32	s12, s0, s18
 8010284:	ee77 4a01 	vadd.f32	s9, s14, s2
 8010288:	f847 c908 	str.w	ip, [r7], #-8
 801028c:	ee34 4a29 	vadd.f32	s8, s8, s19
 8010290:	edd2 8a03 	vldr	s17, [r2, #12]
 8010294:	ee39 9ac9 	vsub.f32	s18, s19, s18
 8010298:	ed93 8a03 	vldr	s16, [r3, #12]
 801029c:	ee71 0a47 	vsub.f32	s1, s2, s14
 80102a0:	ee30 0a28 	vadd.f32	s0, s0, s17
 80102a4:	ee39 1a67 	vsub.f32	s2, s18, s15
 80102a8:	ee36 6a69 	vsub.f32	s12, s12, s19
 80102ac:	ee30 0a08 	vadd.f32	s0, s0, s16
 80102b0:	ee75 5aca 	vsub.f32	s11, s11, s20
 80102b4:	ed87 0a01 	vstr	s0, [r7, #4]
 80102b8:	ed1a 0a04 	vldr	s0, [sl, #-16]
 80102bc:	ed5a 6a03 	vldr	s13, [sl, #-12]
 80102c0:	ee21 8a80 	vmul.f32	s16, s3, s0
 80102c4:	ee23 7a26 	vmul.f32	s14, s6, s13
 80102c8:	ee64 7a26 	vmul.f32	s15, s8, s13
 80102cc:	ee61 1aa6 	vmul.f32	s3, s3, s13
 80102d0:	ee24 4a00 	vmul.f32	s8, s8, s0
 80102d4:	ee23 3a00 	vmul.f32	s6, s6, s0
 80102d8:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80102dc:	ee24 0a80 	vmul.f32	s0, s9, s0
 80102e0:	ee38 7a07 	vadd.f32	s14, s16, s14
 80102e4:	ee76 6a84 	vadd.f32	s13, s13, s8
 80102e8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80102ec:	ee33 3a61 	vsub.f32	s6, s6, s3
 80102f0:	ee17 ca10 	vmov	ip, s14
 80102f4:	f841 cb08 	str.w	ip, [r1], #8
 80102f8:	ed01 3a01 	vstr	s6, [r1, #-4]
 80102fc:	ed82 0a04 	vstr	s0, [r2, #16]
 8010300:	edc2 6a03 	vstr	s13, [r2, #12]
 8010304:	ed59 6a08 	vldr	s13, [r9, #-32]	@ 0xffffffe0
 8010308:	ed59 7a07 	vldr	s15, [r9, #-28]	@ 0xffffffe4
 801030c:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 8010310:	ee23 4aa6 	vmul.f32	s8, s7, s13
 8010314:	ee65 4a27 	vmul.f32	s9, s10, s15
 8010318:	ee65 5aa7 	vmul.f32	s11, s11, s15
 801031c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010320:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010324:	ee25 5a26 	vmul.f32	s10, s10, s13
 8010328:	ee66 6a26 	vmul.f32	s13, s12, s13
 801032c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010330:	ee34 6a24 	vadd.f32	s12, s8, s9
 8010334:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8010338:	ee35 5a63 	vsub.f32	s10, s10, s7
 801033c:	ee17 ca90 	vmov	ip, s15
 8010340:	ed04 6a04 	vstr	s12, [r4, #-16]
 8010344:	ed04 5a03 	vstr	s10, [r4, #-12]
 8010348:	f846 c908 	str.w	ip, [r6], #-8
 801034c:	edc6 6a01 	vstr	s13, [r6, #4]
 8010350:	ed5e 7a0c 	vldr	s15, [lr, #-48]	@ 0xffffffd0
 8010354:	ed1e 7a0b 	vldr	s14, [lr, #-44]	@ 0xffffffd4
 8010358:	ee62 5a27 	vmul.f32	s11, s4, s15
 801035c:	ee22 6a87 	vmul.f32	s12, s5, s14
 8010360:	ee22 2a07 	vmul.f32	s4, s4, s14
 8010364:	ee62 2aa7 	vmul.f32	s5, s5, s15
 8010368:	ee61 6a07 	vmul.f32	s13, s2, s14
 801036c:	ee20 7a87 	vmul.f32	s14, s1, s14
 8010370:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8010374:	ee61 7a27 	vmul.f32	s15, s2, s15
 8010378:	ee35 6a86 	vadd.f32	s12, s11, s12
 801037c:	ee72 2ac2 	vsub.f32	s5, s5, s4
 8010380:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8010384:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010388:	ee16 ca10 	vmov	ip, s12
 801038c:	f840 cb08 	str.w	ip, [r0], #8
 8010390:	ed40 2a01 	vstr	s5, [r0, #-4]
 8010394:	edc3 0a04 	vstr	s1, [r3, #16]
 8010398:	edc3 7a03 	vstr	s15, [r3, #12]
 801039c:	f47f aefc 	bne.w	8010198 <arm_cfft_radix8by4_f32+0x134>
 80103a0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80103a2:	9802      	ldr	r0, [sp, #8]
 80103a4:	00cb      	lsls	r3, r1, #3
 80103a6:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 80103aa:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80103ae:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80103b2:	4498      	add	r8, r3
 80103b4:	449c      	add	ip, r3
 80103b6:	9102      	str	r1, [sp, #8]
 80103b8:	9901      	ldr	r1, [sp, #4]
 80103ba:	4419      	add	r1, r3
 80103bc:	9101      	str	r1, [sp, #4]
 80103be:	9907      	ldr	r1, [sp, #28]
 80103c0:	4419      	add	r1, r3
 80103c2:	9107      	str	r1, [sp, #28]
 80103c4:	9908      	ldr	r1, [sp, #32]
 80103c6:	4419      	add	r1, r3
 80103c8:	9b06      	ldr	r3, [sp, #24]
 80103ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80103ce:	9108      	str	r1, [sp, #32]
 80103d0:	9306      	str	r3, [sp, #24]
 80103d2:	9a01      	ldr	r2, [sp, #4]
 80103d4:	2304      	movs	r3, #4
 80103d6:	9e08      	ldr	r6, [sp, #32]
 80103d8:	edd2 7a00 	vldr	s15, [r2]
 80103dc:	ed96 7a00 	vldr	s14, [r6]
 80103e0:	edd8 2a00 	vldr	s5, [r8]
 80103e4:	ee77 5a87 	vadd.f32	s11, s15, s14
 80103e8:	ed9c 3a00 	vldr	s6, [ip]
 80103ec:	ed92 6a01 	vldr	s12, [r2, #4]
 80103f0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80103f4:	edd6 6a01 	vldr	s13, [r6, #4]
 80103f8:	ee75 4aa2 	vadd.f32	s9, s11, s5
 80103fc:	ed9c 2a01 	vldr	s4, [ip, #4]
 8010400:	ee36 5a26 	vadd.f32	s10, s12, s13
 8010404:	edd8 7a01 	vldr	s15, [r8, #4]
 8010408:	ee76 6a66 	vsub.f32	s13, s12, s13
 801040c:	9d02      	ldr	r5, [sp, #8]
 801040e:	ee34 6a83 	vadd.f32	s12, s9, s6
 8010412:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8010416:	ee37 4a27 	vadd.f32	s8, s14, s15
 801041a:	9805      	ldr	r0, [sp, #20]
 801041c:	ee76 4ae2 	vsub.f32	s9, s13, s5
 8010420:	4621      	mov	r1, r4
 8010422:	ed82 6a00 	vstr	s12, [r2]
 8010426:	ee35 6ae2 	vsub.f32	s12, s11, s5
 801042a:	edd8 3a01 	vldr	s7, [r8, #4]
 801042e:	ee75 5a67 	vsub.f32	s11, s10, s15
 8010432:	eddc 1a01 	vldr	s3, [ip, #4]
 8010436:	ee34 4a42 	vsub.f32	s8, s8, s4
 801043a:	ee75 3a23 	vadd.f32	s7, s10, s7
 801043e:	ee74 4a83 	vadd.f32	s9, s9, s6
 8010442:	ee76 6aa2 	vadd.f32	s13, s13, s5
 8010446:	ee33 5aa1 	vadd.f32	s10, s7, s3
 801044a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801044e:	ee36 6a43 	vsub.f32	s12, s12, s6
 8010452:	ed82 5a01 	vstr	s10, [r2, #4]
 8010456:	ee75 5ac2 	vsub.f32	s11, s11, s4
 801045a:	9a07      	ldr	r2, [sp, #28]
 801045c:	ee77 7a02 	vadd.f32	s15, s14, s4
 8010460:	ee36 7ac3 	vsub.f32	s14, s13, s6
 8010464:	edd2 2a00 	vldr	s5, [r2]
 8010468:	ed92 5a01 	vldr	s10, [r2, #4]
 801046c:	ee64 3a22 	vmul.f32	s7, s8, s5
 8010470:	ee24 4a05 	vmul.f32	s8, s8, s10
 8010474:	ee24 5a85 	vmul.f32	s10, s9, s10
 8010478:	ee64 4aa2 	vmul.f32	s9, s9, s5
 801047c:	ee33 5a85 	vadd.f32	s10, s7, s10
 8010480:	ee74 4ac4 	vsub.f32	s9, s9, s8
 8010484:	ed88 5a00 	vstr	s10, [r8]
 8010488:	edc8 4a01 	vstr	s9, [r8, #4]
 801048c:	edd5 4a01 	vldr	s9, [r5, #4]
 8010490:	edd5 6a00 	vldr	s13, [r5]
 8010494:	9d06      	ldr	r5, [sp, #24]
 8010496:	ee26 5a26 	vmul.f32	s10, s12, s13
 801049a:	ee26 6a24 	vmul.f32	s12, s12, s9
 801049e:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80104a2:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80104a6:	ee36 6ac6 	vsub.f32	s12, s13, s12
 80104aa:	ee75 5a25 	vadd.f32	s11, s10, s11
 80104ae:	ed86 6a01 	vstr	s12, [r6, #4]
 80104b2:	edc6 5a00 	vstr	s11, [r6]
 80104b6:	edd5 5a01 	vldr	s11, [r5, #4]
 80104ba:	edd5 6a00 	vldr	s13, [r5]
 80104be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80104c0:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80104c4:	ee67 6a26 	vmul.f32	s13, s14, s13
 80104c8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80104cc:	ee27 7a25 	vmul.f32	s14, s14, s11
 80104d0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80104d4:	ee36 7a07 	vadd.f32	s14, s12, s14
 80104d8:	edcc 7a01 	vstr	s15, [ip, #4]
 80104dc:	ed8c 7a00 	vstr	s14, [ip]
 80104e0:	6872      	ldr	r2, [r6, #4]
 80104e2:	f000 f977 	bl	80107d4 <arm_radix8_butterfly_f32>
 80104e6:	9803      	ldr	r0, [sp, #12]
 80104e8:	4621      	mov	r1, r4
 80104ea:	6872      	ldr	r2, [r6, #4]
 80104ec:	2304      	movs	r3, #4
 80104ee:	f000 f971 	bl	80107d4 <arm_radix8_butterfly_f32>
 80104f2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80104f4:	4621      	mov	r1, r4
 80104f6:	6872      	ldr	r2, [r6, #4]
 80104f8:	2304      	movs	r3, #4
 80104fa:	f000 f96b 	bl	80107d4 <arm_radix8_butterfly_f32>
 80104fe:	4621      	mov	r1, r4
 8010500:	6872      	ldr	r2, [r6, #4]
 8010502:	2304      	movs	r3, #4
 8010504:	9804      	ldr	r0, [sp, #16]
 8010506:	b00f      	add	sp, #60	@ 0x3c
 8010508:	ecbd 8b06 	vpop	{d8-d10}
 801050c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010510:	f000 b960 	b.w	80107d4 <arm_radix8_butterfly_f32>

08010514 <arm_cfft_f32>:
 8010514:	2a01      	cmp	r2, #1
 8010516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801051a:	4606      	mov	r6, r0
 801051c:	4617      	mov	r7, r2
 801051e:	460c      	mov	r4, r1
 8010520:	4698      	mov	r8, r3
 8010522:	8805      	ldrh	r5, [r0, #0]
 8010524:	d053      	beq.n	80105ce <arm_cfft_f32+0xba>
 8010526:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 801052a:	d04b      	beq.n	80105c4 <arm_cfft_f32+0xb0>
 801052c:	d916      	bls.n	801055c <arm_cfft_f32+0x48>
 801052e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8010532:	d01a      	beq.n	801056a <arm_cfft_f32+0x56>
 8010534:	d95a      	bls.n	80105ec <arm_cfft_f32+0xd8>
 8010536:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 801053a:	d043      	beq.n	80105c4 <arm_cfft_f32+0xb0>
 801053c:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8010540:	d105      	bne.n	801054e <arm_cfft_f32+0x3a>
 8010542:	2301      	movs	r3, #1
 8010544:	6872      	ldr	r2, [r6, #4]
 8010546:	4629      	mov	r1, r5
 8010548:	4620      	mov	r0, r4
 801054a:	f000 f943 	bl	80107d4 <arm_radix8_butterfly_f32>
 801054e:	f1b8 0f00 	cmp.w	r8, #0
 8010552:	d111      	bne.n	8010578 <arm_cfft_f32+0x64>
 8010554:	2f01      	cmp	r7, #1
 8010556:	d016      	beq.n	8010586 <arm_cfft_f32+0x72>
 8010558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801055c:	2d20      	cmp	r5, #32
 801055e:	d031      	beq.n	80105c4 <arm_cfft_f32+0xb0>
 8010560:	d948      	bls.n	80105f4 <arm_cfft_f32+0xe0>
 8010562:	2d40      	cmp	r5, #64	@ 0x40
 8010564:	d0ed      	beq.n	8010542 <arm_cfft_f32+0x2e>
 8010566:	2d80      	cmp	r5, #128	@ 0x80
 8010568:	d1f1      	bne.n	801054e <arm_cfft_f32+0x3a>
 801056a:	4621      	mov	r1, r4
 801056c:	4630      	mov	r0, r6
 801056e:	f7ff fca9 	bl	800fec4 <arm_cfft_radix8by2_f32>
 8010572:	f1b8 0f00 	cmp.w	r8, #0
 8010576:	d0ed      	beq.n	8010554 <arm_cfft_f32+0x40>
 8010578:	68b2      	ldr	r2, [r6, #8]
 801057a:	4620      	mov	r0, r4
 801057c:	89b1      	ldrh	r1, [r6, #12]
 801057e:	f7ef fe47 	bl	8000210 <arm_bitreversal_32>
 8010582:	2f01      	cmp	r7, #1
 8010584:	d1e8      	bne.n	8010558 <arm_cfft_f32+0x44>
 8010586:	ee07 5a90 	vmov	s15, r5
 801058a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801058e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010592:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8010596:	2d00      	cmp	r5, #0
 8010598:	d0de      	beq.n	8010558 <arm_cfft_f32+0x44>
 801059a:	f104 0108 	add.w	r1, r4, #8
 801059e:	2300      	movs	r3, #0
 80105a0:	ed11 7a02 	vldr	s14, [r1, #-8]
 80105a4:	3301      	adds	r3, #1
 80105a6:	ed51 7a01 	vldr	s15, [r1, #-4]
 80105aa:	3108      	adds	r1, #8
 80105ac:	429d      	cmp	r5, r3
 80105ae:	ee27 7a26 	vmul.f32	s14, s14, s13
 80105b2:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80105b6:	ed01 7a04 	vstr	s14, [r1, #-16]
 80105ba:	ed41 7a03 	vstr	s15, [r1, #-12]
 80105be:	d1ef      	bne.n	80105a0 <arm_cfft_f32+0x8c>
 80105c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105c4:	4621      	mov	r1, r4
 80105c6:	4630      	mov	r0, r6
 80105c8:	f7ff fd4c 	bl	8010064 <arm_cfft_radix8by4_f32>
 80105cc:	e7bf      	b.n	801054e <arm_cfft_f32+0x3a>
 80105ce:	b1a5      	cbz	r5, 80105fa <arm_cfft_f32+0xe6>
 80105d0:	f101 030c 	add.w	r3, r1, #12
 80105d4:	2200      	movs	r2, #0
 80105d6:	ed53 7a02 	vldr	s15, [r3, #-8]
 80105da:	3201      	adds	r2, #1
 80105dc:	3308      	adds	r3, #8
 80105de:	eef1 7a67 	vneg.f32	s15, s15
 80105e2:	4295      	cmp	r5, r2
 80105e4:	ed43 7a04 	vstr	s15, [r3, #-16]
 80105e8:	d1f5      	bne.n	80105d6 <arm_cfft_f32+0xc2>
 80105ea:	e79c      	b.n	8010526 <arm_cfft_f32+0x12>
 80105ec:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80105f0:	d0a7      	beq.n	8010542 <arm_cfft_f32+0x2e>
 80105f2:	e7ac      	b.n	801054e <arm_cfft_f32+0x3a>
 80105f4:	2d10      	cmp	r5, #16
 80105f6:	d0b8      	beq.n	801056a <arm_cfft_f32+0x56>
 80105f8:	e7a9      	b.n	801054e <arm_cfft_f32+0x3a>
 80105fa:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80105fe:	d896      	bhi.n	801052e <arm_cfft_f32+0x1a>
 8010600:	e7ac      	b.n	801055c <arm_cfft_f32+0x48>
 8010602:	bf00      	nop

08010604 <arm_cmplx_mag_f32>:
 8010604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010608:	ea5f 0892 	movs.w	r8, r2, lsr #2
 801060c:	b084      	sub	sp, #16
 801060e:	d07f      	beq.n	8010710 <arm_cmplx_mag_f32+0x10c>
 8010610:	f100 0420 	add.w	r4, r0, #32
 8010614:	f101 0510 	add.w	r5, r1, #16
 8010618:	4646      	mov	r6, r8
 801061a:	2700      	movs	r7, #0
 801061c:	e05a      	b.n	80106d4 <arm_cmplx_mag_f32+0xd0>
 801061e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8010622:	eeb4 0a40 	vcmp.f32	s0, s0
 8010626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801062a:	f040 80a4 	bne.w	8010776 <arm_cmplx_mag_f32+0x172>
 801062e:	ed05 0a04 	vstr	s0, [r5, #-16]
 8010632:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 8010636:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 801063a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801063e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8010642:	ee77 7a80 	vadd.f32	s15, s15, s0
 8010646:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801064a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801064e:	f2c0 808f 	blt.w	8010770 <arm_cmplx_mag_f32+0x16c>
 8010652:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8010656:	eeb4 0a40 	vcmp.f32	s0, s0
 801065a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801065e:	f040 80af 	bne.w	80107c0 <arm_cmplx_mag_f32+0x1bc>
 8010662:	ed05 0a03 	vstr	s0, [r5, #-12]
 8010666:	ed54 7a04 	vldr	s15, [r4, #-16]
 801066a:	ed14 0a03 	vldr	s0, [r4, #-12]
 801066e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010672:	ee20 0a00 	vmul.f32	s0, s0, s0
 8010676:	ee77 7a80 	vadd.f32	s15, s15, s0
 801067a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801067e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010682:	db72      	blt.n	801076a <arm_cmplx_mag_f32+0x166>
 8010684:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8010688:	eeb4 0a40 	vcmp.f32	s0, s0
 801068c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010690:	f040 808c 	bne.w	80107ac <arm_cmplx_mag_f32+0x1a8>
 8010694:	ed05 0a02 	vstr	s0, [r5, #-8]
 8010698:	ed54 7a02 	vldr	s15, [r4, #-8]
 801069c:	ed14 0a01 	vldr	s0, [r4, #-4]
 80106a0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80106a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80106a8:	ee77 7a80 	vadd.f32	s15, s15, s0
 80106ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80106b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106b4:	db20      	blt.n	80106f8 <arm_cmplx_mag_f32+0xf4>
 80106b6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80106ba:	eeb4 0a40 	vcmp.f32	s0, s0
 80106be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106c2:	d169      	bne.n	8010798 <arm_cmplx_mag_f32+0x194>
 80106c4:	3e01      	subs	r6, #1
 80106c6:	ed05 0a01 	vstr	s0, [r5, #-4]
 80106ca:	f104 0420 	add.w	r4, r4, #32
 80106ce:	f105 0510 	add.w	r5, r5, #16
 80106d2:	d019      	beq.n	8010708 <arm_cmplx_mag_f32+0x104>
 80106d4:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 80106d8:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 80106dc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80106e0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80106e4:	ee77 7a80 	vadd.f32	s15, s15, s0
 80106e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80106ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106f0:	da95      	bge.n	801061e <arm_cmplx_mag_f32+0x1a>
 80106f2:	f845 7c10 	str.w	r7, [r5, #-16]
 80106f6:	e79c      	b.n	8010632 <arm_cmplx_mag_f32+0x2e>
 80106f8:	3e01      	subs	r6, #1
 80106fa:	f845 7c04 	str.w	r7, [r5, #-4]
 80106fe:	f104 0420 	add.w	r4, r4, #32
 8010702:	f105 0510 	add.w	r5, r5, #16
 8010706:	d1e5      	bne.n	80106d4 <arm_cmplx_mag_f32+0xd0>
 8010708:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 801070c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8010710:	f012 0503 	ands.w	r5, r2, #3
 8010714:	d026      	beq.n	8010764 <arm_cmplx_mag_f32+0x160>
 8010716:	f100 0408 	add.w	r4, r0, #8
 801071a:	2600      	movs	r6, #0
 801071c:	e00c      	b.n	8010738 <arm_cmplx_mag_f32+0x134>
 801071e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8010722:	eeb4 0a40 	vcmp.f32	s0, s0
 8010726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801072a:	d12e      	bne.n	801078a <arm_cmplx_mag_f32+0x186>
 801072c:	3d01      	subs	r5, #1
 801072e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8010732:	f104 0408 	add.w	r4, r4, #8
 8010736:	d015      	beq.n	8010764 <arm_cmplx_mag_f32+0x160>
 8010738:	ed54 7a02 	vldr	s15, [r4, #-8]
 801073c:	3104      	adds	r1, #4
 801073e:	ed14 0a01 	vldr	s0, [r4, #-4]
 8010742:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010746:	ee20 0a00 	vmul.f32	s0, s0, s0
 801074a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801074e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010756:	dae2      	bge.n	801071e <arm_cmplx_mag_f32+0x11a>
 8010758:	3d01      	subs	r5, #1
 801075a:	f841 6c04 	str.w	r6, [r1, #-4]
 801075e:	f104 0408 	add.w	r4, r4, #8
 8010762:	d1e9      	bne.n	8010738 <arm_cmplx_mag_f32+0x134>
 8010764:	b004      	add	sp, #16
 8010766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801076a:	f845 7c08 	str.w	r7, [r5, #-8]
 801076e:	e793      	b.n	8010698 <arm_cmplx_mag_f32+0x94>
 8010770:	f845 7c0c 	str.w	r7, [r5, #-12]
 8010774:	e777      	b.n	8010666 <arm_cmplx_mag_f32+0x62>
 8010776:	eeb0 0a67 	vmov.f32	s0, s15
 801077a:	9203      	str	r2, [sp, #12]
 801077c:	9102      	str	r1, [sp, #8]
 801077e:	9001      	str	r0, [sp, #4]
 8010780:	f006 fdd0 	bl	8017324 <sqrtf>
 8010784:	a801      	add	r0, sp, #4
 8010786:	c807      	ldmia	r0, {r0, r1, r2}
 8010788:	e751      	b.n	801062e <arm_cmplx_mag_f32+0x2a>
 801078a:	eeb0 0a67 	vmov.f32	s0, s15
 801078e:	9101      	str	r1, [sp, #4]
 8010790:	f006 fdc8 	bl	8017324 <sqrtf>
 8010794:	9901      	ldr	r1, [sp, #4]
 8010796:	e7c9      	b.n	801072c <arm_cmplx_mag_f32+0x128>
 8010798:	eeb0 0a67 	vmov.f32	s0, s15
 801079c:	9203      	str	r2, [sp, #12]
 801079e:	9102      	str	r1, [sp, #8]
 80107a0:	9001      	str	r0, [sp, #4]
 80107a2:	f006 fdbf 	bl	8017324 <sqrtf>
 80107a6:	a801      	add	r0, sp, #4
 80107a8:	c807      	ldmia	r0, {r0, r1, r2}
 80107aa:	e78b      	b.n	80106c4 <arm_cmplx_mag_f32+0xc0>
 80107ac:	eeb0 0a67 	vmov.f32	s0, s15
 80107b0:	9203      	str	r2, [sp, #12]
 80107b2:	9102      	str	r1, [sp, #8]
 80107b4:	9001      	str	r0, [sp, #4]
 80107b6:	f006 fdb5 	bl	8017324 <sqrtf>
 80107ba:	a801      	add	r0, sp, #4
 80107bc:	c807      	ldmia	r0, {r0, r1, r2}
 80107be:	e769      	b.n	8010694 <arm_cmplx_mag_f32+0x90>
 80107c0:	eeb0 0a67 	vmov.f32	s0, s15
 80107c4:	9203      	str	r2, [sp, #12]
 80107c6:	9102      	str	r1, [sp, #8]
 80107c8:	9001      	str	r0, [sp, #4]
 80107ca:	f006 fdab 	bl	8017324 <sqrtf>
 80107ce:	a801      	add	r0, sp, #4
 80107d0:	c807      	ldmia	r0, {r0, r1, r2}
 80107d2:	e746      	b.n	8010662 <arm_cmplx_mag_f32+0x5e>

080107d4 <arm_radix8_butterfly_f32>:
 80107d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d8:	469e      	mov	lr, r3
 80107da:	4603      	mov	r3, r0
 80107dc:	468a      	mov	sl, r1
 80107de:	468b      	mov	fp, r1
 80107e0:	3304      	adds	r3, #4
 80107e2:	ed2d 8b10 	vpush	{d8-d15}
 80107e6:	469c      	mov	ip, r3
 80107e8:	b09d      	sub	sp, #116	@ 0x74
 80107ea:	ed9f 9ac3 	vldr	s18, [pc, #780]	@ 8010af8 <arm_radix8_butterfly_f32+0x324>
 80107ee:	9019      	str	r0, [sp, #100]	@ 0x64
 80107f0:	921a      	str	r2, [sp, #104]	@ 0x68
 80107f2:	931b      	str	r3, [sp, #108]	@ 0x6c
 80107f4:	ea4f 03db 	mov.w	r3, fp, lsr #3
 80107f8:	f04f 0800 	mov.w	r8, #0
 80107fc:	461a      	mov	r2, r3
 80107fe:	9311      	str	r3, [sp, #68]	@ 0x44
 8010800:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8010804:	4611      	mov	r1, r2
 8010806:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 801080a:	9300      	str	r3, [sp, #0]
 801080c:	0053      	lsls	r3, r2, #1
 801080e:	18d5      	adds	r5, r2, r3
 8010810:	9301      	str	r3, [sp, #4]
 8010812:	0113      	lsls	r3, r2, #4
 8010814:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010816:	194c      	adds	r4, r1, r5
 8010818:	eb02 0609 	add.w	r6, r2, r9
 801081c:	9302      	str	r3, [sp, #8]
 801081e:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8010822:	4613      	mov	r3, r2
 8010824:	190a      	adds	r2, r1, r4
 8010826:	eb06 0709 	add.w	r7, r6, r9
 801082a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801082e:	1888      	adds	r0, r1, r2
 8010830:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010834:	4401      	add	r1, r0
 8010836:	3204      	adds	r2, #4
 8010838:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 801083c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8010840:	9b00      	ldr	r3, [sp, #0]
 8010842:	3104      	adds	r1, #4
 8010844:	ed5c 7a01 	vldr	s15, [ip, #-4]
 8010848:	44d8      	add	r8, fp
 801084a:	ed90 7a00 	vldr	s14, [r0]
 801084e:	ed94 5a00 	vldr	s10, [r4]
 8010852:	45c2      	cmp	sl, r8
 8010854:	edd7 3a00 	vldr	s7, [r7]
 8010858:	ed96 6a00 	vldr	s12, [r6]
 801085c:	ee37 1a85 	vadd.f32	s2, s15, s10
 8010860:	ed52 6a01 	vldr	s13, [r2, #-4]
 8010864:	ee73 4a87 	vadd.f32	s9, s7, s14
 8010868:	ee37 5ac5 	vsub.f32	s10, s15, s10
 801086c:	edd5 7a00 	vldr	s15, [r5]
 8010870:	ee73 3ac7 	vsub.f32	s7, s7, s14
 8010874:	ed11 7a01 	vldr	s14, [r1, #-4]
 8010878:	ee36 2a26 	vadd.f32	s4, s12, s13
 801087c:	ee37 4a87 	vadd.f32	s8, s15, s14
 8010880:	ee76 6a66 	vsub.f32	s13, s12, s13
 8010884:	ee71 5a24 	vadd.f32	s11, s2, s9
 8010888:	ee32 6a04 	vadd.f32	s12, s4, s8
 801088c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010890:	ee31 1a64 	vsub.f32	s2, s2, s9
 8010894:	ee75 4a86 	vadd.f32	s9, s11, s12
 8010898:	ee76 7ac7 	vsub.f32	s15, s13, s14
 801089c:	ee75 5ac6 	vsub.f32	s11, s11, s12
 80108a0:	ed4c 4a01 	vstr	s9, [ip, #-4]
 80108a4:	ee32 2a44 	vsub.f32	s4, s4, s8
 80108a8:	ee67 7a89 	vmul.f32	s15, s15, s18
 80108ac:	ed94 0a01 	vldr	s0, [r4, #4]
 80108b0:	edc4 5a00 	vstr	s11, [r4]
 80108b4:	ee36 7a87 	vadd.f32	s14, s13, s14
 80108b8:	edd6 5a01 	vldr	s11, [r6, #4]
 80108bc:	edd5 2a01 	vldr	s5, [r5, #4]
 80108c0:	ee75 1a27 	vadd.f32	s3, s10, s15
 80108c4:	ed92 4a00 	vldr	s8, [r2]
 80108c8:	ee75 7a67 	vsub.f32	s15, s10, s15
 80108cc:	edd1 4a00 	vldr	s9, [r1]
 80108d0:	ee27 7a09 	vmul.f32	s14, s14, s18
 80108d4:	ee35 3ac4 	vsub.f32	s6, s11, s8
 80108d8:	ed9c 6a00 	vldr	s12, [ip]
 80108dc:	ee72 6ae4 	vsub.f32	s13, s5, s9
 80108e0:	edd0 0a01 	vldr	s1, [r0, #4]
 80108e4:	ed97 5a01 	vldr	s10, [r7, #4]
 80108e8:	ee35 4a84 	vadd.f32	s8, s11, s8
 80108ec:	ee72 4aa4 	vadd.f32	s9, s5, s9
 80108f0:	ee73 5a26 	vadd.f32	s11, s6, s13
 80108f4:	ee76 2a00 	vadd.f32	s5, s12, s0
 80108f8:	ee73 6a66 	vsub.f32	s13, s6, s13
 80108fc:	ee36 6a40 	vsub.f32	s12, s12, s0
 8010900:	ee35 0a20 	vadd.f32	s0, s10, s1
 8010904:	ee65 5a89 	vmul.f32	s11, s11, s18
 8010908:	ee35 5a60 	vsub.f32	s10, s10, s1
 801090c:	ee32 3a80 	vadd.f32	s6, s5, s0
 8010910:	ee74 0a24 	vadd.f32	s1, s8, s9
 8010914:	ee66 6a89 	vmul.f32	s13, s13, s18
 8010918:	ee74 4a64 	vsub.f32	s9, s8, s9
 801091c:	ee32 4ac0 	vsub.f32	s8, s5, s0
 8010920:	ee75 2a25 	vadd.f32	s5, s10, s11
 8010924:	ee33 0a20 	vadd.f32	s0, s6, s1
 8010928:	ee75 5a65 	vsub.f32	s11, s10, s11
 801092c:	ee33 3a60 	vsub.f32	s6, s6, s1
 8010930:	ee36 5a26 	vadd.f32	s10, s12, s13
 8010934:	ed8c 0a00 	vstr	s0, [ip]
 8010938:	ee76 6a66 	vsub.f32	s13, s12, s13
 801093c:	449c      	add	ip, r3
 801093e:	ee33 6a87 	vadd.f32	s12, s7, s14
 8010942:	ed84 3a01 	vstr	s6, [r4, #4]
 8010946:	ee33 7ac7 	vsub.f32	s14, s7, s14
 801094a:	441c      	add	r4, r3
 801094c:	ee71 3a24 	vadd.f32	s7, s2, s9
 8010950:	ee71 4a64 	vsub.f32	s9, s2, s9
 8010954:	ee31 3aa2 	vadd.f32	s6, s3, s5
 8010958:	edc7 3a00 	vstr	s7, [r7]
 801095c:	ee34 1a42 	vsub.f32	s2, s8, s4
 8010960:	edc0 4a00 	vstr	s9, [r0]
 8010964:	ee77 3aa5 	vadd.f32	s7, s15, s11
 8010968:	ee75 4a46 	vsub.f32	s9, s10, s12
 801096c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8010970:	ed87 1a01 	vstr	s2, [r7, #4]
 8010974:	ee76 5ac7 	vsub.f32	s11, s13, s14
 8010978:	441f      	add	r7, r3
 801097a:	ee32 4a04 	vadd.f32	s8, s4, s8
 801097e:	ee71 1ae2 	vsub.f32	s3, s3, s5
 8010982:	ee36 6a05 	vadd.f32	s12, s12, s10
 8010986:	ee37 7a26 	vadd.f32	s14, s14, s13
 801098a:	ed80 4a01 	vstr	s8, [r0, #4]
 801098e:	ed86 3a00 	vstr	s6, [r6]
 8010992:	4418      	add	r0, r3
 8010994:	ed41 1a01 	vstr	s3, [r1, #-4]
 8010998:	ed42 3a01 	vstr	s7, [r2, #-4]
 801099c:	edc5 7a00 	vstr	s15, [r5]
 80109a0:	edc6 4a01 	vstr	s9, [r6, #4]
 80109a4:	441e      	add	r6, r3
 80109a6:	ed81 6a00 	vstr	s12, [r1]
 80109aa:	4419      	add	r1, r3
 80109ac:	edc2 5a00 	vstr	s11, [r2]
 80109b0:	441a      	add	r2, r3
 80109b2:	ed85 7a01 	vstr	s14, [r5, #4]
 80109b6:	441d      	add	r5, r3
 80109b8:	f63f af44 	bhi.w	8010844 <arm_radix8_butterfly_f32+0x70>
 80109bc:	9300      	str	r3, [sp, #0]
 80109be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80109c0:	2b07      	cmp	r3, #7
 80109c2:	f240 81f4 	bls.w	8010dae <arm_radix8_butterfly_f32+0x5da>
 80109c6:	9901      	ldr	r1, [sp, #4]
 80109c8:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 80109cc:	9d02      	ldr	r5, [sp, #8]
 80109ce:	ea4f 02ce 	mov.w	r2, lr, lsl #3
 80109d2:	3101      	adds	r1, #1
 80109d4:	eb04 000e 	add.w	r0, r4, lr
 80109d8:	00e4      	lsls	r4, r4, #3
 80109da:	3508      	adds	r5, #8
 80109dc:	4419      	add	r1, r3
 80109de:	eb00 0c0e 	add.w	ip, r0, lr
 80109e2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80109e4:	00c0      	lsls	r0, r0, #3
 80109e6:	185e      	adds	r6, r3, r1
 80109e8:	4617      	mov	r7, r2
 80109ea:	9218      	str	r2, [sp, #96]	@ 0x60
 80109ec:	f109 0908 	add.w	r9, r9, #8
 80109f0:	199c      	adds	r4, r3, r6
 80109f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80109f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80109f6:	9012      	str	r0, [sp, #72]	@ 0x48
 80109f8:	195d      	adds	r5, r3, r5
 80109fa:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80109fc:	443a      	add	r2, r7
 80109fe:	950c      	str	r5, [sp, #48]	@ 0x30
 8010a00:	4698      	mov	r8, r3
 8010a02:	4420      	add	r0, r4
 8010a04:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8010a06:	19d7      	adds	r7, r2, r7
 8010a08:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010a0c:	4405      	add	r5, r0
 8010a0e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8010a12:	9710      	str	r7, [sp, #64]	@ 0x40
 8010a14:	eb0c 070e 	add.w	r7, ip, lr
 8010a18:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8010a1c:	3404      	adds	r4, #4
 8010a1e:	3004      	adds	r0, #4
 8010a20:	44c8      	add	r8, r9
 8010a22:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 8010a26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010a28:	940a      	str	r4, [sp, #40]	@ 0x28
 8010a2a:	9009      	str	r0, [sp, #36]	@ 0x24
 8010a2c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8010a30:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8010a32:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8010a36:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8010a38:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
 8010a3c:	eb07 080e 	add.w	r8, r7, lr
 8010a40:	eb04 0900 	add.w	r9, r4, r0
 8010a44:	00f8      	lsls	r0, r7, #3
 8010a46:	ea4f 0cc8 	mov.w	ip, r8, lsl #3
 8010a4a:	3504      	adds	r5, #4
 8010a4c:	4607      	mov	r7, r0
 8010a4e:	9017      	str	r0, [sp, #92]	@ 0x5c
 8010a50:	910b      	str	r1, [sp, #44]	@ 0x2c
 8010a52:	4618      	mov	r0, r3
 8010a54:	eb03 01c6 	add.w	r1, r3, r6, lsl #3
 8010a58:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010a5a:	f8cd c050 	str.w	ip, [sp, #80]	@ 0x50
 8010a5e:	18e3      	adds	r3, r4, r3
 8010a60:	9508      	str	r5, [sp, #32]
 8010a62:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8010a64:	910e      	str	r1, [sp, #56]	@ 0x38
 8010a66:	4621      	mov	r1, r4
 8010a68:	eb04 0805 	add.w	r8, r4, r5
 8010a6c:	9304      	str	r3, [sp, #16]
 8010a6e:	19e5      	adds	r5, r4, r7
 8010a70:	ea4f 130e 	mov.w	r3, lr, lsl #4
 8010a74:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8010a76:	9316      	str	r3, [sp, #88]	@ 0x58
 8010a78:	190b      	adds	r3, r1, r4
 8010a7a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8010a7c:	9505      	str	r5, [sp, #20]
 8010a7e:	9303      	str	r3, [sp, #12]
 8010a80:	f100 0308 	add.w	r3, r0, #8
 8010a84:	9707      	str	r7, [sp, #28]
 8010a86:	4638      	mov	r0, r7
 8010a88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010a8a:	2301      	movs	r3, #1
 8010a8c:	9306      	str	r3, [sp, #24]
 8010a8e:	9b00      	ldr	r3, [sp, #0]
 8010a90:	ed90 fa00 	vldr	s30, [r0]
 8010a94:	edd0 ba01 	vldr	s23, [r0, #4]
 8010a98:	9803      	ldr	r0, [sp, #12]
 8010a9a:	9903      	ldr	r1, [sp, #12]
 8010a9c:	ed90 ba01 	vldr	s22, [r0, #4]
 8010aa0:	9804      	ldr	r0, [sp, #16]
 8010aa2:	edd1 ea00 	vldr	s29, [r1]
 8010aa6:	edd0 aa01 	vldr	s21, [r0, #4]
 8010aaa:	9805      	ldr	r0, [sp, #20]
 8010aac:	9905      	ldr	r1, [sp, #20]
 8010aae:	edd0 7a01 	vldr	s15, [r0, #4]
 8010ab2:	ed91 da00 	vldr	s26, [r1]
 8010ab6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8010ab8:	9c04      	ldr	r4, [sp, #16]
 8010aba:	edcd 7a01 	vstr	s15, [sp, #4]
 8010abe:	edd8 7a01 	vldr	s15, [r8, #4]
 8010ac2:	9100      	str	r1, [sp, #0]
 8010ac4:	edd2 fa00 	vldr	s31, [r2]
 8010ac8:	ed94 ea00 	vldr	s28, [r4]
 8010acc:	ed92 ca01 	vldr	s24, [r2, #4]
 8010ad0:	f8dd e020 	ldr.w	lr, [sp, #32]
 8010ad4:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8010ad6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8010ad8:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010ada:	edd9 da00 	vldr	s27, [r9]
 8010ade:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8010ae0:	edd8 ca00 	vldr	s25, [r8]
 8010ae4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010ae6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010ae8:	f8dd c018 	ldr.w	ip, [sp, #24]
 8010aec:	ed99 aa01 	vldr	s20, [r9, #4]
 8010af0:	edcd 7a02 	vstr	s15, [sp, #8]
 8010af4:	9800      	ldr	r0, [sp, #0]
 8010af6:	e001      	b.n	8010afc <arm_radix8_butterfly_f32+0x328>
 8010af8:	3f3504f3 	.word	0x3f3504f3
 8010afc:	edd5 3a00 	vldr	s7, [r5]
 8010b00:	44dc      	add	ip, fp
 8010b02:	ed91 7a00 	vldr	s14, [r1]
 8010b06:	edd4 8a00 	vldr	s17, [r4]
 8010b0a:	45e2      	cmp	sl, ip
 8010b0c:	ed57 7a01 	vldr	s15, [r7, #-4]
 8010b10:	ed90 5a00 	vldr	s10, [r0]
 8010b14:	ed56 5a01 	vldr	s11, [r6, #-4]
 8010b18:	ee38 6aa7 	vadd.f32	s12, s17, s15
 8010b1c:	ed92 1a00 	vldr	s2, [r2]
 8010b20:	ee78 4ae7 	vsub.f32	s9, s17, s15
 8010b24:	ed1e 4a01 	vldr	s8, [lr, #-4]
 8010b28:	ee75 9a25 	vadd.f32	s19, s10, s11
 8010b2c:	ee31 3a07 	vadd.f32	s6, s2, s14
 8010b30:	ed92 8a01 	vldr	s16, [r2, #4]
 8010b34:	ee73 6a84 	vadd.f32	s13, s7, s8
 8010b38:	ee75 5a65 	vsub.f32	s11, s10, s11
 8010b3c:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8010b40:	ee73 1a06 	vadd.f32	s3, s6, s12
 8010b44:	ee39 5aa6 	vadd.f32	s10, s19, s13
 8010b48:	ee75 7a84 	vadd.f32	s15, s11, s8
 8010b4c:	ee31 1a47 	vsub.f32	s2, s2, s14
 8010b50:	ee31 7a85 	vadd.f32	s14, s3, s10
 8010b54:	ee67 7a89 	vmul.f32	s15, s15, s18
 8010b58:	ee33 3a46 	vsub.f32	s6, s6, s12
 8010b5c:	ed82 7a00 	vstr	s14, [r2]
 8010b60:	ee79 9ae6 	vsub.f32	s19, s19, s13
 8010b64:	ed96 6a00 	vldr	s12, [r6]
 8010b68:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8010b6c:	edd5 3a01 	vldr	s7, [r5, #4]
 8010b70:	ee74 8ae7 	vsub.f32	s17, s9, s15
 8010b74:	ed90 7a01 	vldr	s14, [r0, #4]
 8010b78:	ee35 4ac4 	vsub.f32	s8, s11, s8
 8010b7c:	edde 4a00 	vldr	s9, [lr]
 8010b80:	ee31 5ac5 	vsub.f32	s10, s3, s10
 8010b84:	ee77 2a46 	vsub.f32	s5, s14, s12
 8010b88:	edd1 6a01 	vldr	s13, [r1, #4]
 8010b8c:	ee73 7ae4 	vsub.f32	s15, s7, s9
 8010b90:	edd7 0a00 	vldr	s1, [r7]
 8010b94:	ee77 5a06 	vadd.f32	s11, s14, s12
 8010b98:	ed94 7a01 	vldr	s14, [r4, #4]
 8010b9c:	ee33 6aa4 	vadd.f32	s12, s7, s9
 8010ba0:	ee32 0ae7 	vsub.f32	s0, s5, s15
 8010ba4:	ee78 4a66 	vsub.f32	s9, s16, s13
 8010ba8:	ee78 3a26 	vadd.f32	s7, s16, s13
 8010bac:	ee72 2aa7 	vadd.f32	s5, s5, s15
 8010bb0:	ee77 6a20 	vadd.f32	s13, s14, s1
 8010bb4:	ee24 4a09 	vmul.f32	s8, s8, s18
 8010bb8:	ee37 7a60 	vsub.f32	s14, s14, s1
 8010bbc:	ee20 8a09 	vmul.f32	s16, s0, s18
 8010bc0:	ee75 0a86 	vadd.f32	s1, s11, s12
 8010bc4:	ee33 0aa6 	vadd.f32	s0, s7, s13
 8010bc8:	ee62 2a89 	vmul.f32	s5, s5, s18
 8010bcc:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010bd0:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8010bd4:	ee77 7a62 	vsub.f32	s15, s14, s5
 8010bd8:	ee74 5a88 	vadd.f32	s11, s9, s16
 8010bdc:	ee34 8ac8 	vsub.f32	s16, s9, s16
 8010be0:	ee77 4a22 	vadd.f32	s9, s14, s5
 8010be4:	ee71 2a04 	vadd.f32	s5, s2, s8
 8010be8:	ee31 7a44 	vsub.f32	s14, s2, s8
 8010bec:	ee30 1a60 	vsub.f32	s2, s0, s1
 8010bf0:	ee73 1a06 	vadd.f32	s3, s6, s12
 8010bf4:	ee33 6a46 	vsub.f32	s12, s6, s12
 8010bf8:	ee33 3ae9 	vsub.f32	s6, s7, s19
 8010bfc:	ee79 6aa3 	vadd.f32	s13, s19, s7
 8010c00:	ee38 4a68 	vsub.f32	s8, s16, s17
 8010c04:	ee75 3ac2 	vsub.f32	s7, s11, s4
 8010c08:	ee72 5a25 	vadd.f32	s11, s4, s11
 8010c0c:	ee32 2aa4 	vadd.f32	s4, s5, s9
 8010c10:	ee72 4ae4 	vsub.f32	s9, s5, s9
 8010c14:	ee77 2a27 	vadd.f32	s5, s14, s15
 8010c18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010c1c:	ee78 7a88 	vadd.f32	s15, s17, s16
 8010c20:	ee6e 8a05 	vmul.f32	s17, s28, s10
 8010c24:	ee2a 8a81 	vmul.f32	s16, s21, s2
 8010c28:	ee2a 5a85 	vmul.f32	s10, s21, s10
 8010c2c:	ee2e 1a01 	vmul.f32	s2, s28, s2
 8010c30:	ee6f 9a21 	vmul.f32	s19, s30, s3
 8010c34:	ee70 0a20 	vadd.f32	s1, s0, s1
 8010c38:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 8010c3c:	ee2b 0a83 	vmul.f32	s0, s23, s6
 8010c40:	ee2f 3a03 	vmul.f32	s6, s30, s6
 8010c44:	edc2 0a01 	vstr	s1, [r2, #4]
 8010c48:	ee38 8a88 	vadd.f32	s16, s17, s16
 8010c4c:	441a      	add	r2, r3
 8010c4e:	ee6c 8a23 	vmul.f32	s17, s24, s7
 8010c52:	ee31 5a45 	vsub.f32	s10, s2, s10
 8010c56:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 8010c5a:	ed81 8a00 	vstr	s16, [r1]
 8010c5e:	ee39 0a80 	vadd.f32	s0, s19, s0
 8010c62:	ee33 3a61 	vsub.f32	s6, s6, s3
 8010c66:	ed81 5a01 	vstr	s10, [r1, #4]
 8010c6a:	ee6f 0a82 	vmul.f32	s1, s31, s4
 8010c6e:	edcd 3a00 	vstr	s7, [sp]
 8010c72:	ed9d 5a02 	vldr	s10, [sp, #8]
 8010c76:	ee2d 8a06 	vmul.f32	s16, s26, s12
 8010c7a:	eddd 3a01 	vldr	s7, [sp, #4]
 8010c7e:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 8010c82:	ed84 0a00 	vstr	s0, [r4]
 8010c86:	ee65 4a24 	vmul.f32	s9, s10, s9
 8010c8a:	ed84 3a01 	vstr	s6, [r4, #4]
 8010c8e:	ee23 1aa6 	vmul.f32	s2, s7, s13
 8010c92:	ee23 6a86 	vmul.f32	s12, s7, s12
 8010c96:	eddd 3a00 	vldr	s7, [sp]
 8010c9a:	ee25 5a25 	vmul.f32	s10, s10, s11
 8010c9e:	4419      	add	r1, r3
 8010ca0:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 8010ca4:	441c      	add	r4, r3
 8010ca6:	ee6a 1a04 	vmul.f32	s3, s20, s8
 8010caa:	ee70 0aa8 	vadd.f32	s1, s1, s17
 8010cae:	ee2e 3a87 	vmul.f32	s6, s29, s14
 8010cb2:	ee6b 8a27 	vmul.f32	s17, s22, s15
 8010cb6:	ee2c 2a02 	vmul.f32	s4, s24, s4
 8010cba:	ee6d 6a26 	vmul.f32	s13, s26, s13
 8010cbe:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 8010cc2:	ee6a 2a22 	vmul.f32	s5, s20, s5
 8010cc6:	ee2d 4a84 	vmul.f32	s8, s27, s8
 8010cca:	ee2b 7a07 	vmul.f32	s14, s22, s14
 8010cce:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 8010cd2:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8010cd6:	ee38 8a01 	vadd.f32	s16, s16, s2
 8010cda:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8010cde:	ee39 5a85 	vadd.f32	s10, s19, s10
 8010ce2:	ee75 4ae4 	vsub.f32	s9, s11, s9
 8010ce6:	ed07 8a01 	vstr	s16, [r7, #-4]
 8010cea:	ee30 0a21 	vadd.f32	s0, s0, s3
 8010cee:	ed87 6a00 	vstr	s12, [r7]
 8010cf2:	ee74 2a62 	vsub.f32	s5, s8, s5
 8010cf6:	edc0 0a00 	vstr	s1, [r0]
 8010cfa:	ee33 3a28 	vadd.f32	s6, s6, s17
 8010cfe:	edc0 3a01 	vstr	s7, [r0, #4]
 8010d02:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010d06:	ed0e 5a01 	vstr	s10, [lr, #-4]
 8010d0a:	edce 4a00 	vstr	s9, [lr]
 8010d0e:	4418      	add	r0, r3
 8010d10:	ed06 0a01 	vstr	s0, [r6, #-4]
 8010d14:	441f      	add	r7, r3
 8010d16:	edc6 2a00 	vstr	s5, [r6]
 8010d1a:	449e      	add	lr, r3
 8010d1c:	ed85 3a00 	vstr	s6, [r5]
 8010d20:	441e      	add	r6, r3
 8010d22:	ed85 7a01 	vstr	s14, [r5, #4]
 8010d26:	441d      	add	r5, r3
 8010d28:	f63f aee8 	bhi.w	8010afc <arm_radix8_butterfly_f32+0x328>
 8010d2c:	9a06      	ldr	r2, [sp, #24]
 8010d2e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8010d30:	3201      	adds	r2, #1
 8010d32:	4611      	mov	r1, r2
 8010d34:	9206      	str	r2, [sp, #24]
 8010d36:	9a07      	ldr	r2, [sp, #28]
 8010d38:	4402      	add	r2, r0
 8010d3a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8010d3c:	9207      	str	r2, [sp, #28]
 8010d3e:	9a03      	ldr	r2, [sp, #12]
 8010d40:	4402      	add	r2, r0
 8010d42:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8010d44:	9203      	str	r2, [sp, #12]
 8010d46:	9a04      	ldr	r2, [sp, #16]
 8010d48:	4402      	add	r2, r0
 8010d4a:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8010d4c:	9204      	str	r2, [sp, #16]
 8010d4e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8010d50:	4491      	add	r9, r2
 8010d52:	9a05      	ldr	r2, [sp, #20]
 8010d54:	4402      	add	r2, r0
 8010d56:	9205      	str	r2, [sp, #20]
 8010d58:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010d5a:	4490      	add	r8, r2
 8010d5c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010d5e:	3208      	adds	r2, #8
 8010d60:	920f      	str	r2, [sp, #60]	@ 0x3c
 8010d62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d64:	3208      	adds	r2, #8
 8010d66:	920e      	str	r2, [sp, #56]	@ 0x38
 8010d68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010d6a:	3208      	adds	r2, #8
 8010d6c:	920d      	str	r2, [sp, #52]	@ 0x34
 8010d6e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010d70:	3208      	adds	r2, #8
 8010d72:	920c      	str	r2, [sp, #48]	@ 0x30
 8010d74:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010d76:	3208      	adds	r2, #8
 8010d78:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010d7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010d7c:	3208      	adds	r2, #8
 8010d7e:	920a      	str	r2, [sp, #40]	@ 0x28
 8010d80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010d82:	3208      	adds	r2, #8
 8010d84:	9209      	str	r2, [sp, #36]	@ 0x24
 8010d86:	9a08      	ldr	r2, [sp, #32]
 8010d88:	3208      	adds	r2, #8
 8010d8a:	9208      	str	r2, [sp, #32]
 8010d8c:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8010d8e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8010d90:	4622      	mov	r2, r4
 8010d92:	4288      	cmp	r0, r1
 8010d94:	d005      	beq.n	8010da2 <arm_radix8_butterfly_f32+0x5ce>
 8010d96:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8010d98:	4621      	mov	r1, r4
 8010d9a:	4401      	add	r1, r0
 8010d9c:	9807      	ldr	r0, [sp, #28]
 8010d9e:	9110      	str	r1, [sp, #64]	@ 0x40
 8010da0:	e676      	b.n	8010a90 <arm_radix8_butterfly_f32+0x2bc>
 8010da2:	4683      	mov	fp, r0
 8010da4:	f8bd e060 	ldrh.w	lr, [sp, #96]	@ 0x60
 8010da8:	f8dd c06c 	ldr.w	ip, [sp, #108]	@ 0x6c
 8010dac:	e522      	b.n	80107f4 <arm_radix8_butterfly_f32+0x20>
 8010dae:	b01d      	add	sp, #116	@ 0x74
 8010db0:	ecbd 8b10 	vpop	{d8-d15}
 8010db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010db8 <ai_buffer_get_size>:
 8010db8:	b368      	cbz	r0, 8010e16 <ai_buffer_get_size+0x5e>
 8010dba:	4b17      	ldr	r3, [pc, #92]	@ (8010e18 <ai_buffer_get_size+0x60>)
 8010dbc:	4a17      	ldr	r2, [pc, #92]	@ (8010e1c <ai_buffer_get_size+0x64>)
 8010dbe:	b410      	push	{r4}
 8010dc0:	6804      	ldr	r4, [r0, #0]
 8010dc2:	4023      	ands	r3, r4
 8010dc4:	4293      	cmp	r3, r2
 8010dc6:	d123      	bne.n	8010e10 <ai_buffer_get_size+0x58>
 8010dc8:	b311      	cbz	r1, 8010e10 <ai_buffer_get_size+0x58>
 8010dca:	6984      	ldr	r4, [r0, #24]
 8010dcc:	6862      	ldr	r2, [r4, #4]
 8010dce:	321f      	adds	r2, #31
 8010dd0:	f022 021f 	bic.w	r2, r2, #31
 8010dd4:	7d03      	ldrb	r3, [r0, #20]
 8010dd6:	6941      	ldr	r1, [r0, #20]
 8010dd8:	f1a3 0301 	sub.w	r3, r3, #1
 8010ddc:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8010de0:	fab3 f383 	clz	r3, r3
 8010de4:	095b      	lsrs	r3, r3, #5
 8010de6:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8010dea:	da0c      	bge.n	8010e06 <ai_buffer_get_size+0x4e>
 8010dec:	2b01      	cmp	r3, #1
 8010dee:	d103      	bne.n	8010df8 <ai_buffer_get_size+0x40>
 8010df0:	2802      	cmp	r0, #2
 8010df2:	f04f 0302 	mov.w	r3, #2
 8010df6:	d006      	beq.n	8010e06 <ai_buffer_get_size+0x4e>
 8010df8:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8010dfc:	3301      	adds	r3, #1
 8010dfe:	4298      	cmp	r0, r3
 8010e00:	fb01 f202 	mul.w	r2, r1, r2
 8010e04:	d1f2      	bne.n	8010dec <ai_buffer_get_size+0x34>
 8010e06:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8010e0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010e0e:	4770      	bx	lr
 8010e10:	6984      	ldr	r4, [r0, #24]
 8010e12:	6862      	ldr	r2, [r4, #4]
 8010e14:	e7de      	b.n	8010dd4 <ai_buffer_get_size+0x1c>
 8010e16:	4770      	bx	lr
 8010e18:	017fffff 	.word	0x017fffff
 8010e1c:	000400c0 	.word	0x000400c0

08010e20 <ai_buffer_array_sane>:
 8010e20:	b138      	cbz	r0, 8010e32 <ai_buffer_array_sane+0x12>
 8010e22:	6843      	ldr	r3, [r0, #4]
 8010e24:	b123      	cbz	r3, 8010e30 <ai_buffer_array_sane+0x10>
 8010e26:	8840      	ldrh	r0, [r0, #2]
 8010e28:	3800      	subs	r0, #0
 8010e2a:	bf18      	it	ne
 8010e2c:	2001      	movne	r0, #1
 8010e2e:	4770      	bx	lr
 8010e30:	4618      	mov	r0, r3
 8010e32:	4770      	bx	lr

08010e34 <ai_buffer_array_item_set_address>:
 8010e34:	b150      	cbz	r0, 8010e4c <ai_buffer_array_item_set_address+0x18>
 8010e36:	6843      	ldr	r3, [r0, #4]
 8010e38:	b14b      	cbz	r3, 8010e4e <ai_buffer_array_item_set_address+0x1a>
 8010e3a:	8840      	ldrh	r0, [r0, #2]
 8010e3c:	b900      	cbnz	r0, 8010e40 <ai_buffer_array_item_set_address+0xc>
 8010e3e:	4770      	bx	lr
 8010e40:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8010e44:	2001      	movs	r0, #1
 8010e46:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8010e4a:	605a      	str	r2, [r3, #4]
 8010e4c:	4770      	bx	lr
 8010e4e:	4618      	mov	r0, r3
 8010e50:	4770      	bx	lr
 8010e52:	bf00      	nop

08010e54 <ai_platform_get_weights_map>:
 8010e54:	2900      	cmp	r1, #0
 8010e56:	bf18      	it	ne
 8010e58:	2800      	cmpne	r0, #0
 8010e5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e5c:	bf0c      	ite	eq
 8010e5e:	2401      	moveq	r4, #1
 8010e60:	2400      	movne	r4, #0
 8010e62:	2a00      	cmp	r2, #0
 8010e64:	bf08      	it	eq
 8010e66:	f044 0401 	orreq.w	r4, r4, #1
 8010e6a:	b114      	cbz	r4, 8010e72 <ai_platform_get_weights_map+0x1e>
 8010e6c:	2400      	movs	r4, #0
 8010e6e:	4620      	mov	r0, r4
 8010e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e72:	4616      	mov	r6, r2
 8010e74:	4b22      	ldr	r3, [pc, #136]	@ (8010f00 <ai_platform_get_weights_map+0xac>)
 8010e76:	6812      	ldr	r2, [r2, #0]
 8010e78:	4605      	mov	r5, r0
 8010e7a:	460f      	mov	r7, r1
 8010e7c:	429a      	cmp	r2, r3
 8010e7e:	d022      	beq.n	8010ec6 <ai_platform_get_weights_map+0x72>
 8010e80:	6870      	ldr	r0, [r6, #4]
 8010e82:	2800      	cmp	r0, #0
 8010e84:	d0f2      	beq.n	8010e6c <ai_platform_get_weights_map+0x18>
 8010e86:	6806      	ldr	r6, [r0, #0]
 8010e88:	429e      	cmp	r6, r3
 8010e8a:	d006      	beq.n	8010e9a <ai_platform_get_weights_map+0x46>
 8010e8c:	f1a1 0401 	sub.w	r4, r1, #1
 8010e90:	6028      	str	r0, [r5, #0]
 8010e92:	fab4 f484 	clz	r4, r4
 8010e96:	0964      	lsrs	r4, r4, #5
 8010e98:	e7e9      	b.n	8010e6e <ai_platform_get_weights_map+0x1a>
 8010e9a:	3d04      	subs	r5, #4
 8010e9c:	4602      	mov	r2, r0
 8010e9e:	4621      	mov	r1, r4
 8010ea0:	e000      	b.n	8010ea4 <ai_platform_get_weights_map+0x50>
 8010ea2:	4619      	mov	r1, r3
 8010ea4:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8010ea8:	42b3      	cmp	r3, r6
 8010eaa:	d025      	beq.n	8010ef8 <ai_platform_get_weights_map+0xa4>
 8010eac:	f845 3f04 	str.w	r3, [r5, #4]!
 8010eb0:	1c4b      	adds	r3, r1, #1
 8010eb2:	429f      	cmp	r7, r3
 8010eb4:	d8f5      	bhi.n	8010ea2 <ai_platform_get_weights_map+0x4e>
 8010eb6:	d1da      	bne.n	8010e6e <ai_platform_get_weights_map+0x1a>
 8010eb8:	3102      	adds	r1, #2
 8010eba:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8010ebe:	42b3      	cmp	r3, r6
 8010ec0:	d1d5      	bne.n	8010e6e <ai_platform_get_weights_map+0x1a>
 8010ec2:	2401      	movs	r4, #1
 8010ec4:	e7d3      	b.n	8010e6e <ai_platform_get_weights_map+0x1a>
 8010ec6:	1d30      	adds	r0, r6, #4
 8010ec8:	f7ff ffaa 	bl	8010e20 <ai_buffer_array_sane>
 8010ecc:	2800      	cmp	r0, #0
 8010ece:	d0cd      	beq.n	8010e6c <ai_platform_get_weights_map+0x18>
 8010ed0:	88f3      	ldrh	r3, [r6, #6]
 8010ed2:	429f      	cmp	r7, r3
 8010ed4:	d1ca      	bne.n	8010e6c <ai_platform_get_weights_map+0x18>
 8010ed6:	3d04      	subs	r5, #4
 8010ed8:	4622      	mov	r2, r4
 8010eda:	68b3      	ldr	r3, [r6, #8]
 8010edc:	4423      	add	r3, r4
 8010ede:	341c      	adds	r4, #28
 8010ee0:	685b      	ldr	r3, [r3, #4]
 8010ee2:	b123      	cbz	r3, 8010eee <ai_platform_get_weights_map+0x9a>
 8010ee4:	3201      	adds	r2, #1
 8010ee6:	f845 3f04 	str.w	r3, [r5, #4]!
 8010eea:	4297      	cmp	r7, r2
 8010eec:	d8f5      	bhi.n	8010eda <ai_platform_get_weights_map+0x86>
 8010eee:	1abc      	subs	r4, r7, r2
 8010ef0:	fab4 f484 	clz	r4, r4
 8010ef4:	0964      	lsrs	r4, r4, #5
 8010ef6:	e7ba      	b.n	8010e6e <ai_platform_get_weights_map+0x1a>
 8010ef8:	428f      	cmp	r7, r1
 8010efa:	d1b8      	bne.n	8010e6e <ai_platform_get_weights_map+0x1a>
 8010efc:	e7e1      	b.n	8010ec2 <ai_platform_get_weights_map+0x6e>
 8010efe:	bf00      	nop
 8010f00:	a1facade 	.word	0xa1facade

08010f04 <ai_platform_get_activations_map>:
 8010f04:	2900      	cmp	r1, #0
 8010f06:	bf18      	it	ne
 8010f08:	2800      	cmpne	r0, #0
 8010f0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f0c:	bf0c      	ite	eq
 8010f0e:	2401      	moveq	r4, #1
 8010f10:	2400      	movne	r4, #0
 8010f12:	2a00      	cmp	r2, #0
 8010f14:	bf08      	it	eq
 8010f16:	f044 0401 	orreq.w	r4, r4, #1
 8010f1a:	b114      	cbz	r4, 8010f22 <ai_platform_get_activations_map+0x1e>
 8010f1c:	2400      	movs	r4, #0
 8010f1e:	4620      	mov	r0, r4
 8010f20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f22:	4616      	mov	r6, r2
 8010f24:	4b22      	ldr	r3, [pc, #136]	@ (8010fb0 <ai_platform_get_activations_map+0xac>)
 8010f26:	6812      	ldr	r2, [r2, #0]
 8010f28:	4605      	mov	r5, r0
 8010f2a:	460f      	mov	r7, r1
 8010f2c:	429a      	cmp	r2, r3
 8010f2e:	d022      	beq.n	8010f76 <ai_platform_get_activations_map+0x72>
 8010f30:	6a30      	ldr	r0, [r6, #32]
 8010f32:	2800      	cmp	r0, #0
 8010f34:	d0f2      	beq.n	8010f1c <ai_platform_get_activations_map+0x18>
 8010f36:	6806      	ldr	r6, [r0, #0]
 8010f38:	429e      	cmp	r6, r3
 8010f3a:	d006      	beq.n	8010f4a <ai_platform_get_activations_map+0x46>
 8010f3c:	f1a1 0401 	sub.w	r4, r1, #1
 8010f40:	6028      	str	r0, [r5, #0]
 8010f42:	fab4 f484 	clz	r4, r4
 8010f46:	0964      	lsrs	r4, r4, #5
 8010f48:	e7e9      	b.n	8010f1e <ai_platform_get_activations_map+0x1a>
 8010f4a:	3d04      	subs	r5, #4
 8010f4c:	4602      	mov	r2, r0
 8010f4e:	4621      	mov	r1, r4
 8010f50:	e000      	b.n	8010f54 <ai_platform_get_activations_map+0x50>
 8010f52:	4619      	mov	r1, r3
 8010f54:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8010f58:	42b3      	cmp	r3, r6
 8010f5a:	d026      	beq.n	8010faa <ai_platform_get_activations_map+0xa6>
 8010f5c:	f845 3f04 	str.w	r3, [r5, #4]!
 8010f60:	1c4b      	adds	r3, r1, #1
 8010f62:	429f      	cmp	r7, r3
 8010f64:	d8f5      	bhi.n	8010f52 <ai_platform_get_activations_map+0x4e>
 8010f66:	d1da      	bne.n	8010f1e <ai_platform_get_activations_map+0x1a>
 8010f68:	3102      	adds	r1, #2
 8010f6a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8010f6e:	42b3      	cmp	r3, r6
 8010f70:	d1d5      	bne.n	8010f1e <ai_platform_get_activations_map+0x1a>
 8010f72:	2401      	movs	r4, #1
 8010f74:	e7d3      	b.n	8010f1e <ai_platform_get_activations_map+0x1a>
 8010f76:	f106 000c 	add.w	r0, r6, #12
 8010f7a:	f7ff ff51 	bl	8010e20 <ai_buffer_array_sane>
 8010f7e:	2800      	cmp	r0, #0
 8010f80:	d0cc      	beq.n	8010f1c <ai_platform_get_activations_map+0x18>
 8010f82:	89f3      	ldrh	r3, [r6, #14]
 8010f84:	429f      	cmp	r7, r3
 8010f86:	d1c9      	bne.n	8010f1c <ai_platform_get_activations_map+0x18>
 8010f88:	3d04      	subs	r5, #4
 8010f8a:	4622      	mov	r2, r4
 8010f8c:	6933      	ldr	r3, [r6, #16]
 8010f8e:	4423      	add	r3, r4
 8010f90:	341c      	adds	r4, #28
 8010f92:	685b      	ldr	r3, [r3, #4]
 8010f94:	b123      	cbz	r3, 8010fa0 <ai_platform_get_activations_map+0x9c>
 8010f96:	3201      	adds	r2, #1
 8010f98:	f845 3f04 	str.w	r3, [r5, #4]!
 8010f9c:	4297      	cmp	r7, r2
 8010f9e:	d8f5      	bhi.n	8010f8c <ai_platform_get_activations_map+0x88>
 8010fa0:	1abc      	subs	r4, r7, r2
 8010fa2:	fab4 f484 	clz	r4, r4
 8010fa6:	0964      	lsrs	r4, r4, #5
 8010fa8:	e7b9      	b.n	8010f1e <ai_platform_get_activations_map+0x1a>
 8010faa:	428f      	cmp	r7, r1
 8010fac:	d1b7      	bne.n	8010f1e <ai_platform_get_activations_map+0x1a>
 8010fae:	e7e0      	b.n	8010f72 <ai_platform_get_activations_map+0x6e>
 8010fb0:	a1facade 	.word	0xa1facade

08010fb4 <ai_platform_bind_network_params>:
 8010fb4:	2a00      	cmp	r2, #0
 8010fb6:	bf18      	it	ne
 8010fb8:	2900      	cmpne	r1, #0
 8010fba:	d010      	beq.n	8010fde <ai_platform_bind_network_params+0x2a>
 8010fbc:	b178      	cbz	r0, 8010fde <ai_platform_bind_network_params+0x2a>
 8010fbe:	4603      	mov	r3, r0
 8010fc0:	4808      	ldr	r0, [pc, #32]	@ (8010fe4 <ai_platform_bind_network_params+0x30>)
 8010fc2:	f103 0c0c 	add.w	ip, r3, #12
 8010fc6:	f843 0b04 	str.w	r0, [r3], #4
 8010fca:	c903      	ldmia	r1, {r0, r1}
 8010fcc:	e883 0003 	stmia.w	r3, {r0, r1}
 8010fd0:	2301      	movs	r3, #1
 8010fd2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010fd6:	e88c 0003 	stmia.w	ip, {r0, r1}
 8010fda:	4618      	mov	r0, r3
 8010fdc:	4770      	bx	lr
 8010fde:	2300      	movs	r3, #0
 8010fe0:	4618      	mov	r0, r3
 8010fe2:	4770      	bx	lr
 8010fe4:	a1facade 	.word	0xa1facade

08010fe8 <ai_platform_network_get_error>:
 8010fe8:	4b04      	ldr	r3, [pc, #16]	@ (8010ffc <ai_platform_network_get_error+0x14>)
 8010fea:	6802      	ldr	r2, [r0, #0]
 8010fec:	4393      	bics	r3, r2
 8010fee:	d102      	bne.n	8010ff6 <ai_platform_network_get_error+0xe>
 8010ff0:	300c      	adds	r0, #12
 8010ff2:	f000 bc73 	b.w	80118dc <core_get_error>
 8010ff6:	f241 0010 	movw	r0, #4112	@ 0x1010
 8010ffa:	4770      	bx	lr
 8010ffc:	a1c00100 	.word	0xa1c00100

08011000 <ai_platform_network_set_error>:
 8011000:	b110      	cbz	r0, 8011008 <ai_platform_network_set_error+0x8>
 8011002:	300c      	adds	r0, #12
 8011004:	f000 bc70 	b.w	80118e8 <core_set_error>
 8011008:	4770      	bx	lr
 801100a:	bf00      	nop

0801100c <ai_platform_inputs_get>:
 801100c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011010:	4b39      	ldr	r3, [pc, #228]	@ (80110f8 <ai_platform_inputs_get+0xec>)
 8011012:	b085      	sub	sp, #20
 8011014:	6802      	ldr	r2, [r0, #0]
 8011016:	4393      	bics	r3, r2
 8011018:	e9cd 1002 	strd	r1, r0, [sp, #8]
 801101c:	d162      	bne.n	80110e4 <ai_platform_inputs_get+0xd8>
 801101e:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8011020:	2b00      	cmp	r3, #0
 8011022:	d051      	beq.n	80110c8 <ai_platform_inputs_get+0xbc>
 8011024:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 8011028:	f1ba 0f00 	cmp.w	sl, #0
 801102c:	d04c      	beq.n	80110c8 <ai_platform_inputs_get+0xbc>
 801102e:	f04f 0900 	mov.w	r9, #0
 8011032:	464d      	mov	r5, r9
 8011034:	e016      	b.n	8011064 <ai_platform_inputs_get+0x58>
 8011036:	9901      	ldr	r1, [sp, #4]
 8011038:	2301      	movs	r3, #1
 801103a:	f848 3001 	str.w	r3, [r8, r1]
 801103e:	69b1      	ldr	r1, [r6, #24]
 8011040:	f04f 0301 	mov.w	r3, #1
 8011044:	684e      	ldr	r6, [r1, #4]
 8011046:	3501      	adds	r5, #1
 8011048:	f109 091c 	add.w	r9, r9, #28
 801104c:	7523      	strb	r3, [r4, #20]
 801104e:	2300      	movs	r3, #0
 8011050:	6961      	ldr	r1, [r4, #20]
 8011052:	6020      	str	r0, [r4, #0]
 8011054:	f36b 211f 	bfi	r1, fp, #8, #24
 8011058:	e9c4 c701 	strd	ip, r7, [r4, #4]
 801105c:	e9c4 3603 	strd	r3, r6, [r4, #12]
 8011060:	e9c4 1205 	strd	r1, r2, [r4, #20]
 8011064:	f8ba 3000 	ldrh.w	r3, [sl]
 8011068:	b2ac      	uxth	r4, r5
 801106a:	42ab      	cmp	r3, r5
 801106c:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 8011070:	9301      	str	r3, [sp, #4]
 8011072:	d93b      	bls.n	80110ec <ai_platform_inputs_get+0xe0>
 8011074:	f8da 3004 	ldr.w	r3, [sl, #4]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d037      	beq.n	80110ec <ai_platform_inputs_get+0xe0>
 801107c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8011080:	2e00      	cmp	r6, #0
 8011082:	d033      	beq.n	80110ec <ai_platform_inputs_get+0xe0>
 8011084:	f8da 3008 	ldr.w	r3, [sl, #8]
 8011088:	69b2      	ldr	r2, [r6, #24]
 801108a:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 801108e:	6810      	ldr	r0, [r2, #0]
 8011090:	68b3      	ldr	r3, [r6, #8]
 8011092:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8011096:	68f2      	ldr	r2, [r6, #12]
 8011098:	444c      	add	r4, r9
 801109a:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 801109e:	9200      	str	r2, [sp, #0]
 80110a0:	f003 f814 	bl	80140cc <ai_array_to_buffer_fmt>
 80110a4:	69b1      	ldr	r1, [r6, #24]
 80110a6:	9a00      	ldr	r2, [sp, #0]
 80110a8:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80110ac:	2f00      	cmp	r7, #0
 80110ae:	d0c7      	beq.n	8011040 <ai_platform_inputs_get+0x34>
 80110b0:	2100      	movs	r1, #0
 80110b2:	f848 1035 	str.w	r1, [r8, r5, lsl #3]
 80110b6:	6831      	ldr	r1, [r6, #0]
 80110b8:	6079      	str	r1, [r7, #4]
 80110ba:	b111      	cbz	r1, 80110c2 <ai_platform_inputs_get+0xb6>
 80110bc:	8849      	ldrh	r1, [r1, #2]
 80110be:	2900      	cmp	r1, #0
 80110c0:	d1b9      	bne.n	8011036 <ai_platform_inputs_get+0x2a>
 80110c2:	69b1      	ldr	r1, [r6, #24]
 80110c4:	2700      	movs	r7, #0
 80110c6:	e7bb      	b.n	8011040 <ai_platform_inputs_get+0x34>
 80110c8:	9803      	ldr	r0, [sp, #12]
 80110ca:	2400      	movs	r4, #0
 80110cc:	2218      	movs	r2, #24
 80110ce:	2111      	movs	r1, #17
 80110d0:	300c      	adds	r0, #12
 80110d2:	f000 fc09 	bl	80118e8 <core_set_error>
 80110d6:	4620      	mov	r0, r4
 80110d8:	9b02      	ldr	r3, [sp, #8]
 80110da:	b103      	cbz	r3, 80110de <ai_platform_inputs_get+0xd2>
 80110dc:	801c      	strh	r4, [r3, #0]
 80110de:	b005      	add	sp, #20
 80110e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110e4:	2000      	movs	r0, #0
 80110e6:	b005      	add	sp, #20
 80110e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110ec:	2c00      	cmp	r4, #0
 80110ee:	d0eb      	beq.n	80110c8 <ai_platform_inputs_get+0xbc>
 80110f0:	f8da 3008 	ldr.w	r3, [sl, #8]
 80110f4:	6858      	ldr	r0, [r3, #4]
 80110f6:	e7ef      	b.n	80110d8 <ai_platform_inputs_get+0xcc>
 80110f8:	a1c00100 	.word	0xa1c00100

080110fc <ai_platform_outputs_get>:
 80110fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011100:	4b38      	ldr	r3, [pc, #224]	@ (80111e4 <ai_platform_outputs_get+0xe8>)
 8011102:	b085      	sub	sp, #20
 8011104:	6802      	ldr	r2, [r0, #0]
 8011106:	4393      	bics	r3, r2
 8011108:	e9cd 1002 	strd	r1, r0, [sp, #8]
 801110c:	d15f      	bne.n	80111ce <ai_platform_outputs_get+0xd2>
 801110e:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8011110:	2b01      	cmp	r3, #1
 8011112:	d94e      	bls.n	80111b2 <ai_platform_outputs_get+0xb6>
 8011114:	f04f 0900 	mov.w	r9, #0
 8011118:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 801111c:	464d      	mov	r5, r9
 801111e:	e016      	b.n	801114e <ai_platform_outputs_get+0x52>
 8011120:	9901      	ldr	r1, [sp, #4]
 8011122:	2301      	movs	r3, #1
 8011124:	f848 3001 	str.w	r3, [r8, r1]
 8011128:	69b1      	ldr	r1, [r6, #24]
 801112a:	f04f 0301 	mov.w	r3, #1
 801112e:	684e      	ldr	r6, [r1, #4]
 8011130:	3501      	adds	r5, #1
 8011132:	f109 091c 	add.w	r9, r9, #28
 8011136:	7523      	strb	r3, [r4, #20]
 8011138:	2300      	movs	r3, #0
 801113a:	6961      	ldr	r1, [r4, #20]
 801113c:	6020      	str	r0, [r4, #0]
 801113e:	f36b 211f 	bfi	r1, fp, #8, #24
 8011142:	e9c4 c701 	strd	ip, r7, [r4, #4]
 8011146:	e9c4 3603 	strd	r3, r6, [r4, #12]
 801114a:	e9c4 1205 	strd	r1, r2, [r4, #20]
 801114e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8011152:	b2ac      	uxth	r4, r5
 8011154:	42ab      	cmp	r3, r5
 8011156:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 801115a:	9301      	str	r3, [sp, #4]
 801115c:	d93b      	bls.n	80111d6 <ai_platform_outputs_get+0xda>
 801115e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d037      	beq.n	80111d6 <ai_platform_outputs_get+0xda>
 8011166:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 801116a:	2e00      	cmp	r6, #0
 801116c:	d033      	beq.n	80111d6 <ai_platform_outputs_get+0xda>
 801116e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8011172:	69b2      	ldr	r2, [r6, #24]
 8011174:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 8011178:	6810      	ldr	r0, [r2, #0]
 801117a:	68b3      	ldr	r3, [r6, #8]
 801117c:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8011180:	68f2      	ldr	r2, [r6, #12]
 8011182:	444c      	add	r4, r9
 8011184:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8011188:	9200      	str	r2, [sp, #0]
 801118a:	f002 ff9f 	bl	80140cc <ai_array_to_buffer_fmt>
 801118e:	69b1      	ldr	r1, [r6, #24]
 8011190:	9a00      	ldr	r2, [sp, #0]
 8011192:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8011196:	2f00      	cmp	r7, #0
 8011198:	d0c7      	beq.n	801112a <ai_platform_outputs_get+0x2e>
 801119a:	2100      	movs	r1, #0
 801119c:	f848 1035 	str.w	r1, [r8, r5, lsl #3]
 80111a0:	6831      	ldr	r1, [r6, #0]
 80111a2:	6079      	str	r1, [r7, #4]
 80111a4:	b111      	cbz	r1, 80111ac <ai_platform_outputs_get+0xb0>
 80111a6:	8849      	ldrh	r1, [r1, #2]
 80111a8:	2900      	cmp	r1, #0
 80111aa:	d1b9      	bne.n	8011120 <ai_platform_outputs_get+0x24>
 80111ac:	69b1      	ldr	r1, [r6, #24]
 80111ae:	2700      	movs	r7, #0
 80111b0:	e7bb      	b.n	801112a <ai_platform_outputs_get+0x2e>
 80111b2:	9803      	ldr	r0, [sp, #12]
 80111b4:	2400      	movs	r4, #0
 80111b6:	2218      	movs	r2, #24
 80111b8:	2111      	movs	r1, #17
 80111ba:	300c      	adds	r0, #12
 80111bc:	f000 fb94 	bl	80118e8 <core_set_error>
 80111c0:	4620      	mov	r0, r4
 80111c2:	9b02      	ldr	r3, [sp, #8]
 80111c4:	b103      	cbz	r3, 80111c8 <ai_platform_outputs_get+0xcc>
 80111c6:	801c      	strh	r4, [r3, #0]
 80111c8:	b005      	add	sp, #20
 80111ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111ce:	2000      	movs	r0, #0
 80111d0:	b005      	add	sp, #20
 80111d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111d6:	2c00      	cmp	r4, #0
 80111d8:	d0eb      	beq.n	80111b2 <ai_platform_outputs_get+0xb6>
 80111da:	f8da 3014 	ldr.w	r3, [sl, #20]
 80111de:	6858      	ldr	r0, [r3, #4]
 80111e0:	e7ef      	b.n	80111c2 <ai_platform_outputs_get+0xc6>
 80111e2:	bf00      	nop
 80111e4:	a1c00100 	.word	0xa1c00100

080111e8 <ai_platform_network_create>:
 80111e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80111ec:	b083      	sub	sp, #12
 80111ee:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 80111f2:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 80111f6:	b320      	cbz	r0, 8011242 <ai_platform_network_create+0x5a>
 80111f8:	6002      	str	r2, [r0, #0]
 80111fa:	4616      	mov	r6, r2
 80111fc:	461f      	mov	r7, r3
 80111fe:	4604      	mov	r4, r0
 8011200:	f000 fb6a 	bl	80118d8 <core_init>
 8011204:	b970      	cbnz	r0, 8011224 <ai_platform_network_create+0x3c>
 8011206:	2530      	movs	r5, #48	@ 0x30
 8011208:	2300      	movs	r3, #0
 801120a:	6023      	str	r3, [r4, #0]
 801120c:	2410      	movs	r4, #16
 801120e:	464a      	mov	r2, r9
 8011210:	4641      	mov	r1, r8
 8011212:	4638      	mov	r0, r7
 8011214:	f003 f804 	bl	8014220 <ai_version_get>
 8011218:	60b0      	str	r0, [r6, #8]
 801121a:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 801121e:	b003      	add	sp, #12
 8011220:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011224:	2200      	movs	r2, #0
 8011226:	4641      	mov	r1, r8
 8011228:	4638      	mov	r0, r7
 801122a:	f002 fff9 	bl	8014220 <ai_version_get>
 801122e:	4605      	mov	r5, r0
 8011230:	2200      	movs	r2, #0
 8011232:	2105      	movs	r1, #5
 8011234:	2001      	movs	r0, #1
 8011236:	f002 fff3 	bl	8014220 <ai_version_get>
 801123a:	4285      	cmp	r5, r0
 801123c:	d008      	beq.n	8011250 <ai_platform_network_create+0x68>
 801123e:	2501      	movs	r5, #1
 8011240:	e7e2      	b.n	8011208 <ai_platform_network_create+0x20>
 8011242:	2510      	movs	r5, #16
 8011244:	462c      	mov	r4, r5
 8011246:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 801124a:	b003      	add	sp, #12
 801124c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011250:	4b05      	ldr	r3, [pc, #20]	@ (8011268 <ai_platform_network_create+0x80>)
 8011252:	a801      	add	r0, sp, #4
 8011254:	9301      	str	r3, [sp, #4]
 8011256:	f000 fb53 	bl	8011900 <ai_check_custom_types>
 801125a:	b110      	cbz	r0, 8011262 <ai_platform_network_create+0x7a>
 801125c:	2400      	movs	r4, #0
 801125e:	4625      	mov	r5, r4
 8011260:	e7d5      	b.n	801120e <ai_platform_network_create+0x26>
 8011262:	2502      	movs	r5, #2
 8011264:	e7d0      	b.n	8011208 <ai_platform_network_create+0x20>
 8011266:	bf00      	nop
 8011268:	84048403 	.word	0x84048403

0801126c <ai_platform_network_init>:
 801126c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011270:	4a5c      	ldr	r2, [pc, #368]	@ (80113e4 <ai_platform_network_init+0x178>)
 8011272:	460c      	mov	r4, r1
 8011274:	6801      	ldr	r1, [r0, #0]
 8011276:	438a      	bics	r2, r1
 8011278:	d133      	bne.n	80112e2 <ai_platform_network_init+0x76>
 801127a:	4605      	mov	r5, r0
 801127c:	2c00      	cmp	r4, #0
 801127e:	f000 8093 	beq.w	80113a8 <ai_platform_network_init+0x13c>
 8011282:	f8d4 b000 	ldr.w	fp, [r4]
 8011286:	4a58      	ldr	r2, [pc, #352]	@ (80113e8 <ai_platform_network_init+0x17c>)
 8011288:	4593      	cmp	fp, r2
 801128a:	d10f      	bne.n	80112ac <ai_platform_network_init+0x40>
 801128c:	e9d4 e803 	ldrd	lr, r8, [r4, #12]
 8011290:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8011294:	4b53      	ldr	r3, [pc, #332]	@ (80113e4 <ai_platform_network_init+0x178>)
 8011296:	ea4f 4a1e 	mov.w	sl, lr, lsr #16
 801129a:	0c32      	lsrs	r2, r6, #16
 801129c:	4299      	cmp	r1, r3
 801129e:	d02c      	beq.n	80112fa <ai_platform_network_init+0x8e>
 80112a0:	2303      	movs	r3, #3
 80112a2:	462c      	mov	r4, r5
 80112a4:	612b      	str	r3, [r5, #16]
 80112a6:	4620      	mov	r0, r4
 80112a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112ac:	4627      	mov	r7, r4
 80112ae:	2101      	movs	r1, #1
 80112b0:	6864      	ldr	r4, [r4, #4]
 80112b2:	4638      	mov	r0, r7
 80112b4:	f107 081c 	add.w	r8, r7, #28
 80112b8:	f7ff fd7e 	bl	8010db8 <ai_buffer_get_size>
 80112bc:	4606      	mov	r6, r0
 80112be:	2101      	movs	r1, #1
 80112c0:	4640      	mov	r0, r8
 80112c2:	f8d7 9020 	ldr.w	r9, [r7, #32]
 80112c6:	f7ff fd77 	bl	8010db8 <ai_buffer_get_size>
 80112ca:	b976      	cbnz	r6, 80112ea <ai_platform_network_init+0x7e>
 80112cc:	2800      	cmp	r0, #0
 80112ce:	d150      	bne.n	8011372 <ai_platform_network_init+0x106>
 80112d0:	4680      	mov	r8, r0
 80112d2:	4686      	mov	lr, r0
 80112d4:	4606      	mov	r6, r0
 80112d6:	4607      	mov	r7, r0
 80112d8:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
 80112dc:	6829      	ldr	r1, [r5, #0]
 80112de:	0436      	lsls	r6, r6, #16
 80112e0:	e7d8      	b.n	8011294 <ai_platform_network_init+0x28>
 80112e2:	2400      	movs	r4, #0
 80112e4:	4620      	mov	r0, r4
 80112e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112ea:	2800      	cmp	r0, #0
 80112ec:	d13b      	bne.n	8011366 <ai_platform_network_init+0xfa>
 80112ee:	4680      	mov	r8, r0
 80112f0:	4686      	mov	lr, r0
 80112f2:	2c00      	cmp	r4, #0
 80112f4:	d05e      	beq.n	80113b4 <ai_platform_network_init+0x148>
 80112f6:	2601      	movs	r6, #1
 80112f8:	e7ee      	b.n	80112d8 <ai_platform_network_init+0x6c>
 80112fa:	8c6b      	ldrh	r3, [r5, #34]	@ 0x22
 80112fc:	4293      	cmp	r3, r2
 80112fe:	4b3a      	ldr	r3, [pc, #232]	@ (80113e8 <ai_platform_network_init+0x17c>)
 8011300:	d33e      	bcc.n	8011380 <ai_platform_network_init+0x114>
 8011302:	459b      	cmp	fp, r3
 8011304:	d03e      	beq.n	8011384 <ai_platform_network_init+0x118>
 8011306:	b1a2      	cbz	r2, 8011332 <ai_platform_network_init+0xc6>
 8011308:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801130c:	f04f 0c00 	mov.w	ip, #0
 8011310:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8011314:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 8011316:	eb07 0b0c 	add.w	fp, r7, ip
 801131a:	4464      	add	r4, ip
 801131c:	f10c 0c1c 	add.w	ip, ip, #28
 8011320:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 8011324:	45cc      	cmp	ip, r9
 8011326:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011328:	e89b 0007 	ldmia.w	fp, {r0, r1, r2}
 801132c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011330:	d1f0      	bne.n	8011314 <ai_platform_network_init+0xa8>
 8011332:	8d6b      	ldrh	r3, [r5, #42]	@ 0x2a
 8011334:	622e      	str	r6, [r5, #32]
 8011336:	4553      	cmp	r3, sl
 8011338:	d34b      	bcc.n	80113d2 <ai_platform_network_init+0x166>
 801133a:	f1ba 0f00 	cmp.w	sl, #0
 801133e:	d025      	beq.n	801138c <ai_platform_network_init+0x120>
 8011340:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 8011344:	2700      	movs	r7, #0
 8011346:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 801134a:	6aec      	ldr	r4, [r5, #44]	@ 0x2c
 801134c:	eb08 0607 	add.w	r6, r8, r7
 8011350:	443c      	add	r4, r7
 8011352:	371c      	adds	r7, #28
 8011354:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8011356:	4557      	cmp	r7, sl
 8011358:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801135a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 801135e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011362:	d1f2      	bne.n	801134a <ai_platform_network_init+0xde>
 8011364:	e012      	b.n	801138c <ai_platform_network_init+0x120>
 8011366:	f1b9 0f00 	cmp.w	r9, #0
 801136a:	d015      	beq.n	8011398 <ai_platform_network_init+0x12c>
 801136c:	f04f 0e01 	mov.w	lr, #1
 8011370:	e7bf      	b.n	80112f2 <ai_platform_network_init+0x86>
 8011372:	f1b9 0f00 	cmp.w	r9, #0
 8011376:	d00f      	beq.n	8011398 <ai_platform_network_init+0x12c>
 8011378:	f04f 0e01 	mov.w	lr, #1
 801137c:	4637      	mov	r7, r6
 801137e:	e7ab      	b.n	80112d8 <ai_platform_network_init+0x6c>
 8011380:	459b      	cmp	fp, r3
 8011382:	d11e      	bne.n	80113c2 <ai_platform_network_init+0x156>
 8011384:	f8c5 802c 	str.w	r8, [r5, #44]	@ 0x2c
 8011388:	e9c5 6708 	strd	r6, r7, [r5, #32]
 801138c:	4628      	mov	r0, r5
 801138e:	f8c5 e028 	str.w	lr, [r5, #40]	@ 0x28
 8011392:	f000 fadd 	bl	8011950 <ai_layers_init_all>
 8011396:	e783      	b.n	80112a0 <ai_platform_network_init+0x34>
 8011398:	2213      	movs	r2, #19
 801139a:	2110      	movs	r1, #16
 801139c:	f105 000c 	add.w	r0, r5, #12
 80113a0:	2400      	movs	r4, #0
 80113a2:	f000 faa1 	bl	80118e8 <core_set_error>
 80113a6:	e77e      	b.n	80112a6 <ai_platform_network_init+0x3a>
 80113a8:	2211      	movs	r2, #17
 80113aa:	2110      	movs	r1, #16
 80113ac:	300c      	adds	r0, #12
 80113ae:	f000 fa9b 	bl	80118e8 <core_set_error>
 80113b2:	e778      	b.n	80112a6 <ai_platform_network_init+0x3a>
 80113b4:	2212      	movs	r2, #18
 80113b6:	2110      	movs	r1, #16
 80113b8:	f105 000c 	add.w	r0, r5, #12
 80113bc:	f000 fa94 	bl	80118e8 <core_set_error>
 80113c0:	e771      	b.n	80112a6 <ai_platform_network_init+0x3a>
 80113c2:	2212      	movs	r2, #18
 80113c4:	2116      	movs	r1, #22
 80113c6:	f105 000c 	add.w	r0, r5, #12
 80113ca:	2400      	movs	r4, #0
 80113cc:	f000 fa8c 	bl	80118e8 <core_set_error>
 80113d0:	e769      	b.n	80112a6 <ai_platform_network_init+0x3a>
 80113d2:	2213      	movs	r2, #19
 80113d4:	2116      	movs	r1, #22
 80113d6:	f105 000c 	add.w	r0, r5, #12
 80113da:	2400      	movs	r4, #0
 80113dc:	f000 fa84 	bl	80118e8 <core_set_error>
 80113e0:	e761      	b.n	80112a6 <ai_platform_network_init+0x3a>
 80113e2:	bf00      	nop
 80113e4:	a1c00100 	.word	0xa1c00100
 80113e8:	a1facade 	.word	0xa1facade

080113ec <ai_platform_network_post_init>:
 80113ec:	b538      	push	{r3, r4, r5, lr}
 80113ee:	4b16      	ldr	r3, [pc, #88]	@ (8011448 <ai_platform_network_post_init+0x5c>)
 80113f0:	6802      	ldr	r2, [r0, #0]
 80113f2:	ea02 0103 	and.w	r1, r2, r3
 80113f6:	4393      	bics	r3, r2
 80113f8:	d108      	bne.n	801140c <ai_platform_network_post_init+0x20>
 80113fa:	6903      	ldr	r3, [r0, #16]
 80113fc:	4604      	mov	r4, r0
 80113fe:	f013 0502 	ands.w	r5, r3, #2
 8011402:	d005      	beq.n	8011410 <ai_platform_network_post_init+0x24>
 8011404:	428a      	cmp	r2, r1
 8011406:	d00a      	beq.n	801141e <ai_platform_network_post_init+0x32>
 8011408:	2001      	movs	r0, #1
 801140a:	bd38      	pop	{r3, r4, r5, pc}
 801140c:	2000      	movs	r0, #0
 801140e:	bd38      	pop	{r3, r4, r5, pc}
 8011410:	2210      	movs	r2, #16
 8011412:	2111      	movs	r1, #17
 8011414:	300c      	adds	r0, #12
 8011416:	f000 fa67 	bl	80118e8 <core_set_error>
 801141a:	4628      	mov	r0, r5
 801141c:	bd38      	pop	{r3, r4, r5, pc}
 801141e:	f000 faa5 	bl	801196c <ai_layers_post_init_all>
 8011422:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011424:	2b00      	cmp	r3, #0
 8011426:	d0ef      	beq.n	8011408 <ai_platform_network_post_init+0x1c>
 8011428:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 801142a:	e008      	b.n	801143e <ai_platform_network_post_init+0x52>
 801142c:	e9d4 3210 	ldrd	r3, r2, [r4, #64]	@ 0x40
 8011430:	4798      	blx	r3
 8011432:	692b      	ldr	r3, [r5, #16]
 8011434:	42ab      	cmp	r3, r5
 8011436:	461d      	mov	r5, r3
 8011438:	d0e6      	beq.n	8011408 <ai_platform_network_post_init+0x1c>
 801143a:	2b00      	cmp	r3, #0
 801143c:	d0e4      	beq.n	8011408 <ai_platform_network_post_init+0x1c>
 801143e:	4629      	mov	r1, r5
 8011440:	2000      	movs	r0, #0
 8011442:	2d00      	cmp	r5, #0
 8011444:	d1f2      	bne.n	801142c <ai_platform_network_post_init+0x40>
 8011446:	e7df      	b.n	8011408 <ai_platform_network_post_init+0x1c>
 8011448:	a1c00100 	.word	0xa1c00100

0801144c <ai_platform_network_process>:
 801144c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011450:	b085      	sub	sp, #20
 8011452:	4bb7      	ldr	r3, [pc, #732]	@ (8011730 <ai_platform_network_process+0x2e4>)
 8011454:	9202      	str	r2, [sp, #8]
 8011456:	6802      	ldr	r2, [r0, #0]
 8011458:	4393      	bics	r3, r2
 801145a:	f040 8142 	bne.w	80116e2 <ai_platform_network_process+0x296>
 801145e:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8011460:	4605      	mov	r5, r0
 8011462:	2b00      	cmp	r3, #0
 8011464:	f000 8126 	beq.w	80116b4 <ai_platform_network_process+0x268>
 8011468:	6903      	ldr	r3, [r0, #16]
 801146a:	2200      	movs	r2, #0
 801146c:	f8d0 8034 	ldr.w	r8, [r0, #52]	@ 0x34
 8011470:	f003 0303 	and.w	r3, r3, #3
 8011474:	6182      	str	r2, [r0, #24]
 8011476:	2b03      	cmp	r3, #3
 8011478:	f040 8122 	bne.w	80116c0 <ai_platform_network_process+0x274>
 801147c:	2900      	cmp	r1, #0
 801147e:	f000 8136 	beq.w	80116ee <ai_platform_network_process+0x2a2>
 8011482:	fab8 f788 	clz	r7, r8
 8011486:	097f      	lsrs	r7, r7, #5
 8011488:	f1b8 0f00 	cmp.w	r8, #0
 801148c:	f000 812f 	beq.w	80116ee <ai_platform_network_process+0x2a2>
 8011490:	f8b8 3000 	ldrh.w	r3, [r8]
 8011494:	2b00      	cmp	r3, #0
 8011496:	f000 812a 	beq.w	80116ee <ai_platform_network_process+0x2a2>
 801149a:	698b      	ldr	r3, [r1, #24]
 801149c:	460e      	mov	r6, r1
 801149e:	9003      	str	r0, [sp, #12]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	9301      	str	r3, [sp, #4]
 80114a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d072      	beq.n	8011592 <ai_platform_network_process+0x146>
 80114ac:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 80114b0:	2c00      	cmp	r4, #0
 80114b2:	d06e      	beq.n	8011592 <ai_platform_network_process+0x146>
 80114b4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80114b8:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 80114bc:	f8d3 a000 	ldr.w	sl, [r3]
 80114c0:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 80114c4:	f000 8112 	beq.w	80116ec <ai_platform_network_process+0x2a0>
 80114c8:	69a3      	ldr	r3, [r4, #24]
 80114ca:	2101      	movs	r1, #1
 80114cc:	4630      	mov	r0, r6
 80114ce:	685d      	ldr	r5, [r3, #4]
 80114d0:	f7ff fc72 	bl	8010db8 <ai_buffer_get_size>
 80114d4:	4285      	cmp	r5, r0
 80114d6:	f0c0 8115 	bcc.w	8011704 <ai_platform_network_process+0x2b8>
 80114da:	68e0      	ldr	r0, [r4, #12]
 80114dc:	69b1      	ldr	r1, [r6, #24]
 80114de:	68c2      	ldr	r2, [r0, #12]
 80114e0:	68cb      	ldr	r3, [r1, #12]
 80114e2:	429a      	cmp	r2, r3
 80114e4:	f040 810e 	bne.w	8011704 <ai_platform_network_process+0x2b8>
 80114e8:	6882      	ldr	r2, [r0, #8]
 80114ea:	688b      	ldr	r3, [r1, #8]
 80114ec:	429a      	cmp	r2, r3
 80114ee:	f040 8109 	bne.w	8011704 <ai_platform_network_process+0x2b8>
 80114f2:	6842      	ldr	r2, [r0, #4]
 80114f4:	684b      	ldr	r3, [r1, #4]
 80114f6:	429a      	cmp	r2, r3
 80114f8:	f040 8104 	bne.w	8011704 <ai_platform_network_process+0x2b8>
 80114fc:	69a3      	ldr	r3, [r4, #24]
 80114fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011502:	f002 fe7b 	bl	80141fc <ai_array_get_data_byte_size>
 8011506:	4605      	mov	r5, r0
 8011508:	4620      	mov	r0, r4
 801150a:	f002 fe8f 	bl	801422c <get_tensor_byte_size>
 801150e:	4285      	cmp	r5, r0
 8011510:	f0c0 80f8 	bcc.w	8011704 <ai_platform_network_process+0x2b8>
 8011514:	69a3      	ldr	r3, [r4, #24]
 8011516:	6818      	ldr	r0, [r3, #0]
 8011518:	f002 fdd8 	bl	80140cc <ai_array_to_buffer_fmt>
 801151c:	6833      	ldr	r3, [r6, #0]
 801151e:	4058      	eors	r0, r3
 8011520:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8011524:	f040 81a4 	bne.w	8011870 <ai_platform_network_process+0x424>
 8011528:	6873      	ldr	r3, [r6, #4]
 801152a:	2b00      	cmp	r3, #0
 801152c:	f000 80de 	beq.w	80116ec <ai_platform_network_process+0x2a0>
 8011530:	69b3      	ldr	r3, [r6, #24]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	2b00      	cmp	r3, #0
 8011536:	f000 81a4 	beq.w	8011882 <ai_platform_network_process+0x436>
 801153a:	9a01      	ldr	r2, [sp, #4]
 801153c:	4620      	mov	r0, r4
 801153e:	3701      	adds	r7, #1
 8011540:	361c      	adds	r6, #28
 8011542:	429a      	cmp	r2, r3
 8011544:	bf38      	it	cc
 8011546:	461a      	movcc	r2, r3
 8011548:	9201      	str	r2, [sp, #4]
 801154a:	f002 fe6f 	bl	801422c <get_tensor_byte_size>
 801154e:	f8c9 0008 	str.w	r0, [r9, #8]
 8011552:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011556:	681b      	ldr	r3, [r3, #0]
 8011558:	fb00 f303 	mul.w	r3, r0, r3
 801155c:	f8c9 300c 	str.w	r3, [r9, #12]
 8011560:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8011564:	440b      	add	r3, r1
 8011566:	f8c9 1004 	str.w	r1, [r9, #4]
 801156a:	f84a 300b 	str.w	r3, [sl, fp]
 801156e:	69a0      	ldr	r0, [r4, #24]
 8011570:	6803      	ldr	r3, [r0, #0]
 8011572:	009a      	lsls	r2, r3, #2
 8011574:	f100 80af 	bmi.w	80116d6 <ai_platform_network_process+0x28a>
 8011578:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 801157c:	1a9b      	subs	r3, r3, r2
 801157e:	4419      	add	r1, r3
 8011580:	6081      	str	r1, [r0, #8]
 8011582:	69a3      	ldr	r3, [r4, #24]
 8011584:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8011588:	60da      	str	r2, [r3, #12]
 801158a:	f8b8 3000 	ldrh.w	r3, [r8]
 801158e:	42bb      	cmp	r3, r7
 8011590:	d888      	bhi.n	80114a4 <ai_platform_network_process+0x58>
 8011592:	9d03      	ldr	r5, [sp, #12]
 8011594:	9b02      	ldr	r3, [sp, #8]
 8011596:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 8011598:	2b00      	cmp	r3, #0
 801159a:	f000 817b 	beq.w	8011894 <ai_platform_network_process+0x448>
 801159e:	2a01      	cmp	r2, #1
 80115a0:	f240 80bd 	bls.w	801171e <ai_platform_network_process+0x2d2>
 80115a4:	f8d5 9034 	ldr.w	r9, [r5, #52]	@ 0x34
 80115a8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	f000 80b6 	beq.w	801171e <ai_platform_network_process+0x2d2>
 80115b2:	2700      	movs	r7, #0
 80115b4:	f8dd b008 	ldr.w	fp, [sp, #8]
 80115b8:	9502      	str	r5, [sp, #8]
 80115ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	f000 80bd 	beq.w	801173e <ai_platform_network_process+0x2f2>
 80115c4:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 80115c8:	2e00      	cmp	r6, #0
 80115ca:	f000 80b8 	beq.w	801173e <ai_platform_network_process+0x2f2>
 80115ce:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80115d2:	ea4f 1a07 	mov.w	sl, r7, lsl #4
 80115d6:	681c      	ldr	r4, [r3, #0]
 80115d8:	eb14 1807 	adds.w	r8, r4, r7, lsl #4
 80115dc:	f000 8170 	beq.w	80118c0 <ai_platform_network_process+0x474>
 80115e0:	69b3      	ldr	r3, [r6, #24]
 80115e2:	2101      	movs	r1, #1
 80115e4:	4658      	mov	r0, fp
 80115e6:	685d      	ldr	r5, [r3, #4]
 80115e8:	f7ff fbe6 	bl	8010db8 <ai_buffer_get_size>
 80115ec:	4285      	cmp	r5, r0
 80115ee:	f0c0 8095 	bcc.w	801171c <ai_platform_network_process+0x2d0>
 80115f2:	68f0      	ldr	r0, [r6, #12]
 80115f4:	f8db 1018 	ldr.w	r1, [fp, #24]
 80115f8:	68c2      	ldr	r2, [r0, #12]
 80115fa:	68cb      	ldr	r3, [r1, #12]
 80115fc:	429a      	cmp	r2, r3
 80115fe:	f040 808d 	bne.w	801171c <ai_platform_network_process+0x2d0>
 8011602:	6882      	ldr	r2, [r0, #8]
 8011604:	688b      	ldr	r3, [r1, #8]
 8011606:	429a      	cmp	r2, r3
 8011608:	f040 8088 	bne.w	801171c <ai_platform_network_process+0x2d0>
 801160c:	6842      	ldr	r2, [r0, #4]
 801160e:	684b      	ldr	r3, [r1, #4]
 8011610:	429a      	cmp	r2, r3
 8011612:	f040 8083 	bne.w	801171c <ai_platform_network_process+0x2d0>
 8011616:	69b3      	ldr	r3, [r6, #24]
 8011618:	e9d3 0100 	ldrd	r0, r1, [r3]
 801161c:	f002 fdee 	bl	80141fc <ai_array_get_data_byte_size>
 8011620:	9003      	str	r0, [sp, #12]
 8011622:	4630      	mov	r0, r6
 8011624:	f002 fe02 	bl	801422c <get_tensor_byte_size>
 8011628:	9b03      	ldr	r3, [sp, #12]
 801162a:	4283      	cmp	r3, r0
 801162c:	d376      	bcc.n	801171c <ai_platform_network_process+0x2d0>
 801162e:	69b3      	ldr	r3, [r6, #24]
 8011630:	6818      	ldr	r0, [r3, #0]
 8011632:	f002 fd4b 	bl	80140cc <ai_array_to_buffer_fmt>
 8011636:	f8db 3000 	ldr.w	r3, [fp]
 801163a:	4058      	eors	r0, r3
 801163c:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8011640:	f040 812c 	bne.w	801189c <ai_platform_network_process+0x450>
 8011644:	f8db 3004 	ldr.w	r3, [fp, #4]
 8011648:	2b00      	cmp	r3, #0
 801164a:	f000 8139 	beq.w	80118c0 <ai_platform_network_process+0x474>
 801164e:	f8db 3018 	ldr.w	r3, [fp, #24]
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	2b00      	cmp	r3, #0
 8011656:	f000 812a 	beq.w	80118ae <ai_platform_network_process+0x462>
 801165a:	9a01      	ldr	r2, [sp, #4]
 801165c:	4630      	mov	r0, r6
 801165e:	3701      	adds	r7, #1
 8011660:	f10b 0b1c 	add.w	fp, fp, #28
 8011664:	429a      	cmp	r2, r3
 8011666:	bf38      	it	cc
 8011668:	461a      	movcc	r2, r3
 801166a:	9201      	str	r2, [sp, #4]
 801166c:	f002 fdde 	bl	801422c <get_tensor_byte_size>
 8011670:	f8c8 0008 	str.w	r0, [r8, #8]
 8011674:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	fb00 f303 	mul.w	r3, r0, r3
 801167e:	f8c8 300c 	str.w	r3, [r8, #12]
 8011682:	f85b 1c18 	ldr.w	r1, [fp, #-24]
 8011686:	440b      	add	r3, r1
 8011688:	f8c8 1004 	str.w	r1, [r8, #4]
 801168c:	f844 300a 	str.w	r3, [r4, sl]
 8011690:	69b0      	ldr	r0, [r6, #24]
 8011692:	6803      	ldr	r3, [r0, #0]
 8011694:	009b      	lsls	r3, r3, #2
 8011696:	d44d      	bmi.n	8011734 <ai_platform_network_process+0x2e8>
 8011698:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 801169c:	1a9b      	subs	r3, r3, r2
 801169e:	4419      	add	r1, r3
 80116a0:	6081      	str	r1, [r0, #8]
 80116a2:	69b3      	ldr	r3, [r6, #24]
 80116a4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80116a8:	60da      	str	r2, [r3, #12]
 80116aa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80116ae:	42bb      	cmp	r3, r7
 80116b0:	d883      	bhi.n	80115ba <ai_platform_network_process+0x16e>
 80116b2:	e044      	b.n	801173e <ai_platform_network_process+0x2f2>
 80116b4:	6902      	ldr	r2, [r0, #16]
 80116b6:	6183      	str	r3, [r0, #24]
 80116b8:	f002 0203 	and.w	r2, r2, #3
 80116bc:	2a03      	cmp	r2, #3
 80116be:	d016      	beq.n	80116ee <ai_platform_network_process+0x2a2>
 80116c0:	2230      	movs	r2, #48	@ 0x30
 80116c2:	2111      	movs	r1, #17
 80116c4:	f105 000c 	add.w	r0, r5, #12
 80116c8:	2400      	movs	r4, #0
 80116ca:	f000 f90d 	bl	80118e8 <core_set_error>
 80116ce:	4620      	mov	r0, r4
 80116d0:	b005      	add	sp, #20
 80116d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116d6:	f8b8 3000 	ldrh.w	r3, [r8]
 80116da:	429f      	cmp	r7, r3
 80116dc:	f4ff aee2 	bcc.w	80114a4 <ai_platform_network_process+0x58>
 80116e0:	e757      	b.n	8011592 <ai_platform_network_process+0x146>
 80116e2:	2400      	movs	r4, #0
 80116e4:	4620      	mov	r0, r4
 80116e6:	b005      	add	sp, #20
 80116e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116ec:	9d03      	ldr	r5, [sp, #12]
 80116ee:	2400      	movs	r4, #0
 80116f0:	2217      	movs	r2, #23
 80116f2:	2112      	movs	r1, #18
 80116f4:	f105 000c 	add.w	r0, r5, #12
 80116f8:	f000 f8f6 	bl	80118e8 <core_set_error>
 80116fc:	4620      	mov	r0, r4
 80116fe:	b005      	add	sp, #20
 8011700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011704:	9d03      	ldr	r5, [sp, #12]
 8011706:	2400      	movs	r4, #0
 8011708:	2218      	movs	r2, #24
 801170a:	2112      	movs	r1, #18
 801170c:	f105 000c 	add.w	r0, r5, #12
 8011710:	f000 f8ea 	bl	80118e8 <core_set_error>
 8011714:	4620      	mov	r0, r4
 8011716:	b005      	add	sp, #20
 8011718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801171c:	9d02      	ldr	r5, [sp, #8]
 801171e:	2218      	movs	r2, #24
 8011720:	2113      	movs	r1, #19
 8011722:	f105 000c 	add.w	r0, r5, #12
 8011726:	2400      	movs	r4, #0
 8011728:	f000 f8de 	bl	80118e8 <core_set_error>
 801172c:	e7cf      	b.n	80116ce <ai_platform_network_process+0x282>
 801172e:	bf00      	nop
 8011730:	a1c00100 	.word	0xa1c00100
 8011734:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8011738:	429f      	cmp	r7, r3
 801173a:	f4ff af3e 	bcc.w	80115ba <ai_platform_network_process+0x16e>
 801173e:	9d02      	ldr	r5, [sp, #8]
 8011740:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8011744:	8e2a      	ldrh	r2, [r5, #48]	@ 0x30
 8011746:	832b      	strh	r3, [r5, #24]
 8011748:	2a00      	cmp	r2, #0
 801174a:	f040 808b 	bne.w	8011864 <ai_platform_network_process+0x418>
 801174e:	4616      	mov	r6, r2
 8011750:	4617      	mov	r7, r2
 8011752:	8b6c      	ldrh	r4, [r5, #26]
 8011754:	429c      	cmp	r4, r3
 8011756:	d2ba      	bcs.n	80116ce <ai_platform_network_process+0x282>
 8011758:	46ab      	mov	fp, r5
 801175a:	2e00      	cmp	r6, #0
 801175c:	d030      	beq.n	80117c0 <ai_platform_network_process+0x374>
 801175e:	f04f 0800 	mov.w	r8, #0
 8011762:	e014      	b.n	801178e <ai_platform_network_process+0x342>
 8011764:	6882      	ldr	r2, [r0, #8]
 8011766:	68c5      	ldr	r5, [r0, #12]
 8011768:	6863      	ldr	r3, [r4, #4]
 801176a:	1b52      	subs	r2, r2, r5
 801176c:	4413      	add	r3, r2
 801176e:	6083      	str	r3, [r0, #8]
 8011770:	698b      	ldr	r3, [r1, #24]
 8011772:	6862      	ldr	r2, [r4, #4]
 8011774:	60da      	str	r2, [r3, #12]
 8011776:	f859 200a 	ldr.w	r2, [r9, sl]
 801177a:	f108 0801 	add.w	r8, r8, #1
 801177e:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8011782:	440b      	add	r3, r1
 8011784:	4293      	cmp	r3, r2
 8011786:	d301      	bcc.n	801178c <ai_platform_network_process+0x340>
 8011788:	68e3      	ldr	r3, [r4, #12]
 801178a:	1ad3      	subs	r3, r2, r3
 801178c:	6063      	str	r3, [r4, #4]
 801178e:	8833      	ldrh	r3, [r6, #0]
 8011790:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8011794:	4543      	cmp	r3, r8
 8011796:	d913      	bls.n	80117c0 <ai_platform_network_process+0x374>
 8011798:	6873      	ldr	r3, [r6, #4]
 801179a:	b18b      	cbz	r3, 80117c0 <ai_platform_network_process+0x374>
 801179c:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 80117a0:	b171      	cbz	r1, 80117c0 <ai_platform_network_process+0x374>
 80117a2:	6988      	ldr	r0, [r1, #24]
 80117a4:	68b2      	ldr	r2, [r6, #8]
 80117a6:	6803      	ldr	r3, [r0, #0]
 80117a8:	f8d2 9000 	ldr.w	r9, [r2]
 80117ac:	009d      	lsls	r5, r3, #2
 80117ae:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80117b2:	d5d7      	bpl.n	8011764 <ai_platform_network_process+0x318>
 80117b4:	6881      	ldr	r1, [r0, #8]
 80117b6:	68a2      	ldr	r2, [r4, #8]
 80117b8:	6860      	ldr	r0, [r4, #4]
 80117ba:	f002 fbe5 	bl	8013f88 <st_int8_copy>
 80117be:	e7da      	b.n	8011776 <ai_platform_network_process+0x32a>
 80117c0:	4658      	mov	r0, fp
 80117c2:	f000 f8e7 	bl	8011994 <ai_layers_forward_all>
 80117c6:	2f00      	cmp	r7, #0
 80117c8:	d03d      	beq.n	8011846 <ai_platform_network_process+0x3fa>
 80117ca:	2400      	movs	r4, #0
 80117cc:	e016      	b.n	80117fc <ai_platform_network_process+0x3b0>
 80117ce:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 80117d2:	f859 100a 	ldr.w	r1, [r9, sl]
 80117d6:	4413      	add	r3, r2
 80117d8:	428b      	cmp	r3, r1
 80117da:	d302      	bcc.n	80117e2 <ai_platform_network_process+0x396>
 80117dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80117e0:	1acb      	subs	r3, r1, r3
 80117e2:	f8c8 3004 	str.w	r3, [r8, #4]
 80117e6:	6981      	ldr	r1, [r0, #24]
 80117e8:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 80117ec:	1b52      	subs	r2, r2, r5
 80117ee:	4413      	add	r3, r2
 80117f0:	608b      	str	r3, [r1, #8]
 80117f2:	6983      	ldr	r3, [r0, #24]
 80117f4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80117f8:	60da      	str	r2, [r3, #12]
 80117fa:	3401      	adds	r4, #1
 80117fc:	883b      	ldrh	r3, [r7, #0]
 80117fe:	42a3      	cmp	r3, r4
 8011800:	d921      	bls.n	8011846 <ai_platform_network_process+0x3fa>
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	b1fb      	cbz	r3, 8011846 <ai_platform_network_process+0x3fa>
 8011806:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801180a:	b1e0      	cbz	r0, 8011846 <ai_platform_network_process+0x3fa>
 801180c:	68ba      	ldr	r2, [r7, #8]
 801180e:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8011812:	6983      	ldr	r3, [r0, #24]
 8011814:	f8d2 9000 	ldr.w	r9, [r2]
 8011818:	681a      	ldr	r2, [r3, #0]
 801181a:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 801181e:	0092      	lsls	r2, r2, #2
 8011820:	d5d5      	bpl.n	80117ce <ai_platform_network_process+0x382>
 8011822:	6898      	ldr	r0, [r3, #8]
 8011824:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8011828:	f002 fbae 	bl	8013f88 <st_int8_copy>
 801182c:	f859 200a 	ldr.w	r2, [r9, sl]
 8011830:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8011834:	440b      	add	r3, r1
 8011836:	4293      	cmp	r3, r2
 8011838:	d302      	bcc.n	8011840 <ai_platform_network_process+0x3f4>
 801183a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801183e:	1ad3      	subs	r3, r2, r3
 8011840:	f8c8 3004 	str.w	r3, [r8, #4]
 8011844:	e7d9      	b.n	80117fa <ai_platform_network_process+0x3ae>
 8011846:	f8bb 401a 	ldrh.w	r4, [fp, #26]
 801184a:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 801184e:	3401      	adds	r4, #1
 8011850:	b2a4      	uxth	r4, r4
 8011852:	42a3      	cmp	r3, r4
 8011854:	f8ab 401a 	strh.w	r4, [fp, #26]
 8011858:	f63f af7f 	bhi.w	801175a <ai_platform_network_process+0x30e>
 801185c:	4620      	mov	r0, r4
 801185e:	b005      	add	sp, #20
 8011860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011864:	2a01      	cmp	r2, #1
 8011866:	6b6e      	ldr	r6, [r5, #52]	@ 0x34
 8011868:	d033      	beq.n	80118d2 <ai_platform_network_process+0x486>
 801186a:	f106 070c 	add.w	r7, r6, #12
 801186e:	e770      	b.n	8011752 <ai_platform_network_process+0x306>
 8011870:	9d03      	ldr	r5, [sp, #12]
 8011872:	2219      	movs	r2, #25
 8011874:	2112      	movs	r1, #18
 8011876:	2400      	movs	r4, #0
 8011878:	f105 000c 	add.w	r0, r5, #12
 801187c:	f000 f834 	bl	80118e8 <core_set_error>
 8011880:	e725      	b.n	80116ce <ai_platform_network_process+0x282>
 8011882:	9d03      	ldr	r5, [sp, #12]
 8011884:	4604      	mov	r4, r0
 8011886:	2221      	movs	r2, #33	@ 0x21
 8011888:	2112      	movs	r1, #18
 801188a:	f105 000c 	add.w	r0, r5, #12
 801188e:	f000 f82b 	bl	80118e8 <core_set_error>
 8011892:	e71c      	b.n	80116ce <ai_platform_network_process+0x282>
 8011894:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8011898:	832b      	strh	r3, [r5, #24]
 801189a:	e755      	b.n	8011748 <ai_platform_network_process+0x2fc>
 801189c:	9d02      	ldr	r5, [sp, #8]
 801189e:	2219      	movs	r2, #25
 80118a0:	2113      	movs	r1, #19
 80118a2:	2400      	movs	r4, #0
 80118a4:	f105 000c 	add.w	r0, r5, #12
 80118a8:	f000 f81e 	bl	80118e8 <core_set_error>
 80118ac:	e70f      	b.n	80116ce <ai_platform_network_process+0x282>
 80118ae:	9d02      	ldr	r5, [sp, #8]
 80118b0:	4604      	mov	r4, r0
 80118b2:	2221      	movs	r2, #33	@ 0x21
 80118b4:	2113      	movs	r1, #19
 80118b6:	f105 000c 	add.w	r0, r5, #12
 80118ba:	f000 f815 	bl	80118e8 <core_set_error>
 80118be:	e706      	b.n	80116ce <ai_platform_network_process+0x282>
 80118c0:	9d02      	ldr	r5, [sp, #8]
 80118c2:	2217      	movs	r2, #23
 80118c4:	2113      	movs	r1, #19
 80118c6:	2400      	movs	r4, #0
 80118c8:	f105 000c 	add.w	r0, r5, #12
 80118cc:	f000 f80c 	bl	80118e8 <core_set_error>
 80118d0:	e6fd      	b.n	80116ce <ai_platform_network_process+0x282>
 80118d2:	2700      	movs	r7, #0
 80118d4:	e73d      	b.n	8011752 <ai_platform_network_process+0x306>
 80118d6:	bf00      	nop

080118d8 <core_init>:
 80118d8:	2001      	movs	r0, #1
 80118da:	4770      	bx	lr

080118dc <core_get_error>:
 80118dc:	4603      	mov	r3, r0
 80118de:	2200      	movs	r2, #0
 80118e0:	6800      	ldr	r0, [r0, #0]
 80118e2:	601a      	str	r2, [r3, #0]
 80118e4:	4770      	bx	lr
 80118e6:	bf00      	nop

080118e8 <core_set_error>:
 80118e8:	4603      	mov	r3, r0
 80118ea:	7800      	ldrb	r0, [r0, #0]
 80118ec:	b108      	cbz	r0, 80118f2 <core_set_error+0xa>
 80118ee:	2000      	movs	r0, #0
 80118f0:	4770      	bx	lr
 80118f2:	7019      	strb	r1, [r3, #0]
 80118f4:	2001      	movs	r0, #1
 80118f6:	6819      	ldr	r1, [r3, #0]
 80118f8:	f362 211f 	bfi	r1, r2, #8, #24
 80118fc:	6019      	str	r1, [r3, #0]
 80118fe:	4770      	bx	lr

08011900 <ai_check_custom_types>:
 8011900:	b082      	sub	sp, #8
 8011902:	4b12      	ldr	r3, [pc, #72]	@ (801194c <ai_check_custom_types+0x4c>)
 8011904:	9301      	str	r3, [sp, #4]
 8011906:	b118      	cbz	r0, 8011910 <ai_check_custom_types+0x10>
 8011908:	7803      	ldrb	r3, [r0, #0]
 801190a:	2b03      	cmp	r3, #3
 801190c:	d002      	beq.n	8011914 <ai_check_custom_types+0x14>
 801190e:	2000      	movs	r0, #0
 8011910:	b002      	add	sp, #8
 8011912:	4770      	bx	lr
 8011914:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011918:	4293      	cmp	r3, r2
 801191a:	d004      	beq.n	8011926 <ai_check_custom_types+0x26>
 801191c:	2001      	movs	r0, #1
 801191e:	f080 0001 	eor.w	r0, r0, #1
 8011922:	b002      	add	sp, #8
 8011924:	4770      	bx	lr
 8011926:	7842      	ldrb	r2, [r0, #1]
 8011928:	3001      	adds	r0, #1
 801192a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801192e:	429a      	cmp	r2, r3
 8011930:	d1f4      	bne.n	801191c <ai_check_custom_types+0x1c>
 8011932:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8011936:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801193a:	429a      	cmp	r2, r3
 801193c:	d1ee      	bne.n	801191c <ai_check_custom_types+0x1c>
 801193e:	7842      	ldrb	r2, [r0, #1]
 8011940:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011944:	429a      	cmp	r2, r3
 8011946:	d1e9      	bne.n	801191c <ai_check_custom_types+0x1c>
 8011948:	2000      	movs	r0, #0
 801194a:	e7e8      	b.n	801191e <ai_check_custom_types+0x1e>
 801194c:	84048403 	.word	0x84048403

08011950 <ai_layers_init_all>:
 8011950:	2100      	movs	r1, #0
 8011952:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8011954:	b13b      	cbz	r3, 8011966 <ai_layers_init_all+0x16>
 8011956:	691a      	ldr	r2, [r3, #16]
 8011958:	3101      	adds	r1, #1
 801195a:	60d8      	str	r0, [r3, #12]
 801195c:	429a      	cmp	r2, r3
 801195e:	4613      	mov	r3, r2
 8011960:	d001      	beq.n	8011966 <ai_layers_init_all+0x16>
 8011962:	2a00      	cmp	r2, #0
 8011964:	d1f6      	bne.n	8011954 <ai_layers_init_all+0x4>
 8011966:	4608      	mov	r0, r1
 8011968:	4770      	bx	lr
 801196a:	bf00      	nop

0801196c <ai_layers_post_init_all>:
 801196c:	b538      	push	{r3, r4, r5, lr}
 801196e:	2500      	movs	r5, #0
 8011970:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8011972:	b16c      	cbz	r4, 8011990 <ai_layers_post_init_all+0x24>
 8011974:	6863      	ldr	r3, [r4, #4]
 8011976:	07db      	lsls	r3, r3, #31
 8011978:	d504      	bpl.n	8011984 <ai_layers_post_init_all+0x18>
 801197a:	6a23      	ldr	r3, [r4, #32]
 801197c:	4620      	mov	r0, r4
 801197e:	b10b      	cbz	r3, 8011984 <ai_layers_post_init_all+0x18>
 8011980:	3501      	adds	r5, #1
 8011982:	4798      	blx	r3
 8011984:	6923      	ldr	r3, [r4, #16]
 8011986:	42a3      	cmp	r3, r4
 8011988:	461c      	mov	r4, r3
 801198a:	d001      	beq.n	8011990 <ai_layers_post_init_all+0x24>
 801198c:	2b00      	cmp	r3, #0
 801198e:	d1f0      	bne.n	8011972 <ai_layers_post_init_all+0x6>
 8011990:	4628      	mov	r0, r5
 8011992:	bd38      	pop	{r3, r4, r5, pc}

08011994 <ai_layers_forward_all>:
 8011994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011998:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 801199c:	4604      	mov	r4, r0
 801199e:	f1b8 0f00 	cmp.w	r8, #0
 80119a2:	d02a      	beq.n	80119fa <ai_layers_forward_all+0x66>
 80119a4:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80119a6:	63c1      	str	r1, [r0, #60]	@ 0x3c
 80119a8:	b319      	cbz	r1, 80119f2 <ai_layers_forward_all+0x5e>
 80119aa:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80119ac:	2001      	movs	r0, #1
 80119ae:	47c0      	blx	r8
 80119b0:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 80119b2:	b1f6      	cbz	r6, 80119f2 <ai_layers_forward_all+0x5e>
 80119b4:	2700      	movs	r7, #0
 80119b6:	4631      	mov	r1, r6
 80119b8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80119ba:	2002      	movs	r0, #2
 80119bc:	47c0      	blx	r8
 80119be:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 80119c0:	4628      	mov	r0, r5
 80119c2:	696b      	ldr	r3, [r5, #20]
 80119c4:	4798      	blx	r3
 80119c6:	692e      	ldr	r6, [r5, #16]
 80119c8:	2003      	movs	r0, #3
 80119ca:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80119cc:	42b5      	cmp	r5, r6
 80119ce:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80119d0:	d007      	beq.n	80119e2 <ai_layers_forward_all+0x4e>
 80119d2:	47c0      	blx	r8
 80119d4:	3701      	adds	r7, #1
 80119d6:	63e6      	str	r6, [r4, #60]	@ 0x3c
 80119d8:	2e00      	cmp	r6, #0
 80119da:	d1ec      	bne.n	80119b6 <ai_layers_forward_all+0x22>
 80119dc:	4638      	mov	r0, r7
 80119de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119e2:	2003      	movs	r0, #3
 80119e4:	3701      	adds	r7, #1
 80119e6:	47c0      	blx	r8
 80119e8:	2300      	movs	r3, #0
 80119ea:	4638      	mov	r0, r7
 80119ec:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80119ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119f2:	2700      	movs	r7, #0
 80119f4:	4638      	mov	r0, r7
 80119f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119fa:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 80119fc:	63c5      	str	r5, [r0, #60]	@ 0x3c
 80119fe:	2d00      	cmp	r5, #0
 8011a00:	d0f7      	beq.n	80119f2 <ai_layers_forward_all+0x5e>
 8011a02:	4647      	mov	r7, r8
 8011a04:	696b      	ldr	r3, [r5, #20]
 8011a06:	4628      	mov	r0, r5
 8011a08:	4798      	blx	r3
 8011a0a:	462b      	mov	r3, r5
 8011a0c:	692d      	ldr	r5, [r5, #16]
 8011a0e:	429d      	cmp	r5, r3
 8011a10:	d004      	beq.n	8011a1c <ai_layers_forward_all+0x88>
 8011a12:	3701      	adds	r7, #1
 8011a14:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8011a16:	2d00      	cmp	r5, #0
 8011a18:	d1f4      	bne.n	8011a04 <ai_layers_forward_all+0x70>
 8011a1a:	e7df      	b.n	80119dc <ai_layers_forward_all+0x48>
 8011a1c:	2300      	movs	r3, #0
 8011a1e:	3701      	adds	r7, #1
 8011a20:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8011a22:	e7db      	b.n	80119dc <ai_layers_forward_all+0x48>

08011a24 <forward_conv2d_if32of32wf32_nl_pool>:
 8011a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a28:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8011a2c:	b0c3      	sub	sp, #268	@ 0x10c
 8011a2e:	f8bc 3000 	ldrh.w	r3, [ip]
 8011a32:	9321      	str	r3, [sp, #132]	@ 0x84
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	f000 813c 	beq.w	8011cb2 <forward_conv2d_if32of32wf32_nl_pool+0x28e>
 8011a3a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8011a3e:	4604      	mov	r4, r0
 8011a40:	f8d3 b004 	ldr.w	fp, [r3, #4]
 8011a44:	f1bb 0f00 	cmp.w	fp, #0
 8011a48:	d001      	beq.n	8011a4e <forward_conv2d_if32of32wf32_nl_pool+0x2a>
 8011a4a:	f8db b000 	ldr.w	fp, [fp]
 8011a4e:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011a50:	2a01      	cmp	r2, #1
 8011a52:	f000 812d 	beq.w	8011cb0 <forward_conv2d_if32of32wf32_nl_pool+0x28c>
 8011a56:	f8d3 a010 	ldr.w	sl, [r3, #16]
 8011a5a:	f1ba 0f00 	cmp.w	sl, #0
 8011a5e:	d001      	beq.n	8011a64 <forward_conv2d_if32of32wf32_nl_pool+0x40>
 8011a60:	f8da a000 	ldr.w	sl, [sl]
 8011a64:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011a66:	2a02      	cmp	r2, #2
 8011a68:	f000 8122 	beq.w	8011cb0 <forward_conv2d_if32of32wf32_nl_pool+0x28c>
 8011a6c:	f8d3 801c 	ldr.w	r8, [r3, #28]
 8011a70:	8b1b      	ldrh	r3, [r3, #24]
 8011a72:	f1b8 0f00 	cmp.w	r8, #0
 8011a76:	f000 812f 	beq.w	8011cd8 <forward_conv2d_if32of32wf32_nl_pool+0x2b4>
 8011a7a:	2b01      	cmp	r3, #1
 8011a7c:	f8d8 2000 	ldr.w	r2, [r8]
 8011a80:	f240 8130 	bls.w	8011ce4 <forward_conv2d_if32of32wf32_nl_pool+0x2c0>
 8011a84:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011a88:	9340      	str	r3, [sp, #256]	@ 0x100
 8011a8a:	f8d8 8008 	ldr.w	r8, [r8, #8]
 8011a8e:	f8db 100c 	ldr.w	r1, [fp, #12]
 8011a92:	f8da 000c 	ldr.w	r0, [sl, #12]
 8011a96:	9122      	str	r1, [sp, #136]	@ 0x88
 8011a98:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8011a9c:	f8d2 e00c 	ldr.w	lr, [r2, #12]
 8011aa0:	9130      	str	r1, [sp, #192]	@ 0xc0
 8011aa2:	f9b0 1004 	ldrsh.w	r1, [r0, #4]
 8011aa6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8011aa8:	9131      	str	r1, [sp, #196]	@ 0xc4
 8011aaa:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
 8011aae:	f8de 7004 	ldr.w	r7, [lr, #4]
 8011ab2:	9132      	str	r1, [sp, #200]	@ 0xc8
 8011ab4:	f9b0 1008 	ldrsh.w	r1, [r0, #8]
 8011ab8:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8011aba:	9133      	str	r1, [sp, #204]	@ 0xcc
 8011abc:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
 8011ac0:	681e      	ldr	r6, [r3, #0]
 8011ac2:	9123      	str	r1, [sp, #140]	@ 0x8c
 8011ac4:	f9b0 1008 	ldrsh.w	r1, [r0, #8]
 8011ac8:	972a      	str	r7, [sp, #168]	@ 0xa8
 8011aca:	9124      	str	r1, [sp, #144]	@ 0x90
 8011acc:	f8de 7008 	ldr.w	r7, [lr, #8]
 8011ad0:	9628      	str	r6, [sp, #160]	@ 0xa0
 8011ad2:	972f      	str	r7, [sp, #188]	@ 0xbc
 8011ad4:	e9d4 950a 	ldrd	r9, r5, [r4, #40]	@ 0x28
 8011ad8:	fa1f f189 	uxth.w	r1, r9
 8011adc:	9527      	str	r5, [sp, #156]	@ 0x9c
 8011ade:	685d      	ldr	r5, [r3, #4]
 8011ae0:	9134      	str	r1, [sp, #208]	@ 0xd0
 8011ae2:	9529      	str	r5, [sp, #164]	@ 0xa4
 8011ae4:	e9d4 560c 	ldrd	r5, r6, [r4, #48]	@ 0x30
 8011ae8:	f8bd 109c 	ldrh.w	r1, [sp, #156]	@ 0x9c
 8011aec:	9135      	str	r1, [sp, #212]	@ 0xd4
 8011aee:	f8bd 10a0 	ldrh.w	r1, [sp, #160]	@ 0xa0
 8011af2:	9136      	str	r1, [sp, #216]	@ 0xd8
 8011af4:	f8bd 10a4 	ldrh.w	r1, [sp, #164]	@ 0xa4
 8011af8:	9137      	str	r1, [sp, #220]	@ 0xdc
 8011afa:	6899      	ldr	r1, [r3, #8]
 8011afc:	68db      	ldr	r3, [r3, #12]
 8011afe:	912d      	str	r1, [sp, #180]	@ 0xb4
 8011b00:	932e      	str	r3, [sp, #184]	@ 0xb8
 8011b02:	f9b4 301c 	ldrsh.w	r3, [r4, #28]
 8011b06:	9338      	str	r3, [sp, #224]	@ 0xe0
 8011b08:	b2ab      	uxth	r3, r5
 8011b0a:	9339      	str	r3, [sp, #228]	@ 0xe4
 8011b0c:	b2b3      	uxth	r3, r6
 8011b0e:	933a      	str	r3, [sp, #232]	@ 0xe8
 8011b10:	f9bd 30a8 	ldrsh.w	r3, [sp, #168]	@ 0xa8
 8011b14:	9325      	str	r3, [sp, #148]	@ 0x94
 8011b16:	b23b      	sxth	r3, r7
 8011b18:	9326      	str	r3, [sp, #152]	@ 0x98
 8011b1a:	f9b4 3044 	ldrsh.w	r3, [r4, #68]	@ 0x44
 8011b1e:	933b      	str	r3, [sp, #236]	@ 0xec
 8011b20:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	@ 0x4c
 8011b24:	933c      	str	r3, [sp, #240]	@ 0xf0
 8011b26:	f9b4 3050 	ldrsh.w	r3, [r4, #80]	@ 0x50
 8011b2a:	933d      	str	r3, [sp, #244]	@ 0xf4
 8011b2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011b2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8011b32:	933e      	str	r3, [sp, #248]	@ 0xf8
 8011b34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011b36:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8011b3a:	933f      	str	r3, [sp, #252]	@ 0xfc
 8011b3c:	6a23      	ldr	r3, [r4, #32]
 8011b3e:	9322      	str	r3, [sp, #136]	@ 0x88
 8011b40:	f1b8 0f00 	cmp.w	r8, #0
 8011b44:	f000 80b7 	beq.w	8011cb6 <forward_conv2d_if32of32wf32_nl_pool+0x292>
 8011b48:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	f000 80ba 	beq.w	8011cc6 <forward_conv2d_if32of32wf32_nl_pool+0x2a2>
 8011b52:	9221      	str	r2, [sp, #132]	@ 0x84
 8011b54:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011b58:	689b      	ldr	r3, [r3, #8]
 8011b5a:	9322      	str	r3, [sp, #136]	@ 0x88
 8011b5c:	f002 fb26 	bl	80141ac <ai_array_get_byte_size>
 8011b60:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8011b64:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011b66:	902c      	str	r0, [sp, #176]	@ 0xb0
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	f000 80be 	beq.w	8011cea <forward_conv2d_if32of32wf32_nl_pool+0x2c6>
 8011b6e:	9241      	str	r2, [sp, #260]	@ 0x104
 8011b70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011b74:	f002 fb1a 	bl	80141ac <ai_array_get_byte_size>
 8011b78:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8011b7c:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011b7e:	f8bc 3000 	ldrh.w	r3, [ip]
 8011b82:	902b      	str	r0, [sp, #172]	@ 0xac
 8011b84:	9321      	str	r3, [sp, #132]	@ 0x84
 8011b86:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8011b88:	b2ad      	uxth	r5, r5
 8011b8a:	b2b6      	uxth	r6, r6
 8011b8c:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 8011b8e:	f107 38ff 	add.w	r8, r7, #4294967295
 8011b92:	3d01      	subs	r5, #1
 8011b94:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 8011b96:	3e01      	subs	r6, #1
 8011b98:	fa1f f989 	uxth.w	r9, r9
 8011b9c:	f8bd e09c 	ldrh.w	lr, [sp, #156]	@ 0x9c
 8011ba0:	fb15 7508 	smlabb	r5, r5, r8, r7
 8011ba4:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 8011ba6:	699b      	ldr	r3, [r3, #24]
 8011ba8:	fa0f f885 	sxth.w	r8, r5
 8011bac:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 8011bae:	f8db 0018 	ldr.w	r0, [fp, #24]
 8011bb2:	3d01      	subs	r5, #1
 8011bb4:	f8d3 b008 	ldr.w	fp, [r3, #8]
 8011bb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011bba:	fb16 7605 	smlabb	r6, r6, r5, r7
 8011bbe:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8011bc0:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 8011bc2:	2b03      	cmp	r3, #3
 8011bc4:	eba5 0508 	sub.w	r5, r5, r8
 8011bc8:	b236      	sxth	r6, r6
 8011bca:	f8da 1018 	ldr.w	r1, [sl, #24]
 8011bce:	fa15 f587 	uxtah	r5, r5, r7
 8011bd2:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 8011bd4:	6992      	ldr	r2, [r2, #24]
 8011bd6:	fa15 f587 	uxtah	r5, r5, r7
 8011bda:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 8011bdc:	f8d4 a05c 	ldr.w	sl, [r4, #92]	@ 0x5c
 8011be0:	6880      	ldr	r0, [r0, #8]
 8011be2:	6889      	ldr	r1, [r1, #8]
 8011be4:	6892      	ldr	r2, [r2, #8]
 8011be6:	fb95 f5f9 	sdiv	r5, r5, r9
 8011bea:	eba7 0906 	sub.w	r9, r7, r6
 8011bee:	9f28      	ldr	r7, [sp, #160]	@ 0xa0
 8011bf0:	f105 0501 	add.w	r5, r5, #1
 8011bf4:	fa19 f987 	uxtah	r9, r9, r7
 8011bf8:	9f2d      	ldr	r7, [sp, #180]	@ 0xb4
 8011bfa:	b22d      	sxth	r5, r5
 8011bfc:	fa19 f987 	uxtah	r9, r9, r7
 8011c00:	fb99 f9fe 	sdiv	r9, r9, lr
 8011c04:	f109 0e01 	add.w	lr, r9, #1
 8011c08:	f8d4 9024 	ldr.w	r9, [r4, #36]	@ 0x24
 8011c0c:	f9b4 4048 	ldrsh.w	r4, [r4, #72]	@ 0x48
 8011c10:	d94e      	bls.n	8011cb0 <forward_conv2d_if32of32wf32_nl_pool+0x28c>
 8011c12:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8011c16:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 8011c1a:	f1bc 0f00 	cmp.w	ip, #0
 8011c1e:	d06f      	beq.n	8011d00 <forward_conv2d_if32of32wf32_nl_pool+0x2dc>
 8011c20:	f8dc 7000 	ldr.w	r7, [ip]
 8011c24:	b10f      	cbz	r7, 8011c2a <forward_conv2d_if32of32wf32_nl_pool+0x206>
 8011c26:	69bf      	ldr	r7, [r7, #24]
 8011c28:	68bf      	ldr	r7, [r7, #8]
 8011c2a:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 8011c2c:	9513      	str	r5, [sp, #76]	@ 0x4c
 8011c2e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8011c30:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 8011c32:	960e      	str	r6, [sp, #56]	@ 0x38
 8011c34:	931e      	str	r3, [sp, #120]	@ 0x78
 8011c36:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 8011c38:	931d      	str	r3, [sp, #116]	@ 0x74
 8011c3a:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 8011c3c:	e9cd 431b 	strd	r4, r3, [sp, #108]	@ 0x6c
 8011c40:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 8011c42:	fa0f f48e 	sxth.w	r4, lr
 8011c46:	e9cd a319 	strd	sl, r3, [sp, #100]	@ 0x64
 8011c4a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8011c4c:	9318      	str	r3, [sp, #96]	@ 0x60
 8011c4e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8011c50:	9317      	str	r3, [sp, #92]	@ 0x5c
 8011c52:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011c54:	e9cd 9315 	strd	r9, r3, [sp, #84]	@ 0x54
 8011c58:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 8011c5a:	9312      	str	r3, [sp, #72]	@ 0x48
 8011c5c:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8011c5e:	9311      	str	r3, [sp, #68]	@ 0x44
 8011c60:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8011c62:	e9cd 830f 	strd	r8, r3, [sp, #60]	@ 0x3c
 8011c66:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 8011c68:	930d      	str	r3, [sp, #52]	@ 0x34
 8011c6a:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8011c6c:	930c      	str	r3, [sp, #48]	@ 0x30
 8011c6e:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 8011c70:	9414      	str	r4, [sp, #80]	@ 0x50
 8011c72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011c74:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 8011c76:	930a      	str	r3, [sp, #40]	@ 0x28
 8011c78:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8011c7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c7c:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8011c7e:	9308      	str	r3, [sp, #32]
 8011c80:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8011c82:	9307      	str	r3, [sp, #28]
 8011c84:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8011c86:	9306      	str	r3, [sp, #24]
 8011c88:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011c8a:	9305      	str	r3, [sp, #20]
 8011c8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8011c8e:	9304      	str	r3, [sp, #16]
 8011c90:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8011c92:	9303      	str	r3, [sp, #12]
 8011c94:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8011c96:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8011c9a:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8011c9e:	465b      	mov	r3, fp
 8011ca0:	69a4      	ldr	r4, [r4, #24]
 8011ca2:	68a4      	ldr	r4, [r4, #8]
 8011ca4:	9400      	str	r4, [sp, #0]
 8011ca6:	f000 f9cf 	bl	8012048 <forward_lite_conv2d_if32of32wf32_pool>
 8011caa:	b043      	add	sp, #268	@ 0x10c
 8011cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	685b      	ldr	r3, [r3, #4]
 8011cb4:	deff      	udf	#255	@ 0xff
 8011cb6:	b10b      	cbz	r3, 8011cbc <forward_conv2d_if32of32wf32_nl_pool+0x298>
 8011cb8:	689b      	ldr	r3, [r3, #8]
 8011cba:	9322      	str	r3, [sp, #136]	@ 0x88
 8011cbc:	2301      	movs	r3, #1
 8011cbe:	f8cd 80b0 	str.w	r8, [sp, #176]	@ 0xb0
 8011cc2:	932b      	str	r3, [sp, #172]	@ 0xac
 8011cc4:	e75f      	b.n	8011b86 <forward_conv2d_if32of32wf32_nl_pool+0x162>
 8011cc6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011cc8:	b10b      	cbz	r3, 8011cce <forward_conv2d_if32of32wf32_nl_pool+0x2aa>
 8011cca:	689b      	ldr	r3, [r3, #8]
 8011ccc:	9322      	str	r3, [sp, #136]	@ 0x88
 8011cce:	2301      	movs	r3, #1
 8011cd0:	2100      	movs	r1, #0
 8011cd2:	e9cd 312b 	strd	r3, r1, [sp, #172]	@ 0xac
 8011cd6:	e756      	b.n	8011b86 <forward_conv2d_if32of32wf32_nl_pool+0x162>
 8011cd8:	2b01      	cmp	r3, #1
 8011cda:	d90e      	bls.n	8011cfa <forward_conv2d_if32of32wf32_nl_pool+0x2d6>
 8011cdc:	4642      	mov	r2, r8
 8011cde:	f8cd 8100 	str.w	r8, [sp, #256]	@ 0x100
 8011ce2:	e6d4      	b.n	8011a8e <forward_conv2d_if32of32wf32_nl_pool+0x6a>
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	9340      	str	r3, [sp, #256]	@ 0x100
 8011ce8:	e6cf      	b.n	8011a8a <forward_conv2d_if32of32wf32_nl_pool+0x66>
 8011cea:	2301      	movs	r3, #1
 8011cec:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8011cf0:	932b      	str	r3, [sp, #172]	@ 0xac
 8011cf2:	f8bc 3000 	ldrh.w	r3, [ip]
 8011cf6:	9321      	str	r3, [sp, #132]	@ 0x84
 8011cf8:	e745      	b.n	8011b86 <forward_conv2d_if32of32wf32_nl_pool+0x162>
 8011cfa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011cfe:	deff      	udf	#255	@ 0xff
 8011d00:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8011d04:	deff      	udf	#255	@ 0xff
 8011d06:	bf00      	nop

08011d08 <forward_dense>:
 8011d08:	6982      	ldr	r2, [r0, #24]
 8011d0a:	8813      	ldrh	r3, [r2, #0]
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d043      	beq.n	8011d98 <forward_dense+0x90>
 8011d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d14:	6855      	ldr	r5, [r2, #4]
 8011d16:	b08e      	sub	sp, #56	@ 0x38
 8011d18:	6869      	ldr	r1, [r5, #4]
 8011d1a:	b101      	cbz	r1, 8011d1e <forward_dense+0x16>
 8011d1c:	6809      	ldr	r1, [r1, #0]
 8011d1e:	2b01      	cmp	r3, #1
 8011d20:	d069      	beq.n	8011df6 <forward_dense+0xee>
 8011d22:	692a      	ldr	r2, [r5, #16]
 8011d24:	b102      	cbz	r2, 8011d28 <forward_dense+0x20>
 8011d26:	6812      	ldr	r2, [r2, #0]
 8011d28:	2b02      	cmp	r3, #2
 8011d2a:	d061      	beq.n	8011df0 <forward_dense+0xe8>
 8011d2c:	69ec      	ldr	r4, [r5, #28]
 8011d2e:	2c00      	cmp	r4, #0
 8011d30:	d057      	beq.n	8011de2 <forward_dense+0xda>
 8011d32:	8b2e      	ldrh	r6, [r5, #24]
 8011d34:	6820      	ldr	r0, [r4, #0]
 8011d36:	2e01      	cmp	r6, #1
 8011d38:	d955      	bls.n	8011de6 <forward_dense+0xde>
 8011d3a:	6864      	ldr	r4, [r4, #4]
 8011d3c:	f8d0 9018 	ldr.w	r9, [r0, #24]
 8011d40:	2b03      	cmp	r3, #3
 8011d42:	68d0      	ldr	r0, [r2, #12]
 8011d44:	68cf      	ldr	r7, [r1, #12]
 8011d46:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8011d4a:	f8d7 a004 	ldr.w	sl, [r7, #4]
 8011d4e:	e9d0 7602 	ldrd	r7, r6, [r0, #8]
 8011d52:	f8d9 0000 	ldr.w	r0, [r9]
 8011d56:	fb06 f807 	mul.w	r8, r6, r7
 8011d5a:	f020 4c7e 	bic.w	ip, r0, #4261412864	@ 0xfe000000
 8011d5e:	d044      	beq.n	8011dea <forward_dense+0xe2>
 8011d60:	6aad      	ldr	r5, [r5, #40]	@ 0x28
 8011d62:	b11d      	cbz	r5, 8011d6c <forward_dense+0x64>
 8011d64:	682d      	ldr	r5, [r5, #0]
 8011d66:	b10d      	cbz	r5, 8011d6c <forward_dense+0x64>
 8011d68:	69ab      	ldr	r3, [r5, #24]
 8011d6a:	689d      	ldr	r5, [r3, #8]
 8011d6c:	6992      	ldr	r2, [r2, #24]
 8011d6e:	698b      	ldr	r3, [r1, #24]
 8011d70:	6890      	ldr	r0, [r2, #8]
 8011d72:	6899      	ldr	r1, [r3, #8]
 8011d74:	b10c      	cbz	r4, 8011d7a <forward_dense+0x72>
 8011d76:	69a3      	ldr	r3, [r4, #24]
 8011d78:	689c      	ldr	r4, [r3, #8]
 8011d7a:	4b20      	ldr	r3, [pc, #128]	@ (8011dfc <forward_dense+0xf4>)
 8011d7c:	459c      	cmp	ip, r3
 8011d7e:	e9d9 2902 	ldrd	r2, r9, [r9, #8]
 8011d82:	d023      	beq.n	8011dcc <forward_dense+0xc4>
 8011d84:	4e1e      	ldr	r6, [pc, #120]	@ (8011e00 <forward_dense+0xf8>)
 8011d86:	45b4      	cmp	ip, r6
 8011d88:	d015      	beq.n	8011db6 <forward_dense+0xae>
 8011d8a:	f5a3 039c 	sub.w	r3, r3, #5111808	@ 0x4e0000
 8011d8e:	459c      	cmp	ip, r3
 8011d90:	d004      	beq.n	8011d9c <forward_dense+0x94>
 8011d92:	b00e      	add	sp, #56	@ 0x38
 8011d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d98:	685b      	ldr	r3, [r3, #4]
 8011d9a:	deff      	udf	#255	@ 0xff
 8011d9c:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8011da0:	a807      	add	r0, sp, #28
 8011da2:	9209      	str	r2, [sp, #36]	@ 0x24
 8011da4:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	@ 0x28
 8011da8:	e9cd e80c 	strd	lr, r8, [sp, #48]	@ 0x30
 8011dac:	f001 fb98 	bl	80134e0 <forward_lite_dense_if32of32wf32>
 8011db0:	b00e      	add	sp, #56	@ 0x38
 8011db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011db6:	464b      	mov	r3, r9
 8011db8:	9500      	str	r5, [sp, #0]
 8011dba:	e9cd e803 	strd	lr, r8, [sp, #12]
 8011dbe:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8011dc2:	f001 fceb 	bl	801379c <forward_lite_dense_if32of32wf32_lut4>
 8011dc6:	b00e      	add	sp, #56	@ 0x38
 8011dc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dcc:	464b      	mov	r3, r9
 8011dce:	9500      	str	r5, [sp, #0]
 8011dd0:	e9cd e803 	strd	lr, r8, [sp, #12]
 8011dd4:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 8011dd8:	f001 fe0a 	bl	80139f0 <forward_lite_dense_if32of32wf32_lut8>
 8011ddc:	b00e      	add	sp, #56	@ 0x38
 8011dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011de2:	4620      	mov	r0, r4
 8011de4:	e7aa      	b.n	8011d3c <forward_dense+0x34>
 8011de6:	2400      	movs	r4, #0
 8011de8:	e7a8      	b.n	8011d3c <forward_dense+0x34>
 8011dea:	2300      	movs	r3, #0
 8011dec:	685b      	ldr	r3, [r3, #4]
 8011dee:	deff      	udf	#255	@ 0xff
 8011df0:	2300      	movs	r3, #0
 8011df2:	685b      	ldr	r3, [r3, #4]
 8011df4:	deff      	udf	#255	@ 0xff
 8011df6:	2300      	movs	r3, #0
 8011df8:	685b      	ldr	r3, [r3, #4]
 8011dfa:	deff      	udf	#255	@ 0xff
 8011dfc:	00d01040 	.word	0x00d01040
 8011e00:	00f01040 	.word	0x00f01040

08011e04 <forward_relu>:
 8011e04:	6982      	ldr	r2, [r0, #24]
 8011e06:	8813      	ldrh	r3, [r2, #0]
 8011e08:	b323      	cbz	r3, 8011e54 <forward_relu+0x50>
 8011e0a:	6851      	ldr	r1, [r2, #4]
 8011e0c:	684a      	ldr	r2, [r1, #4]
 8011e0e:	b102      	cbz	r2, 8011e12 <forward_relu+0xe>
 8011e10:	6812      	ldr	r2, [r2, #0]
 8011e12:	2b01      	cmp	r3, #1
 8011e14:	f000 8086 	beq.w	8011f24 <forward_relu+0x120>
 8011e18:	b470      	push	{r4, r5, r6}
 8011e1a:	690b      	ldr	r3, [r1, #16]
 8011e1c:	b103      	cbz	r3, 8011e20 <forward_relu+0x1c>
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	69c6      	ldr	r6, [r0, #28]
 8011e22:	b1ce      	cbz	r6, 8011e58 <forward_relu+0x54>
 8011e24:	6871      	ldr	r1, [r6, #4]
 8011e26:	6998      	ldr	r0, [r3, #24]
 8011e28:	2901      	cmp	r1, #1
 8011e2a:	d03f      	beq.n	8011eac <forward_relu+0xa8>
 8011e2c:	6893      	ldr	r3, [r2, #8]
 8011e2e:	6991      	ldr	r1, [r2, #24]
 8011e30:	0a1b      	lsrs	r3, r3, #8
 8011e32:	6880      	ldr	r0, [r0, #8]
 8011e34:	6889      	ldr	r1, [r1, #8]
 8011e36:	d06c      	beq.n	8011f12 <forward_relu+0x10e>
 8011e38:	68d5      	ldr	r5, [r2, #12]
 8011e3a:	2201      	movs	r2, #1
 8011e3c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011e40:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8011e44:	429d      	cmp	r5, r3
 8011e46:	fb04 f202 	mul.w	r2, r4, r2
 8011e4a:	d1f9      	bne.n	8011e40 <forward_relu+0x3c>
 8011e4c:	68b3      	ldr	r3, [r6, #8]
 8011e4e:	bc70      	pop	{r4, r5, r6}
 8011e50:	f000 bd04 	b.w	801285c <forward_lite_nl_relu_generic_if32of32_kernel>
 8011e54:	685b      	ldr	r3, [r3, #4]
 8011e56:	deff      	udf	#255	@ 0xff
 8011e58:	6999      	ldr	r1, [r3, #24]
 8011e5a:	6893      	ldr	r3, [r2, #8]
 8011e5c:	6990      	ldr	r0, [r2, #24]
 8011e5e:	0a1b      	lsrs	r3, r3, #8
 8011e60:	6889      	ldr	r1, [r1, #8]
 8011e62:	6884      	ldr	r4, [r0, #8]
 8011e64:	d057      	beq.n	8011f16 <forward_relu+0x112>
 8011e66:	68d5      	ldr	r5, [r2, #12]
 8011e68:	2201      	movs	r2, #1
 8011e6a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011e6e:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8011e72:	429d      	cmp	r5, r3
 8011e74:	fb00 f202 	mul.w	r2, r0, r2
 8011e78:	d1f9      	bne.n	8011e6e <forward_relu+0x6a>
 8011e7a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8011e7e:	4413      	add	r3, r2
 8011e80:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8011e84:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8011e88:	4294      	cmp	r4, r2
 8011e8a:	d80d      	bhi.n	8011ea8 <forward_relu+0xa4>
 8011e8c:	3204      	adds	r2, #4
 8011e8e:	3104      	adds	r1, #4
 8011e90:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8011f2c <forward_relu+0x128>
 8011e94:	4613      	mov	r3, r2
 8011e96:	ed72 7a01 	vldmdb	r2!, {s15}
 8011e9a:	3b08      	subs	r3, #8
 8011e9c:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8011ea0:	ed61 7a01 	vstmdb	r1!, {s15}
 8011ea4:	429c      	cmp	r4, r3
 8011ea6:	d9f5      	bls.n	8011e94 <forward_relu+0x90>
 8011ea8:	bc70      	pop	{r4, r5, r6}
 8011eaa:	4770      	bx	lr
 8011eac:	6993      	ldr	r3, [r2, #24]
 8011eae:	6880      	ldr	r0, [r0, #8]
 8011eb0:	689c      	ldr	r4, [r3, #8]
 8011eb2:	6893      	ldr	r3, [r2, #8]
 8011eb4:	0a1b      	lsrs	r3, r3, #8
 8011eb6:	d030      	beq.n	8011f1a <forward_relu+0x116>
 8011eb8:	68d5      	ldr	r5, [r2, #12]
 8011eba:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011ebe:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8011ec2:	429d      	cmp	r5, r3
 8011ec4:	fb02 f101 	mul.w	r1, r2, r1
 8011ec8:	d1f9      	bne.n	8011ebe <forward_relu+0xba>
 8011eca:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8011ece:	68b3      	ldr	r3, [r6, #8]
 8011ed0:	440a      	add	r2, r1
 8011ed2:	ed93 7a00 	vldr	s14, [r3]
 8011ed6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011eda:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8011ede:	429c      	cmp	r4, r3
 8011ee0:	d8e2      	bhi.n	8011ea8 <forward_relu+0xa4>
 8011ee2:	1d02      	adds	r2, r0, #4
 8011ee4:	3304      	adds	r3, #4
 8011ee6:	2000      	movs	r0, #0
 8011ee8:	ed53 7a01 	vldr	s15, [r3, #-4]
 8011eec:	1f19      	subs	r1, r3, #4
 8011eee:	3b08      	subs	r3, #8
 8011ef0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ef8:	d405      	bmi.n	8011f06 <forward_relu+0x102>
 8011efa:	429c      	cmp	r4, r3
 8011efc:	f842 0d04 	str.w	r0, [r2, #-4]!
 8011f00:	d8d2      	bhi.n	8011ea8 <forward_relu+0xa4>
 8011f02:	460b      	mov	r3, r1
 8011f04:	e7f0      	b.n	8011ee8 <forward_relu+0xe4>
 8011f06:	429c      	cmp	r4, r3
 8011f08:	ed62 7a01 	vstmdb	r2!, {s15}
 8011f0c:	d8cc      	bhi.n	8011ea8 <forward_relu+0xa4>
 8011f0e:	460b      	mov	r3, r1
 8011f10:	e7ea      	b.n	8011ee8 <forward_relu+0xe4>
 8011f12:	2201      	movs	r2, #1
 8011f14:	e79a      	b.n	8011e4c <forward_relu+0x48>
 8011f16:	4622      	mov	r2, r4
 8011f18:	e7b8      	b.n	8011e8c <forward_relu+0x88>
 8011f1a:	68b2      	ldr	r2, [r6, #8]
 8011f1c:	4623      	mov	r3, r4
 8011f1e:	ed92 7a00 	vldr	s14, [r2]
 8011f22:	e7de      	b.n	8011ee2 <forward_relu+0xde>
 8011f24:	2300      	movs	r3, #0
 8011f26:	685b      	ldr	r3, [r3, #4]
 8011f28:	deff      	udf	#255	@ 0xff
 8011f2a:	bf00      	nop
 8011f2c:	00000000 	.word	0x00000000

08011f30 <forward_upsample_bilinear>:
 8011f30:	6983      	ldr	r3, [r0, #24]
 8011f32:	881a      	ldrh	r2, [r3, #0]
 8011f34:	2a00      	cmp	r2, #0
 8011f36:	d04f      	beq.n	8011fd8 <forward_upsample_bilinear+0xa8>
 8011f38:	6859      	ldr	r1, [r3, #4]
 8011f3a:	4684      	mov	ip, r0
 8011f3c:	684b      	ldr	r3, [r1, #4]
 8011f3e:	b103      	cbz	r3, 8011f42 <forward_upsample_bilinear+0x12>
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	2a01      	cmp	r2, #1
 8011f44:	d074      	beq.n	8012030 <forward_upsample_bilinear+0x100>
 8011f46:	690a      	ldr	r2, [r1, #16]
 8011f48:	2a00      	cmp	r2, #0
 8011f4a:	d074      	beq.n	8012036 <forward_upsample_bilinear+0x106>
 8011f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f50:	699c      	ldr	r4, [r3, #24]
 8011f52:	b084      	sub	sp, #16
 8011f54:	68d8      	ldr	r0, [r3, #12]
 8011f56:	6821      	ldr	r1, [r4, #0]
 8011f58:	6815      	ldr	r5, [r2, #0]
 8011f5a:	f8dc 3020 	ldr.w	r3, [ip, #32]
 8011f5e:	f021 417e 	bic.w	r1, r1, #4261412864	@ 0xfe000000
 8011f62:	f8df 80e0 	ldr.w	r8, [pc, #224]	@ 8012044 <forward_upsample_bilinear+0x114>
 8011f66:	689b      	ldr	r3, [r3, #8]
 8011f68:	68ee      	ldr	r6, [r5, #12]
 8011f6a:	4541      	cmp	r1, r8
 8011f6c:	edd3 0a00 	vldr	s1, [r3]
 8011f70:	ed93 0a01 	vldr	s0, [r3, #4]
 8011f74:	6882      	ldr	r2, [r0, #8]
 8011f76:	68c3      	ldr	r3, [r0, #12]
 8011f78:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8011f7c:	e9d6 6702 	ldrd	r6, r7, [r6, #8]
 8011f80:	d048      	beq.n	8012014 <forward_upsample_bilinear+0xe4>
 8011f82:	dd14      	ble.n	8011fae <forward_upsample_bilinear+0x7e>
 8011f84:	482d      	ldr	r0, [pc, #180]	@ (801203c <forward_upsample_bilinear+0x10c>)
 8011f86:	4281      	cmp	r1, r0
 8011f88:	d036      	beq.n	8011ff8 <forward_upsample_bilinear+0xc8>
 8011f8a:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8011f8e:	4281      	cmp	r1, r0
 8011f90:	d10a      	bne.n	8011fa8 <forward_upsample_bilinear+0x78>
 8011f92:	69a9      	ldr	r1, [r5, #24]
 8011f94:	68a0      	ldr	r0, [r4, #8]
 8011f96:	f89c 401d 	ldrb.w	r4, [ip, #29]
 8011f9a:	6889      	ldr	r1, [r1, #8]
 8011f9c:	e9cd e402 	strd	lr, r4, [sp, #8]
 8011fa0:	e9cd 6700 	strd	r6, r7, [sp]
 8011fa4:	f001 f91c 	bl	80131e0 <forward_lite_upsample_bilinear_is16os16>
 8011fa8:	b004      	add	sp, #16
 8011faa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fae:	4824      	ldr	r0, [pc, #144]	@ (8012040 <forward_upsample_bilinear+0x110>)
 8011fb0:	4281      	cmp	r1, r0
 8011fb2:	d013      	beq.n	8011fdc <forward_upsample_bilinear+0xac>
 8011fb4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8011fb8:	4281      	cmp	r1, r0
 8011fba:	d1f5      	bne.n	8011fa8 <forward_upsample_bilinear+0x78>
 8011fbc:	69a9      	ldr	r1, [r5, #24]
 8011fbe:	68a0      	ldr	r0, [r4, #8]
 8011fc0:	f89c 401d 	ldrb.w	r4, [ip, #29]
 8011fc4:	6889      	ldr	r1, [r1, #8]
 8011fc6:	e9cd e402 	strd	lr, r4, [sp, #8]
 8011fca:	e9cd 6700 	strd	r6, r7, [sp]
 8011fce:	f001 f9c7 	bl	8013360 <forward_lite_upsample_bilinear_iu16ou16>
 8011fd2:	b004      	add	sp, #16
 8011fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fd8:	6853      	ldr	r3, [r2, #4]
 8011fda:	deff      	udf	#255	@ 0xff
 8011fdc:	69a9      	ldr	r1, [r5, #24]
 8011fde:	68a0      	ldr	r0, [r4, #8]
 8011fe0:	f89c 401d 	ldrb.w	r4, [ip, #29]
 8011fe4:	6889      	ldr	r1, [r1, #8]
 8011fe6:	e9cd e402 	strd	lr, r4, [sp, #8]
 8011fea:	e9cd 6700 	strd	r6, r7, [sp]
 8011fee:	f001 f835 	bl	801305c <forward_lite_upsample_bilinear_iu8ou8>
 8011ff2:	b004      	add	sp, #16
 8011ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ff8:	69a9      	ldr	r1, [r5, #24]
 8011ffa:	68a0      	ldr	r0, [r4, #8]
 8011ffc:	f89c 401d 	ldrb.w	r4, [ip, #29]
 8012000:	6889      	ldr	r1, [r1, #8]
 8012002:	e9cd e402 	strd	lr, r4, [sp, #8]
 8012006:	e9cd 6700 	strd	r6, r7, [sp]
 801200a:	f000 ff65 	bl	8012ed8 <forward_lite_upsample_bilinear_is8os8>
 801200e:	b004      	add	sp, #16
 8012010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012014:	69a9      	ldr	r1, [r5, #24]
 8012016:	68a0      	ldr	r0, [r4, #8]
 8012018:	f89c 401d 	ldrb.w	r4, [ip, #29]
 801201c:	6889      	ldr	r1, [r1, #8]
 801201e:	e9cd e402 	strd	lr, r4, [sp, #8]
 8012022:	e9cd 6700 	strd	r6, r7, [sp]
 8012026:	f000 fe97 	bl	8012d58 <forward_lite_upsample_bilinear_if32of32>
 801202a:	b004      	add	sp, #16
 801202c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012030:	2300      	movs	r3, #0
 8012032:	685b      	ldr	r3, [r3, #4]
 8012034:	deff      	udf	#255	@ 0xff
 8012036:	68d3      	ldr	r3, [r2, #12]
 8012038:	deff      	udf	#255	@ 0xff
 801203a:	bf00      	nop
 801203c:	00840440 	.word	0x00840440
 8012040:	00040440 	.word	0x00040440
 8012044:	00821040 	.word	0x00821040

08012048 <forward_lite_conv2d_if32of32wf32_pool>:
 8012048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801204c:	ed2d 8b0e 	vpush	{d8-d14}
 8012050:	b0c9      	sub	sp, #292	@ 0x124
 8012052:	4696      	mov	lr, r2
 8012054:	4680      	mov	r8, r0
 8012056:	f9bd 51cc 	ldrsh.w	r5, [sp, #460]	@ 0x1cc
 801205a:	9323      	str	r3, [sp, #140]	@ 0x8c
 801205c:	f9bd 31ec 	ldrsh.w	r3, [sp, #492]	@ 0x1ec
 8012060:	9138      	str	r1, [sp, #224]	@ 0xe0
 8012062:	9239      	str	r2, [sp, #228]	@ 0xe4
 8012064:	f9bd 118c 	ldrsh.w	r1, [sp, #396]	@ 0x18c
 8012068:	fb05 f203 	mul.w	r2, r5, r3
 801206c:	f9bd 419c 	ldrsh.w	r4, [sp, #412]	@ 0x19c
 8012070:	9129      	str	r1, [sp, #164]	@ 0xa4
 8012072:	460e      	mov	r6, r1
 8012074:	fb01 f202 	mul.w	r2, r1, r2
 8012078:	f9bd 1194 	ldrsh.w	r1, [sp, #404]	@ 0x194
 801207c:	f8bd c1b0 	ldrh.w	ip, [sp, #432]	@ 0x1b0
 8012080:	9142      	str	r1, [sp, #264]	@ 0x108
 8012082:	f9bd 11a0 	ldrsh.w	r1, [sp, #416]	@ 0x1a0
 8012086:	f9bd 7190 	ldrsh.w	r7, [sp, #400]	@ 0x190
 801208a:	932d      	str	r3, [sp, #180]	@ 0xb4
 801208c:	942a      	str	r4, [sp, #168]	@ 0xa8
 801208e:	f9bd 3198 	ldrsh.w	r3, [sp, #408]	@ 0x198
 8012092:	f9bd 4188 	ldrsh.w	r4, [sp, #392]	@ 0x188
 8012096:	9113      	str	r1, [sp, #76]	@ 0x4c
 8012098:	f8cd c054 	str.w	ip, [sp, #84]	@ 0x54
 801209c:	f8bd 11a8 	ldrh.w	r1, [sp, #424]	@ 0x1a8
 80120a0:	f8bd c1b4 	ldrh.w	ip, [sp, #436]	@ 0x1b4
 80120a4:	9041      	str	r0, [sp, #260]	@ 0x104
 80120a6:	933a      	str	r3, [sp, #232]	@ 0xe8
 80120a8:	f8bd 01ac 	ldrh.w	r0, [sp, #428]	@ 0x1ac
 80120ac:	912b      	str	r1, [sp, #172]	@ 0xac
 80120ae:	f9bd 91a4 	ldrsh.w	r9, [sp, #420]	@ 0x1a4
 80120b2:	4243      	negs	r3, r0
 80120b4:	950f      	str	r5, [sp, #60]	@ 0x3c
 80120b6:	9418      	str	r4, [sp, #96]	@ 0x60
 80120b8:	9714      	str	r7, [sp, #80]	@ 0x50
 80120ba:	f8cd c0b0 	str.w	ip, [sp, #176]	@ 0xb0
 80120be:	f9bd c1b8 	ldrsh.w	ip, [sp, #440]	@ 0x1b8
 80120c2:	931e      	str	r3, [sp, #120]	@ 0x78
 80120c4:	f8cd c10c 	str.w	ip, [sp, #268]	@ 0x10c
 80120c8:	f9bd c1e8 	ldrsh.w	ip, [sp, #488]	@ 0x1e8
 80120cc:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80120ce:	f8cd c110 	str.w	ip, [sp, #272]	@ 0x110
 80120d2:	f9bd c1f0 	ldrsh.w	ip, [sp, #496]	@ 0x1f0
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	f9bd 11d0 	ldrsh.w	r1, [sp, #464]	@ 0x1d0
 80120dc:	f8cd c114 	str.w	ip, [sp, #276]	@ 0x114
 80120e0:	f9bd c1f4 	ldrsh.w	ip, [sp, #500]	@ 0x1f4
 80120e4:	f8cd c0b8 	str.w	ip, [sp, #184]	@ 0xb8
 80120e8:	f9bd c1f8 	ldrsh.w	ip, [sp, #504]	@ 0x1f8
 80120ec:	f8cd c118 	str.w	ip, [sp, #280]	@ 0x118
 80120f0:	f9bd c1fc 	ldrsh.w	ip, [sp, #508]	@ 0x1fc
 80120f4:	f8cd c074 	str.w	ip, [sp, #116]	@ 0x74
 80120f8:	f340 80a9 	ble.w	801224e <forward_lite_conv2d_if32of32wf32_pool+0x206>
 80120fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80120fe:	3901      	subs	r1, #1
 8012100:	9020      	str	r0, [sp, #128]	@ 0x80
 8012102:	fb03 f309 	mul.w	r3, r3, r9
 8012106:	fa1f fc81 	uxth.w	ip, r1
 801210a:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 801210c:	fb04 f303 	mul.w	r3, r4, r3
 8012110:	ed9f 8a51 	vldr	s16, [pc, #324]	@ 8012258 <forward_lite_conv2d_if32of32wf32_pool+0x210>
 8012114:	f8cd c084 	str.w	ip, [sp, #132]	@ 0x84
 8012118:	0099      	lsls	r1, r3, #2
 801211a:	9124      	str	r1, [sp, #144]	@ 0x90
 801211c:	4631      	mov	r1, r6
 801211e:	b2b6      	uxth	r6, r6
 8012120:	fb00 f301 	mul.w	r3, r0, r1
 8012124:	9636      	str	r6, [sp, #216]	@ 0xd8
 8012126:	00a6      	lsls	r6, r4, #2
 8012128:	fb05 f303 	mul.w	r3, r5, r3
 801212c:	fb05 f501 	mul.w	r5, r5, r1
 8012130:	0098      	lsls	r0, r3, #2
 8012132:	9616      	str	r6, [sp, #88]	@ 0x58
 8012134:	953d      	str	r5, [sp, #244]	@ 0xf4
 8012136:	f10e 4578 	add.w	r5, lr, #4160749568	@ 0xf8000000
 801213a:	903e      	str	r0, [sp, #248]	@ 0xf8
 801213c:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 801213e:	953b      	str	r5, [sp, #236]	@ 0xec
 8012140:	1e43      	subs	r3, r0, #1
 8012142:	b29b      	uxth	r3, r3
 8012144:	3301      	adds	r3, #1
 8012146:	0098      	lsls	r0, r3, #2
 8012148:	9035      	str	r0, [sp, #212]	@ 0xd4
 801214a:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 801214c:	fb00 f307 	mul.w	r3, r0, r7
 8012150:	fb04 f303 	mul.w	r3, r4, r3
 8012154:	0098      	lsls	r0, r3, #2
 8012156:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8012158:	9034      	str	r0, [sp, #208]	@ 0xd0
 801215a:	0090      	lsls	r0, r2, #2
 801215c:	fb01 f303 	mul.w	r3, r1, r3
 8012160:	0089      	lsls	r1, r1, #2
 8012162:	9032      	str	r0, [sp, #200]	@ 0xc8
 8012164:	9860      	ldr	r0, [sp, #384]	@ 0x180
 8012166:	9112      	str	r1, [sp, #72]	@ 0x48
 8012168:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 801216c:	0098      	lsls	r0, r3, #2
 801216e:	fb07 f306 	mul.w	r3, r7, r6
 8012172:	921f      	str	r2, [sp, #124]	@ 0x7c
 8012174:	903c      	str	r0, [sp, #240]	@ 0xf0
 8012176:	981e      	ldr	r0, [sp, #120]	@ 0x78
 8012178:	fb00 8703 	mla	r7, r0, r3, r8
 801217c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 801217e:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8012180:	9722      	str	r7, [sp, #136]	@ 0x88
 8012182:	425f      	negs	r7, r3
 8012184:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012186:	4241      	negs	r1, r0
 8012188:	9731      	str	r7, [sp, #196]	@ 0xc4
 801218a:	fb03 f304 	mul.w	r3, r3, r4
 801218e:	9125      	str	r1, [sp, #148]	@ 0x94
 8012190:	009c      	lsls	r4, r3, #2
 8012192:	fb06 f107 	mul.w	r1, r6, r7
 8012196:	9417      	str	r4, [sp, #92]	@ 0x5c
 8012198:	2400      	movs	r4, #0
 801219a:	9137      	str	r1, [sp, #220]	@ 0xdc
 801219c:	9960      	ldr	r1, [sp, #384]	@ 0x180
 801219e:	9427      	str	r4, [sp, #156]	@ 0x9c
 80121a0:	911b      	str	r1, [sp, #108]	@ 0x6c
 80121a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80121a4:	9428      	str	r4, [sp, #160]	@ 0xa0
 80121a6:	9333      	str	r3, [sp, #204]	@ 0xcc
 80121a8:	9b76      	ldr	r3, [sp, #472]	@ 0x1d8
 80121aa:	932f      	str	r3, [sp, #188]	@ 0xbc
 80121ac:	1e53      	subs	r3, r2, #1
 80121ae:	9347      	str	r3, [sp, #284]	@ 0x11c
 80121b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80121b2:	3301      	adds	r3, #1
 80121b4:	b21b      	sxth	r3, r3
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	dc68      	bgt.n	801228c <forward_lite_conv2d_if32of32wf32_pool+0x244>
 80121ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80121bc:	041b      	lsls	r3, r3, #16
 80121be:	f100 81d5 	bmi.w	801256c <forward_lite_conv2d_if32of32wf32_pool+0x524>
 80121c2:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 80121c4:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 80121c6:	42b2      	cmp	r2, r6
 80121c8:	dc48      	bgt.n	801225c <forward_lite_conv2d_if32of32wf32_pool+0x214>
 80121ca:	9c2c      	ldr	r4, [sp, #176]	@ 0xb0
 80121cc:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80121ce:	981e      	ldr	r0, [sp, #120]	@ 0x78
 80121d0:	3301      	adds	r3, #1
 80121d2:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 80121d4:	4420      	add	r0, r4
 80121d6:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 80121d8:	b21d      	sxth	r5, r3
 80121da:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80121dc:	901e      	str	r0, [sp, #120]	@ 0x78
 80121de:	983c      	ldr	r0, [sp, #240]	@ 0xf0
 80121e0:	1b1b      	subs	r3, r3, r4
 80121e2:	9108      	str	r1, [sp, #32]
 80121e4:	4401      	add	r1, r0
 80121e6:	9320      	str	r3, [sp, #128]	@ 0x80
 80121e8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80121ea:	9138      	str	r1, [sp, #224]	@ 0xe0
 80121ec:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 80121ee:	9528      	str	r5, [sp, #160]	@ 0xa0
 80121f0:	440b      	add	r3, r1
 80121f2:	9322      	str	r3, [sp, #136]	@ 0x88
 80121f4:	b293      	uxth	r3, r2
 80121f6:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80121f8:	9301      	str	r3, [sp, #4]
 80121fa:	1a9b      	subs	r3, r3, r2
 80121fc:	b29a      	uxth	r2, r3
 80121fe:	b2bb      	uxth	r3, r7
 8012200:	1af1      	subs	r1, r6, r3
 8012202:	9305      	str	r3, [sp, #20]
 8012204:	9e33      	ldr	r6, [sp, #204]	@ 0xcc
 8012206:	b20b      	sxth	r3, r1
 8012208:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 801220c:	931d      	str	r3, [sp, #116]	@ 0x74
 801220e:	b2b3      	uxth	r3, r6
 8012210:	9303      	str	r3, [sp, #12]
 8012212:	2301      	movs	r3, #1
 8012214:	9307      	str	r3, [sp, #28]
 8012216:	f8bd 30e8 	ldrh.w	r3, [sp, #232]	@ 0xe8
 801221a:	9306      	str	r3, [sp, #24]
 801221c:	f8bd 3114 	ldrh.w	r3, [sp, #276]	@ 0x114
 8012220:	9304      	str	r3, [sp, #16]
 8012222:	f8bd 3118 	ldrh.w	r3, [sp, #280]	@ 0x118
 8012226:	9302      	str	r3, [sp, #8]
 8012228:	f8bd 3110 	ldrh.w	r3, [sp, #272]	@ 0x110
 801222c:	9300      	str	r3, [sp, #0]
 801222e:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 8012230:	9860      	ldr	r0, [sp, #384]	@ 0x180
 8012232:	9c79      	ldr	r4, [sp, #484]	@ 0x1e4
 8012234:	47a0      	blx	r4
 8012236:	1bf3      	subs	r3, r6, r7
 8012238:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801223a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801223e:	3a01      	subs	r2, #1
 8012240:	b21b      	sxth	r3, r3
 8012242:	b292      	uxth	r2, r2
 8012244:	9333      	str	r3, [sp, #204]	@ 0xcc
 8012246:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8012248:	9221      	str	r2, [sp, #132]	@ 0x84
 801224a:	42ab      	cmp	r3, r5
 801224c:	dcb0      	bgt.n	80121b0 <forward_lite_conv2d_if32of32wf32_pool+0x168>
 801224e:	b049      	add	sp, #292	@ 0x124
 8012250:	ecbd 8b0e 	vpop	{d8-d14}
 8012254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012258:	00000000 	.word	0x00000000
 801225c:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 801225e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8012260:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012262:	440a      	add	r2, r1
 8012264:	3b01      	subs	r3, #1
 8012266:	921e      	str	r2, [sp, #120]	@ 0x78
 8012268:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801226a:	b29b      	uxth	r3, r3
 801226c:	1a52      	subs	r2, r2, r1
 801226e:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8012270:	9321      	str	r3, [sp, #132]	@ 0x84
 8012272:	9220      	str	r2, [sp, #128]	@ 0x80
 8012274:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8012276:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8012278:	440a      	add	r2, r1
 801227a:	9222      	str	r2, [sp, #136]	@ 0x88
 801227c:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 801227e:	4293      	cmp	r3, r2
 8012280:	dde5      	ble.n	801224e <forward_lite_conv2d_if32of32wf32_pool+0x206>
 8012282:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012284:	3301      	adds	r3, #1
 8012286:	b21b      	sxth	r3, r3
 8012288:	2b00      	cmp	r3, #0
 801228a:	dd96      	ble.n	80121ba <forward_lite_conv2d_if32of32wf32_pool+0x172>
 801228c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801228e:	2b00      	cmp	r3, #0
 8012290:	f2c0 82d1 	blt.w	8012836 <forward_lite_conv2d_if32of32wf32_pool+0x7ee>
 8012294:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8012296:	931c      	str	r3, [sp, #112]	@ 0x70
 8012298:	2300      	movs	r3, #0
 801229a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 801229c:	9a42      	ldr	r2, [sp, #264]	@ 0x108
 801229e:	440a      	add	r2, r1
 80122a0:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 80122a2:	428a      	cmp	r2, r1
 80122a4:	bfd4      	ite	le
 80122a6:	ebc3 0b02 	rsble	fp, r3, r2
 80122aa:	ebc3 0b01 	rsbgt	fp, r3, r1
 80122ae:	9a61      	ldr	r2, [sp, #388]	@ 0x184
 80122b0:	2a00      	cmp	r2, #0
 80122b2:	f000 819d 	beq.w	80125f0 <forward_lite_conv2d_if32of32wf32_pool+0x5a8>
 80122b6:	9a3b      	ldr	r2, [sp, #236]	@ 0xec
 80122b8:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 80122bc:	f0c0 8198 	bcc.w	80125f0 <forward_lite_conv2d_if32of32wf32_pool+0x5a8>
 80122c0:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 80122c2:	2a00      	cmp	r2, #0
 80122c4:	f340 8115 	ble.w	80124f2 <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 80122c8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80122ca:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 80122cc:	fb02 f303 	mul.w	r3, r2, r3
 80122d0:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 80122d2:	9319      	str	r3, [sp, #100]	@ 0x64
 80122d4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80122d6:	189a      	adds	r2, r3, r2
 80122d8:	9326      	str	r3, [sp, #152]	@ 0x98
 80122da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80122dc:	923f      	str	r2, [sp, #252]	@ 0xfc
 80122de:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80122e0:	9330      	str	r3, [sp, #192]	@ 0xc0
 80122e2:	440a      	add	r2, r1
 80122e4:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 80122e6:	9240      	str	r2, [sp, #256]	@ 0x100
 80122e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80122ea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80122ec:	9961      	ldr	r1, [sp, #388]	@ 0x184
 80122ee:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80122f0:	f001 fe4a 	bl	8013f88 <st_int8_copy>
 80122f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	f000 8135 	beq.w	8012566 <forward_lite_conv2d_if32of32wf32_pool+0x51e>
 80122fc:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 80122fe:	ecf3 1a01 	vldmia	r3!, {s3}
 8012302:	9330      	str	r3, [sp, #192]	@ 0xc0
 8012304:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012306:	2b00      	cmp	r3, #0
 8012308:	f000 80e8 	beq.w	80124dc <forward_lite_conv2d_if32of32wf32_pool+0x494>
 801230c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 801230e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012310:	189a      	adds	r2, r3, r2
 8012312:	920c      	str	r2, [sp, #48]	@ 0x30
 8012314:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 8012316:	e9cd 230d 	strd	r2, r3, [sp, #52]	@ 0x34
 801231a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801231c:	9310      	str	r3, [sp, #64]	@ 0x40
 801231e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8012320:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012322:	2300      	movs	r3, #0
 8012324:	9311      	str	r3, [sp, #68]	@ 0x44
 8012326:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012328:	2b00      	cmp	r3, #0
 801232a:	f2c0 8113 	blt.w	8012554 <forward_lite_conv2d_if32of32wf32_pool+0x50c>
 801232e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8012330:	2600      	movs	r6, #0
 8012332:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012334:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8012336:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012338:	9c61      	ldr	r4, [sp, #388]	@ 0x184
 801233a:	4298      	cmp	r0, r3
 801233c:	bf94      	ite	ls
 801233e:	ebc6 0600 	rsbls	r6, r6, r0
 8012342:	ebc6 0603 	rsbhi	r6, r6, r3
 8012346:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012348:	f1bb 0f00 	cmp.w	fp, #0
 801234c:	eba0 0906 	sub.w	r9, r0, r6
 8012350:	fb02 4203 	mla	r2, r2, r3, r4
 8012354:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8012356:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 8012358:	eba4 0a06 	sub.w	sl, r4, r6
 801235c:	fb00 f606 	mul.w	r6, r0, r6
 8012360:	f340 80fe 	ble.w	8012560 <forward_lite_conv2d_if32of32wf32_pool+0x518>
 8012364:	f026 070f 	bic.w	r7, r6, #15
 8012368:	eeb0 7a61 	vmov.f32	s14, s3
 801236c:	fb0a fa03 	mul.w	sl, sl, r3
 8012370:	f04f 0c00 	mov.w	ip, #0
 8012374:	f107 38ff 	add.w	r8, r7, #4294967295
 8012378:	fb09 f903 	mul.w	r9, r9, r3
 801237c:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8012380:	f108 0801 	add.w	r8, r8, #1
 8012384:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 8012388:	ea4f 1808 	mov.w	r8, r8, lsl #4
 801238c:	2f00      	cmp	r7, #0
 801238e:	f340 80df 	ble.w	8012550 <forward_lite_conv2d_if32of32wf32_pool+0x508>
 8012392:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 8012396:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 801239a:	2400      	movs	r4, #0
 801239c:	ed53 6a0f 	vldr	s13, [r3, #-60]	@ 0xffffffc4
 80123a0:	3410      	adds	r4, #16
 80123a2:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 80123a6:	3340      	adds	r3, #64	@ 0x40
 80123a8:	ed50 4a10 	vldr	s9, [r0, #-64]	@ 0xffffffc0
 80123ac:	42bc      	cmp	r4, r7
 80123ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80123b2:	ed13 5a20 	vldr	s10, [r3, #-128]	@ 0xffffff80
 80123b6:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 80123ba:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 80123be:	ed13 6a1e 	vldr	s12, [r3, #-120]	@ 0xffffff88
 80123c2:	eee4 7a85 	vfma.f32	s15, s9, s10
 80123c6:	ed53 6a1d 	vldr	s13, [r3, #-116]	@ 0xffffff8c
 80123ca:	ed10 ea1d 	vldr	s28, [r0, #-116]	@ 0xffffff8c
 80123ce:	ed50 da1c 	vldr	s27, [r0, #-112]	@ 0xffffff90
 80123d2:	ed13 da1c 	vldr	s26, [r3, #-112]	@ 0xffffff90
 80123d6:	ed50 ca1b 	vldr	s25, [r0, #-108]	@ 0xffffff94
 80123da:	ed13 ca1b 	vldr	s24, [r3, #-108]	@ 0xffffff94
 80123de:	eee5 7a86 	vfma.f32	s15, s11, s12
 80123e2:	ed50 ba1a 	vldr	s23, [r0, #-104]	@ 0xffffff98
 80123e6:	ed13 ba1a 	vldr	s22, [r3, #-104]	@ 0xffffff98
 80123ea:	ed50 aa19 	vldr	s21, [r0, #-100]	@ 0xffffff9c
 80123ee:	ed13 aa19 	vldr	s20, [r3, #-100]	@ 0xffffff9c
 80123f2:	ed50 9a18 	vldr	s19, [r0, #-96]	@ 0xffffffa0
 80123f6:	ed13 9a18 	vldr	s18, [r3, #-96]	@ 0xffffffa0
 80123fa:	eeee 7a26 	vfma.f32	s15, s28, s13
 80123fe:	ed50 8a17 	vldr	s17, [r0, #-92]	@ 0xffffffa4
 8012402:	ed13 0a17 	vldr	s0, [r3, #-92]	@ 0xffffffa4
 8012406:	ed50 0a16 	vldr	s1, [r0, #-88]	@ 0xffffffa8
 801240a:	ed13 1a16 	vldr	s2, [r3, #-88]	@ 0xffffffa8
 801240e:	ed10 2a15 	vldr	s4, [r0, #-84]	@ 0xffffffac
 8012412:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 8012416:	eeed 7a8d 	vfma.f32	s15, s27, s26
 801241a:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 801241e:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8012422:	ed10 4a13 	vldr	s8, [r0, #-76]	@ 0xffffffb4
 8012426:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 801242a:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 801242e:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 8012432:	eeec 7a8c 	vfma.f32	s15, s25, s24
 8012436:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 801243a:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 801243e:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 8012442:	eeea 7a8a 	vfma.f32	s15, s21, s20
 8012446:	eee9 7a89 	vfma.f32	s15, s19, s18
 801244a:	eee8 7a80 	vfma.f32	s15, s17, s0
 801244e:	eee0 7a81 	vfma.f32	s15, s1, s2
 8012452:	eee2 7a22 	vfma.f32	s15, s4, s5
 8012456:	eee3 7a23 	vfma.f32	s15, s6, s7
 801245a:	eee4 7a24 	vfma.f32	s15, s8, s9
 801245e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8012462:	eee6 7a26 	vfma.f32	s15, s12, s13
 8012466:	ee37 7a27 	vadd.f32	s14, s14, s15
 801246a:	db97      	blt.n	801239c <forward_lite_conv2d_if32of32wf32_pool+0x354>
 801246c:	4471      	add	r1, lr
 801246e:	4472      	add	r2, lr
 8012470:	4645      	mov	r5, r8
 8012472:	42ae      	cmp	r6, r5
 8012474:	dd10      	ble.n	8012498 <forward_lite_conv2d_if32of32wf32_pool+0x450>
 8012476:	462b      	mov	r3, r5
 8012478:	460c      	mov	r4, r1
 801247a:	4610      	mov	r0, r2
 801247c:	3301      	adds	r3, #1
 801247e:	ecf0 6a01 	vldmia	r0!, {s13}
 8012482:	ecf4 7a01 	vldmia	r4!, {s15}
 8012486:	429e      	cmp	r6, r3
 8012488:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801248c:	d1f6      	bne.n	801247c <forward_lite_conv2d_if32of32wf32_pool+0x434>
 801248e:	1b75      	subs	r5, r6, r5
 8012490:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8012494:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8012498:	f10c 0c01 	add.w	ip, ip, #1
 801249c:	4451      	add	r1, sl
 801249e:	444a      	add	r2, r9
 80124a0:	45e3      	cmp	fp, ip
 80124a2:	f47f af73 	bne.w	801238c <forward_lite_conv2d_if32of32wf32_pool+0x344>
 80124a6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80124a8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80124aa:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80124ac:	4410      	add	r0, r2
 80124ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80124b0:	ed81 7a00 	vstr	s14, [r1]
 80124b4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80124b6:	3301      	adds	r3, #1
 80124b8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80124ba:	9311      	str	r3, [sp, #68]	@ 0x44
 80124bc:	4401      	add	r1, r0
 80124be:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80124c0:	9110      	str	r1, [sp, #64]	@ 0x40
 80124c2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80124c4:	1a89      	subs	r1, r1, r2
 80124c6:	910e      	str	r1, [sp, #56]	@ 0x38
 80124c8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80124ca:	4401      	add	r1, r0
 80124cc:	910d      	str	r1, [sp, #52]	@ 0x34
 80124ce:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80124d0:	1a8a      	subs	r2, r1, r2
 80124d2:	920c      	str	r2, [sp, #48]	@ 0x30
 80124d4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80124d6:	429a      	cmp	r2, r3
 80124d8:	f47f af25 	bne.w	8012326 <forward_lite_conv2d_if32of32wf32_pool+0x2de>
 80124dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80124de:	9924      	ldr	r1, [sp, #144]	@ 0x90
 80124e0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80124e2:	440a      	add	r2, r1
 80124e4:	3304      	adds	r3, #4
 80124e6:	921a      	str	r2, [sp, #104]	@ 0x68
 80124e8:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 80124ea:	9326      	str	r3, [sp, #152]	@ 0x98
 80124ec:	4293      	cmp	r3, r2
 80124ee:	f47f aefc 	bne.w	80122ea <forward_lite_conv2d_if32of32wf32_pool+0x2a2>
 80124f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	dd26      	ble.n	8012546 <forward_lite_conv2d_if32of32wf32_pool+0x4fe>
 80124f8:	9b75      	ldr	r3, [sp, #468]	@ 0x1d4
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	f000 819f 	beq.w	801283e <forward_lite_conv2d_if32of32wf32_pool+0x7f6>
 8012500:	4699      	mov	r9, r3
 8012502:	2400      	movs	r4, #0
 8012504:	9d2f      	ldr	r5, [sp, #188]	@ 0xbc
 8012506:	f8dd 806c 	ldr.w	r8, [sp, #108]	@ 0x6c
 801250a:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 801250c:	f8dd b1e0 	ldr.w	fp, [sp, #480]	@ 0x1e0
 8012510:	e9dd 6a76 	ldrd	r6, sl, [sp, #472]	@ 0x1d8
 8012514:	462b      	mov	r3, r5
 8012516:	4455      	add	r5, sl
 8012518:	463a      	mov	r2, r7
 801251a:	4641      	mov	r1, r8
 801251c:	4640      	mov	r0, r8
 801251e:	3401      	adds	r4, #1
 8012520:	47c8      	blx	r9
 8012522:	1bab      	subs	r3, r5, r6
 8012524:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012526:	b224      	sxth	r4, r4
 8012528:	455b      	cmp	r3, fp
 801252a:	bfa8      	it	ge
 801252c:	4635      	movge	r5, r6
 801252e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012530:	4490      	add	r8, r2
 8012532:	4543      	cmp	r3, r8
 8012534:	d801      	bhi.n	801253a <forward_lite_conv2d_if32of32wf32_pool+0x4f2>
 8012536:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8012538:	4498      	add	r8, r3
 801253a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801253c:	42a3      	cmp	r3, r4
 801253e:	d1e9      	bne.n	8012514 <forward_lite_conv2d_if32of32wf32_pool+0x4cc>
 8012540:	952f      	str	r5, [sp, #188]	@ 0xbc
 8012542:	f8cd 806c 	str.w	r8, [sp, #108]	@ 0x6c
 8012546:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012548:	3301      	adds	r3, #1
 801254a:	b21b      	sxth	r3, r3
 801254c:	931d      	str	r3, [sp, #116]	@ 0x74
 801254e:	e638      	b.n	80121c2 <forward_lite_conv2d_if32of32wf32_pool+0x17a>
 8012550:	2500      	movs	r5, #0
 8012552:	e78e      	b.n	8012472 <forward_lite_conv2d_if32of32wf32_pool+0x42a>
 8012554:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012556:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012558:	4616      	mov	r6, r2
 801255a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 801255c:	189a      	adds	r2, r3, r2
 801255e:	e6e9      	b.n	8012334 <forward_lite_conv2d_if32of32wf32_pool+0x2ec>
 8012560:	eeb0 7a61 	vmov.f32	s14, s3
 8012564:	e79f      	b.n	80124a6 <forward_lite_conv2d_if32of32wf32_pool+0x45e>
 8012566:	eef0 1a48 	vmov.f32	s3, s16
 801256a:	e6cb      	b.n	8012304 <forward_lite_conv2d_if32of32wf32_pool+0x2bc>
 801256c:	9a3d      	ldr	r2, [sp, #244]	@ 0xf4
 801256e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012570:	fb02 f303 	mul.w	r3, r2, r3
 8012574:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8012576:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 801257a:	9a60      	ldr	r2, [sp, #384]	@ 0x180
 801257c:	429a      	cmp	r2, r3
 801257e:	d901      	bls.n	8012584 <forward_lite_conv2d_if32of32wf32_pool+0x53c>
 8012580:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8012582:	4413      	add	r3, r2
 8012584:	9a60      	ldr	r2, [sp, #384]	@ 0x180
 8012586:	429a      	cmp	r2, r3
 8012588:	d217      	bcs.n	80125ba <forward_lite_conv2d_if32of32wf32_pool+0x572>
 801258a:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 801258c:	991d      	ldr	r1, [sp, #116]	@ 0x74
 801258e:	428a      	cmp	r2, r1
 8012590:	d013      	beq.n	80125ba <forward_lite_conv2d_if32of32wf32_pool+0x572>
 8012592:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8012594:	429a      	cmp	r2, r3
 8012596:	d910      	bls.n	80125ba <forward_lite_conv2d_if32of32wf32_pool+0x572>
 8012598:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 801259a:	461a      	mov	r2, r3
 801259c:	f852 0b04 	ldr.w	r0, [r2], #4
 80125a0:	f841 0b04 	str.w	r0, [r1], #4
 80125a4:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 80125a6:	4290      	cmp	r0, r2
 80125a8:	d8f8      	bhi.n	801259c <forward_lite_conv2d_if32of32wf32_pool+0x554>
 80125aa:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 80125ac:	1ad3      	subs	r3, r2, r3
 80125ae:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80125b0:	f023 0303 	bic.w	r3, r3, #3
 80125b4:	3304      	adds	r3, #4
 80125b6:	441a      	add	r2, r3
 80125b8:	921b      	str	r2, [sp, #108]	@ 0x6c
 80125ba:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80125bc:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 80125be:	f8bd 3074 	ldrh.w	r3, [sp, #116]	@ 0x74
 80125c2:	440a      	add	r2, r1
 80125c4:	983e      	ldr	r0, [sp, #248]	@ 0xf8
 80125c6:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 80125c8:	1ad2      	subs	r2, r2, r3
 80125ca:	4401      	add	r1, r0
 80125cc:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 80125ce:	b212      	sxth	r2, r2
 80125d0:	4403      	add	r3, r0
 80125d2:	911b      	str	r1, [sp, #108]	@ 0x6c
 80125d4:	9227      	str	r2, [sp, #156]	@ 0x9c
 80125d6:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 80125d8:	b21b      	sxth	r3, r3
 80125da:	428a      	cmp	r2, r1
 80125dc:	931d      	str	r3, [sp, #116]	@ 0x74
 80125de:	460b      	mov	r3, r1
 80125e0:	f63f adef 	bhi.w	80121c2 <forward_lite_conv2d_if32of32wf32_pool+0x17a>
 80125e4:	9925      	ldr	r1, [sp, #148]	@ 0x94
 80125e6:	440b      	add	r3, r1
 80125e8:	429a      	cmp	r2, r3
 80125ea:	d9fc      	bls.n	80125e6 <forward_lite_conv2d_if32of32wf32_pool+0x59e>
 80125ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80125ee:	e5e8      	b.n	80121c2 <forward_lite_conv2d_if32of32wf32_pool+0x17a>
 80125f0:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 80125f2:	2a00      	cmp	r2, #0
 80125f4:	f77f af7d 	ble.w	80124f2 <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 80125f8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80125fa:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 80125fc:	fb02 f303 	mul.w	r3, r2, r3
 8012600:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 8012602:	931a      	str	r3, [sp, #104]	@ 0x68
 8012604:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8012606:	189a      	adds	r2, r3, r2
 8012608:	9326      	str	r3, [sp, #152]	@ 0x98
 801260a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801260c:	923f      	str	r2, [sp, #252]	@ 0xfc
 801260e:	9330      	str	r3, [sp, #192]	@ 0xc0
 8012610:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012612:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8012614:	440a      	add	r2, r1
 8012616:	9319      	str	r3, [sp, #100]	@ 0x64
 8012618:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801261a:	9240      	str	r2, [sp, #256]	@ 0x100
 801261c:	2b00      	cmp	r3, #0
 801261e:	f000 80fc 	beq.w	801281a <forward_lite_conv2d_if32of32wf32_pool+0x7d2>
 8012622:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8012624:	ecf3 1a01 	vldmia	r3!, {s3}
 8012628:	9330      	str	r3, [sp, #192]	@ 0xc0
 801262a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801262c:	2b00      	cmp	r3, #0
 801262e:	f000 80e5 	beq.w	80127fc <forward_lite_conv2d_if32of32wf32_pool+0x7b4>
 8012632:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8012634:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012636:	189a      	adds	r2, r3, r2
 8012638:	920c      	str	r2, [sp, #48]	@ 0x30
 801263a:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 801263c:	e9cd 230d 	strd	r2, r3, [sp, #52]	@ 0x34
 8012640:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8012642:	9310      	str	r3, [sp, #64]	@ 0x40
 8012644:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8012646:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012648:	2300      	movs	r3, #0
 801264a:	9311      	str	r3, [sp, #68]	@ 0x44
 801264c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801264e:	2b00      	cmp	r3, #0
 8012650:	f2c0 80e8 	blt.w	8012824 <forward_lite_conv2d_if32of32wf32_pool+0x7dc>
 8012654:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012656:	2000      	movs	r0, #0
 8012658:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801265a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 801265c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801265e:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8012660:	428c      	cmp	r4, r1
 8012662:	bf94      	ite	ls
 8012664:	ebc0 0004 	rsbls	r0, r0, r4
 8012668:	ebc0 0001 	rsbhi	r0, r0, r1
 801266c:	9916      	ldr	r1, [sp, #88]	@ 0x58
 801266e:	f1bb 0f00 	cmp.w	fp, #0
 8012672:	eba4 0900 	sub.w	r9, r4, r0
 8012676:	fb03 5301 	mla	r3, r3, r1, r5
 801267a:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 801267c:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 801267e:	eba5 0a00 	sub.w	sl, r5, r0
 8012682:	fb04 f000 	mul.w	r0, r4, r0
 8012686:	f340 80d3 	ble.w	8012830 <forward_lite_conv2d_if32of32wf32_pool+0x7e8>
 801268a:	f020 080f 	bic.w	r8, r0, #15
 801268e:	eeb0 7a61 	vmov.f32	s14, s3
 8012692:	fb0a fa01 	mul.w	sl, sl, r1
 8012696:	2400      	movs	r4, #0
 8012698:	f108 37ff 	add.w	r7, r8, #4294967295
 801269c:	fb09 f901 	mul.w	r9, r9, r1
 80126a0:	093f      	lsrs	r7, r7, #4
 80126a2:	3701      	adds	r7, #1
 80126a4:	01be      	lsls	r6, r7, #6
 80126a6:	013f      	lsls	r7, r7, #4
 80126a8:	f1b8 0f00 	cmp.w	r8, #0
 80126ac:	f340 80b8 	ble.w	8012820 <forward_lite_conv2d_if32of32wf32_pool+0x7d8>
 80126b0:	f102 0540 	add.w	r5, r2, #64	@ 0x40
 80126b4:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80126b8:	f04f 0c00 	mov.w	ip, #0
 80126bc:	ed51 6a0f 	vldr	s13, [r1, #-60]	@ 0xffffffc4
 80126c0:	f10c 0c10 	add.w	ip, ip, #16
 80126c4:	ed55 7a0f 	vldr	s15, [r5, #-60]	@ 0xffffffc4
 80126c8:	3140      	adds	r1, #64	@ 0x40
 80126ca:	ed55 4a10 	vldr	s9, [r5, #-64]	@ 0xffffffc0
 80126ce:	45c4      	cmp	ip, r8
 80126d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80126d4:	ed11 5a20 	vldr	s10, [r1, #-128]	@ 0xffffff80
 80126d8:	ed55 5a0e 	vldr	s11, [r5, #-56]	@ 0xffffffc8
 80126dc:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 80126e0:	ed11 6a1e 	vldr	s12, [r1, #-120]	@ 0xffffff88
 80126e4:	eee4 7a85 	vfma.f32	s15, s9, s10
 80126e8:	ed51 6a1d 	vldr	s13, [r1, #-116]	@ 0xffffff8c
 80126ec:	ed15 ea1d 	vldr	s28, [r5, #-116]	@ 0xffffff8c
 80126f0:	ed55 da1c 	vldr	s27, [r5, #-112]	@ 0xffffff90
 80126f4:	ed11 da1c 	vldr	s26, [r1, #-112]	@ 0xffffff90
 80126f8:	ed55 ca1b 	vldr	s25, [r5, #-108]	@ 0xffffff94
 80126fc:	ed11 ca1b 	vldr	s24, [r1, #-108]	@ 0xffffff94
 8012700:	eee5 7a86 	vfma.f32	s15, s11, s12
 8012704:	ed55 ba1a 	vldr	s23, [r5, #-104]	@ 0xffffff98
 8012708:	ed11 ba1a 	vldr	s22, [r1, #-104]	@ 0xffffff98
 801270c:	ed55 aa19 	vldr	s21, [r5, #-100]	@ 0xffffff9c
 8012710:	ed11 aa19 	vldr	s20, [r1, #-100]	@ 0xffffff9c
 8012714:	ed55 9a18 	vldr	s19, [r5, #-96]	@ 0xffffffa0
 8012718:	ed11 9a18 	vldr	s18, [r1, #-96]	@ 0xffffffa0
 801271c:	eeee 7a26 	vfma.f32	s15, s28, s13
 8012720:	ed55 8a17 	vldr	s17, [r5, #-92]	@ 0xffffffa4
 8012724:	ed11 0a17 	vldr	s0, [r1, #-92]	@ 0xffffffa4
 8012728:	ed55 0a16 	vldr	s1, [r5, #-88]	@ 0xffffffa8
 801272c:	ed11 1a16 	vldr	s2, [r1, #-88]	@ 0xffffffa8
 8012730:	ed15 2a15 	vldr	s4, [r5, #-84]	@ 0xffffffac
 8012734:	ed51 2a15 	vldr	s5, [r1, #-84]	@ 0xffffffac
 8012738:	eeed 7a8d 	vfma.f32	s15, s27, s26
 801273c:	ed15 3a14 	vldr	s6, [r5, #-80]	@ 0xffffffb0
 8012740:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 8012744:	ed15 4a13 	vldr	s8, [r5, #-76]	@ 0xffffffb4
 8012748:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 801274c:	ed15 5a12 	vldr	s10, [r5, #-72]	@ 0xffffffb8
 8012750:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8012754:	eeec 7a8c 	vfma.f32	s15, s25, s24
 8012758:	ed15 6a11 	vldr	s12, [r5, #-68]	@ 0xffffffbc
 801275c:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 8012760:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 8012764:	eeea 7a8a 	vfma.f32	s15, s21, s20
 8012768:	eee9 7a89 	vfma.f32	s15, s19, s18
 801276c:	eee8 7a80 	vfma.f32	s15, s17, s0
 8012770:	eee0 7a81 	vfma.f32	s15, s1, s2
 8012774:	eee2 7a22 	vfma.f32	s15, s4, s5
 8012778:	eee3 7a23 	vfma.f32	s15, s6, s7
 801277c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8012780:	eee5 7a25 	vfma.f32	s15, s10, s11
 8012784:	eee6 7a26 	vfma.f32	s15, s12, s13
 8012788:	ee37 7a27 	vadd.f32	s14, s14, s15
 801278c:	db96      	blt.n	80126bc <forward_lite_conv2d_if32of32wf32_pool+0x674>
 801278e:	4432      	add	r2, r6
 8012790:	4433      	add	r3, r6
 8012792:	4639      	mov	r1, r7
 8012794:	4288      	cmp	r0, r1
 8012796:	dd10      	ble.n	80127ba <forward_lite_conv2d_if32of32wf32_pool+0x772>
 8012798:	460d      	mov	r5, r1
 801279a:	4696      	mov	lr, r2
 801279c:	469c      	mov	ip, r3
 801279e:	3501      	adds	r5, #1
 80127a0:	ecfc 6a01 	vldmia	ip!, {s13}
 80127a4:	ecfe 7a01 	vldmia	lr!, {s15}
 80127a8:	42a8      	cmp	r0, r5
 80127aa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80127ae:	d1f6      	bne.n	801279e <forward_lite_conv2d_if32of32wf32_pool+0x756>
 80127b0:	1a41      	subs	r1, r0, r1
 80127b2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80127b6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80127ba:	3401      	adds	r4, #1
 80127bc:	4452      	add	r2, sl
 80127be:	444b      	add	r3, r9
 80127c0:	45a3      	cmp	fp, r4
 80127c2:	f47f af71 	bne.w	80126a8 <forward_lite_conv2d_if32of32wf32_pool+0x660>
 80127c6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80127c8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80127ca:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80127cc:	4410      	add	r0, r2
 80127ce:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80127d0:	ed81 7a00 	vstr	s14, [r1]
 80127d4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80127d6:	3301      	adds	r3, #1
 80127d8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80127da:	9311      	str	r3, [sp, #68]	@ 0x44
 80127dc:	4401      	add	r1, r0
 80127de:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80127e0:	9110      	str	r1, [sp, #64]	@ 0x40
 80127e2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80127e4:	1a89      	subs	r1, r1, r2
 80127e6:	910e      	str	r1, [sp, #56]	@ 0x38
 80127e8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80127ea:	4401      	add	r1, r0
 80127ec:	910d      	str	r1, [sp, #52]	@ 0x34
 80127ee:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80127f0:	1a8a      	subs	r2, r1, r2
 80127f2:	920c      	str	r2, [sp, #48]	@ 0x30
 80127f4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80127f6:	429a      	cmp	r2, r3
 80127f8:	f47f af28 	bne.w	801264c <forward_lite_conv2d_if32of32wf32_pool+0x604>
 80127fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80127fe:	9924      	ldr	r1, [sp, #144]	@ 0x90
 8012800:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8012802:	440a      	add	r2, r1
 8012804:	3304      	adds	r3, #4
 8012806:	9219      	str	r2, [sp, #100]	@ 0x64
 8012808:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 801280a:	9326      	str	r3, [sp, #152]	@ 0x98
 801280c:	4293      	cmp	r3, r2
 801280e:	f43f ae70 	beq.w	80124f2 <forward_lite_conv2d_if32of32wf32_pool+0x4aa>
 8012812:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012814:	2b00      	cmp	r3, #0
 8012816:	f47f af04 	bne.w	8012622 <forward_lite_conv2d_if32of32wf32_pool+0x5da>
 801281a:	eef0 1a48 	vmov.f32	s3, s16
 801281e:	e704      	b.n	801262a <forward_lite_conv2d_if32of32wf32_pool+0x5e2>
 8012820:	2100      	movs	r1, #0
 8012822:	e7b7      	b.n	8012794 <forward_lite_conv2d_if32of32wf32_pool+0x74c>
 8012824:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012826:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012828:	4610      	mov	r0, r2
 801282a:	4413      	add	r3, r2
 801282c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801282e:	e714      	b.n	801265a <forward_lite_conv2d_if32of32wf32_pool+0x612>
 8012830:	eeb0 7a61 	vmov.f32	s14, s3
 8012834:	e7c7      	b.n	80127c6 <forward_lite_conv2d_if32of32wf32_pool+0x77e>
 8012836:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012838:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801283a:	921c      	str	r2, [sp, #112]	@ 0x70
 801283c:	e52d      	b.n	801229a <forward_lite_conv2d_if32of32wf32_pool+0x252>
 801283e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8012840:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012842:	3301      	adds	r3, #1
 8012844:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 8012846:	440a      	add	r2, r1
 8012848:	b219      	sxth	r1, r3
 801284a:	4290      	cmp	r0, r2
 801284c:	d801      	bhi.n	8012852 <forward_lite_conv2d_if32of32wf32_pool+0x80a>
 801284e:	9825      	ldr	r0, [sp, #148]	@ 0x94
 8012850:	4402      	add	r2, r0
 8012852:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8012854:	4281      	cmp	r1, r0
 8012856:	dbf3      	blt.n	8012840 <forward_lite_conv2d_if32of32wf32_pool+0x7f8>
 8012858:	921b      	str	r2, [sp, #108]	@ 0x6c
 801285a:	e674      	b.n	8012546 <forward_lite_conv2d_if32of32wf32_pool+0x4fe>

0801285c <forward_lite_nl_relu_generic_if32of32_kernel>:
 801285c:	edd3 6a02 	vldr	s13, [r3, #8]
 8012860:	ed93 7a00 	vldr	s14, [r3]
 8012864:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8012868:	ed93 6a01 	vldr	s12, [r3, #4]
 801286c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012870:	d42b      	bmi.n	80128ca <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8012872:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8012876:	4413      	add	r3, r2
 8012878:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 801287c:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8012880:	4291      	cmp	r1, r2
 8012882:	d821      	bhi.n	80128c8 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8012884:	f10c 0104 	add.w	r1, ip, #4
 8012888:	1d13      	adds	r3, r2, #4
 801288a:	eba2 020c 	sub.w	r2, r2, ip
 801288e:	4408      	add	r0, r1
 8012890:	e00c      	b.n	80128ac <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 8012892:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012896:	ee77 5ac7 	vsub.f32	s11, s15, s14
 801289a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801289e:	db01      	blt.n	80128a4 <forward_lite_nl_relu_generic_if32of32_kernel+0x48>
 80128a0:	ee65 7a86 	vmul.f32	s15, s11, s12
 80128a4:	4293      	cmp	r3, r2
 80128a6:	ed60 7a01 	vstmdb	r0!, {s15}
 80128aa:	d00c      	beq.n	80128c6 <forward_lite_nl_relu_generic_if32of32_kernel+0x6a>
 80128ac:	ed73 7a01 	vldmdb	r3!, {s15}
 80128b0:	eef4 6ae7 	vcmpe.f32	s13, s15
 80128b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128b8:	daeb      	bge.n	8012892 <forward_lite_nl_relu_generic_if32of32_kernel+0x36>
 80128ba:	eef0 7a66 	vmov.f32	s15, s13
 80128be:	4293      	cmp	r3, r2
 80128c0:	ed60 7a01 	vstmdb	r0!, {s15}
 80128c4:	d1f2      	bne.n	80128ac <forward_lite_nl_relu_generic_if32of32_kernel+0x50>
 80128c6:	4770      	bx	lr
 80128c8:	4770      	bx	lr
 80128ca:	eeb5 6a40 	vcmp.f32	s12, #0.0
 80128ce:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80128d2:	4413      	add	r3, r2
 80128d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128d8:	eb01 0c83 	add.w	ip, r1, r3, lsl #2
 80128dc:	b500      	push	{lr}
 80128de:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 80128e2:	d019      	beq.n	8012918 <forward_lite_nl_relu_generic_if32of32_kernel+0xbc>
 80128e4:	4561      	cmp	r1, ip
 80128e6:	d815      	bhi.n	8012914 <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 80128e8:	f10e 0204 	add.w	r2, lr, #4
 80128ec:	f10c 0304 	add.w	r3, ip, #4
 80128f0:	ebac 010e 	sub.w	r1, ip, lr
 80128f4:	4402      	add	r2, r0
 80128f6:	ed73 7a01 	vldmdb	r3!, {s15}
 80128fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80128fe:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8012902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012906:	ee66 6a86 	vmul.f32	s13, s13, s12
 801290a:	d827      	bhi.n	801295c <forward_lite_nl_relu_generic_if32of32_kernel+0x100>
 801290c:	428b      	cmp	r3, r1
 801290e:	ed62 6a01 	vstmdb	r2!, {s13}
 8012912:	d1f0      	bne.n	80128f6 <forward_lite_nl_relu_generic_if32of32_kernel+0x9a>
 8012914:	f85d fb04 	ldr.w	pc, [sp], #4
 8012918:	4561      	cmp	r1, ip
 801291a:	d8fb      	bhi.n	8012914 <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 801291c:	f10e 0204 	add.w	r2, lr, #4
 8012920:	f10c 0304 	add.w	r3, ip, #4
 8012924:	ebac 010e 	sub.w	r1, ip, lr
 8012928:	f04f 0c00 	mov.w	ip, #0
 801292c:	4402      	add	r2, r0
 801292e:	ed73 7a01 	vldmdb	r3!, {s15}
 8012932:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801293a:	d40a      	bmi.n	8012952 <forward_lite_nl_relu_generic_if32of32_kernel+0xf6>
 801293c:	428b      	cmp	r3, r1
 801293e:	f842 cd04 	str.w	ip, [r2, #-4]!
 8012942:	d0e7      	beq.n	8012914 <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 8012944:	ed73 7a01 	vldmdb	r3!, {s15}
 8012948:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801294c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012950:	d5f4      	bpl.n	801293c <forward_lite_nl_relu_generic_if32of32_kernel+0xe0>
 8012952:	428b      	cmp	r3, r1
 8012954:	ed62 7a01 	vstmdb	r2!, {s15}
 8012958:	d1e9      	bne.n	801292e <forward_lite_nl_relu_generic_if32of32_kernel+0xd2>
 801295a:	e7db      	b.n	8012914 <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 801295c:	428b      	cmp	r3, r1
 801295e:	ed62 7a01 	vstmdb	r2!, {s15}
 8012962:	d1c8      	bne.n	80128f6 <forward_lite_nl_relu_generic_if32of32_kernel+0x9a>
 8012964:	e7d6      	b.n	8012914 <forward_lite_nl_relu_generic_if32of32_kernel+0xb8>
 8012966:	bf00      	nop

08012968 <pool_func_mp_array_f32>:
 8012968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801296c:	b091      	sub	sp, #68	@ 0x44
 801296e:	468b      	mov	fp, r1
 8012970:	469c      	mov	ip, r3
 8012972:	4690      	mov	r8, r2
 8012974:	f8bd 106c 	ldrh.w	r1, [sp, #108]	@ 0x6c
 8012978:	4681      	mov	r9, r0
 801297a:	f8bd 3068 	ldrh.w	r3, [sp, #104]	@ 0x68
 801297e:	9101      	str	r1, [sp, #4]
 8012980:	f8bd 1078 	ldrh.w	r1, [sp, #120]	@ 0x78
 8012984:	f8bd 2074 	ldrh.w	r2, [sp, #116]	@ 0x74
 8012988:	9105      	str	r1, [sp, #20]
 801298a:	f8bd 107c 	ldrh.w	r1, [sp, #124]	@ 0x7c
 801298e:	9304      	str	r3, [sp, #16]
 8012990:	9106      	str	r1, [sp, #24]
 8012992:	f8bd 3070 	ldrh.w	r3, [sp, #112]	@ 0x70
 8012996:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 801299a:	ea52 0403 	orrs.w	r4, r2, r3
 801299e:	9102      	str	r1, [sp, #8]
 80129a0:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 80129a4:	9103      	str	r1, [sp, #12]
 80129a6:	d173      	bne.n	8012a90 <pool_func_mp_array_f32+0x128>
 80129a8:	9904      	ldr	r1, [sp, #16]
 80129aa:	9d02      	ldr	r5, [sp, #8]
 80129ac:	eba1 000b 	sub.w	r0, r1, fp
 80129b0:	9e05      	ldr	r6, [sp, #20]
 80129b2:	1e69      	subs	r1, r5, #1
 80129b4:	3801      	subs	r0, #1
 80129b6:	fb11 0106 	smlabb	r1, r1, r6, r0
 80129ba:	0409      	lsls	r1, r1, #16
 80129bc:	d568      	bpl.n	8012a90 <pool_func_mp_array_f32+0x128>
 80129be:	9901      	ldr	r1, [sp, #4]
 80129c0:	9e03      	ldr	r6, [sp, #12]
 80129c2:	eba1 0008 	sub.w	r0, r1, r8
 80129c6:	9f06      	ldr	r7, [sp, #24]
 80129c8:	1e71      	subs	r1, r6, #1
 80129ca:	3801      	subs	r0, #1
 80129cc:	fb11 0107 	smlabb	r1, r1, r7, r0
 80129d0:	040f      	lsls	r7, r1, #16
 80129d2:	d55d      	bpl.n	8012a90 <pool_func_mp_array_f32+0x128>
 80129d4:	2e00      	cmp	r6, #0
 80129d6:	d058      	beq.n	8012a8a <pool_func_mp_array_f32+0x122>
 80129d8:	2d00      	cmp	r5, #0
 80129da:	d056      	beq.n	8012a8a <pool_func_mp_array_f32+0x122>
 80129dc:	4663      	mov	r3, ip
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d053      	beq.n	8012a8a <pool_func_mp_array_f32+0x122>
 80129e2:	2b01      	cmp	r3, #1
 80129e4:	f040 814a 	bne.w	8012c7c <pool_func_mp_array_f32+0x314>
 80129e8:	46a2      	mov	sl, r4
 80129ea:	4623      	mov	r3, r4
 80129ec:	9407      	str	r4, [sp, #28]
 80129ee:	9a02      	ldr	r2, [sp, #8]
 80129f0:	2700      	movs	r7, #0
 80129f2:	f9bd 6004 	ldrsh.w	r6, [sp, #4]
 80129f6:	fb02 f303 	mul.w	r3, r2, r3
 80129fa:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80129fe:	46be      	mov	lr, r7
 8012a00:	46bc      	mov	ip, r7
 8012a02:	9308      	str	r3, [sp, #32]
 8012a04:	fa0f f38a 	sxth.w	r3, sl
 8012a08:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a0a:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8012a0c:	b23d      	sxth	r5, r7
 8012a0e:	9b08      	ldr	r3, [sp, #32]
 8012a10:	fa0f f088 	sxth.w	r0, r8
 8012a14:	42b4      	cmp	r4, r6
 8012a16:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8012c78 <pool_func_mp_array_f32+0x310>
 8012a1a:	449c      	add	ip, r3
 8012a1c:	da12      	bge.n	8012a44 <pool_func_mp_array_f32+0xdc>
 8012a1e:	4285      	cmp	r5, r0
 8012a20:	da0c      	bge.n	8012a3c <pool_func_mp_array_f32+0xd4>
 8012a22:	fb04 520b 	mla	r2, r4, fp, r5
 8012a26:	462b      	mov	r3, r5
 8012a28:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8012a2c:	3301      	adds	r3, #1
 8012a2e:	ecb2 7a01 	vldmia	r2!, {s14}
 8012a32:	b219      	sxth	r1, r3
 8012a34:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8012a38:	4281      	cmp	r1, r0
 8012a3a:	dbf7      	blt.n	8012a2c <pool_func_mp_array_f32+0xc4>
 8012a3c:	3401      	adds	r4, #1
 8012a3e:	b224      	sxth	r4, r4
 8012a40:	42b4      	cmp	r4, r6
 8012a42:	dbec      	blt.n	8012a1e <pool_func_mp_array_f32+0xb6>
 8012a44:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8012a46:	f10e 0e01 	add.w	lr, lr, #1
 8012a4a:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8012a4e:	9b05      	ldr	r3, [sp, #20]
 8012a50:	fa0f fe8e 	sxth.w	lr, lr
 8012a54:	4498      	add	r8, r3
 8012a56:	441f      	add	r7, r3
 8012a58:	9b02      	ldr	r3, [sp, #8]
 8012a5a:	edcc 7a00 	vstr	s15, [ip]
 8012a5e:	fa1f f888 	uxth.w	r8, r8
 8012a62:	4573      	cmp	r3, lr
 8012a64:	b2bf      	uxth	r7, r7
 8012a66:	46f4      	mov	ip, lr
 8012a68:	dccf      	bgt.n	8012a0a <pool_func_mp_array_f32+0xa2>
 8012a6a:	9a07      	ldr	r2, [sp, #28]
 8012a6c:	9906      	ldr	r1, [sp, #24]
 8012a6e:	9b01      	ldr	r3, [sp, #4]
 8012a70:	3201      	adds	r2, #1
 8012a72:	448a      	add	sl, r1
 8012a74:	b212      	sxth	r2, r2
 8012a76:	440b      	add	r3, r1
 8012a78:	9903      	ldr	r1, [sp, #12]
 8012a7a:	fa1f fa8a 	uxth.w	sl, sl
 8012a7e:	b29b      	uxth	r3, r3
 8012a80:	9207      	str	r2, [sp, #28]
 8012a82:	4291      	cmp	r1, r2
 8012a84:	9301      	str	r3, [sp, #4]
 8012a86:	4613      	mov	r3, r2
 8012a88:	dcb1      	bgt.n	80129ee <pool_func_mp_array_f32+0x86>
 8012a8a:	b011      	add	sp, #68	@ 0x44
 8012a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a90:	9903      	ldr	r1, [sp, #12]
 8012a92:	2900      	cmp	r1, #0
 8012a94:	d0f9      	beq.n	8012a8a <pool_func_mp_array_f32+0x122>
 8012a96:	9902      	ldr	r1, [sp, #8]
 8012a98:	2900      	cmp	r1, #0
 8012a9a:	d0f6      	beq.n	8012a8a <pool_func_mp_array_f32+0x122>
 8012a9c:	4661      	mov	r1, ip
 8012a9e:	2900      	cmp	r1, #0
 8012aa0:	d0f3      	beq.n	8012a8a <pool_func_mp_array_f32+0x122>
 8012aa2:	2901      	cmp	r1, #1
 8012aa4:	9901      	ldr	r1, [sp, #4]
 8012aa6:	d163      	bne.n	8012b70 <pool_func_mp_array_f32+0x208>
 8012aa8:	1a8a      	subs	r2, r1, r2
 8012aaa:	9904      	ldr	r1, [sp, #16]
 8012aac:	1ac9      	subs	r1, r1, r3
 8012aae:	425b      	negs	r3, r3
 8012ab0:	b292      	uxth	r2, r2
 8012ab2:	b29b      	uxth	r3, r3
 8012ab4:	9204      	str	r2, [sp, #16]
 8012ab6:	b28a      	uxth	r2, r1
 8012ab8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012aba:	2300      	movs	r3, #0
 8012abc:	920a      	str	r2, [sp, #40]	@ 0x28
 8012abe:	9307      	str	r3, [sp, #28]
 8012ac0:	9a02      	ldr	r2, [sp, #8]
 8012ac2:	2700      	movs	r7, #0
 8012ac4:	fb02 f303 	mul.w	r3, r2, r3
 8012ac8:	9a04      	ldr	r2, [sp, #16]
 8012aca:	46bc      	mov	ip, r7
 8012acc:	9308      	str	r3, [sp, #32]
 8012ace:	b216      	sxth	r6, r2
 8012ad0:	9b01      	ldr	r3, [sp, #4]
 8012ad2:	1ad3      	subs	r3, r2, r3
 8012ad4:	e9dd ae0a 	ldrd	sl, lr, [sp, #40]	@ 0x28
 8012ad8:	b21b      	sxth	r3, r3
 8012ada:	9309      	str	r3, [sp, #36]	@ 0x24
 8012adc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012ade:	fa0f f58e 	sxth.w	r5, lr
 8012ae2:	9b08      	ldr	r3, [sp, #32]
 8012ae4:	fa0f f48a 	sxth.w	r4, sl
 8012ae8:	428e      	cmp	r6, r1
 8012aea:	eddf 7a63 	vldr	s15, [pc, #396]	@ 8012c78 <pool_func_mp_array_f32+0x310>
 8012aee:	449c      	add	ip, r3
 8012af0:	dd1c      	ble.n	8012b2c <pool_func_mp_array_f32+0x1c4>
 8012af2:	42a5      	cmp	r5, r4
 8012af4:	da16      	bge.n	8012b24 <pool_func_mp_array_f32+0x1bc>
 8012af6:	4588      	cmp	r8, r1
 8012af8:	fb01 f20b 	mul.w	r2, r1, fp
 8012afc:	dd12      	ble.n	8012b24 <pool_func_mp_array_f32+0x1bc>
 8012afe:	442a      	add	r2, r5
 8012b00:	462b      	mov	r3, r5
 8012b02:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8012b06:	ea41 0003 	orr.w	r0, r1, r3
 8012b0a:	0400      	lsls	r0, r0, #16
 8012b0c:	d405      	bmi.n	8012b1a <pool_func_mp_array_f32+0x1b2>
 8012b0e:	459b      	cmp	fp, r3
 8012b10:	dd03      	ble.n	8012b1a <pool_func_mp_array_f32+0x1b2>
 8012b12:	ed92 7a00 	vldr	s14, [r2]
 8012b16:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8012b1a:	3301      	adds	r3, #1
 8012b1c:	3204      	adds	r2, #4
 8012b1e:	b218      	sxth	r0, r3
 8012b20:	42a0      	cmp	r0, r4
 8012b22:	dbf0      	blt.n	8012b06 <pool_func_mp_array_f32+0x19e>
 8012b24:	3101      	adds	r1, #1
 8012b26:	b209      	sxth	r1, r1
 8012b28:	42b1      	cmp	r1, r6
 8012b2a:	dbe2      	blt.n	8012af2 <pool_func_mp_array_f32+0x18a>
 8012b2c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8012b2e:	3701      	adds	r7, #1
 8012b30:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8012b34:	9b05      	ldr	r3, [sp, #20]
 8012b36:	b23f      	sxth	r7, r7
 8012b38:	449a      	add	sl, r3
 8012b3a:	449e      	add	lr, r3
 8012b3c:	9b02      	ldr	r3, [sp, #8]
 8012b3e:	edcc 7a00 	vstr	s15, [ip]
 8012b42:	fa1f fa8a 	uxth.w	sl, sl
 8012b46:	42bb      	cmp	r3, r7
 8012b48:	fa1f fe8e 	uxth.w	lr, lr
 8012b4c:	46bc      	mov	ip, r7
 8012b4e:	dcc5      	bgt.n	8012adc <pool_func_mp_array_f32+0x174>
 8012b50:	9a07      	ldr	r2, [sp, #28]
 8012b52:	9b04      	ldr	r3, [sp, #16]
 8012b54:	9906      	ldr	r1, [sp, #24]
 8012b56:	3201      	adds	r2, #1
 8012b58:	440b      	add	r3, r1
 8012b5a:	b212      	sxth	r2, r2
 8012b5c:	9903      	ldr	r1, [sp, #12]
 8012b5e:	b29b      	uxth	r3, r3
 8012b60:	9207      	str	r2, [sp, #28]
 8012b62:	4291      	cmp	r1, r2
 8012b64:	9304      	str	r3, [sp, #16]
 8012b66:	4613      	mov	r3, r2
 8012b68:	dcaa      	bgt.n	8012ac0 <pool_func_mp_array_f32+0x158>
 8012b6a:	b011      	add	sp, #68	@ 0x44
 8012b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b70:	1a88      	subs	r0, r1, r2
 8012b72:	9904      	ldr	r1, [sp, #16]
 8012b74:	4252      	negs	r2, r2
 8012b76:	ea4f 0a8c 	mov.w	sl, ip, lsl #2
 8012b7a:	1ac9      	subs	r1, r1, r3
 8012b7c:	425b      	negs	r3, r3
 8012b7e:	b292      	uxth	r2, r2
 8012b80:	46e6      	mov	lr, ip
 8012b82:	b29b      	uxth	r3, r3
 8012b84:	b280      	uxth	r0, r0
 8012b86:	9208      	str	r2, [sp, #32]
 8012b88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012b8a:	b28a      	uxth	r2, r1
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	9007      	str	r0, [sp, #28]
 8012b90:	920e      	str	r2, [sp, #56]	@ 0x38
 8012b92:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012b94:	9a02      	ldr	r2, [sp, #8]
 8012b96:	f9bd 601c 	ldrsh.w	r6, [sp, #28]
 8012b9a:	fb02 f303 	mul.w	r3, r2, r3
 8012b9e:	f9bd 2020 	ldrsh.w	r2, [sp, #32]
 8012ba2:	920a      	str	r2, [sp, #40]	@ 0x28
 8012ba4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012ba6:	930d      	str	r3, [sp, #52]	@ 0x34
 8012ba8:	2300      	movs	r3, #0
 8012baa:	9201      	str	r2, [sp, #4]
 8012bac:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012bae:	930c      	str	r3, [sp, #48]	@ 0x30
 8012bb0:	9204      	str	r2, [sp, #16]
 8012bb2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012bb4:	f04f 0c00 	mov.w	ip, #0
 8012bb8:	f9bd 5010 	ldrsh.w	r5, [sp, #16]
 8012bbc:	4413      	add	r3, r2
 8012bbe:	f9bd 4004 	ldrsh.w	r4, [sp, #4]
 8012bc2:	4667      	mov	r7, ip
 8012bc4:	fb0e f303 	mul.w	r3, lr, r3
 8012bc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8012bca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012bcc:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8012c78 <pool_func_mp_array_f32+0x310>
 8012bd0:	42b1      	cmp	r1, r6
 8012bd2:	da1e      	bge.n	8012c12 <pool_func_mp_array_f32+0x2aa>
 8012bd4:	42a5      	cmp	r5, r4
 8012bd6:	da18      	bge.n	8012c0a <pool_func_mp_array_f32+0x2a2>
 8012bd8:	4541      	cmp	r1, r8
 8012bda:	fb01 f30b 	mul.w	r3, r1, fp
 8012bde:	da14      	bge.n	8012c0a <pool_func_mp_array_f32+0x2a2>
 8012be0:	195a      	adds	r2, r3, r5
 8012be2:	462b      	mov	r3, r5
 8012be4:	fb0e 7202 	mla	r2, lr, r2, r7
 8012be8:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8012bec:	ea41 0003 	orr.w	r0, r1, r3
 8012bf0:	0400      	lsls	r0, r0, #16
 8012bf2:	d405      	bmi.n	8012c00 <pool_func_mp_array_f32+0x298>
 8012bf4:	459b      	cmp	fp, r3
 8012bf6:	dd03      	ble.n	8012c00 <pool_func_mp_array_f32+0x298>
 8012bf8:	ed92 7a00 	vldr	s14, [r2]
 8012bfc:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8012c00:	3301      	adds	r3, #1
 8012c02:	4452      	add	r2, sl
 8012c04:	b218      	sxth	r0, r3
 8012c06:	42a0      	cmp	r0, r4
 8012c08:	dbf0      	blt.n	8012bec <pool_func_mp_array_f32+0x284>
 8012c0a:	3101      	adds	r1, #1
 8012c0c:	b209      	sxth	r1, r1
 8012c0e:	42b1      	cmp	r1, r6
 8012c10:	dbe0      	blt.n	8012bd4 <pool_func_mp_array_f32+0x26c>
 8012c12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c14:	f10c 0c01 	add.w	ip, ip, #1
 8012c18:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8012c1a:	443b      	add	r3, r7
 8012c1c:	fa0f fc8c 	sxth.w	ip, ip
 8012c20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012c24:	45f4      	cmp	ip, lr
 8012c26:	4667      	mov	r7, ip
 8012c28:	edc3 7a00 	vstr	s15, [r3]
 8012c2c:	dbcd      	blt.n	8012bca <pool_func_mp_array_f32+0x262>
 8012c2e:	9a01      	ldr	r2, [sp, #4]
 8012c30:	9805      	ldr	r0, [sp, #20]
 8012c32:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012c34:	4402      	add	r2, r0
 8012c36:	9b04      	ldr	r3, [sp, #16]
 8012c38:	3101      	adds	r1, #1
 8012c3a:	b292      	uxth	r2, r2
 8012c3c:	4403      	add	r3, r0
 8012c3e:	b209      	sxth	r1, r1
 8012c40:	9201      	str	r2, [sp, #4]
 8012c42:	b29b      	uxth	r3, r3
 8012c44:	9a02      	ldr	r2, [sp, #8]
 8012c46:	9304      	str	r3, [sp, #16]
 8012c48:	460b      	mov	r3, r1
 8012c4a:	428a      	cmp	r2, r1
 8012c4c:	910c      	str	r1, [sp, #48]	@ 0x30
 8012c4e:	dcb0      	bgt.n	8012bb2 <pool_func_mp_array_f32+0x24a>
 8012c50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012c52:	9b08      	ldr	r3, [sp, #32]
 8012c54:	3101      	adds	r1, #1
 8012c56:	e9dd 0206 	ldrd	r0, r2, [sp, #24]
 8012c5a:	b209      	sxth	r1, r1
 8012c5c:	4402      	add	r2, r0
 8012c5e:	4403      	add	r3, r0
 8012c60:	910b      	str	r1, [sp, #44]	@ 0x2c
 8012c62:	b292      	uxth	r2, r2
 8012c64:	b29b      	uxth	r3, r3
 8012c66:	9207      	str	r2, [sp, #28]
 8012c68:	9a03      	ldr	r2, [sp, #12]
 8012c6a:	9308      	str	r3, [sp, #32]
 8012c6c:	460b      	mov	r3, r1
 8012c6e:	428a      	cmp	r2, r1
 8012c70:	dc90      	bgt.n	8012b94 <pool_func_mp_array_f32+0x22c>
 8012c72:	b011      	add	sp, #68	@ 0x44
 8012c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c78:	cf000000 	.word	0xcf000000
 8012c7c:	4623      	mov	r3, r4
 8012c7e:	ea4f 0a8c 	mov.w	sl, ip, lsl #2
 8012c82:	46e0      	mov	r8, ip
 8012c84:	9408      	str	r4, [sp, #32]
 8012c86:	9409      	str	r4, [sp, #36]	@ 0x24
 8012c88:	9a02      	ldr	r2, [sp, #8]
 8012c8a:	f04f 0c00 	mov.w	ip, #0
 8012c8e:	f9bd 7004 	ldrsh.w	r7, [sp, #4]
 8012c92:	fb02 f303 	mul.w	r3, r2, r3
 8012c96:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 8012c9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8012c9c:	f9bd 3020 	ldrsh.w	r3, [sp, #32]
 8012ca0:	930d      	str	r3, [sp, #52]	@ 0x34
 8012ca2:	9b04      	ldr	r3, [sp, #16]
 8012ca4:	9307      	str	r3, [sp, #28]
 8012ca6:	4663      	mov	r3, ip
 8012ca8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012caa:	f04f 0e00 	mov.w	lr, #0
 8012cae:	fa0f f58c 	sxth.w	r5, ip
 8012cb2:	f9bd 001c 	ldrsh.w	r0, [sp, #28]
 8012cb6:	4413      	add	r3, r2
 8012cb8:	4676      	mov	r6, lr
 8012cba:	fb08 f303 	mul.w	r3, r8, r3
 8012cbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012cc0:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8012cc2:	ed5f 7a13 	vldr	s15, [pc, #-76]	@ 8012c78 <pool_func_mp_array_f32+0x310>
 8012cc6:	42bc      	cmp	r4, r7
 8012cc8:	da15      	bge.n	8012cf6 <pool_func_mp_array_f32+0x38e>
 8012cca:	4285      	cmp	r5, r0
 8012ccc:	da0f      	bge.n	8012cee <pool_func_mp_array_f32+0x386>
 8012cce:	fb0b 5304 	mla	r3, fp, r4, r5
 8012cd2:	462a      	mov	r2, r5
 8012cd4:	fb08 6303 	mla	r3, r8, r3, r6
 8012cd8:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8012cdc:	3201      	adds	r2, #1
 8012cde:	ed93 7a00 	vldr	s14, [r3]
 8012ce2:	4453      	add	r3, sl
 8012ce4:	b211      	sxth	r1, r2
 8012ce6:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8012cea:	4281      	cmp	r1, r0
 8012cec:	dbf6      	blt.n	8012cdc <pool_func_mp_array_f32+0x374>
 8012cee:	3401      	adds	r4, #1
 8012cf0:	b224      	sxth	r4, r4
 8012cf2:	42bc      	cmp	r4, r7
 8012cf4:	dbe9      	blt.n	8012cca <pool_func_mp_array_f32+0x362>
 8012cf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012cf8:	f10e 0e01 	add.w	lr, lr, #1
 8012cfc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8012cfe:	4433      	add	r3, r6
 8012d00:	fa0f fe8e 	sxth.w	lr, lr
 8012d04:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012d08:	45c6      	cmp	lr, r8
 8012d0a:	4676      	mov	r6, lr
 8012d0c:	edc3 7a00 	vstr	s15, [r3]
 8012d10:	dbd6      	blt.n	8012cc0 <pool_func_mp_array_f32+0x358>
 8012d12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012d14:	9905      	ldr	r1, [sp, #20]
 8012d16:	9b07      	ldr	r3, [sp, #28]
 8012d18:	3201      	adds	r2, #1
 8012d1a:	448c      	add	ip, r1
 8012d1c:	b212      	sxth	r2, r2
 8012d1e:	440b      	add	r3, r1
 8012d20:	9902      	ldr	r1, [sp, #8]
 8012d22:	fa1f fc8c 	uxth.w	ip, ip
 8012d26:	b29b      	uxth	r3, r3
 8012d28:	920a      	str	r2, [sp, #40]	@ 0x28
 8012d2a:	4291      	cmp	r1, r2
 8012d2c:	9307      	str	r3, [sp, #28]
 8012d2e:	4613      	mov	r3, r2
 8012d30:	dcba      	bgt.n	8012ca8 <pool_func_mp_array_f32+0x340>
 8012d32:	9a01      	ldr	r2, [sp, #4]
 8012d34:	9806      	ldr	r0, [sp, #24]
 8012d36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012d38:	4402      	add	r2, r0
 8012d3a:	9b08      	ldr	r3, [sp, #32]
 8012d3c:	3101      	adds	r1, #1
 8012d3e:	b292      	uxth	r2, r2
 8012d40:	4403      	add	r3, r0
 8012d42:	b209      	sxth	r1, r1
 8012d44:	9201      	str	r2, [sp, #4]
 8012d46:	b29b      	uxth	r3, r3
 8012d48:	9a03      	ldr	r2, [sp, #12]
 8012d4a:	9308      	str	r3, [sp, #32]
 8012d4c:	460b      	mov	r3, r1
 8012d4e:	428a      	cmp	r2, r1
 8012d50:	9109      	str	r1, [sp, #36]	@ 0x24
 8012d52:	dc99      	bgt.n	8012c88 <pool_func_mp_array_f32+0x320>
 8012d54:	e699      	b.n	8012a8a <pool_func_mp_array_f32+0x122>
 8012d56:	bf00      	nop

08012d58 <forward_lite_upsample_bilinear_if32of32>:
 8012d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d5c:	ed2d 8b0a 	vpush	{d8-d12}
 8012d60:	b08f      	sub	sp, #60	@ 0x3c
 8012d62:	4683      	mov	fp, r0
 8012d64:	9104      	str	r1, [sp, #16]
 8012d66:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 8012d6a:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 8012d6e:	f8dd a090 	ldr.w	sl, [sp, #144]	@ 0x90
 8012d72:	9206      	str	r2, [sp, #24]
 8012d74:	2900      	cmp	r1, #0
 8012d76:	f000 80a7 	beq.w	8012ec8 <forward_lite_upsample_bilinear_if32of32+0x170>
 8012d7a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012d7e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8012d82:	ee70 aae7 	vsub.f32	s21, s1, s15
 8012d86:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012d8a:	ee6a aa87 	vmul.f32	s21, s21, s14
 8012d8e:	ee27 9a87 	vmul.f32	s18, s15, s14
 8012d92:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012d96:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012d98:	ee87 baa0 	vdiv.f32	s22, s15, s1
 8012d9c:	eec7 9a80 	vdiv.f32	s19, s15, s0
 8012da0:	2a00      	cmp	r2, #0
 8012da2:	f000 808c 	beq.w	8012ebe <forward_lite_upsample_bilinear_if32of32+0x166>
 8012da6:	3b01      	subs	r3, #1
 8012da8:	ea4f 068a 	mov.w	r6, sl, lsl #2
 8012dac:	eddf 8a49 	vldr	s17, [pc, #292]	@ 8012ed4 <forward_lite_upsample_bilinear_if32of32+0x17c>
 8012db0:	ee07 3a90 	vmov	s15, r3
 8012db4:	9b06      	ldr	r3, [sp, #24]
 8012db6:	1e5a      	subs	r2, r3, #1
 8012db8:	fb0a f303 	mul.w	r3, sl, r3
 8012dbc:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 8012dc0:	ee0c 2a90 	vmov	s25, r2
 8012dc4:	9305      	str	r3, [sp, #20]
 8012dc6:	2300      	movs	r3, #0
 8012dc8:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 8012dcc:	9303      	str	r3, [sp, #12]
 8012dce:	fb06 f308 	mul.w	r3, r6, r8
 8012dd2:	9307      	str	r3, [sp, #28]
 8012dd4:	eddd 7a03 	vldr	s15, [sp, #12]
 8012dd8:	9b05      	ldr	r3, [sp, #20]
 8012dda:	eef8 ba67 	vcvt.f32.u32	s23, s15
 8012dde:	ee7b baea 	vsub.f32	s23, s23, s21
 8012de2:	ee6b ba8b 	vmul.f32	s23, s23, s22
 8012de6:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 8012dea:	fecb baca 	vminnm.f32	s23, s23, s20
 8012dee:	eef4 ba4a 	vcmp.f32	s23, s20
 8012df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012df6:	bf14      	ite	ne
 8012df8:	4699      	movne	r9, r3
 8012dfa:	f04f 0900 	moveq.w	r9, #0
 8012dfe:	f1b8 0f00 	cmp.w	r8, #0
 8012e02:	d056      	beq.n	8012eb2 <forward_lite_upsample_bilinear_if32of32+0x15a>
 8012e04:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 8012e08:	9b06      	ldr	r3, [sp, #24]
 8012e0a:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8012e0e:	9d04      	ldr	r5, [sp, #16]
 8012e10:	2400      	movs	r4, #0
 8012e12:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8012e16:	ee17 7a10 	vmov	r7, s14
 8012e1a:	ee38 ca6b 	vsub.f32	s24, s16, s23
 8012e1e:	fb03 f707 	mul.w	r7, r3, r7
 8012e22:	ee7b bae7 	vsub.f32	s23, s23, s15
 8012e26:	ee3c ca27 	vadd.f32	s24, s24, s15
 8012e2a:	ee07 4a90 	vmov	s15, r4
 8012e2e:	ab0a      	add	r3, sp, #40	@ 0x28
 8012e30:	3401      	adds	r4, #1
 8012e32:	4629      	mov	r1, r5
 8012e34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012e38:	9300      	str	r3, [sp, #0]
 8012e3a:	4652      	mov	r2, sl
 8012e3c:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8012e40:	4435      	add	r5, r6
 8012e42:	ee77 7ac9 	vsub.f32	s15, s15, s18
 8012e46:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8012e4a:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 8012e4e:	fec7 7aec 	vminnm.f32	s15, s15, s25
 8012e52:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8012e56:	eef4 7a6c 	vcmp.f32	s15, s25
 8012e5a:	ee38 7a67 	vsub.f32	s14, s16, s15
 8012e5e:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8012e62:	ee16 0a90 	vmov	r0, s13
 8012e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e6a:	4438      	add	r0, r7
 8012e6c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8012e70:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8012e74:	bf14      	ite	ne
 8012e76:	4653      	movne	r3, sl
 8012e78:	2300      	moveq	r3, #0
 8012e7a:	fb06 b000 	mla	r0, r6, r0, fp
 8012e7e:	ee67 5a0c 	vmul.f32	s11, s14, s24
 8012e82:	ee27 6a8c 	vmul.f32	s12, s15, s24
 8012e86:	9308      	str	r3, [sp, #32]
 8012e88:	ee27 7a2b 	vmul.f32	s14, s14, s23
 8012e8c:	ab08      	add	r3, sp, #32
 8012e8e:	ee67 7aab 	vmul.f32	s15, s15, s23
 8012e92:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 8012e96:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 8012e9a:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 8012e9e:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 8012ea2:	f001 f9d9 	bl	8014258 <lite_bilinear_if32of32_kernel>
 8012ea6:	45a0      	cmp	r8, r4
 8012ea8:	d1bf      	bne.n	8012e2a <forward_lite_upsample_bilinear_if32of32+0xd2>
 8012eaa:	9b04      	ldr	r3, [sp, #16]
 8012eac:	9a07      	ldr	r2, [sp, #28]
 8012eae:	4413      	add	r3, r2
 8012eb0:	9304      	str	r3, [sp, #16]
 8012eb2:	9b03      	ldr	r3, [sp, #12]
 8012eb4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012eb6:	3301      	adds	r3, #1
 8012eb8:	429a      	cmp	r2, r3
 8012eba:	9303      	str	r3, [sp, #12]
 8012ebc:	d18a      	bne.n	8012dd4 <forward_lite_upsample_bilinear_if32of32+0x7c>
 8012ebe:	b00f      	add	sp, #60	@ 0x3c
 8012ec0:	ecbd 8b0a 	vpop	{d8-d12}
 8012ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ec8:	eddf aa02 	vldr	s21, [pc, #8]	@ 8012ed4 <forward_lite_upsample_bilinear_if32of32+0x17c>
 8012ecc:	eeb0 9a6a 	vmov.f32	s18, s21
 8012ed0:	e75f      	b.n	8012d92 <forward_lite_upsample_bilinear_if32of32+0x3a>
 8012ed2:	bf00      	nop
 8012ed4:	00000000 	.word	0x00000000

08012ed8 <forward_lite_upsample_bilinear_is8os8>:
 8012ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012edc:	ed2d 8b0a 	vpush	{d8-d12}
 8012ee0:	b08f      	sub	sp, #60	@ 0x3c
 8012ee2:	4682      	mov	sl, r0
 8012ee4:	9104      	str	r1, [sp, #16]
 8012ee6:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 8012eea:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 8012eec:	f8dd b090 	ldr.w	fp, [sp, #144]	@ 0x90
 8012ef0:	9206      	str	r2, [sp, #24]
 8012ef2:	2900      	cmp	r1, #0
 8012ef4:	f000 80aa 	beq.w	801304c <forward_lite_upsample_bilinear_is8os8+0x174>
 8012ef8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012efc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8012f00:	ee70 aae7 	vsub.f32	s21, s1, s15
 8012f04:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012f08:	ee6a aa87 	vmul.f32	s21, s21, s14
 8012f0c:	ee27 9a87 	vmul.f32	s18, s15, s14
 8012f10:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012f14:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012f16:	ee87 baa0 	vdiv.f32	s22, s15, s1
 8012f1a:	eec7 9a80 	vdiv.f32	s19, s15, s0
 8012f1e:	2a00      	cmp	r2, #0
 8012f20:	f000 808f 	beq.w	8013042 <forward_lite_upsample_bilinear_is8os8+0x16a>
 8012f24:	3b01      	subs	r3, #1
 8012f26:	eddf 8a4c 	vldr	s17, [pc, #304]	@ 8013058 <forward_lite_upsample_bilinear_is8os8+0x180>
 8012f2a:	ee07 3a90 	vmov	s15, r3
 8012f2e:	9b06      	ldr	r3, [sp, #24]
 8012f30:	1e5a      	subs	r2, r3, #1
 8012f32:	fb0b f303 	mul.w	r3, fp, r3
 8012f36:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 8012f3a:	ee0c 2a90 	vmov	s25, r2
 8012f3e:	9305      	str	r3, [sp, #20]
 8012f40:	fb07 f30b 	mul.w	r3, r7, fp
 8012f44:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 8012f48:	9307      	str	r3, [sp, #28]
 8012f4a:	2300      	movs	r3, #0
 8012f4c:	9303      	str	r3, [sp, #12]
 8012f4e:	eddd 7a03 	vldr	s15, [sp, #12]
 8012f52:	9b05      	ldr	r3, [sp, #20]
 8012f54:	eef8 ba67 	vcvt.f32.u32	s23, s15
 8012f58:	ee7b baea 	vsub.f32	s23, s23, s21
 8012f5c:	ee6b ba8b 	vmul.f32	s23, s23, s22
 8012f60:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 8012f64:	fecb baca 	vminnm.f32	s23, s23, s20
 8012f68:	eef4 ba4a 	vcmp.f32	s23, s20
 8012f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f70:	bf14      	ite	ne
 8012f72:	4698      	movne	r8, r3
 8012f74:	f04f 0800 	moveq.w	r8, #0
 8012f78:	2f00      	cmp	r7, #0
 8012f7a:	d05c      	beq.n	8013036 <forward_lite_upsample_bilinear_is8os8+0x15e>
 8012f7c:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 8012f80:	9b06      	ldr	r3, [sp, #24]
 8012f82:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8012f86:	9722      	str	r7, [sp, #136]	@ 0x88
 8012f88:	9d04      	ldr	r5, [sp, #16]
 8012f8a:	4647      	mov	r7, r8
 8012f8c:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8012f90:	ee17 6a10 	vmov	r6, s14
 8012f94:	ee38 ca6b 	vsub.f32	s24, s16, s23
 8012f98:	2400      	movs	r4, #0
 8012f9a:	fb03 f606 	mul.w	r6, r3, r6
 8012f9e:	f10d 0928 	add.w	r9, sp, #40	@ 0x28
 8012fa2:	ee7b bae7 	vsub.f32	s23, s23, s15
 8012fa6:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 8012faa:	ee3c ca27 	vadd.f32	s24, s24, s15
 8012fae:	ee07 4a90 	vmov	s15, r4
 8012fb2:	3401      	adds	r4, #1
 8012fb4:	4629      	mov	r1, r5
 8012fb6:	465a      	mov	r2, fp
 8012fb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012fbc:	f8cd 9000 	str.w	r9, [sp]
 8012fc0:	9709      	str	r7, [sp, #36]	@ 0x24
 8012fc2:	445d      	add	r5, fp
 8012fc4:	ee77 7ac9 	vsub.f32	s15, s15, s18
 8012fc8:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8012fcc:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 8012fd0:	fec7 7aec 	vminnm.f32	s15, s15, s25
 8012fd4:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8012fd8:	eef4 7a6c 	vcmp.f32	s15, s25
 8012fdc:	ee38 7a67 	vsub.f32	s14, s16, s15
 8012fe0:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8012fe4:	ee16 0a90 	vmov	r0, s13
 8012fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fec:	4430      	add	r0, r6
 8012fee:	ee37 7a06 	vadd.f32	s14, s14, s12
 8012ff2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8012ff6:	bf14      	ite	ne
 8012ff8:	465b      	movne	r3, fp
 8012ffa:	2300      	moveq	r3, #0
 8012ffc:	fb0b a000 	mla	r0, fp, r0, sl
 8013000:	ee67 5a0c 	vmul.f32	s11, s14, s24
 8013004:	ee27 6a8c 	vmul.f32	s12, s15, s24
 8013008:	9308      	str	r3, [sp, #32]
 801300a:	ee27 7a2b 	vmul.f32	s14, s14, s23
 801300e:	ab08      	add	r3, sp, #32
 8013010:	ee67 7aab 	vmul.f32	s15, s15, s23
 8013014:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 8013018:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 801301c:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 8013020:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 8013024:	f001 f948 	bl	80142b8 <lite_bilinear_is8os8_kernel>
 8013028:	45a0      	cmp	r8, r4
 801302a:	d1c0      	bne.n	8012fae <forward_lite_upsample_bilinear_is8os8+0xd6>
 801302c:	9b04      	ldr	r3, [sp, #16]
 801302e:	4647      	mov	r7, r8
 8013030:	9a07      	ldr	r2, [sp, #28]
 8013032:	4413      	add	r3, r2
 8013034:	9304      	str	r3, [sp, #16]
 8013036:	9b03      	ldr	r3, [sp, #12]
 8013038:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801303a:	3301      	adds	r3, #1
 801303c:	429a      	cmp	r2, r3
 801303e:	9303      	str	r3, [sp, #12]
 8013040:	d185      	bne.n	8012f4e <forward_lite_upsample_bilinear_is8os8+0x76>
 8013042:	b00f      	add	sp, #60	@ 0x3c
 8013044:	ecbd 8b0a 	vpop	{d8-d12}
 8013048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801304c:	eddf aa02 	vldr	s21, [pc, #8]	@ 8013058 <forward_lite_upsample_bilinear_is8os8+0x180>
 8013050:	eeb0 9a6a 	vmov.f32	s18, s21
 8013054:	e75c      	b.n	8012f10 <forward_lite_upsample_bilinear_is8os8+0x38>
 8013056:	bf00      	nop
 8013058:	00000000 	.word	0x00000000

0801305c <forward_lite_upsample_bilinear_iu8ou8>:
 801305c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013060:	ed2d 8b0a 	vpush	{d8-d12}
 8013064:	b08f      	sub	sp, #60	@ 0x3c
 8013066:	4682      	mov	sl, r0
 8013068:	9104      	str	r1, [sp, #16]
 801306a:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 801306e:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 8013070:	f8dd b090 	ldr.w	fp, [sp, #144]	@ 0x90
 8013074:	9206      	str	r2, [sp, #24]
 8013076:	2900      	cmp	r1, #0
 8013078:	f000 80aa 	beq.w	80131d0 <forward_lite_upsample_bilinear_iu8ou8+0x174>
 801307c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013080:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8013084:	ee70 aae7 	vsub.f32	s21, s1, s15
 8013088:	ee70 7a67 	vsub.f32	s15, s0, s15
 801308c:	ee6a aa87 	vmul.f32	s21, s21, s14
 8013090:	ee27 9a87 	vmul.f32	s18, s15, s14
 8013094:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013098:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801309a:	ee87 baa0 	vdiv.f32	s22, s15, s1
 801309e:	eec7 9a80 	vdiv.f32	s19, s15, s0
 80130a2:	2a00      	cmp	r2, #0
 80130a4:	f000 808f 	beq.w	80131c6 <forward_lite_upsample_bilinear_iu8ou8+0x16a>
 80130a8:	3b01      	subs	r3, #1
 80130aa:	eddf 8a4c 	vldr	s17, [pc, #304]	@ 80131dc <forward_lite_upsample_bilinear_iu8ou8+0x180>
 80130ae:	ee07 3a90 	vmov	s15, r3
 80130b2:	9b06      	ldr	r3, [sp, #24]
 80130b4:	1e5a      	subs	r2, r3, #1
 80130b6:	fb0b f303 	mul.w	r3, fp, r3
 80130ba:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 80130be:	ee0c 2a90 	vmov	s25, r2
 80130c2:	9305      	str	r3, [sp, #20]
 80130c4:	fb07 f30b 	mul.w	r3, r7, fp
 80130c8:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 80130cc:	9307      	str	r3, [sp, #28]
 80130ce:	2300      	movs	r3, #0
 80130d0:	9303      	str	r3, [sp, #12]
 80130d2:	eddd 7a03 	vldr	s15, [sp, #12]
 80130d6:	9b05      	ldr	r3, [sp, #20]
 80130d8:	eef8 ba67 	vcvt.f32.u32	s23, s15
 80130dc:	ee7b baea 	vsub.f32	s23, s23, s21
 80130e0:	ee6b ba8b 	vmul.f32	s23, s23, s22
 80130e4:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 80130e8:	fecb baca 	vminnm.f32	s23, s23, s20
 80130ec:	eef4 ba4a 	vcmp.f32	s23, s20
 80130f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130f4:	bf14      	ite	ne
 80130f6:	4698      	movne	r8, r3
 80130f8:	f04f 0800 	moveq.w	r8, #0
 80130fc:	2f00      	cmp	r7, #0
 80130fe:	d05c      	beq.n	80131ba <forward_lite_upsample_bilinear_iu8ou8+0x15e>
 8013100:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 8013104:	9b06      	ldr	r3, [sp, #24]
 8013106:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 801310a:	9722      	str	r7, [sp, #136]	@ 0x88
 801310c:	9d04      	ldr	r5, [sp, #16]
 801310e:	4647      	mov	r7, r8
 8013110:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8013114:	ee17 6a10 	vmov	r6, s14
 8013118:	ee38 ca6b 	vsub.f32	s24, s16, s23
 801311c:	2400      	movs	r4, #0
 801311e:	fb03 f606 	mul.w	r6, r3, r6
 8013122:	f10d 0928 	add.w	r9, sp, #40	@ 0x28
 8013126:	ee7b bae7 	vsub.f32	s23, s23, s15
 801312a:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 801312e:	ee3c ca27 	vadd.f32	s24, s24, s15
 8013132:	ee07 4a90 	vmov	s15, r4
 8013136:	3401      	adds	r4, #1
 8013138:	4629      	mov	r1, r5
 801313a:	465a      	mov	r2, fp
 801313c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013140:	f8cd 9000 	str.w	r9, [sp]
 8013144:	9709      	str	r7, [sp, #36]	@ 0x24
 8013146:	445d      	add	r5, fp
 8013148:	ee77 7ac9 	vsub.f32	s15, s15, s18
 801314c:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8013150:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 8013154:	fec7 7aec 	vminnm.f32	s15, s15, s25
 8013158:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 801315c:	eef4 7a6c 	vcmp.f32	s15, s25
 8013160:	ee38 7a67 	vsub.f32	s14, s16, s15
 8013164:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8013168:	ee16 0a90 	vmov	r0, s13
 801316c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013170:	4430      	add	r0, r6
 8013172:	ee37 7a06 	vadd.f32	s14, s14, s12
 8013176:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801317a:	bf14      	ite	ne
 801317c:	465b      	movne	r3, fp
 801317e:	2300      	moveq	r3, #0
 8013180:	fb0b a000 	mla	r0, fp, r0, sl
 8013184:	ee67 5a0c 	vmul.f32	s11, s14, s24
 8013188:	ee27 6a8c 	vmul.f32	s12, s15, s24
 801318c:	9308      	str	r3, [sp, #32]
 801318e:	ee27 7a2b 	vmul.f32	s14, s14, s23
 8013192:	ab08      	add	r3, sp, #32
 8013194:	ee67 7aab 	vmul.f32	s15, s15, s23
 8013198:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 801319c:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 80131a0:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 80131a4:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 80131a8:	f001 f8e4 	bl	8014374 <lite_bilinear_iu8ou8_kernel>
 80131ac:	45a0      	cmp	r8, r4
 80131ae:	d1c0      	bne.n	8013132 <forward_lite_upsample_bilinear_iu8ou8+0xd6>
 80131b0:	9b04      	ldr	r3, [sp, #16]
 80131b2:	4647      	mov	r7, r8
 80131b4:	9a07      	ldr	r2, [sp, #28]
 80131b6:	4413      	add	r3, r2
 80131b8:	9304      	str	r3, [sp, #16]
 80131ba:	9b03      	ldr	r3, [sp, #12]
 80131bc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80131be:	3301      	adds	r3, #1
 80131c0:	429a      	cmp	r2, r3
 80131c2:	9303      	str	r3, [sp, #12]
 80131c4:	d185      	bne.n	80130d2 <forward_lite_upsample_bilinear_iu8ou8+0x76>
 80131c6:	b00f      	add	sp, #60	@ 0x3c
 80131c8:	ecbd 8b0a 	vpop	{d8-d12}
 80131cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131d0:	eddf aa02 	vldr	s21, [pc, #8]	@ 80131dc <forward_lite_upsample_bilinear_iu8ou8+0x180>
 80131d4:	eeb0 9a6a 	vmov.f32	s18, s21
 80131d8:	e75c      	b.n	8013094 <forward_lite_upsample_bilinear_iu8ou8+0x38>
 80131da:	bf00      	nop
 80131dc:	00000000 	.word	0x00000000

080131e0 <forward_lite_upsample_bilinear_is16os16>:
 80131e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131e4:	ed2d 8b0a 	vpush	{d8-d12}
 80131e8:	b08f      	sub	sp, #60	@ 0x3c
 80131ea:	4683      	mov	fp, r0
 80131ec:	9104      	str	r1, [sp, #16]
 80131ee:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 80131f2:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 80131f6:	f8dd a090 	ldr.w	sl, [sp, #144]	@ 0x90
 80131fa:	9206      	str	r2, [sp, #24]
 80131fc:	2900      	cmp	r1, #0
 80131fe:	f000 80a7 	beq.w	8013350 <forward_lite_upsample_bilinear_is16os16+0x170>
 8013202:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013206:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801320a:	ee70 aae7 	vsub.f32	s21, s1, s15
 801320e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013212:	ee6a aa87 	vmul.f32	s21, s21, s14
 8013216:	ee27 9a87 	vmul.f32	s18, s15, s14
 801321a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801321e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8013220:	ee87 baa0 	vdiv.f32	s22, s15, s1
 8013224:	eec7 9a80 	vdiv.f32	s19, s15, s0
 8013228:	2a00      	cmp	r2, #0
 801322a:	f000 808c 	beq.w	8013346 <forward_lite_upsample_bilinear_is16os16+0x166>
 801322e:	3b01      	subs	r3, #1
 8013230:	ea4f 064a 	mov.w	r6, sl, lsl #1
 8013234:	eddf 8a49 	vldr	s17, [pc, #292]	@ 801335c <forward_lite_upsample_bilinear_is16os16+0x17c>
 8013238:	ee07 3a90 	vmov	s15, r3
 801323c:	9b06      	ldr	r3, [sp, #24]
 801323e:	1e5a      	subs	r2, r3, #1
 8013240:	fb0a f303 	mul.w	r3, sl, r3
 8013244:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 8013248:	ee0c 2a90 	vmov	s25, r2
 801324c:	9305      	str	r3, [sp, #20]
 801324e:	2300      	movs	r3, #0
 8013250:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 8013254:	9303      	str	r3, [sp, #12]
 8013256:	fb06 f308 	mul.w	r3, r6, r8
 801325a:	9307      	str	r3, [sp, #28]
 801325c:	eddd 7a03 	vldr	s15, [sp, #12]
 8013260:	9b05      	ldr	r3, [sp, #20]
 8013262:	eef8 ba67 	vcvt.f32.u32	s23, s15
 8013266:	ee7b baea 	vsub.f32	s23, s23, s21
 801326a:	ee6b ba8b 	vmul.f32	s23, s23, s22
 801326e:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 8013272:	fecb baca 	vminnm.f32	s23, s23, s20
 8013276:	eef4 ba4a 	vcmp.f32	s23, s20
 801327a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801327e:	bf14      	ite	ne
 8013280:	4699      	movne	r9, r3
 8013282:	f04f 0900 	moveq.w	r9, #0
 8013286:	f1b8 0f00 	cmp.w	r8, #0
 801328a:	d056      	beq.n	801333a <forward_lite_upsample_bilinear_is16os16+0x15a>
 801328c:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 8013290:	9b06      	ldr	r3, [sp, #24]
 8013292:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8013296:	9d04      	ldr	r5, [sp, #16]
 8013298:	2400      	movs	r4, #0
 801329a:	eef8 7a47 	vcvt.f32.u32	s15, s14
 801329e:	ee17 7a10 	vmov	r7, s14
 80132a2:	ee38 ca6b 	vsub.f32	s24, s16, s23
 80132a6:	fb03 f707 	mul.w	r7, r3, r7
 80132aa:	ee7b bae7 	vsub.f32	s23, s23, s15
 80132ae:	ee3c ca27 	vadd.f32	s24, s24, s15
 80132b2:	ee07 4a90 	vmov	s15, r4
 80132b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80132b8:	3401      	adds	r4, #1
 80132ba:	4629      	mov	r1, r5
 80132bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80132c0:	9300      	str	r3, [sp, #0]
 80132c2:	4652      	mov	r2, sl
 80132c4:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 80132c8:	4435      	add	r5, r6
 80132ca:	ee77 7ac9 	vsub.f32	s15, s15, s18
 80132ce:	ee67 7aa9 	vmul.f32	s15, s15, s19
 80132d2:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 80132d6:	fec7 7aec 	vminnm.f32	s15, s15, s25
 80132da:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 80132de:	eef4 7a6c 	vcmp.f32	s15, s25
 80132e2:	ee38 7a67 	vsub.f32	s14, s16, s15
 80132e6:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 80132ea:	ee16 0a90 	vmov	r0, s13
 80132ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132f2:	4438      	add	r0, r7
 80132f4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80132f8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80132fc:	bf14      	ite	ne
 80132fe:	4653      	movne	r3, sl
 8013300:	2300      	moveq	r3, #0
 8013302:	fb06 b000 	mla	r0, r6, r0, fp
 8013306:	ee67 5a0c 	vmul.f32	s11, s14, s24
 801330a:	ee27 6a8c 	vmul.f32	s12, s15, s24
 801330e:	9308      	str	r3, [sp, #32]
 8013310:	ee27 7a2b 	vmul.f32	s14, s14, s23
 8013314:	ab08      	add	r3, sp, #32
 8013316:	ee67 7aab 	vmul.f32	s15, s15, s23
 801331a:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 801331e:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 8013322:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 8013326:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 801332a:	f001 f86d 	bl	8014408 <lite_bilinear_is16os16_kernel>
 801332e:	45a0      	cmp	r8, r4
 8013330:	d1bf      	bne.n	80132b2 <forward_lite_upsample_bilinear_is16os16+0xd2>
 8013332:	9b04      	ldr	r3, [sp, #16]
 8013334:	9a07      	ldr	r2, [sp, #28]
 8013336:	4413      	add	r3, r2
 8013338:	9304      	str	r3, [sp, #16]
 801333a:	9b03      	ldr	r3, [sp, #12]
 801333c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801333e:	3301      	adds	r3, #1
 8013340:	429a      	cmp	r2, r3
 8013342:	9303      	str	r3, [sp, #12]
 8013344:	d18a      	bne.n	801325c <forward_lite_upsample_bilinear_is16os16+0x7c>
 8013346:	b00f      	add	sp, #60	@ 0x3c
 8013348:	ecbd 8b0a 	vpop	{d8-d12}
 801334c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013350:	eddf aa02 	vldr	s21, [pc, #8]	@ 801335c <forward_lite_upsample_bilinear_is16os16+0x17c>
 8013354:	eeb0 9a6a 	vmov.f32	s18, s21
 8013358:	e75f      	b.n	801321a <forward_lite_upsample_bilinear_is16os16+0x3a>
 801335a:	bf00      	nop
 801335c:	00000000 	.word	0x00000000

08013360 <forward_lite_upsample_bilinear_iu16ou16>:
 8013360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013364:	ed2d 8b0a 	vpush	{d8-d12}
 8013368:	b08f      	sub	sp, #60	@ 0x3c
 801336a:	4683      	mov	fp, r0
 801336c:	9104      	str	r1, [sp, #16]
 801336e:	f89d 1094 	ldrb.w	r1, [sp, #148]	@ 0x94
 8013372:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 8013376:	f8dd a090 	ldr.w	sl, [sp, #144]	@ 0x90
 801337a:	9206      	str	r2, [sp, #24]
 801337c:	2900      	cmp	r1, #0
 801337e:	f000 80a7 	beq.w	80134d0 <forward_lite_upsample_bilinear_iu16ou16+0x170>
 8013382:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013386:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801338a:	ee70 aae7 	vsub.f32	s21, s1, s15
 801338e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013392:	ee6a aa87 	vmul.f32	s21, s21, s14
 8013396:	ee27 9a87 	vmul.f32	s18, s15, s14
 801339a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801339e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80133a0:	ee87 baa0 	vdiv.f32	s22, s15, s1
 80133a4:	eec7 9a80 	vdiv.f32	s19, s15, s0
 80133a8:	2a00      	cmp	r2, #0
 80133aa:	f000 808c 	beq.w	80134c6 <forward_lite_upsample_bilinear_iu16ou16+0x166>
 80133ae:	3b01      	subs	r3, #1
 80133b0:	ea4f 064a 	mov.w	r6, sl, lsl #1
 80133b4:	eddf 8a49 	vldr	s17, [pc, #292]	@ 80134dc <forward_lite_upsample_bilinear_iu16ou16+0x17c>
 80133b8:	ee07 3a90 	vmov	s15, r3
 80133bc:	9b06      	ldr	r3, [sp, #24]
 80133be:	1e5a      	subs	r2, r3, #1
 80133c0:	fb0a f303 	mul.w	r3, sl, r3
 80133c4:	eeb8 aa67 	vcvt.f32.u32	s20, s15
 80133c8:	ee0c 2a90 	vmov	s25, r2
 80133cc:	9305      	str	r3, [sp, #20]
 80133ce:	2300      	movs	r3, #0
 80133d0:	eef8 ca6c 	vcvt.f32.u32	s25, s25
 80133d4:	9303      	str	r3, [sp, #12]
 80133d6:	fb06 f308 	mul.w	r3, r6, r8
 80133da:	9307      	str	r3, [sp, #28]
 80133dc:	eddd 7a03 	vldr	s15, [sp, #12]
 80133e0:	9b05      	ldr	r3, [sp, #20]
 80133e2:	eef8 ba67 	vcvt.f32.u32	s23, s15
 80133e6:	ee7b baea 	vsub.f32	s23, s23, s21
 80133ea:	ee6b ba8b 	vmul.f32	s23, s23, s22
 80133ee:	fecb baa8 	vmaxnm.f32	s23, s23, s17
 80133f2:	fecb baca 	vminnm.f32	s23, s23, s20
 80133f6:	eef4 ba4a 	vcmp.f32	s23, s20
 80133fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133fe:	bf14      	ite	ne
 8013400:	4699      	movne	r9, r3
 8013402:	f04f 0900 	moveq.w	r9, #0
 8013406:	f1b8 0f00 	cmp.w	r8, #0
 801340a:	d056      	beq.n	80134ba <forward_lite_upsample_bilinear_iu16ou16+0x15a>
 801340c:	eebc 7aeb 	vcvt.u32.f32	s14, s23
 8013410:	9b06      	ldr	r3, [sp, #24]
 8013412:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8013416:	9d04      	ldr	r5, [sp, #16]
 8013418:	2400      	movs	r4, #0
 801341a:	eef8 7a47 	vcvt.f32.u32	s15, s14
 801341e:	ee17 7a10 	vmov	r7, s14
 8013422:	ee38 ca6b 	vsub.f32	s24, s16, s23
 8013426:	fb03 f707 	mul.w	r7, r3, r7
 801342a:	ee7b bae7 	vsub.f32	s23, s23, s15
 801342e:	ee3c ca27 	vadd.f32	s24, s24, s15
 8013432:	ee07 4a90 	vmov	s15, r4
 8013436:	ab0a      	add	r3, sp, #40	@ 0x28
 8013438:	3401      	adds	r4, #1
 801343a:	4629      	mov	r1, r5
 801343c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013440:	9300      	str	r3, [sp, #0]
 8013442:	4652      	mov	r2, sl
 8013444:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8013448:	4435      	add	r5, r6
 801344a:	ee77 7ac9 	vsub.f32	s15, s15, s18
 801344e:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8013452:	fec7 7aa8 	vmaxnm.f32	s15, s15, s17
 8013456:	fec7 7aec 	vminnm.f32	s15, s15, s25
 801345a:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 801345e:	eef4 7a6c 	vcmp.f32	s15, s25
 8013462:	ee38 7a67 	vsub.f32	s14, s16, s15
 8013466:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 801346a:	ee16 0a90 	vmov	r0, s13
 801346e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013472:	4438      	add	r0, r7
 8013474:	ee37 7a06 	vadd.f32	s14, s14, s12
 8013478:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801347c:	bf14      	ite	ne
 801347e:	4653      	movne	r3, sl
 8013480:	2300      	moveq	r3, #0
 8013482:	fb06 b000 	mla	r0, r6, r0, fp
 8013486:	ee67 5a0c 	vmul.f32	s11, s14, s24
 801348a:	ee27 6a8c 	vmul.f32	s12, s15, s24
 801348e:	9308      	str	r3, [sp, #32]
 8013490:	ee27 7a2b 	vmul.f32	s14, s14, s23
 8013494:	ab08      	add	r3, sp, #32
 8013496:	ee67 7aab 	vmul.f32	s15, s15, s23
 801349a:	edcd 5a0a 	vstr	s11, [sp, #40]	@ 0x28
 801349e:	ed8d 6a0b 	vstr	s12, [sp, #44]	@ 0x2c
 80134a2:	ed8d 7a0c 	vstr	s14, [sp, #48]	@ 0x30
 80134a6:	edcd 7a0d 	vstr	s15, [sp, #52]	@ 0x34
 80134aa:	f001 f803 	bl	80144b4 <lite_bilinear_iu16ou16_kernel>
 80134ae:	45a0      	cmp	r8, r4
 80134b0:	d1bf      	bne.n	8013432 <forward_lite_upsample_bilinear_iu16ou16+0xd2>
 80134b2:	9b04      	ldr	r3, [sp, #16]
 80134b4:	9a07      	ldr	r2, [sp, #28]
 80134b6:	4413      	add	r3, r2
 80134b8:	9304      	str	r3, [sp, #16]
 80134ba:	9b03      	ldr	r3, [sp, #12]
 80134bc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80134be:	3301      	adds	r3, #1
 80134c0:	429a      	cmp	r2, r3
 80134c2:	9303      	str	r3, [sp, #12]
 80134c4:	d18a      	bne.n	80133dc <forward_lite_upsample_bilinear_iu16ou16+0x7c>
 80134c6:	b00f      	add	sp, #60	@ 0x3c
 80134c8:	ecbd 8b0a 	vpop	{d8-d12}
 80134cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134d0:	eddf aa02 	vldr	s21, [pc, #8]	@ 80134dc <forward_lite_upsample_bilinear_iu16ou16+0x17c>
 80134d4:	eeb0 9a6a 	vmov.f32	s18, s21
 80134d8:	e75f      	b.n	801339a <forward_lite_upsample_bilinear_iu16ou16+0x3a>
 80134da:	bf00      	nop
 80134dc:	00000000 	.word	0x00000000

080134e0 <forward_lite_dense_if32of32wf32>:
 80134e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134e4:	ed2d 8b0c 	vpush	{d8-d13}
 80134e8:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 80134ec:	6801      	ldr	r1, [r0, #0]
 80134ee:	b083      	sub	sp, #12
 80134f0:	fb02 f303 	mul.w	r3, r2, r3
 80134f4:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80134f8:	9100      	str	r1, [sp, #0]
 80134fa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80134fe:	4299      	cmp	r1, r3
 8013500:	9301      	str	r3, [sp, #4]
 8013502:	f080 811c 	bcs.w	801373e <forward_lite_dense_if32of32wf32+0x25e>
 8013506:	4607      	mov	r7, r0
 8013508:	6904      	ldr	r4, [r0, #16]
 801350a:	0096      	lsls	r6, r2, #2
 801350c:	9b00      	ldr	r3, [sp, #0]
 801350e:	68bd      	ldr	r5, [r7, #8]
 8013510:	eb03 0e06 	add.w	lr, r3, r6
 8013514:	461e      	mov	r6, r3
 8013516:	459e      	cmp	lr, r3
 8013518:	f240 8103 	bls.w	8013722 <forward_lite_dense_if32of32wf32+0x242>
 801351c:	f1a4 0c10 	sub.w	ip, r4, #16
 8013520:	ea4f 0984 	mov.w	r9, r4, lsl #2
 8013524:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8013528:	f10c 0c01 	add.w	ip, ip, #1
 801352c:	ea4f 1b8c 	mov.w	fp, ip, lsl #6
 8013530:	eb08 1c8c 	add.w	ip, r8, ip, lsl #6
 8013534:	2c0f      	cmp	r4, #15
 8013536:	f240 8107 	bls.w	8013748 <forward_lite_dense_if32of32wf32+0x268>
 801353a:	f108 0240 	add.w	r2, r8, #64	@ 0x40
 801353e:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 8013542:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8013798 <forward_lite_dense_if32of32wf32+0x2b8>
 8013546:	4621      	mov	r1, r4
 8013548:	ed53 6a0f 	vldr	s13, [r3, #-60]	@ 0xffffffc4
 801354c:	3910      	subs	r1, #16
 801354e:	ed52 7a0f 	vldr	s15, [r2, #-60]	@ 0xffffffc4
 8013552:	3340      	adds	r3, #64	@ 0x40
 8013554:	ed52 4a10 	vldr	s9, [r2, #-64]	@ 0xffffffc0
 8013558:	290f      	cmp	r1, #15
 801355a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801355e:	ed13 5a20 	vldr	s10, [r3, #-128]	@ 0xffffff80
 8013562:	ed52 5a0e 	vldr	s11, [r2, #-56]	@ 0xffffffc8
 8013566:	f102 0240 	add.w	r2, r2, #64	@ 0x40
 801356a:	ed13 6a1e 	vldr	s12, [r3, #-120]	@ 0xffffff88
 801356e:	eee4 7a85 	vfma.f32	s15, s9, s10
 8013572:	ed53 6a1d 	vldr	s13, [r3, #-116]	@ 0xffffff8c
 8013576:	ed12 da1d 	vldr	s26, [r2, #-116]	@ 0xffffff8c
 801357a:	ed52 ca1c 	vldr	s25, [r2, #-112]	@ 0xffffff90
 801357e:	ed13 ca1c 	vldr	s24, [r3, #-112]	@ 0xffffff90
 8013582:	ed52 ba1b 	vldr	s23, [r2, #-108]	@ 0xffffff94
 8013586:	ed13 ba1b 	vldr	s22, [r3, #-108]	@ 0xffffff94
 801358a:	eee5 7a86 	vfma.f32	s15, s11, s12
 801358e:	ed52 aa1a 	vldr	s21, [r2, #-104]	@ 0xffffff98
 8013592:	ed13 aa1a 	vldr	s20, [r3, #-104]	@ 0xffffff98
 8013596:	ed52 9a19 	vldr	s19, [r2, #-100]	@ 0xffffff9c
 801359a:	ed13 9a19 	vldr	s18, [r3, #-100]	@ 0xffffff9c
 801359e:	ed52 8a18 	vldr	s17, [r2, #-96]	@ 0xffffffa0
 80135a2:	ed13 8a18 	vldr	s16, [r3, #-96]	@ 0xffffffa0
 80135a6:	eeed 7a26 	vfma.f32	s15, s26, s13
 80135aa:	ed12 0a17 	vldr	s0, [r2, #-92]	@ 0xffffffa4
 80135ae:	ed53 0a17 	vldr	s1, [r3, #-92]	@ 0xffffffa4
 80135b2:	ed12 1a16 	vldr	s2, [r2, #-88]	@ 0xffffffa8
 80135b6:	ed53 1a16 	vldr	s3, [r3, #-88]	@ 0xffffffa8
 80135ba:	ed12 2a15 	vldr	s4, [r2, #-84]	@ 0xffffffac
 80135be:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 80135c2:	eeec 7a8c 	vfma.f32	s15, s25, s24
 80135c6:	ed12 3a14 	vldr	s6, [r2, #-80]	@ 0xffffffb0
 80135ca:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 80135ce:	ed12 4a13 	vldr	s8, [r2, #-76]	@ 0xffffffb4
 80135d2:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 80135d6:	ed12 5a12 	vldr	s10, [r2, #-72]	@ 0xffffffb8
 80135da:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 80135de:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 80135e2:	ed12 6a11 	vldr	s12, [r2, #-68]	@ 0xffffffbc
 80135e6:	ed53 6a11 	vldr	s13, [r3, #-68]	@ 0xffffffbc
 80135ea:	eeea 7a8a 	vfma.f32	s15, s21, s20
 80135ee:	eee9 7a89 	vfma.f32	s15, s19, s18
 80135f2:	eee8 7a88 	vfma.f32	s15, s17, s16
 80135f6:	eee0 7a20 	vfma.f32	s15, s0, s1
 80135fa:	eee1 7a21 	vfma.f32	s15, s2, s3
 80135fe:	eee2 7a22 	vfma.f32	s15, s4, s5
 8013602:	eee3 7a23 	vfma.f32	s15, s6, s7
 8013606:	eee4 7a24 	vfma.f32	s15, s8, s9
 801360a:	eee5 7a25 	vfma.f32	s15, s10, s11
 801360e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8013612:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013616:	d897      	bhi.n	8013548 <forward_lite_dense_if32of32wf32+0x68>
 8013618:	eb05 020b 	add.w	r2, r5, fp
 801361c:	f004 010f 	and.w	r1, r4, #15
 8013620:	4663      	mov	r3, ip
 8013622:	2903      	cmp	r1, #3
 8013624:	d95f      	bls.n	80136e6 <forward_lite_dense_if32of32wf32+0x206>
 8013626:	edd2 6a01 	vldr	s13, [r2, #4]
 801362a:	1f08      	subs	r0, r1, #4
 801362c:	edd3 7a01 	vldr	s15, [r3, #4]
 8013630:	ed93 4a00 	vldr	s8, [r3]
 8013634:	2803      	cmp	r0, #3
 8013636:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801363a:	edd2 4a00 	vldr	s9, [r2]
 801363e:	ed93 5a02 	vldr	s10, [r3, #8]
 8013642:	edd2 5a02 	vldr	s11, [r2, #8]
 8013646:	eee4 7a24 	vfma.f32	s15, s8, s9
 801364a:	ed93 6a03 	vldr	s12, [r3, #12]
 801364e:	edd2 6a03 	vldr	s13, [r2, #12]
 8013652:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013656:	eee5 7a25 	vfma.f32	s15, s10, s11
 801365a:	eee6 7a26 	vfma.f32	s15, s12, s13
 801365e:	eeb0 7a67 	vmov.f32	s14, s15
 8013662:	d938      	bls.n	80136d6 <forward_lite_dense_if32of32wf32+0x1f6>
 8013664:	edd2 6a05 	vldr	s13, [r2, #20]
 8013668:	f1a1 0a08 	sub.w	sl, r1, #8
 801366c:	edd3 7a05 	vldr	s15, [r3, #20]
 8013670:	ed93 4a04 	vldr	s8, [r3, #16]
 8013674:	f1ba 0f03 	cmp.w	sl, #3
 8013678:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801367c:	edd2 4a04 	vldr	s9, [r2, #16]
 8013680:	ed93 5a06 	vldr	s10, [r3, #24]
 8013684:	edd2 5a06 	vldr	s11, [r2, #24]
 8013688:	eee4 7a24 	vfma.f32	s15, s8, s9
 801368c:	ed93 6a07 	vldr	s12, [r3, #28]
 8013690:	edd2 6a07 	vldr	s13, [r2, #28]
 8013694:	eee5 7a25 	vfma.f32	s15, s10, s11
 8013698:	eee6 7a26 	vfma.f32	s15, s12, s13
 801369c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80136a0:	d919      	bls.n	80136d6 <forward_lite_dense_if32of32wf32+0x1f6>
 80136a2:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80136a6:	edd2 7a09 	vldr	s15, [r2, #36]	@ 0x24
 80136aa:	ed92 4a08 	vldr	s8, [r2, #32]
 80136ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80136b2:	edd3 4a08 	vldr	s9, [r3, #32]
 80136b6:	ed92 5a0a 	vldr	s10, [r2, #40]	@ 0x28
 80136ba:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 80136be:	eee4 7a24 	vfma.f32	s15, s8, s9
 80136c2:	ed92 6a0b 	vldr	s12, [r2, #44]	@ 0x2c
 80136c6:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80136ca:	eee5 7a25 	vfma.f32	s15, s10, s11
 80136ce:	eee6 7a26 	vfma.f32	s15, s12, s13
 80136d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80136d6:	0880      	lsrs	r0, r0, #2
 80136d8:	f001 0103 	and.w	r1, r1, #3
 80136dc:	3001      	adds	r0, #1
 80136de:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 80136e2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 80136e6:	b1a9      	cbz	r1, 8013714 <forward_lite_dense_if32of32wf32+0x234>
 80136e8:	edd3 6a00 	vldr	s13, [r3]
 80136ec:	3901      	subs	r1, #1
 80136ee:	edd2 7a00 	vldr	s15, [r2]
 80136f2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80136f6:	d00d      	beq.n	8013714 <forward_lite_dense_if32of32wf32+0x234>
 80136f8:	edd3 6a01 	vldr	s13, [r3, #4]
 80136fc:	2901      	cmp	r1, #1
 80136fe:	edd2 7a01 	vldr	s15, [r2, #4]
 8013702:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013706:	d005      	beq.n	8013714 <forward_lite_dense_if32of32wf32+0x234>
 8013708:	edd2 6a02 	vldr	s13, [r2, #8]
 801370c:	edd3 7a02 	vldr	s15, [r3, #8]
 8013710:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013714:	eca6 7a01 	vstmia	r6!, {s14}
 8013718:	45b6      	cmp	lr, r6
 801371a:	444d      	add	r5, r9
 801371c:	f63f af0a 	bhi.w	8013534 <forward_lite_dense_if32of32wf32+0x54>
 8013720:	697a      	ldr	r2, [r7, #20]
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	b9b3      	cbnz	r3, 8013754 <forward_lite_dense_if32of32wf32+0x274>
 8013726:	9b00      	ldr	r3, [sp, #0]
 8013728:	0096      	lsls	r6, r2, #2
 801372a:	9901      	ldr	r1, [sp, #4]
 801372c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8013730:	693c      	ldr	r4, [r7, #16]
 8013732:	4299      	cmp	r1, r3
 8013734:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 8013738:	9300      	str	r3, [sp, #0]
 801373a:	f63f aee7 	bhi.w	801350c <forward_lite_dense_if32of32wf32+0x2c>
 801373e:	b003      	add	sp, #12
 8013740:	ecbd 8b0c 	vpop	{d8-d13}
 8013744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013748:	4621      	mov	r1, r4
 801374a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8013798 <forward_lite_dense_if32of32wf32+0x2b8>
 801374e:	462a      	mov	r2, r5
 8013750:	4643      	mov	r3, r8
 8013752:	e766      	b.n	8013622 <forward_lite_dense_if32of32wf32+0x142>
 8013754:	2a00      	cmp	r2, #0
 8013756:	d0e6      	beq.n	8013726 <forward_lite_dense_if32of32wf32+0x246>
 8013758:	9a00      	ldr	r2, [sp, #0]
 801375a:	ed93 7a00 	vldr	s14, [r3]
 801375e:	edd2 7a00 	vldr	s15, [r2]
 8013762:	4613      	mov	r3, r2
 8013764:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013768:	edc2 7a00 	vstr	s15, [r2]
 801376c:	697a      	ldr	r2, [r7, #20]
 801376e:	2a01      	cmp	r2, #1
 8013770:	d9d9      	bls.n	8013726 <forward_lite_dense_if32of32wf32+0x246>
 8013772:	1d19      	adds	r1, r3, #4
 8013774:	2301      	movs	r3, #1
 8013776:	68fa      	ldr	r2, [r7, #12]
 8013778:	ed91 7a00 	vldr	s14, [r1]
 801377c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013780:	3301      	adds	r3, #1
 8013782:	edd2 7a00 	vldr	s15, [r2]
 8013786:	ee77 7a87 	vadd.f32	s15, s15, s14
 801378a:	ece1 7a01 	vstmia	r1!, {s15}
 801378e:	697a      	ldr	r2, [r7, #20]
 8013790:	429a      	cmp	r2, r3
 8013792:	d8f0      	bhi.n	8013776 <forward_lite_dense_if32of32wf32+0x296>
 8013794:	e7c7      	b.n	8013726 <forward_lite_dense_if32of32wf32+0x246>
 8013796:	bf00      	nop
 8013798:	00000000 	.word	0x00000000

0801379c <forward_lite_dense_if32of32wf32_lut4>:
 801379c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137a0:	b08d      	sub	sp, #52	@ 0x34
 80137a2:	4605      	mov	r5, r0
 80137a4:	460c      	mov	r4, r1
 80137a6:	9005      	str	r0, [sp, #20]
 80137a8:	4618      	mov	r0, r3
 80137aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80137ac:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 80137ae:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 80137b2:	fb02 f303 	mul.w	r3, r2, r3
 80137b6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80137ba:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 80137bc:	9308      	str	r3, [sp, #32]
 80137be:	b126      	cbz	r6, 80137ca <forward_lite_dense_if32of32wf32_lut4+0x2e>
 80137c0:	2240      	movs	r2, #64	@ 0x40
 80137c2:	4631      	mov	r1, r6
 80137c4:	f000 fbe0 	bl	8013f88 <st_int8_copy>
 80137c8:	4630      	mov	r0, r6
 80137ca:	9b05      	ldr	r3, [sp, #20]
 80137cc:	9a08      	ldr	r2, [sp, #32]
 80137ce:	4293      	cmp	r3, r2
 80137d0:	f080 80f7 	bcs.w	80139c2 <forward_lite_dense_if32of32wf32_lut4+0x226>
 80137d4:	08eb      	lsrs	r3, r5, #3
 80137d6:	f005 0101 	and.w	r1, r5, #1
 80137da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80137dc:	f025 0801 	bic.w	r8, r5, #1
 80137e0:	eb04 1a43 	add.w	sl, r4, r3, lsl #5
 80137e4:	9301      	str	r3, [sp, #4]
 80137e6:	009b      	lsls	r3, r3, #2
 80137e8:	9102      	str	r1, [sp, #8]
 80137ea:	0092      	lsls	r2, r2, #2
 80137ec:	f104 0b20 	add.w	fp, r4, #32
 80137f0:	00a9      	lsls	r1, r5, #2
 80137f2:	9304      	str	r3, [sp, #16]
 80137f4:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 80137f8:	9b05      	ldr	r3, [sp, #20]
 80137fa:	9207      	str	r2, [sp, #28]
 80137fc:	9109      	str	r1, [sp, #36]	@ 0x24
 80137fe:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013800:	9a07      	ldr	r2, [sp, #28]
 8013802:	eb03 0902 	add.w	r9, r3, r2
 8013806:	f1ab 0220 	sub.w	r2, fp, #32
 801380a:	4599      	cmp	r9, r3
 801380c:	9206      	str	r2, [sp, #24]
 801380e:	f240 80db 	bls.w	80139c8 <forward_lite_dense_if32of32wf32_lut4+0x22c>
 8013812:	469e      	mov	lr, r3
 8013814:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013816:	f108 33ff 	add.w	r3, r8, #4294967295
 801381a:	9303      	str	r3, [sp, #12]
 801381c:	9b01      	ldr	r3, [sp, #4]
 801381e:	2b00      	cmp	r3, #0
 8013820:	f000 80b4 	beq.w	801398c <forward_lite_dense_if32of32wf32_lut4+0x1f0>
 8013824:	9b04      	ldr	r3, [sp, #16]
 8013826:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 80139ec <forward_lite_dense_if32of32wf32_lut4+0x250>
 801382a:	18d4      	adds	r4, r2, r3
 801382c:	465b      	mov	r3, fp
 801382e:	7816      	ldrb	r6, [r2, #0]
 8013830:	3204      	adds	r2, #4
 8013832:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8013836:	3320      	adds	r3, #32
 8013838:	f006 070f 	and.w	r7, r6, #15
 801383c:	0936      	lsrs	r6, r6, #4
 801383e:	f812 5c03 	ldrb.w	r5, [r2, #-3]
 8013842:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8013846:	ed13 4a10 	vldr	s8, [r3, #-64]	@ 0xffffffc0
 801384a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 801384e:	ed53 3a0e 	vldr	s7, [r3, #-56]	@ 0xffffffc8
 8013852:	edd7 7a00 	vldr	s15, [r7]
 8013856:	ed96 3a00 	vldr	s6, [r6]
 801385a:	092e      	lsrs	r6, r5, #4
 801385c:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8013860:	f005 050f 	and.w	r5, r5, #15
 8013864:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8013868:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 801386c:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8013870:	ed13 5a0d 	vldr	s10, [r3, #-52]	@ 0xffffffcc
 8013874:	eee3 7a04 	vfma.f32	s15, s6, s8
 8013878:	ed96 3a00 	vldr	s6, [r6]
 801387c:	ed95 4a00 	vldr	s8, [r5]
 8013880:	090d      	lsrs	r5, r1, #4
 8013882:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 8013886:	f001 010f 	and.w	r1, r1, #15
 801388a:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 801388e:	ed13 6a0b 	vldr	s12, [r3, #-44]	@ 0xffffffd4
 8013892:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013896:	ed53 5a0a 	vldr	s11, [r3, #-40]	@ 0xffffffd8
 801389a:	ed53 6a09 	vldr	s13, [r3, #-36]	@ 0xffffffdc
 801389e:	eee3 7a23 	vfma.f32	s15, s6, s7
 80138a2:	eee4 7a05 	vfma.f32	s15, s8, s10
 80138a6:	ed95 4a00 	vldr	s8, [r5]
 80138aa:	ed91 5a00 	vldr	s10, [r1]
 80138ae:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80138b2:	42a2      	cmp	r2, r4
 80138b4:	ea4f 1511 	mov.w	r5, r1, lsr #4
 80138b8:	f001 010f 	and.w	r1, r1, #15
 80138bc:	eee4 7a24 	vfma.f32	s15, s8, s9
 80138c0:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80138c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80138c8:	eee5 7a06 	vfma.f32	s15, s10, s12
 80138cc:	ed95 5a00 	vldr	s10, [r5]
 80138d0:	ed91 6a00 	vldr	s12, [r1]
 80138d4:	eee5 7a25 	vfma.f32	s15, s10, s11
 80138d8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80138dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80138e0:	d1a5      	bne.n	801382e <forward_lite_dense_if32of32wf32_lut4+0x92>
 80138e2:	4656      	mov	r6, sl
 80138e4:	4546      	cmp	r6, r8
 80138e6:	d257      	bcs.n	8013998 <forward_lite_dense_if32of32wf32_lut4+0x1fc>
 80138e8:	9b03      	ldr	r3, [sp, #12]
 80138ea:	f106 0208 	add.w	r2, r6, #8
 80138ee:	1e61      	subs	r1, r4, #1
 80138f0:	1b9d      	subs	r5, r3, r6
 80138f2:	08ef      	lsrs	r7, r5, #3
 80138f4:	eb04 05d5 	add.w	r5, r4, r5, lsr #3
 80138f8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80138fc:	3208      	adds	r2, #8
 80138fe:	ed52 5a03 	vldr	s11, [r2, #-12]
 8013902:	f003 0c0f 	and.w	ip, r3, #15
 8013906:	091b      	lsrs	r3, r3, #4
 8013908:	ed52 6a04 	vldr	s13, [r2, #-16]
 801390c:	42a9      	cmp	r1, r5
 801390e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8013912:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8013916:	eddc 7a00 	vldr	s15, [ip]
 801391a:	ed93 6a00 	vldr	s12, [r3]
 801391e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8013922:	eee6 7a26 	vfma.f32	s15, s12, s13
 8013926:	ee37 7a27 	vadd.f32	s14, s14, s15
 801392a:	d1e5      	bne.n	80138f8 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 801392c:	3701      	adds	r7, #1
 801392e:	19e2      	adds	r2, r4, r7
 8013930:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
 8013934:	9b02      	ldr	r3, [sp, #8]
 8013936:	b30b      	cbz	r3, 801397c <forward_lite_dense_if32of32wf32_lut4+0x1e0>
 8013938:	f812 3b01 	ldrb.w	r3, [r2], #1
 801393c:	edd6 7a00 	vldr	s15, [r6]
 8013940:	091b      	lsrs	r3, r3, #4
 8013942:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8013946:	edd3 6a00 	vldr	s13, [r3]
 801394a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801394e:	ecae 7a01 	vstmia	lr!, {s14}
 8013952:	45f1      	cmp	r9, lr
 8013954:	f63f af62 	bhi.w	801381c <forward_lite_dense_if32of32wf32_lut4+0x80>
 8013958:	9b05      	ldr	r3, [sp, #20]
 801395a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801395c:	1899      	adds	r1, r3, r2
 801395e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013960:	b9e3      	cbnz	r3, 801399c <forward_lite_dense_if32of32wf32_lut4+0x200>
 8013962:	9b08      	ldr	r3, [sp, #32]
 8013964:	428b      	cmp	r3, r1
 8013966:	d92c      	bls.n	80139c2 <forward_lite_dense_if32of32wf32_lut4+0x226>
 8013968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801396a:	4498      	add	r8, r3
 801396c:	449a      	add	sl, r3
 801396e:	449b      	add	fp, r3
 8013970:	9b05      	ldr	r3, [sp, #20]
 8013972:	4599      	cmp	r9, r3
 8013974:	d92a      	bls.n	80139cc <forward_lite_dense_if32of32wf32_lut4+0x230>
 8013976:	460b      	mov	r3, r1
 8013978:	9105      	str	r1, [sp, #20]
 801397a:	e741      	b.n	8013800 <forward_lite_dense_if32of32wf32_lut4+0x64>
 801397c:	ecae 7a01 	vstmia	lr!, {s14}
 8013980:	45f1      	cmp	r9, lr
 8013982:	d9e9      	bls.n	8013958 <forward_lite_dense_if32of32wf32_lut4+0x1bc>
 8013984:	9b01      	ldr	r3, [sp, #4]
 8013986:	2b00      	cmp	r3, #0
 8013988:	f47f af4c 	bne.w	8013824 <forward_lite_dense_if32of32wf32_lut4+0x88>
 801398c:	9e06      	ldr	r6, [sp, #24]
 801398e:	4614      	mov	r4, r2
 8013990:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80139ec <forward_lite_dense_if32of32wf32_lut4+0x250>
 8013994:	4546      	cmp	r6, r8
 8013996:	d3a7      	bcc.n	80138e8 <forward_lite_dense_if32of32wf32_lut4+0x14c>
 8013998:	4622      	mov	r2, r4
 801399a:	e7cb      	b.n	8013934 <forward_lite_dense_if32of32wf32_lut4+0x198>
 801399c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d0df      	beq.n	8013962 <forward_lite_dense_if32of32wf32_lut4+0x1c6>
 80139a2:	9b07      	ldr	r3, [sp, #28]
 80139a4:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80139a6:	1acb      	subs	r3, r1, r3
 80139a8:	edd3 7a00 	vldr	s15, [r3]
 80139ac:	ecb2 7a01 	vldmia	r2!, {s14}
 80139b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80139b4:	ece3 7a01 	vstmia	r3!, {s15}
 80139b8:	428b      	cmp	r3, r1
 80139ba:	d1f5      	bne.n	80139a8 <forward_lite_dense_if32of32wf32_lut4+0x20c>
 80139bc:	9b08      	ldr	r3, [sp, #32]
 80139be:	428b      	cmp	r3, r1
 80139c0:	d8d2      	bhi.n	8013968 <forward_lite_dense_if32of32wf32_lut4+0x1cc>
 80139c2:	b00d      	add	sp, #52	@ 0x34
 80139c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139c8:	4619      	mov	r1, r3
 80139ca:	e7c8      	b.n	801395e <forward_lite_dense_if32of32wf32_lut4+0x1c2>
 80139cc:	9b07      	ldr	r3, [sp, #28]
 80139ce:	1acb      	subs	r3, r1, r3
 80139d0:	461a      	mov	r2, r3
 80139d2:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80139d4:	ed92 7a00 	vldr	s14, [r2]
 80139d8:	ecf0 7a01 	vldmia	r0!, {s15}
 80139dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80139e0:	ece2 7a01 	vstmia	r2!, {s15}
 80139e4:	428a      	cmp	r2, r1
 80139e6:	d1f5      	bne.n	80139d4 <forward_lite_dense_if32of32wf32_lut4+0x238>
 80139e8:	e7f2      	b.n	80139d0 <forward_lite_dense_if32of32wf32_lut4+0x234>
 80139ea:	bf00      	nop
 80139ec:	00000000 	.word	0x00000000

080139f0 <forward_lite_dense_if32of32wf32_lut8>:
 80139f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139f4:	b091      	sub	sp, #68	@ 0x44
 80139f6:	4699      	mov	r9, r3
 80139f8:	468b      	mov	fp, r1
 80139fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80139fc:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 80139fe:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
 8013a02:	9003      	str	r0, [sp, #12]
 8013a04:	e9dd 231d 	ldrd	r2, r3, [sp, #116]	@ 0x74
 8013a08:	fb02 f303 	mul.w	r3, r2, r3
 8013a0c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8013a10:	930c      	str	r3, [sp, #48]	@ 0x30
 8013a12:	b134      	cbz	r4, 8013a22 <forward_lite_dense_if32of32wf32_lut8+0x32>
 8013a14:	4648      	mov	r0, r9
 8013a16:	46a1      	mov	r9, r4
 8013a18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8013a1c:	4621      	mov	r1, r4
 8013a1e:	f000 fab3 	bl	8013f88 <st_int8_copy>
 8013a22:	9b03      	ldr	r3, [sp, #12]
 8013a24:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013a26:	4293      	cmp	r3, r2
 8013a28:	f080 8084 	bcs.w	8013b34 <forward_lite_dense_if32of32wf32_lut8+0x144>
 8013a2c:	4bb7      	ldr	r3, [pc, #732]	@ (8013d0c <forward_lite_dense_if32of32wf32_lut8+0x31c>)
 8013a2e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013a30:	4443      	add	r3, r8
 8013a32:	9d03      	ldr	r5, [sp, #12]
 8013a34:	0092      	lsls	r2, r2, #2
 8013a36:	eddf 3ab6 	vldr	s7, [pc, #728]	@ 8013d10 <forward_lite_dense_if32of32wf32_lut8+0x320>
 8013a3a:	009b      	lsls	r3, r3, #2
 8013a3c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013a3e:	f103 0120 	add.w	r1, r3, #32
 8013a42:	930d      	str	r3, [sp, #52]	@ 0x34
 8013a44:	445b      	add	r3, fp
 8013a46:	920f      	str	r2, [sp, #60]	@ 0x3c
 8013a48:	9105      	str	r1, [sp, #20]
 8013a4a:	9300      	str	r3, [sp, #0]
 8013a4c:	eb0b 0301 	add.w	r3, fp, r1
 8013a50:	469a      	mov	sl, r3
 8013a52:	469e      	mov	lr, r3
 8013a54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013a56:	eb05 0c03 	add.w	ip, r5, r3
 8013a5a:	45ac      	cmp	ip, r5
 8013a5c:	d952      	bls.n	8013b04 <forward_lite_dense_if32of32wf32_lut8+0x114>
 8013a5e:	9800      	ldr	r0, [sp, #0]
 8013a60:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a62:	f100 011f 	add.w	r1, r0, #31
 8013a66:	eba0 020b 	sub.w	r2, r0, fp
 8013a6a:	445b      	add	r3, fp
 8013a6c:	9101      	str	r1, [sp, #4]
 8013a6e:	eba1 010b 	sub.w	r1, r1, fp
 8013a72:	0952      	lsrs	r2, r2, #5
 8013a74:	9306      	str	r3, [sp, #24]
 8013a76:	0889      	lsrs	r1, r1, #2
 8013a78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013a7a:	3101      	adds	r1, #1
 8013a7c:	9102      	str	r1, [sp, #8]
 8013a7e:	1c51      	adds	r1, r2, #1
 8013a80:	00d2      	lsls	r2, r2, #3
 8013a82:	3210      	adds	r2, #16
 8013a84:	920a      	str	r2, [sp, #40]	@ 0x28
 8013a86:	00ca      	lsls	r2, r1, #3
 8013a88:	9208      	str	r2, [sp, #32]
 8013a8a:	eb0b 1241 	add.w	r2, fp, r1, lsl #5
 8013a8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8013a90:	1f02      	subs	r2, r0, #4
 8013a92:	9204      	str	r2, [sp, #16]
 8013a94:	f10b 0204 	add.w	r2, fp, #4
 8013a98:	9207      	str	r2, [sp, #28]
 8013a9a:	f1b8 0f07 	cmp.w	r8, #7
 8013a9e:	d84c      	bhi.n	8013b3a <forward_lite_dense_if32of32wf32_lut8+0x14a>
 8013aa0:	45d3      	cmp	fp, sl
 8013aa2:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8013d10 <forward_lite_dense_if32of32wf32_lut8+0x320>
 8013aa6:	d20f      	bcs.n	8013ac8 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 8013aa8:	4659      	mov	r1, fp
 8013aaa:	4618      	mov	r0, r3
 8013aac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ab0:	ecf1 7a01 	vldmia	r1!, {s15}
 8013ab4:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013ab8:	4551      	cmp	r1, sl
 8013aba:	edd2 6a00 	vldr	s13, [r2]
 8013abe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013ac2:	d3f3      	bcc.n	8013aac <forward_lite_dense_if32of32wf32_lut8+0xbc>
 8013ac4:	9a02      	ldr	r2, [sp, #8]
 8013ac6:	4413      	add	r3, r2
 8013ac8:	eca5 7a01 	vstmia	r5!, {s14}
 8013acc:	45ac      	cmp	ip, r5
 8013ace:	d8e4      	bhi.n	8013a9a <forward_lite_dense_if32of32wf32_lut8+0xaa>
 8013ad0:	9b03      	ldr	r3, [sp, #12]
 8013ad2:	46f3      	mov	fp, lr
 8013ad4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013ad6:	1899      	adds	r1, r3, r2
 8013ad8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8013ada:	b9c3      	cbnz	r3, 8013b0e <forward_lite_dense_if32of32wf32_lut8+0x11e>
 8013adc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013ade:	428b      	cmp	r3, r1
 8013ae0:	d928      	bls.n	8013b34 <forward_lite_dense_if32of32wf32_lut8+0x144>
 8013ae2:	9b00      	ldr	r3, [sp, #0]
 8013ae4:	9a05      	ldr	r2, [sp, #20]
 8013ae6:	4413      	add	r3, r2
 8013ae8:	4492      	add	sl, r2
 8013aea:	9300      	str	r3, [sp, #0]
 8013aec:	9b03      	ldr	r3, [sp, #12]
 8013aee:	459c      	cmp	ip, r3
 8013af0:	f240 821e 	bls.w	8013f30 <forward_lite_dense_if32of32wf32_lut8+0x540>
 8013af4:	460d      	mov	r5, r1
 8013af6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013af8:	4496      	add	lr, r2
 8013afa:	9103      	str	r1, [sp, #12]
 8013afc:	eb05 0c03 	add.w	ip, r5, r3
 8013b00:	45ac      	cmp	ip, r5
 8013b02:	d8ac      	bhi.n	8013a5e <forward_lite_dense_if32of32wf32_lut8+0x6e>
 8013b04:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8013b06:	4629      	mov	r1, r5
 8013b08:	46f3      	mov	fp, lr
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d0e6      	beq.n	8013adc <forward_lite_dense_if32of32wf32_lut8+0xec>
 8013b0e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d0e3      	beq.n	8013adc <forward_lite_dense_if32of32wf32_lut8+0xec>
 8013b14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013b16:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8013b18:	1acb      	subs	r3, r1, r3
 8013b1a:	edd3 7a00 	vldr	s15, [r3]
 8013b1e:	ecb2 7a01 	vldmia	r2!, {s14}
 8013b22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013b26:	ece3 7a01 	vstmia	r3!, {s15}
 8013b2a:	428b      	cmp	r3, r1
 8013b2c:	d1f5      	bne.n	8013b1a <forward_lite_dense_if32of32wf32_lut8+0x12a>
 8013b2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013b30:	428b      	cmp	r3, r1
 8013b32:	d8d6      	bhi.n	8013ae2 <forward_lite_dense_if32of32wf32_lut8+0xf2>
 8013b34:	b011      	add	sp, #68	@ 0x44
 8013b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b3a:	f003 0203 	and.w	r2, r3, #3
 8013b3e:	2a02      	cmp	r2, #2
 8013b40:	f000 81ee 	beq.w	8013f20 <forward_lite_dense_if32of32wf32_lut8+0x530>
 8013b44:	2a03      	cmp	r2, #3
 8013b46:	f000 80e5 	beq.w	8013d14 <forward_lite_dense_if32of32wf32_lut8+0x324>
 8013b4a:	2a01      	cmp	r2, #1
 8013b4c:	f000 81d2 	beq.w	8013ef4 <forward_lite_dense_if32of32wf32_lut8+0x504>
 8013b50:	9a06      	ldr	r2, [sp, #24]
 8013b52:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8013d10 <forward_lite_dense_if32of32wf32_lut8+0x320>
 8013b56:	4593      	cmp	fp, r2
 8013b58:	f200 81e8 	bhi.w	8013f2c <forward_lite_dense_if32of32wf32_lut8+0x53c>
 8013b5c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013b5e:	f103 0208 	add.w	r2, r3, #8
 8013b62:	f10b 0120 	add.w	r1, fp, #32
 8013b66:	18c4      	adds	r4, r0, r3
 8013b68:	f812 0c07 	ldrb.w	r0, [r2, #-7]
 8013b6c:	3208      	adds	r2, #8
 8013b6e:	ed51 2a07 	vldr	s5, [r1, #-28]	@ 0xffffffe4
 8013b72:	3120      	adds	r1, #32
 8013b74:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8013b78:	ed11 3a10 	vldr	s6, [r1, #-64]	@ 0xffffffc0
 8013b7c:	ed11 4a0e 	vldr	s8, [r1, #-56]	@ 0xffffffc8
 8013b80:	edd0 7a00 	vldr	s15, [r0]
 8013b84:	f812 0c10 	ldrb.w	r0, [r2, #-16]
 8013b88:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8013b8c:	ed51 4a0d 	vldr	s9, [r1, #-52]	@ 0xffffffcc
 8013b90:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8013b94:	ed11 5a0c 	vldr	s10, [r1, #-48]	@ 0xffffffd0
 8013b98:	ed51 5a0b 	vldr	s11, [r1, #-44]	@ 0xffffffd4
 8013b9c:	edd0 2a00 	vldr	s5, [r0]
 8013ba0:	f812 0c0e 	ldrb.w	r0, [r2, #-14]
 8013ba4:	eee2 7a83 	vfma.f32	s15, s5, s6
 8013ba8:	ed11 6a0a 	vldr	s12, [r1, #-40]	@ 0xffffffd8
 8013bac:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8013bb0:	ed51 6a09 	vldr	s13, [r1, #-36]	@ 0xffffffdc
 8013bb4:	ed90 3a00 	vldr	s6, [r0]
 8013bb8:	f812 0c0d 	ldrb.w	r0, [r2, #-13]
 8013bbc:	eee3 7a04 	vfma.f32	s15, s6, s8
 8013bc0:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8013bc4:	ed90 4a00 	vldr	s8, [r0]
 8013bc8:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
 8013bcc:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8013bd0:	eee4 7a24 	vfma.f32	s15, s8, s9
 8013bd4:	edd0 4a00 	vldr	s9, [r0]
 8013bd8:	f812 0c0b 	ldrb.w	r0, [r2, #-11]
 8013bdc:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8013be0:	eee4 7a85 	vfma.f32	s15, s9, s10
 8013be4:	ed90 5a00 	vldr	s10, [r0]
 8013be8:	f812 0c0a 	ldrb.w	r0, [r2, #-10]
 8013bec:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8013bf0:	eee5 7a25 	vfma.f32	s15, s10, s11
 8013bf4:	edd0 5a00 	vldr	s11, [r0]
 8013bf8:	f812 0c09 	ldrb.w	r0, [r2, #-9]
 8013bfc:	42a2      	cmp	r2, r4
 8013bfe:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8013c02:	eee5 7a86 	vfma.f32	s15, s11, s12
 8013c06:	ed90 6a00 	vldr	s12, [r0]
 8013c0a:	eee6 7a26 	vfma.f32	s15, s12, s13
 8013c0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013c12:	d1a9      	bne.n	8013b68 <forward_lite_dense_if32of32wf32_lut8+0x178>
 8013c14:	9a08      	ldr	r2, [sp, #32]
 8013c16:	4413      	add	r3, r2
 8013c18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013c1a:	4572      	cmp	r2, lr
 8013c1c:	f4bf af54 	bcs.w	8013ac8 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 8013c20:	7819      	ldrb	r1, [r3, #0]
 8013c22:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013c26:	edd1 7a00 	vldr	s15, [r1]
 8013c2a:	4611      	mov	r1, r2
 8013c2c:	ecf1 6a01 	vldmia	r1!, {s13}
 8013c30:	458a      	cmp	sl, r1
 8013c32:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013c36:	d963      	bls.n	8013d00 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8013c38:	7859      	ldrb	r1, [r3, #1]
 8013c3a:	edd2 6a01 	vldr	s13, [r2, #4]
 8013c3e:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013c42:	edd1 7a00 	vldr	s15, [r1]
 8013c46:	f102 0108 	add.w	r1, r2, #8
 8013c4a:	458a      	cmp	sl, r1
 8013c4c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013c50:	d956      	bls.n	8013d00 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8013c52:	7899      	ldrb	r1, [r3, #2]
 8013c54:	edd2 6a02 	vldr	s13, [r2, #8]
 8013c58:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013c5c:	edd1 7a00 	vldr	s15, [r1]
 8013c60:	f102 010c 	add.w	r1, r2, #12
 8013c64:	458a      	cmp	sl, r1
 8013c66:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013c6a:	d949      	bls.n	8013d00 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8013c6c:	78d9      	ldrb	r1, [r3, #3]
 8013c6e:	edd2 6a03 	vldr	s13, [r2, #12]
 8013c72:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013c76:	edd1 7a00 	vldr	s15, [r1]
 8013c7a:	f102 0110 	add.w	r1, r2, #16
 8013c7e:	458a      	cmp	sl, r1
 8013c80:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013c84:	d93c      	bls.n	8013d00 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8013c86:	7919      	ldrb	r1, [r3, #4]
 8013c88:	edd2 6a04 	vldr	s13, [r2, #16]
 8013c8c:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013c90:	edd1 7a00 	vldr	s15, [r1]
 8013c94:	f102 0114 	add.w	r1, r2, #20
 8013c98:	458a      	cmp	sl, r1
 8013c9a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013c9e:	d92f      	bls.n	8013d00 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8013ca0:	7959      	ldrb	r1, [r3, #5]
 8013ca2:	edd2 6a05 	vldr	s13, [r2, #20]
 8013ca6:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013caa:	edd1 7a00 	vldr	s15, [r1]
 8013cae:	f102 0118 	add.w	r1, r2, #24
 8013cb2:	458a      	cmp	sl, r1
 8013cb4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013cb8:	d922      	bls.n	8013d00 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8013cba:	7999      	ldrb	r1, [r3, #6]
 8013cbc:	edd2 6a06 	vldr	s13, [r2, #24]
 8013cc0:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013cc4:	edd1 7a00 	vldr	s15, [r1]
 8013cc8:	f102 011c 	add.w	r1, r2, #28
 8013ccc:	458a      	cmp	sl, r1
 8013cce:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013cd2:	d915      	bls.n	8013d00 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8013cd4:	79d9      	ldrb	r1, [r3, #7]
 8013cd6:	edd2 6a07 	vldr	s13, [r2, #28]
 8013cda:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013cde:	edd1 7a00 	vldr	s15, [r1]
 8013ce2:	f102 0120 	add.w	r1, r2, #32
 8013ce6:	458a      	cmp	sl, r1
 8013ce8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013cec:	d908      	bls.n	8013d00 <forward_lite_dense_if32of32wf32_lut8+0x310>
 8013cee:	7a19      	ldrb	r1, [r3, #8]
 8013cf0:	edd2 7a08 	vldr	s15, [r2, #32]
 8013cf4:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013cf8:	edd1 6a00 	vldr	s13, [r1]
 8013cfc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013d00:	9901      	ldr	r1, [sp, #4]
 8013d02:	1a8a      	subs	r2, r1, r2
 8013d04:	eb03 0292 	add.w	r2, r3, r2, lsr #2
 8013d08:	1c53      	adds	r3, r2, #1
 8013d0a:	e6dd      	b.n	8013ac8 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 8013d0c:	3ffffff8 	.word	0x3ffffff8
 8013d10:	00000000 	.word	0x00000000
 8013d14:	eeb0 7a63 	vmov.f32	s14, s7
 8013d18:	465a      	mov	r2, fp
 8013d1a:	461f      	mov	r7, r3
 8013d1c:	4610      	mov	r0, r2
 8013d1e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013d22:	ecf0 7a01 	vldmia	r0!, {s15}
 8013d26:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013d2a:	edd1 6a00 	vldr	s13, [r1]
 8013d2e:	9900      	ldr	r1, [sp, #0]
 8013d30:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013d34:	4288      	cmp	r0, r1
 8013d36:	f200 80f7 	bhi.w	8013f28 <forward_lite_dense_if32of32wf32_lut8+0x538>
 8013d3a:	9904      	ldr	r1, [sp, #16]
 8013d3c:	f103 0411 	add.w	r4, r3, #17
 8013d40:	3309      	adds	r3, #9
 8013d42:	1a8e      	subs	r6, r1, r2
 8013d44:	3224      	adds	r2, #36	@ 0x24
 8013d46:	0976      	lsrs	r6, r6, #5
 8013d48:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8013d4c:	f813 1c07 	ldrb.w	r1, [r3, #-7]
 8013d50:	3308      	adds	r3, #8
 8013d52:	ed52 2a07 	vldr	s5, [r2, #-28]	@ 0xffffffe4
 8013d56:	3220      	adds	r2, #32
 8013d58:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013d5c:	ed12 3a10 	vldr	s6, [r2, #-64]	@ 0xffffffc0
 8013d60:	ed12 4a0e 	vldr	s8, [r2, #-56]	@ 0xffffffc8
 8013d64:	edd1 7a00 	vldr	s15, [r1]
 8013d68:	f813 1c10 	ldrb.w	r1, [r3, #-16]
 8013d6c:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8013d70:	ed52 4a0d 	vldr	s9, [r2, #-52]	@ 0xffffffcc
 8013d74:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013d78:	ed12 5a0c 	vldr	s10, [r2, #-48]	@ 0xffffffd0
 8013d7c:	ed52 5a0b 	vldr	s11, [r2, #-44]	@ 0xffffffd4
 8013d80:	edd1 2a00 	vldr	s5, [r1]
 8013d84:	f813 1c0e 	ldrb.w	r1, [r3, #-14]
 8013d88:	eee2 7a83 	vfma.f32	s15, s5, s6
 8013d8c:	ed12 6a0a 	vldr	s12, [r2, #-40]	@ 0xffffffd8
 8013d90:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013d94:	ed52 6a09 	vldr	s13, [r2, #-36]	@ 0xffffffdc
 8013d98:	ed91 3a00 	vldr	s6, [r1]
 8013d9c:	f813 1c0d 	ldrb.w	r1, [r3, #-13]
 8013da0:	eee3 7a04 	vfma.f32	s15, s6, s8
 8013da4:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013da8:	ed91 4a00 	vldr	s8, [r1]
 8013dac:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 8013db0:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013db4:	eee4 7a24 	vfma.f32	s15, s8, s9
 8013db8:	edd1 4a00 	vldr	s9, [r1]
 8013dbc:	f813 1c0b 	ldrb.w	r1, [r3, #-11]
 8013dc0:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013dc4:	eee4 7a85 	vfma.f32	s15, s9, s10
 8013dc8:	ed91 5a00 	vldr	s10, [r1]
 8013dcc:	f813 1c0a 	ldrb.w	r1, [r3, #-10]
 8013dd0:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013dd4:	eee5 7a25 	vfma.f32	s15, s10, s11
 8013dd8:	edd1 5a00 	vldr	s11, [r1]
 8013ddc:	f813 1c09 	ldrb.w	r1, [r3, #-9]
 8013de0:	42a3      	cmp	r3, r4
 8013de2:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013de6:	eee5 7a86 	vfma.f32	s15, s11, s12
 8013dea:	ed91 6a00 	vldr	s12, [r1]
 8013dee:	eee6 7a26 	vfma.f32	s15, s12, s13
 8013df2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013df6:	d1a9      	bne.n	8013d4c <forward_lite_dense_if32of32wf32_lut8+0x35c>
 8013df8:	3601      	adds	r6, #1
 8013dfa:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8013dfe:	eb00 1046 	add.w	r0, r0, r6, lsl #5
 8013e02:	4550      	cmp	r0, sl
 8013e04:	f4bf ae60 	bcs.w	8013ac8 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 8013e08:	781a      	ldrb	r2, [r3, #0]
 8013e0a:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013e0e:	edd2 7a00 	vldr	s15, [r2]
 8013e12:	4602      	mov	r2, r0
 8013e14:	ecf2 6a01 	vldmia	r2!, {s13}
 8013e18:	4592      	cmp	sl, r2
 8013e1a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013e1e:	d963      	bls.n	8013ee8 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8013e20:	785a      	ldrb	r2, [r3, #1]
 8013e22:	edd0 6a01 	vldr	s13, [r0, #4]
 8013e26:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013e2a:	edd2 7a00 	vldr	s15, [r2]
 8013e2e:	f100 0208 	add.w	r2, r0, #8
 8013e32:	4592      	cmp	sl, r2
 8013e34:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013e38:	d956      	bls.n	8013ee8 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8013e3a:	789a      	ldrb	r2, [r3, #2]
 8013e3c:	edd0 6a02 	vldr	s13, [r0, #8]
 8013e40:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013e44:	edd2 7a00 	vldr	s15, [r2]
 8013e48:	f100 020c 	add.w	r2, r0, #12
 8013e4c:	4592      	cmp	sl, r2
 8013e4e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013e52:	d949      	bls.n	8013ee8 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8013e54:	78da      	ldrb	r2, [r3, #3]
 8013e56:	edd0 6a03 	vldr	s13, [r0, #12]
 8013e5a:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013e5e:	edd2 7a00 	vldr	s15, [r2]
 8013e62:	f100 0210 	add.w	r2, r0, #16
 8013e66:	4592      	cmp	sl, r2
 8013e68:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013e6c:	d93c      	bls.n	8013ee8 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8013e6e:	791a      	ldrb	r2, [r3, #4]
 8013e70:	edd0 6a04 	vldr	s13, [r0, #16]
 8013e74:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013e78:	edd2 7a00 	vldr	s15, [r2]
 8013e7c:	f100 0214 	add.w	r2, r0, #20
 8013e80:	4592      	cmp	sl, r2
 8013e82:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013e86:	d92f      	bls.n	8013ee8 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8013e88:	795a      	ldrb	r2, [r3, #5]
 8013e8a:	edd0 6a05 	vldr	s13, [r0, #20]
 8013e8e:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013e92:	edd2 7a00 	vldr	s15, [r2]
 8013e96:	f100 0218 	add.w	r2, r0, #24
 8013e9a:	4596      	cmp	lr, r2
 8013e9c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013ea0:	d922      	bls.n	8013ee8 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8013ea2:	799a      	ldrb	r2, [r3, #6]
 8013ea4:	edd0 6a06 	vldr	s13, [r0, #24]
 8013ea8:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013eac:	edd2 7a00 	vldr	s15, [r2]
 8013eb0:	f100 021c 	add.w	r2, r0, #28
 8013eb4:	4596      	cmp	lr, r2
 8013eb6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013eba:	d915      	bls.n	8013ee8 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8013ebc:	79da      	ldrb	r2, [r3, #7]
 8013ebe:	edd0 6a07 	vldr	s13, [r0, #28]
 8013ec2:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013ec6:	edd2 7a00 	vldr	s15, [r2]
 8013eca:	f100 0220 	add.w	r2, r0, #32
 8013ece:	4596      	cmp	lr, r2
 8013ed0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013ed4:	d908      	bls.n	8013ee8 <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8013ed6:	7a1a      	ldrb	r2, [r3, #8]
 8013ed8:	edd0 7a08 	vldr	s15, [r0, #32]
 8013edc:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8013ee0:	edd2 6a00 	vldr	s13, [r2]
 8013ee4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013ee8:	9a01      	ldr	r2, [sp, #4]
 8013eea:	1a10      	subs	r0, r2, r0
 8013eec:	eb03 0090 	add.w	r0, r3, r0, lsr #2
 8013ef0:	1c43      	adds	r3, r0, #1
 8013ef2:	e5e9      	b.n	8013ac8 <forward_lite_dense_if32of32wf32_lut8+0xd8>
 8013ef4:	f813 1b01 	ldrb.w	r1, [r3], #1
 8013ef8:	eddb 7a00 	vldr	s15, [fp]
 8013efc:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013f00:	9a07      	ldr	r2, [sp, #28]
 8013f02:	ed91 7a00 	vldr	s14, [r1]
 8013f06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013f0a:	f813 1b01 	ldrb.w	r1, [r3], #1
 8013f0e:	ecf2 7a01 	vldmia	r2!, {s15}
 8013f12:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 8013f16:	edd1 6a00 	vldr	s13, [r1]
 8013f1a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013f1e:	e6fc      	b.n	8013d1a <forward_lite_dense_if32of32wf32_lut8+0x32a>
 8013f20:	eeb0 7a63 	vmov.f32	s14, s7
 8013f24:	465a      	mov	r2, fp
 8013f26:	e7f0      	b.n	8013f0a <forward_lite_dense_if32of32wf32_lut8+0x51a>
 8013f28:	463b      	mov	r3, r7
 8013f2a:	e76a      	b.n	8013e02 <forward_lite_dense_if32of32wf32_lut8+0x412>
 8013f2c:	465a      	mov	r2, fp
 8013f2e:	e674      	b.n	8013c1a <forward_lite_dense_if32of32wf32_lut8+0x22a>
 8013f30:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013f32:	1acb      	subs	r3, r1, r3
 8013f34:	461a      	mov	r2, r3
 8013f36:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8013f38:	ed92 7a00 	vldr	s14, [r2]
 8013f3c:	ecf0 7a01 	vldmia	r0!, {s15}
 8013f40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013f44:	ece2 7a01 	vstmia	r2!, {s15}
 8013f48:	4291      	cmp	r1, r2
 8013f4a:	d1f5      	bne.n	8013f38 <forward_lite_dense_if32of32wf32_lut8+0x548>
 8013f4c:	e7f2      	b.n	8013f34 <forward_lite_dense_if32of32wf32_lut8+0x544>
 8013f4e:	bf00      	nop

08013f50 <forward_lite_nl_relu_if32of32>:
 8013f50:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8013f54:	4413      	add	r3, r2
 8013f56:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8013f5a:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8013f5e:	4291      	cmp	r1, r2
 8013f60:	d80f      	bhi.n	8013f82 <forward_lite_nl_relu_if32of32+0x32>
 8013f62:	f10c 0104 	add.w	r1, ip, #4
 8013f66:	1d13      	adds	r3, r2, #4
 8013f68:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8013f84 <forward_lite_nl_relu_if32of32+0x34>
 8013f6c:	eba2 020c 	sub.w	r2, r2, ip
 8013f70:	4408      	add	r0, r1
 8013f72:	ed73 7a01 	vldmdb	r3!, {s15}
 8013f76:	4293      	cmp	r3, r2
 8013f78:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8013f7c:	ed60 7a01 	vstmdb	r0!, {s15}
 8013f80:	d1f7      	bne.n	8013f72 <forward_lite_nl_relu_if32of32+0x22>
 8013f82:	4770      	bx	lr
 8013f84:	00000000 	.word	0x00000000

08013f88 <st_int8_copy>:
 8013f88:	4288      	cmp	r0, r1
 8013f8a:	d023      	beq.n	8013fd4 <st_int8_copy+0x4c>
 8013f8c:	b312      	cbz	r2, 8013fd4 <st_int8_copy+0x4c>
 8013f8e:	4288      	cmp	r0, r1
 8013f90:	eb00 0302 	add.w	r3, r0, r2
 8013f94:	d20b      	bcs.n	8013fae <st_int8_copy+0x26>
 8013f96:	4299      	cmp	r1, r3
 8013f98:	d209      	bcs.n	8013fae <st_int8_copy+0x26>
 8013f9a:	4298      	cmp	r0, r3
 8013f9c:	440a      	add	r2, r1
 8013f9e:	d219      	bcs.n	8013fd4 <st_int8_copy+0x4c>
 8013fa0:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8013fa4:	4298      	cmp	r0, r3
 8013fa6:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8013faa:	d1f9      	bne.n	8013fa0 <st_int8_copy+0x18>
 8013fac:	4770      	bx	lr
 8013fae:	2a03      	cmp	r2, #3
 8013fb0:	d811      	bhi.n	8013fd6 <st_int8_copy+0x4e>
 8013fb2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8013fb6:	f801 3b01 	strb.w	r3, [r1], #1
 8013fba:	2a01      	cmp	r2, #1
 8013fbc:	d00a      	beq.n	8013fd4 <st_int8_copy+0x4c>
 8013fbe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8013fc2:	f801 3b01 	strb.w	r3, [r1], #1
 8013fc6:	2a02      	cmp	r2, #2
 8013fc8:	d004      	beq.n	8013fd4 <st_int8_copy+0x4c>
 8013fca:	f810 3b01 	ldrb.w	r3, [r0], #1
 8013fce:	f801 3b01 	strb.w	r3, [r1], #1
 8013fd2:	4770      	bx	lr
 8013fd4:	4770      	bx	lr
 8013fd6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013fda:	f001 0403 	and.w	r4, r1, #3
 8013fde:	f000 0e03 	and.w	lr, r0, #3
 8013fe2:	f1c4 0304 	rsb	r3, r4, #4
 8013fe6:	eba2 0c03 	sub.w	ip, r2, r3
 8013fea:	f810 3b01 	ldrb.w	r3, [r0], #1
 8013fee:	f801 3b01 	strb.w	r3, [r1], #1
 8013ff2:	2c03      	cmp	r4, #3
 8013ff4:	f1c4 0202 	rsb	r2, r4, #2
 8013ff8:	d00e      	beq.n	8014018 <st_int8_copy+0x90>
 8013ffa:	f810 3b01 	ldrb.w	r3, [r0], #1
 8013ffe:	f801 3b01 	strb.w	r3, [r1], #1
 8014002:	2a00      	cmp	r2, #0
 8014004:	dd08      	ble.n	8014018 <st_int8_copy+0x90>
 8014006:	f810 3b01 	ldrb.w	r3, [r0], #1
 801400a:	f801 3b01 	strb.w	r3, [r1], #1
 801400e:	b91c      	cbnz	r4, 8014018 <st_int8_copy+0x90>
 8014010:	f810 3b01 	ldrb.w	r3, [r0], #1
 8014014:	f801 3b01 	strb.w	r3, [r1], #1
 8014018:	4574      	cmp	r4, lr
 801401a:	d02b      	beq.n	8014074 <st_int8_copy+0xec>
 801401c:	ea4f 131c 	mov.w	r3, ip, lsr #4
 8014020:	1e5a      	subs	r2, r3, #1
 8014022:	b153      	cbz	r3, 801403a <st_int8_copy+0xb2>
 8014024:	f850 3b04 	ldr.w	r3, [r0], #4
 8014028:	f850 4b04 	ldr.w	r4, [r0], #4
 801402c:	f850 5b04 	ldr.w	r5, [r0], #4
 8014030:	f850 6b04 	ldr.w	r6, [r0], #4
 8014034:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8014036:	3a01      	subs	r2, #1
 8014038:	d2f4      	bcs.n	8014024 <st_int8_copy+0x9c>
 801403a:	f01c 0f08 	tst.w	ip, #8
 801403e:	d004      	beq.n	801404a <st_int8_copy+0xc2>
 8014040:	f850 3b04 	ldr.w	r3, [r0], #4
 8014044:	f850 4b04 	ldr.w	r4, [r0], #4
 8014048:	c118      	stmia	r1!, {r3, r4}
 801404a:	f01c 0f04 	tst.w	ip, #4
 801404e:	d003      	beq.n	8014058 <st_int8_copy+0xd0>
 8014050:	f850 3b04 	ldr.w	r3, [r0], #4
 8014054:	f841 3b04 	str.w	r3, [r1], #4
 8014058:	f01c 0f02 	tst.w	ip, #2
 801405c:	d003      	beq.n	8014066 <st_int8_copy+0xde>
 801405e:	f830 3b02 	ldrh.w	r3, [r0], #2
 8014062:	f821 3b02 	strh.w	r3, [r1], #2
 8014066:	f01c 0f01 	tst.w	ip, #1
 801406a:	d001      	beq.n	8014070 <st_int8_copy+0xe8>
 801406c:	7803      	ldrb	r3, [r0, #0]
 801406e:	700b      	strb	r3, [r1, #0]
 8014070:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014074:	ea4f 139c 	mov.w	r3, ip, lsr #6
 8014078:	f103 39ff 	add.w	r9, r3, #4294967295
 801407c:	b183      	cbz	r3, 80140a0 <st_int8_copy+0x118>
 801407e:	4688      	mov	r8, r1
 8014080:	4686      	mov	lr, r0
 8014082:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8014086:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 801408a:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 801408e:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8014092:	f109 39ff 	add.w	r9, r9, #4294967295
 8014096:	4641      	mov	r1, r8
 8014098:	4670      	mov	r0, lr
 801409a:	f1b9 3fff 	cmp.w	r9, #4294967295
 801409e:	d1ee      	bne.n	801407e <st_int8_copy+0xf6>
 80140a0:	f01c 0f20 	tst.w	ip, #32
 80140a4:	d007      	beq.n	80140b6 <st_int8_copy+0x12e>
 80140a6:	4688      	mov	r8, r1
 80140a8:	4686      	mov	lr, r0
 80140aa:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80140ae:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80140b2:	4641      	mov	r1, r8
 80140b4:	4670      	mov	r0, lr
 80140b6:	f01c 0f10 	tst.w	ip, #16
 80140ba:	d001      	beq.n	80140c0 <st_int8_copy+0x138>
 80140bc:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 80140be:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80140c0:	f01c 0f08 	tst.w	ip, #8
 80140c4:	d0c1      	beq.n	801404a <st_int8_copy+0xc2>
 80140c6:	c818      	ldmia	r0!, {r3, r4}
 80140c8:	c118      	stmia	r1!, {r3, r4}
 80140ca:	e7be      	b.n	801404a <st_int8_copy+0xc2>

080140cc <ai_array_to_buffer_fmt>:
 80140cc:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80140d0:	2b02      	cmp	r3, #2
 80140d2:	d055      	beq.n	8014180 <ai_array_to_buffer_fmt+0xb4>
 80140d4:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 80140d8:	4a2c      	ldr	r2, [pc, #176]	@ (801418c <ai_array_to_buffer_fmt+0xc0>)
 80140da:	4293      	cmp	r3, r2
 80140dc:	d010      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 80140de:	dc21      	bgt.n	8014124 <ai_array_to_buffer_fmt+0x58>
 80140e0:	4a2b      	ldr	r2, [pc, #172]	@ (8014190 <ai_array_to_buffer_fmt+0xc4>)
 80140e2:	4293      	cmp	r3, r2
 80140e4:	d00c      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 80140e6:	dd0f      	ble.n	8014108 <ai_array_to_buffer_fmt+0x3c>
 80140e8:	4a2a      	ldr	r2, [pc, #168]	@ (8014194 <ai_array_to_buffer_fmt+0xc8>)
 80140ea:	4293      	cmp	r3, r2
 80140ec:	d008      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 80140ee:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 80140f2:	4293      	cmp	r3, r2
 80140f4:	d004      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 80140f6:	4a28      	ldr	r2, [pc, #160]	@ (8014198 <ai_array_to_buffer_fmt+0xcc>)
 80140f8:	4293      	cmp	r3, r2
 80140fa:	bf0c      	ite	eq
 80140fc:	4613      	moveq	r3, r2
 80140fe:	2340      	movne	r3, #64	@ 0x40
 8014100:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8014104:	4318      	orrs	r0, r3
 8014106:	4770      	bx	lr
 8014108:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 801410c:	4293      	cmp	r3, r2
 801410e:	d0f7      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 8014110:	dd2c      	ble.n	801416c <ai_array_to_buffer_fmt+0xa0>
 8014112:	4a22      	ldr	r2, [pc, #136]	@ (801419c <ai_array_to_buffer_fmt+0xd0>)
 8014114:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8014118:	4293      	cmp	r3, r2
 801411a:	bf0c      	ite	eq
 801411c:	4613      	moveq	r3, r2
 801411e:	2340      	movne	r3, #64	@ 0x40
 8014120:	4318      	orrs	r0, r3
 8014122:	4770      	bx	lr
 8014124:	4a1e      	ldr	r2, [pc, #120]	@ (80141a0 <ai_array_to_buffer_fmt+0xd4>)
 8014126:	4293      	cmp	r3, r2
 8014128:	d0ea      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 801412a:	dd10      	ble.n	801414e <ai_array_to_buffer_fmt+0x82>
 801412c:	4a1d      	ldr	r2, [pc, #116]	@ (80141a4 <ai_array_to_buffer_fmt+0xd8>)
 801412e:	4293      	cmp	r3, r2
 8014130:	d0e6      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 8014132:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 8014136:	4293      	cmp	r3, r2
 8014138:	d0e2      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 801413a:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 801413e:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8014142:	4293      	cmp	r3, r2
 8014144:	bf0c      	ite	eq
 8014146:	4613      	moveq	r3, r2
 8014148:	2340      	movne	r3, #64	@ 0x40
 801414a:	4318      	orrs	r0, r3
 801414c:	4770      	bx	lr
 801414e:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8014152:	4293      	cmp	r3, r2
 8014154:	d0d4      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 8014156:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 801415a:	4293      	cmp	r3, r2
 801415c:	d0d0      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 801415e:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8014162:	4293      	cmp	r3, r2
 8014164:	bf0c      	ite	eq
 8014166:	4613      	moveq	r3, r2
 8014168:	2340      	movne	r3, #64	@ 0x40
 801416a:	e7c9      	b.n	8014100 <ai_array_to_buffer_fmt+0x34>
 801416c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8014170:	4293      	cmp	r3, r2
 8014172:	d0c5      	beq.n	8014100 <ai_array_to_buffer_fmt+0x34>
 8014174:	3280      	adds	r2, #128	@ 0x80
 8014176:	4293      	cmp	r3, r2
 8014178:	bf0c      	ite	eq
 801417a:	4613      	moveq	r3, r2
 801417c:	2340      	movne	r3, #64	@ 0x40
 801417e:	e7bf      	b.n	8014100 <ai_array_to_buffer_fmt+0x34>
 8014180:	4b09      	ldr	r3, [pc, #36]	@ (80141a8 <ai_array_to_buffer_fmt+0xdc>)
 8014182:	4003      	ands	r3, r0
 8014184:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8014188:	e7ba      	b.n	8014100 <ai_array_to_buffer_fmt+0x34>
 801418a:	bf00      	nop
 801418c:	00821040 	.word	0x00821040
 8014190:	00040840 	.word	0x00040840
 8014194:	00041040 	.word	0x00041040
 8014198:	0004084f 	.word	0x0004084f
 801419c:	00040447 	.word	0x00040447
 80141a0:	00840447 	.word	0x00840447
 80141a4:	0084084f 	.word	0x0084084f
 80141a8:	00803fff 	.word	0x00803fff

080141ac <ai_array_get_byte_size>:
 80141ac:	b321      	cbz	r1, 80141f8 <ai_array_get_byte_size+0x4c>
 80141ae:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80141b2:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 80141b6:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 80141ba:	fb03 f101 	mul.w	r1, r3, r1
 80141be:	b500      	push	{lr}
 80141c0:	f3c0 4e43 	ubfx	lr, r0, #17, #4
 80141c4:	3107      	adds	r1, #7
 80141c6:	11c0      	asrs	r0, r0, #7
 80141c8:	fa42 f20e 	asr.w	r2, r2, lr
 80141cc:	f021 0107 	bic.w	r1, r1, #7
 80141d0:	07d2      	lsls	r2, r2, #31
 80141d2:	fa21 f10c 	lsr.w	r1, r1, ip
 80141d6:	d505      	bpl.n	80141e4 <ai_array_get_byte_size+0x38>
 80141d8:	2300      	movs	r3, #0
 80141da:	3107      	adds	r1, #7
 80141dc:	4419      	add	r1, r3
 80141de:	08c8      	lsrs	r0, r1, #3
 80141e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80141e4:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 80141e8:	3107      	adds	r1, #7
 80141ea:	fa40 f00c 	asr.w	r0, r0, ip
 80141ee:	4083      	lsls	r3, r0
 80141f0:	4419      	add	r1, r3
 80141f2:	08c8      	lsrs	r0, r1, #3
 80141f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80141f8:	4608      	mov	r0, r1
 80141fa:	4770      	bx	lr

080141fc <ai_array_get_data_byte_size>:
 80141fc:	b169      	cbz	r1, 801421a <ai_array_get_data_byte_size+0x1e>
 80141fe:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8014202:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8014206:	fb03 f101 	mul.w	r1, r3, r1
 801420a:	1dcb      	adds	r3, r1, #7
 801420c:	f023 0307 	bic.w	r3, r3, #7
 8014210:	fa23 f000 	lsr.w	r0, r3, r0
 8014214:	3007      	adds	r0, #7
 8014216:	08c0      	lsrs	r0, r0, #3
 8014218:	4770      	bx	lr
 801421a:	4608      	mov	r0, r1
 801421c:	4770      	bx	lr
 801421e:	bf00      	nop

08014220 <ai_version_get>:
 8014220:	0212      	lsls	r2, r2, #8
 8014222:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8014226:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 801422a:	4770      	bx	lr

0801422c <get_tensor_byte_size>:
 801422c:	b430      	push	{r4, r5}
 801422e:	6985      	ldr	r5, [r0, #24]
 8014230:	68c4      	ldr	r4, [r0, #12]
 8014232:	6941      	ldr	r1, [r0, #20]
 8014234:	4b06      	ldr	r3, [pc, #24]	@ (8014250 <get_tensor_byte_size+0x24>)
 8014236:	6828      	ldr	r0, [r5, #0]
 8014238:	4a06      	ldr	r2, [pc, #24]	@ (8014254 <get_tensor_byte_size+0x28>)
 801423a:	4003      	ands	r3, r0
 801423c:	68c9      	ldr	r1, [r1, #12]
 801423e:	68e0      	ldr	r0, [r4, #12]
 8014240:	4293      	cmp	r3, r2
 8014242:	fb01 f000 	mul.w	r0, r1, r0
 8014246:	d101      	bne.n	801424c <get_tensor_byte_size+0x20>
 8014248:	3007      	adds	r0, #7
 801424a:	08c0      	lsrs	r0, r0, #3
 801424c:	bc30      	pop	{r4, r5}
 801424e:	4770      	bx	lr
 8014250:	017fffff 	.word	0x017fffff
 8014254:	000400c0 	.word	0x000400c0

08014258 <lite_bilinear_if32of32_kernel>:
 8014258:	b5f0      	push	{r4, r5, r6, r7, lr}
 801425a:	9d05      	ldr	r5, [sp, #20]
 801425c:	b352      	cbz	r2, 80142b4 <lite_bilinear_if32of32_kernel+0x5c>
 801425e:	f04f 0c00 	mov.w	ip, #0
 8014262:	edd5 4a02 	vldr	s9, [r5, #8]
 8014266:	f10c 0c01 	add.w	ip, ip, #1
 801426a:	ed95 5a01 	vldr	s10, [r5, #4]
 801426e:	ed90 6a00 	vldr	s12, [r0]
 8014272:	4562      	cmp	r2, ip
 8014274:	edd5 5a00 	vldr	s11, [r5]
 8014278:	edd5 6a03 	vldr	s13, [r5, #12]
 801427c:	e9d3 4600 	ldrd	r4, r6, [r3]
 8014280:	eb00 0786 	add.w	r7, r0, r6, lsl #2
 8014284:	eb00 0e84 	add.w	lr, r0, r4, lsl #2
 8014288:	4434      	add	r4, r6
 801428a:	edd7 7a00 	vldr	s15, [r7]
 801428e:	ed9e 7a00 	vldr	s14, [lr]
 8014292:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8014296:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801429a:	f100 0004 	add.w	r0, r0, #4
 801429e:	eee5 7a07 	vfma.f32	s15, s10, s14
 80142a2:	ed94 7a00 	vldr	s14, [r4]
 80142a6:	eee5 7a86 	vfma.f32	s15, s11, s12
 80142aa:	eee6 7a87 	vfma.f32	s15, s13, s14
 80142ae:	ece1 7a01 	vstmia	r1!, {s15}
 80142b2:	d1d6      	bne.n	8014262 <lite_bilinear_if32of32_kernel+0xa>
 80142b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80142b6:	bf00      	nop

080142b8 <lite_bilinear_is8os8_kernel>:
 80142b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80142bc:	9c07      	ldr	r4, [sp, #28]
 80142be:	2a00      	cmp	r2, #0
 80142c0:	d04b      	beq.n	801435a <lite_bilinear_is8os8_kernel+0xa2>
 80142c2:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80142c6:	eb01 0e02 	add.w	lr, r1, r2
 80142ca:	f100 3cff 	add.w	ip, r0, #4294967295
 80142ce:	f1c0 0501 	rsb	r5, r0, #1
 80142d2:	685f      	ldr	r7, [r3, #4]
 80142d4:	eb05 060c 	add.w	r6, r5, ip
 80142d8:	681a      	ldr	r2, [r3, #0]
 80142da:	eb00 0807 	add.w	r8, r0, r7
 80142de:	edd4 3a02 	vldr	s7, [r4, #8]
 80142e2:	4402      	add	r2, r0
 80142e4:	ed94 4a01 	vldr	s8, [r4, #4]
 80142e8:	f918 8006 	ldrsb.w	r8, [r8, r6]
 80142ec:	f91c 9f01 	ldrsb.w	r9, [ip, #1]!
 80142f0:	ee07 8a90 	vmov	s15, r8
 80142f4:	f912 8006 	ldrsb.w	r8, [r2, r6]
 80142f8:	ee06 9a90 	vmov	s13, r9
 80142fc:	443a      	add	r2, r7
 80142fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014302:	ee06 8a10 	vmov	s12, r8
 8014306:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801430a:	edd4 4a00 	vldr	s9, [r4]
 801430e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8014312:	5792      	ldrsb	r2, [r2, r6]
 8014314:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8014318:	ed94 5a03 	vldr	s10, [r4, #12]
 801431c:	ee07 2a10 	vmov	s14, r2
 8014320:	eee4 7a06 	vfma.f32	s15, s8, s12
 8014324:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014328:	eee4 7aa6 	vfma.f32	s15, s9, s13
 801432c:	eee5 7a07 	vfma.f32	s15, s10, s14
 8014330:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8014334:	ee37 7aa5 	vadd.f32	s14, s15, s11
 8014338:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801433c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014340:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8014344:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014348:	dd09      	ble.n	801435e <lite_bilinear_is8os8_kernel+0xa6>
 801434a:	ee17 2a10 	vmov	r2, s14
 801434e:	f302 0207 	ssat	r2, #8, r2
 8014352:	f801 2b01 	strb.w	r2, [r1], #1
 8014356:	4571      	cmp	r1, lr
 8014358:	d1bb      	bne.n	80142d2 <lite_bilinear_is8os8_kernel+0x1a>
 801435a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801435e:	ee17 2a90 	vmov	r2, s15
 8014362:	f302 0207 	ssat	r2, #8, r2
 8014366:	f801 2b01 	strb.w	r2, [r1], #1
 801436a:	4571      	cmp	r1, lr
 801436c:	d1b1      	bne.n	80142d2 <lite_bilinear_is8os8_kernel+0x1a>
 801436e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014372:	bf00      	nop

08014374 <lite_bilinear_iu8ou8_kernel>:
 8014374:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014378:	9c07      	ldr	r4, [sp, #28]
 801437a:	2a00      	cmp	r2, #0
 801437c:	d042      	beq.n	8014404 <lite_bilinear_iu8ou8_kernel+0x90>
 801437e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8014382:	eb01 0e02 	add.w	lr, r1, r2
 8014386:	f100 3cff 	add.w	ip, r0, #4294967295
 801438a:	f1c0 0501 	rsb	r5, r0, #1
 801438e:	eb05 060c 	add.w	r6, r5, ip
 8014392:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 8014396:	eef0 7a44 	vmov.f32	s15, s8
 801439a:	edd4 6a00 	vldr	s13, [r4]
 801439e:	ee07 2a10 	vmov	s14, r2
 80143a2:	681a      	ldr	r2, [r3, #0]
 80143a4:	685f      	ldr	r7, [r3, #4]
 80143a6:	4402      	add	r2, r0
 80143a8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80143ac:	eb00 0807 	add.w	r8, r0, r7
 80143b0:	edd4 4a01 	vldr	s9, [r4, #4]
 80143b4:	f812 9006 	ldrb.w	r9, [r2, r6]
 80143b8:	443a      	add	r2, r7
 80143ba:	eee6 7a87 	vfma.f32	s15, s13, s14
 80143be:	f818 8006 	ldrb.w	r8, [r8, r6]
 80143c2:	ee06 9a10 	vmov	s12, r9
 80143c6:	ed94 5a02 	vldr	s10, [r4, #8]
 80143ca:	ee06 8a90 	vmov	s13, r8
 80143ce:	5d92      	ldrb	r2, [r2, r6]
 80143d0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80143d4:	edd4 5a03 	vldr	s11, [r4, #12]
 80143d8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80143dc:	ee07 2a10 	vmov	s14, r2
 80143e0:	eee4 7a86 	vfma.f32	s15, s9, s12
 80143e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80143e8:	eee5 7a26 	vfma.f32	s15, s10, s13
 80143ec:	eee5 7a87 	vfma.f32	s15, s11, s14
 80143f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80143f4:	ee17 2a90 	vmov	r2, s15
 80143f8:	f382 0208 	usat	r2, #8, r2
 80143fc:	f801 2b01 	strb.w	r2, [r1], #1
 8014400:	4571      	cmp	r1, lr
 8014402:	d1c4      	bne.n	801438e <lite_bilinear_iu8ou8_kernel+0x1a>
 8014404:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08014408 <lite_bilinear_is16os16_kernel>:
 8014408:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801440c:	9d07      	ldr	r5, [sp, #28]
 801440e:	2a00      	cmp	r2, #0
 8014410:	d04e      	beq.n	80144b0 <lite_bilinear_is16os16_kernel+0xa8>
 8014412:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8014416:	f1a0 0e02 	sub.w	lr, r0, #2
 801441a:	f04f 0c00 	mov.w	ip, #0
 801441e:	ed95 7a02 	vldr	s14, [r5, #8]
 8014422:	ed95 4a01 	vldr	s8, [r5, #4]
 8014426:	f93e 9f02 	ldrsh.w	r9, [lr, #2]!
 801442a:	edd5 4a00 	vldr	s9, [r5]
 801442e:	ee06 9a90 	vmov	s13, r9
 8014432:	ed95 5a03 	vldr	s10, [r5, #12]
 8014436:	e9d3 4600 	ldrd	r4, r6, [r3]
 801443a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801443e:	eb06 080c 	add.w	r8, r6, ip
 8014442:	eb04 070c 	add.w	r7, r4, ip
 8014446:	4434      	add	r4, r6
 8014448:	f930 6018 	ldrsh.w	r6, [r0, r8, lsl #1]
 801444c:	4464      	add	r4, ip
 801444e:	ee07 6a90 	vmov	s15, r6
 8014452:	f930 6017 	ldrsh.w	r6, [r0, r7, lsl #1]
 8014456:	f930 4014 	ldrsh.w	r4, [r0, r4, lsl #1]
 801445a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801445e:	ee06 6a10 	vmov	s12, r6
 8014462:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8014466:	ee67 7a87 	vmul.f32	s15, s15, s14
 801446a:	ee07 4a10 	vmov	s14, r4
 801446e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014472:	eee4 7a06 	vfma.f32	s15, s8, s12
 8014476:	eee4 7aa6 	vfma.f32	s15, s9, s13
 801447a:	eee5 7a07 	vfma.f32	s15, s10, s14
 801447e:	ee37 7aa5 	vadd.f32	s14, s15, s11
 8014482:	ee77 6ae5 	vsub.f32	s13, s15, s11
 8014486:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801448a:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 801448e:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8014492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014496:	bfcc      	ite	gt
 8014498:	ee17 4a10 	vmovgt	r4, s14
 801449c:	ee16 4a90 	vmovle	r4, s13
 80144a0:	f304 040f 	ssat	r4, #16, r4
 80144a4:	f10c 0c01 	add.w	ip, ip, #1
 80144a8:	f821 4b02 	strh.w	r4, [r1], #2
 80144ac:	4562      	cmp	r2, ip
 80144ae:	d1b6      	bne.n	801441e <lite_bilinear_is16os16_kernel+0x16>
 80144b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080144b4 <lite_bilinear_iu16ou16_kernel>:
 80144b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80144b8:	9d06      	ldr	r5, [sp, #24]
 80144ba:	2a00      	cmp	r2, #0
 80144bc:	d042      	beq.n	8014544 <lite_bilinear_iu16ou16_kernel+0x90>
 80144be:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 80144c2:	1e86      	subs	r6, r0, #2
 80144c4:	f04f 0e00 	mov.w	lr, #0
 80144c8:	f836 4f02 	ldrh.w	r4, [r6, #2]!
 80144cc:	eef0 7a44 	vmov.f32	s15, s8
 80144d0:	edd5 6a00 	vldr	s13, [r5]
 80144d4:	ee07 4a10 	vmov	s14, r4
 80144d8:	681c      	ldr	r4, [r3, #0]
 80144da:	685f      	ldr	r7, [r3, #4]
 80144dc:	eb04 080e 	add.w	r8, r4, lr
 80144e0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80144e4:	eb07 0c0e 	add.w	ip, r7, lr
 80144e8:	edd5 4a01 	vldr	s9, [r5, #4]
 80144ec:	f830 8018 	ldrh.w	r8, [r0, r8, lsl #1]
 80144f0:	443c      	add	r4, r7
 80144f2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80144f6:	f830 701c 	ldrh.w	r7, [r0, ip, lsl #1]
 80144fa:	ee06 8a10 	vmov	s12, r8
 80144fe:	4474      	add	r4, lr
 8014500:	ee06 7a90 	vmov	s13, r7
 8014504:	ed95 5a02 	vldr	s10, [r5, #8]
 8014508:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 801450c:	f830 4014 	ldrh.w	r4, [r0, r4, lsl #1]
 8014510:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8014514:	edd5 5a03 	vldr	s11, [r5, #12]
 8014518:	ee07 4a10 	vmov	s14, r4
 801451c:	eee4 7a86 	vfma.f32	s15, s9, s12
 8014520:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014524:	eee5 7a26 	vfma.f32	s15, s10, s13
 8014528:	eee5 7a87 	vfma.f32	s15, s11, s14
 801452c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014530:	ee17 ca90 	vmov	ip, s15
 8014534:	f38c 0c10 	usat	ip, #16, ip
 8014538:	f10e 0e01 	add.w	lr, lr, #1
 801453c:	f821 cb02 	strh.w	ip, [r1], #2
 8014540:	4572      	cmp	r2, lr
 8014542:	d1c1      	bne.n	80144c8 <lite_bilinear_iu16ou16_kernel+0x14>
 8014544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014548 <malloc>:
 8014548:	4b02      	ldr	r3, [pc, #8]	@ (8014554 <malloc+0xc>)
 801454a:	4601      	mov	r1, r0
 801454c:	6818      	ldr	r0, [r3, #0]
 801454e:	f000 b825 	b.w	801459c <_malloc_r>
 8014552:	bf00      	nop
 8014554:	20000824 	.word	0x20000824

08014558 <sbrk_aligned>:
 8014558:	b570      	push	{r4, r5, r6, lr}
 801455a:	4e0f      	ldr	r6, [pc, #60]	@ (8014598 <sbrk_aligned+0x40>)
 801455c:	460c      	mov	r4, r1
 801455e:	6831      	ldr	r1, [r6, #0]
 8014560:	4605      	mov	r5, r0
 8014562:	b911      	cbnz	r1, 801456a <sbrk_aligned+0x12>
 8014564:	f000 ff96 	bl	8015494 <_sbrk_r>
 8014568:	6030      	str	r0, [r6, #0]
 801456a:	4621      	mov	r1, r4
 801456c:	4628      	mov	r0, r5
 801456e:	f000 ff91 	bl	8015494 <_sbrk_r>
 8014572:	1c43      	adds	r3, r0, #1
 8014574:	d103      	bne.n	801457e <sbrk_aligned+0x26>
 8014576:	f04f 34ff 	mov.w	r4, #4294967295
 801457a:	4620      	mov	r0, r4
 801457c:	bd70      	pop	{r4, r5, r6, pc}
 801457e:	1cc4      	adds	r4, r0, #3
 8014580:	f024 0403 	bic.w	r4, r4, #3
 8014584:	42a0      	cmp	r0, r4
 8014586:	d0f8      	beq.n	801457a <sbrk_aligned+0x22>
 8014588:	1a21      	subs	r1, r4, r0
 801458a:	4628      	mov	r0, r5
 801458c:	f000 ff82 	bl	8015494 <_sbrk_r>
 8014590:	3001      	adds	r0, #1
 8014592:	d1f2      	bne.n	801457a <sbrk_aligned+0x22>
 8014594:	e7ef      	b.n	8014576 <sbrk_aligned+0x1e>
 8014596:	bf00      	nop
 8014598:	2003604c 	.word	0x2003604c

0801459c <_malloc_r>:
 801459c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80145a0:	1ccd      	adds	r5, r1, #3
 80145a2:	f025 0503 	bic.w	r5, r5, #3
 80145a6:	3508      	adds	r5, #8
 80145a8:	2d0c      	cmp	r5, #12
 80145aa:	bf38      	it	cc
 80145ac:	250c      	movcc	r5, #12
 80145ae:	2d00      	cmp	r5, #0
 80145b0:	4606      	mov	r6, r0
 80145b2:	db01      	blt.n	80145b8 <_malloc_r+0x1c>
 80145b4:	42a9      	cmp	r1, r5
 80145b6:	d904      	bls.n	80145c2 <_malloc_r+0x26>
 80145b8:	230c      	movs	r3, #12
 80145ba:	6033      	str	r3, [r6, #0]
 80145bc:	2000      	movs	r0, #0
 80145be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80145c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014698 <_malloc_r+0xfc>
 80145c6:	f000 f869 	bl	801469c <__malloc_lock>
 80145ca:	f8d8 3000 	ldr.w	r3, [r8]
 80145ce:	461c      	mov	r4, r3
 80145d0:	bb44      	cbnz	r4, 8014624 <_malloc_r+0x88>
 80145d2:	4629      	mov	r1, r5
 80145d4:	4630      	mov	r0, r6
 80145d6:	f7ff ffbf 	bl	8014558 <sbrk_aligned>
 80145da:	1c43      	adds	r3, r0, #1
 80145dc:	4604      	mov	r4, r0
 80145de:	d158      	bne.n	8014692 <_malloc_r+0xf6>
 80145e0:	f8d8 4000 	ldr.w	r4, [r8]
 80145e4:	4627      	mov	r7, r4
 80145e6:	2f00      	cmp	r7, #0
 80145e8:	d143      	bne.n	8014672 <_malloc_r+0xd6>
 80145ea:	2c00      	cmp	r4, #0
 80145ec:	d04b      	beq.n	8014686 <_malloc_r+0xea>
 80145ee:	6823      	ldr	r3, [r4, #0]
 80145f0:	4639      	mov	r1, r7
 80145f2:	4630      	mov	r0, r6
 80145f4:	eb04 0903 	add.w	r9, r4, r3
 80145f8:	f000 ff4c 	bl	8015494 <_sbrk_r>
 80145fc:	4581      	cmp	r9, r0
 80145fe:	d142      	bne.n	8014686 <_malloc_r+0xea>
 8014600:	6821      	ldr	r1, [r4, #0]
 8014602:	1a6d      	subs	r5, r5, r1
 8014604:	4629      	mov	r1, r5
 8014606:	4630      	mov	r0, r6
 8014608:	f7ff ffa6 	bl	8014558 <sbrk_aligned>
 801460c:	3001      	adds	r0, #1
 801460e:	d03a      	beq.n	8014686 <_malloc_r+0xea>
 8014610:	6823      	ldr	r3, [r4, #0]
 8014612:	442b      	add	r3, r5
 8014614:	6023      	str	r3, [r4, #0]
 8014616:	f8d8 3000 	ldr.w	r3, [r8]
 801461a:	685a      	ldr	r2, [r3, #4]
 801461c:	bb62      	cbnz	r2, 8014678 <_malloc_r+0xdc>
 801461e:	f8c8 7000 	str.w	r7, [r8]
 8014622:	e00f      	b.n	8014644 <_malloc_r+0xa8>
 8014624:	6822      	ldr	r2, [r4, #0]
 8014626:	1b52      	subs	r2, r2, r5
 8014628:	d420      	bmi.n	801466c <_malloc_r+0xd0>
 801462a:	2a0b      	cmp	r2, #11
 801462c:	d917      	bls.n	801465e <_malloc_r+0xc2>
 801462e:	1961      	adds	r1, r4, r5
 8014630:	42a3      	cmp	r3, r4
 8014632:	6025      	str	r5, [r4, #0]
 8014634:	bf18      	it	ne
 8014636:	6059      	strne	r1, [r3, #4]
 8014638:	6863      	ldr	r3, [r4, #4]
 801463a:	bf08      	it	eq
 801463c:	f8c8 1000 	streq.w	r1, [r8]
 8014640:	5162      	str	r2, [r4, r5]
 8014642:	604b      	str	r3, [r1, #4]
 8014644:	4630      	mov	r0, r6
 8014646:	f000 f82f 	bl	80146a8 <__malloc_unlock>
 801464a:	f104 000b 	add.w	r0, r4, #11
 801464e:	1d23      	adds	r3, r4, #4
 8014650:	f020 0007 	bic.w	r0, r0, #7
 8014654:	1ac2      	subs	r2, r0, r3
 8014656:	bf1c      	itt	ne
 8014658:	1a1b      	subne	r3, r3, r0
 801465a:	50a3      	strne	r3, [r4, r2]
 801465c:	e7af      	b.n	80145be <_malloc_r+0x22>
 801465e:	6862      	ldr	r2, [r4, #4]
 8014660:	42a3      	cmp	r3, r4
 8014662:	bf0c      	ite	eq
 8014664:	f8c8 2000 	streq.w	r2, [r8]
 8014668:	605a      	strne	r2, [r3, #4]
 801466a:	e7eb      	b.n	8014644 <_malloc_r+0xa8>
 801466c:	4623      	mov	r3, r4
 801466e:	6864      	ldr	r4, [r4, #4]
 8014670:	e7ae      	b.n	80145d0 <_malloc_r+0x34>
 8014672:	463c      	mov	r4, r7
 8014674:	687f      	ldr	r7, [r7, #4]
 8014676:	e7b6      	b.n	80145e6 <_malloc_r+0x4a>
 8014678:	461a      	mov	r2, r3
 801467a:	685b      	ldr	r3, [r3, #4]
 801467c:	42a3      	cmp	r3, r4
 801467e:	d1fb      	bne.n	8014678 <_malloc_r+0xdc>
 8014680:	2300      	movs	r3, #0
 8014682:	6053      	str	r3, [r2, #4]
 8014684:	e7de      	b.n	8014644 <_malloc_r+0xa8>
 8014686:	230c      	movs	r3, #12
 8014688:	6033      	str	r3, [r6, #0]
 801468a:	4630      	mov	r0, r6
 801468c:	f000 f80c 	bl	80146a8 <__malloc_unlock>
 8014690:	e794      	b.n	80145bc <_malloc_r+0x20>
 8014692:	6005      	str	r5, [r0, #0]
 8014694:	e7d6      	b.n	8014644 <_malloc_r+0xa8>
 8014696:	bf00      	nop
 8014698:	20036050 	.word	0x20036050

0801469c <__malloc_lock>:
 801469c:	4801      	ldr	r0, [pc, #4]	@ (80146a4 <__malloc_lock+0x8>)
 801469e:	f000 bf46 	b.w	801552e <__retarget_lock_acquire_recursive>
 80146a2:	bf00      	nop
 80146a4:	20036194 	.word	0x20036194

080146a8 <__malloc_unlock>:
 80146a8:	4801      	ldr	r0, [pc, #4]	@ (80146b0 <__malloc_unlock+0x8>)
 80146aa:	f000 bf41 	b.w	8015530 <__retarget_lock_release_recursive>
 80146ae:	bf00      	nop
 80146b0:	20036194 	.word	0x20036194

080146b4 <_realloc_r>:
 80146b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146b8:	4680      	mov	r8, r0
 80146ba:	4615      	mov	r5, r2
 80146bc:	460c      	mov	r4, r1
 80146be:	b921      	cbnz	r1, 80146ca <_realloc_r+0x16>
 80146c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80146c4:	4611      	mov	r1, r2
 80146c6:	f7ff bf69 	b.w	801459c <_malloc_r>
 80146ca:	b92a      	cbnz	r2, 80146d8 <_realloc_r+0x24>
 80146cc:	f001 fd8c 	bl	80161e8 <_free_r>
 80146d0:	2400      	movs	r4, #0
 80146d2:	4620      	mov	r0, r4
 80146d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146d8:	f002 f952 	bl	8016980 <_malloc_usable_size_r>
 80146dc:	4285      	cmp	r5, r0
 80146de:	4606      	mov	r6, r0
 80146e0:	d802      	bhi.n	80146e8 <_realloc_r+0x34>
 80146e2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80146e6:	d8f4      	bhi.n	80146d2 <_realloc_r+0x1e>
 80146e8:	4629      	mov	r1, r5
 80146ea:	4640      	mov	r0, r8
 80146ec:	f7ff ff56 	bl	801459c <_malloc_r>
 80146f0:	4607      	mov	r7, r0
 80146f2:	2800      	cmp	r0, #0
 80146f4:	d0ec      	beq.n	80146d0 <_realloc_r+0x1c>
 80146f6:	42b5      	cmp	r5, r6
 80146f8:	462a      	mov	r2, r5
 80146fa:	4621      	mov	r1, r4
 80146fc:	bf28      	it	cs
 80146fe:	4632      	movcs	r2, r6
 8014700:	f000 ff17 	bl	8015532 <memcpy>
 8014704:	4621      	mov	r1, r4
 8014706:	4640      	mov	r0, r8
 8014708:	f001 fd6e 	bl	80161e8 <_free_r>
 801470c:	463c      	mov	r4, r7
 801470e:	e7e0      	b.n	80146d2 <_realloc_r+0x1e>

08014710 <__cvt>:
 8014710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014714:	ec57 6b10 	vmov	r6, r7, d0
 8014718:	2f00      	cmp	r7, #0
 801471a:	460c      	mov	r4, r1
 801471c:	4619      	mov	r1, r3
 801471e:	463b      	mov	r3, r7
 8014720:	bfbb      	ittet	lt
 8014722:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8014726:	461f      	movlt	r7, r3
 8014728:	2300      	movge	r3, #0
 801472a:	232d      	movlt	r3, #45	@ 0x2d
 801472c:	700b      	strb	r3, [r1, #0]
 801472e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014730:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8014734:	4691      	mov	r9, r2
 8014736:	f023 0820 	bic.w	r8, r3, #32
 801473a:	bfbc      	itt	lt
 801473c:	4632      	movlt	r2, r6
 801473e:	4616      	movlt	r6, r2
 8014740:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014744:	d005      	beq.n	8014752 <__cvt+0x42>
 8014746:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801474a:	d100      	bne.n	801474e <__cvt+0x3e>
 801474c:	3401      	adds	r4, #1
 801474e:	2102      	movs	r1, #2
 8014750:	e000      	b.n	8014754 <__cvt+0x44>
 8014752:	2103      	movs	r1, #3
 8014754:	ab03      	add	r3, sp, #12
 8014756:	9301      	str	r3, [sp, #4]
 8014758:	ab02      	add	r3, sp, #8
 801475a:	9300      	str	r3, [sp, #0]
 801475c:	ec47 6b10 	vmov	d0, r6, r7
 8014760:	4653      	mov	r3, sl
 8014762:	4622      	mov	r2, r4
 8014764:	f000 ff7c 	bl	8015660 <_dtoa_r>
 8014768:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801476c:	4605      	mov	r5, r0
 801476e:	d119      	bne.n	80147a4 <__cvt+0x94>
 8014770:	f019 0f01 	tst.w	r9, #1
 8014774:	d00e      	beq.n	8014794 <__cvt+0x84>
 8014776:	eb00 0904 	add.w	r9, r0, r4
 801477a:	2200      	movs	r2, #0
 801477c:	2300      	movs	r3, #0
 801477e:	4630      	mov	r0, r6
 8014780:	4639      	mov	r1, r7
 8014782:	f7ec fa21 	bl	8000bc8 <__aeabi_dcmpeq>
 8014786:	b108      	cbz	r0, 801478c <__cvt+0x7c>
 8014788:	f8cd 900c 	str.w	r9, [sp, #12]
 801478c:	2230      	movs	r2, #48	@ 0x30
 801478e:	9b03      	ldr	r3, [sp, #12]
 8014790:	454b      	cmp	r3, r9
 8014792:	d31e      	bcc.n	80147d2 <__cvt+0xc2>
 8014794:	9b03      	ldr	r3, [sp, #12]
 8014796:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014798:	1b5b      	subs	r3, r3, r5
 801479a:	4628      	mov	r0, r5
 801479c:	6013      	str	r3, [r2, #0]
 801479e:	b004      	add	sp, #16
 80147a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80147a8:	eb00 0904 	add.w	r9, r0, r4
 80147ac:	d1e5      	bne.n	801477a <__cvt+0x6a>
 80147ae:	7803      	ldrb	r3, [r0, #0]
 80147b0:	2b30      	cmp	r3, #48	@ 0x30
 80147b2:	d10a      	bne.n	80147ca <__cvt+0xba>
 80147b4:	2200      	movs	r2, #0
 80147b6:	2300      	movs	r3, #0
 80147b8:	4630      	mov	r0, r6
 80147ba:	4639      	mov	r1, r7
 80147bc:	f7ec fa04 	bl	8000bc8 <__aeabi_dcmpeq>
 80147c0:	b918      	cbnz	r0, 80147ca <__cvt+0xba>
 80147c2:	f1c4 0401 	rsb	r4, r4, #1
 80147c6:	f8ca 4000 	str.w	r4, [sl]
 80147ca:	f8da 3000 	ldr.w	r3, [sl]
 80147ce:	4499      	add	r9, r3
 80147d0:	e7d3      	b.n	801477a <__cvt+0x6a>
 80147d2:	1c59      	adds	r1, r3, #1
 80147d4:	9103      	str	r1, [sp, #12]
 80147d6:	701a      	strb	r2, [r3, #0]
 80147d8:	e7d9      	b.n	801478e <__cvt+0x7e>

080147da <__exponent>:
 80147da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80147dc:	2900      	cmp	r1, #0
 80147de:	bfba      	itte	lt
 80147e0:	4249      	neglt	r1, r1
 80147e2:	232d      	movlt	r3, #45	@ 0x2d
 80147e4:	232b      	movge	r3, #43	@ 0x2b
 80147e6:	2909      	cmp	r1, #9
 80147e8:	7002      	strb	r2, [r0, #0]
 80147ea:	7043      	strb	r3, [r0, #1]
 80147ec:	dd29      	ble.n	8014842 <__exponent+0x68>
 80147ee:	f10d 0307 	add.w	r3, sp, #7
 80147f2:	461d      	mov	r5, r3
 80147f4:	270a      	movs	r7, #10
 80147f6:	461a      	mov	r2, r3
 80147f8:	fbb1 f6f7 	udiv	r6, r1, r7
 80147fc:	fb07 1416 	mls	r4, r7, r6, r1
 8014800:	3430      	adds	r4, #48	@ 0x30
 8014802:	f802 4c01 	strb.w	r4, [r2, #-1]
 8014806:	460c      	mov	r4, r1
 8014808:	2c63      	cmp	r4, #99	@ 0x63
 801480a:	f103 33ff 	add.w	r3, r3, #4294967295
 801480e:	4631      	mov	r1, r6
 8014810:	dcf1      	bgt.n	80147f6 <__exponent+0x1c>
 8014812:	3130      	adds	r1, #48	@ 0x30
 8014814:	1e94      	subs	r4, r2, #2
 8014816:	f803 1c01 	strb.w	r1, [r3, #-1]
 801481a:	1c41      	adds	r1, r0, #1
 801481c:	4623      	mov	r3, r4
 801481e:	42ab      	cmp	r3, r5
 8014820:	d30a      	bcc.n	8014838 <__exponent+0x5e>
 8014822:	f10d 0309 	add.w	r3, sp, #9
 8014826:	1a9b      	subs	r3, r3, r2
 8014828:	42ac      	cmp	r4, r5
 801482a:	bf88      	it	hi
 801482c:	2300      	movhi	r3, #0
 801482e:	3302      	adds	r3, #2
 8014830:	4403      	add	r3, r0
 8014832:	1a18      	subs	r0, r3, r0
 8014834:	b003      	add	sp, #12
 8014836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014838:	f813 6b01 	ldrb.w	r6, [r3], #1
 801483c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014840:	e7ed      	b.n	801481e <__exponent+0x44>
 8014842:	2330      	movs	r3, #48	@ 0x30
 8014844:	3130      	adds	r1, #48	@ 0x30
 8014846:	7083      	strb	r3, [r0, #2]
 8014848:	70c1      	strb	r1, [r0, #3]
 801484a:	1d03      	adds	r3, r0, #4
 801484c:	e7f1      	b.n	8014832 <__exponent+0x58>
	...

08014850 <_printf_float>:
 8014850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014854:	b08d      	sub	sp, #52	@ 0x34
 8014856:	460c      	mov	r4, r1
 8014858:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801485c:	4616      	mov	r6, r2
 801485e:	461f      	mov	r7, r3
 8014860:	4605      	mov	r5, r0
 8014862:	f000 fddf 	bl	8015424 <_localeconv_r>
 8014866:	6803      	ldr	r3, [r0, #0]
 8014868:	9304      	str	r3, [sp, #16]
 801486a:	4618      	mov	r0, r3
 801486c:	f7eb fd80 	bl	8000370 <strlen>
 8014870:	2300      	movs	r3, #0
 8014872:	930a      	str	r3, [sp, #40]	@ 0x28
 8014874:	f8d8 3000 	ldr.w	r3, [r8]
 8014878:	9005      	str	r0, [sp, #20]
 801487a:	3307      	adds	r3, #7
 801487c:	f023 0307 	bic.w	r3, r3, #7
 8014880:	f103 0208 	add.w	r2, r3, #8
 8014884:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014888:	f8d4 b000 	ldr.w	fp, [r4]
 801488c:	f8c8 2000 	str.w	r2, [r8]
 8014890:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014894:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014898:	9307      	str	r3, [sp, #28]
 801489a:	f8cd 8018 	str.w	r8, [sp, #24]
 801489e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80148a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80148a6:	4b9c      	ldr	r3, [pc, #624]	@ (8014b18 <_printf_float+0x2c8>)
 80148a8:	f04f 32ff 	mov.w	r2, #4294967295
 80148ac:	f7ec f9be 	bl	8000c2c <__aeabi_dcmpun>
 80148b0:	bb70      	cbnz	r0, 8014910 <_printf_float+0xc0>
 80148b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80148b6:	4b98      	ldr	r3, [pc, #608]	@ (8014b18 <_printf_float+0x2c8>)
 80148b8:	f04f 32ff 	mov.w	r2, #4294967295
 80148bc:	f7ec f998 	bl	8000bf0 <__aeabi_dcmple>
 80148c0:	bb30      	cbnz	r0, 8014910 <_printf_float+0xc0>
 80148c2:	2200      	movs	r2, #0
 80148c4:	2300      	movs	r3, #0
 80148c6:	4640      	mov	r0, r8
 80148c8:	4649      	mov	r1, r9
 80148ca:	f7ec f987 	bl	8000bdc <__aeabi_dcmplt>
 80148ce:	b110      	cbz	r0, 80148d6 <_printf_float+0x86>
 80148d0:	232d      	movs	r3, #45	@ 0x2d
 80148d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80148d6:	4a91      	ldr	r2, [pc, #580]	@ (8014b1c <_printf_float+0x2cc>)
 80148d8:	4b91      	ldr	r3, [pc, #580]	@ (8014b20 <_printf_float+0x2d0>)
 80148da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80148de:	bf94      	ite	ls
 80148e0:	4690      	movls	r8, r2
 80148e2:	4698      	movhi	r8, r3
 80148e4:	2303      	movs	r3, #3
 80148e6:	6123      	str	r3, [r4, #16]
 80148e8:	f02b 0304 	bic.w	r3, fp, #4
 80148ec:	6023      	str	r3, [r4, #0]
 80148ee:	f04f 0900 	mov.w	r9, #0
 80148f2:	9700      	str	r7, [sp, #0]
 80148f4:	4633      	mov	r3, r6
 80148f6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80148f8:	4621      	mov	r1, r4
 80148fa:	4628      	mov	r0, r5
 80148fc:	f000 f9d2 	bl	8014ca4 <_printf_common>
 8014900:	3001      	adds	r0, #1
 8014902:	f040 808d 	bne.w	8014a20 <_printf_float+0x1d0>
 8014906:	f04f 30ff 	mov.w	r0, #4294967295
 801490a:	b00d      	add	sp, #52	@ 0x34
 801490c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014910:	4642      	mov	r2, r8
 8014912:	464b      	mov	r3, r9
 8014914:	4640      	mov	r0, r8
 8014916:	4649      	mov	r1, r9
 8014918:	f7ec f988 	bl	8000c2c <__aeabi_dcmpun>
 801491c:	b140      	cbz	r0, 8014930 <_printf_float+0xe0>
 801491e:	464b      	mov	r3, r9
 8014920:	2b00      	cmp	r3, #0
 8014922:	bfbc      	itt	lt
 8014924:	232d      	movlt	r3, #45	@ 0x2d
 8014926:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801492a:	4a7e      	ldr	r2, [pc, #504]	@ (8014b24 <_printf_float+0x2d4>)
 801492c:	4b7e      	ldr	r3, [pc, #504]	@ (8014b28 <_printf_float+0x2d8>)
 801492e:	e7d4      	b.n	80148da <_printf_float+0x8a>
 8014930:	6863      	ldr	r3, [r4, #4]
 8014932:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8014936:	9206      	str	r2, [sp, #24]
 8014938:	1c5a      	adds	r2, r3, #1
 801493a:	d13b      	bne.n	80149b4 <_printf_float+0x164>
 801493c:	2306      	movs	r3, #6
 801493e:	6063      	str	r3, [r4, #4]
 8014940:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8014944:	2300      	movs	r3, #0
 8014946:	6022      	str	r2, [r4, #0]
 8014948:	9303      	str	r3, [sp, #12]
 801494a:	ab0a      	add	r3, sp, #40	@ 0x28
 801494c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014950:	ab09      	add	r3, sp, #36	@ 0x24
 8014952:	9300      	str	r3, [sp, #0]
 8014954:	6861      	ldr	r1, [r4, #4]
 8014956:	ec49 8b10 	vmov	d0, r8, r9
 801495a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801495e:	4628      	mov	r0, r5
 8014960:	f7ff fed6 	bl	8014710 <__cvt>
 8014964:	9b06      	ldr	r3, [sp, #24]
 8014966:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014968:	2b47      	cmp	r3, #71	@ 0x47
 801496a:	4680      	mov	r8, r0
 801496c:	d129      	bne.n	80149c2 <_printf_float+0x172>
 801496e:	1cc8      	adds	r0, r1, #3
 8014970:	db02      	blt.n	8014978 <_printf_float+0x128>
 8014972:	6863      	ldr	r3, [r4, #4]
 8014974:	4299      	cmp	r1, r3
 8014976:	dd41      	ble.n	80149fc <_printf_float+0x1ac>
 8014978:	f1aa 0a02 	sub.w	sl, sl, #2
 801497c:	fa5f fa8a 	uxtb.w	sl, sl
 8014980:	3901      	subs	r1, #1
 8014982:	4652      	mov	r2, sl
 8014984:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014988:	9109      	str	r1, [sp, #36]	@ 0x24
 801498a:	f7ff ff26 	bl	80147da <__exponent>
 801498e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014990:	1813      	adds	r3, r2, r0
 8014992:	2a01      	cmp	r2, #1
 8014994:	4681      	mov	r9, r0
 8014996:	6123      	str	r3, [r4, #16]
 8014998:	dc02      	bgt.n	80149a0 <_printf_float+0x150>
 801499a:	6822      	ldr	r2, [r4, #0]
 801499c:	07d2      	lsls	r2, r2, #31
 801499e:	d501      	bpl.n	80149a4 <_printf_float+0x154>
 80149a0:	3301      	adds	r3, #1
 80149a2:	6123      	str	r3, [r4, #16]
 80149a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	d0a2      	beq.n	80148f2 <_printf_float+0xa2>
 80149ac:	232d      	movs	r3, #45	@ 0x2d
 80149ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80149b2:	e79e      	b.n	80148f2 <_printf_float+0xa2>
 80149b4:	9a06      	ldr	r2, [sp, #24]
 80149b6:	2a47      	cmp	r2, #71	@ 0x47
 80149b8:	d1c2      	bne.n	8014940 <_printf_float+0xf0>
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	d1c0      	bne.n	8014940 <_printf_float+0xf0>
 80149be:	2301      	movs	r3, #1
 80149c0:	e7bd      	b.n	801493e <_printf_float+0xee>
 80149c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80149c6:	d9db      	bls.n	8014980 <_printf_float+0x130>
 80149c8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80149cc:	d118      	bne.n	8014a00 <_printf_float+0x1b0>
 80149ce:	2900      	cmp	r1, #0
 80149d0:	6863      	ldr	r3, [r4, #4]
 80149d2:	dd0b      	ble.n	80149ec <_printf_float+0x19c>
 80149d4:	6121      	str	r1, [r4, #16]
 80149d6:	b913      	cbnz	r3, 80149de <_printf_float+0x18e>
 80149d8:	6822      	ldr	r2, [r4, #0]
 80149da:	07d0      	lsls	r0, r2, #31
 80149dc:	d502      	bpl.n	80149e4 <_printf_float+0x194>
 80149de:	3301      	adds	r3, #1
 80149e0:	440b      	add	r3, r1
 80149e2:	6123      	str	r3, [r4, #16]
 80149e4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80149e6:	f04f 0900 	mov.w	r9, #0
 80149ea:	e7db      	b.n	80149a4 <_printf_float+0x154>
 80149ec:	b913      	cbnz	r3, 80149f4 <_printf_float+0x1a4>
 80149ee:	6822      	ldr	r2, [r4, #0]
 80149f0:	07d2      	lsls	r2, r2, #31
 80149f2:	d501      	bpl.n	80149f8 <_printf_float+0x1a8>
 80149f4:	3302      	adds	r3, #2
 80149f6:	e7f4      	b.n	80149e2 <_printf_float+0x192>
 80149f8:	2301      	movs	r3, #1
 80149fa:	e7f2      	b.n	80149e2 <_printf_float+0x192>
 80149fc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8014a00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014a02:	4299      	cmp	r1, r3
 8014a04:	db05      	blt.n	8014a12 <_printf_float+0x1c2>
 8014a06:	6823      	ldr	r3, [r4, #0]
 8014a08:	6121      	str	r1, [r4, #16]
 8014a0a:	07d8      	lsls	r0, r3, #31
 8014a0c:	d5ea      	bpl.n	80149e4 <_printf_float+0x194>
 8014a0e:	1c4b      	adds	r3, r1, #1
 8014a10:	e7e7      	b.n	80149e2 <_printf_float+0x192>
 8014a12:	2900      	cmp	r1, #0
 8014a14:	bfd4      	ite	le
 8014a16:	f1c1 0202 	rsble	r2, r1, #2
 8014a1a:	2201      	movgt	r2, #1
 8014a1c:	4413      	add	r3, r2
 8014a1e:	e7e0      	b.n	80149e2 <_printf_float+0x192>
 8014a20:	6823      	ldr	r3, [r4, #0]
 8014a22:	055a      	lsls	r2, r3, #21
 8014a24:	d407      	bmi.n	8014a36 <_printf_float+0x1e6>
 8014a26:	6923      	ldr	r3, [r4, #16]
 8014a28:	4642      	mov	r2, r8
 8014a2a:	4631      	mov	r1, r6
 8014a2c:	4628      	mov	r0, r5
 8014a2e:	47b8      	blx	r7
 8014a30:	3001      	adds	r0, #1
 8014a32:	d12b      	bne.n	8014a8c <_printf_float+0x23c>
 8014a34:	e767      	b.n	8014906 <_printf_float+0xb6>
 8014a36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014a3a:	f240 80dd 	bls.w	8014bf8 <_printf_float+0x3a8>
 8014a3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014a42:	2200      	movs	r2, #0
 8014a44:	2300      	movs	r3, #0
 8014a46:	f7ec f8bf 	bl	8000bc8 <__aeabi_dcmpeq>
 8014a4a:	2800      	cmp	r0, #0
 8014a4c:	d033      	beq.n	8014ab6 <_printf_float+0x266>
 8014a4e:	4a37      	ldr	r2, [pc, #220]	@ (8014b2c <_printf_float+0x2dc>)
 8014a50:	2301      	movs	r3, #1
 8014a52:	4631      	mov	r1, r6
 8014a54:	4628      	mov	r0, r5
 8014a56:	47b8      	blx	r7
 8014a58:	3001      	adds	r0, #1
 8014a5a:	f43f af54 	beq.w	8014906 <_printf_float+0xb6>
 8014a5e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8014a62:	4543      	cmp	r3, r8
 8014a64:	db02      	blt.n	8014a6c <_printf_float+0x21c>
 8014a66:	6823      	ldr	r3, [r4, #0]
 8014a68:	07d8      	lsls	r0, r3, #31
 8014a6a:	d50f      	bpl.n	8014a8c <_printf_float+0x23c>
 8014a6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014a70:	4631      	mov	r1, r6
 8014a72:	4628      	mov	r0, r5
 8014a74:	47b8      	blx	r7
 8014a76:	3001      	adds	r0, #1
 8014a78:	f43f af45 	beq.w	8014906 <_printf_float+0xb6>
 8014a7c:	f04f 0900 	mov.w	r9, #0
 8014a80:	f108 38ff 	add.w	r8, r8, #4294967295
 8014a84:	f104 0a1a 	add.w	sl, r4, #26
 8014a88:	45c8      	cmp	r8, r9
 8014a8a:	dc09      	bgt.n	8014aa0 <_printf_float+0x250>
 8014a8c:	6823      	ldr	r3, [r4, #0]
 8014a8e:	079b      	lsls	r3, r3, #30
 8014a90:	f100 8103 	bmi.w	8014c9a <_printf_float+0x44a>
 8014a94:	68e0      	ldr	r0, [r4, #12]
 8014a96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014a98:	4298      	cmp	r0, r3
 8014a9a:	bfb8      	it	lt
 8014a9c:	4618      	movlt	r0, r3
 8014a9e:	e734      	b.n	801490a <_printf_float+0xba>
 8014aa0:	2301      	movs	r3, #1
 8014aa2:	4652      	mov	r2, sl
 8014aa4:	4631      	mov	r1, r6
 8014aa6:	4628      	mov	r0, r5
 8014aa8:	47b8      	blx	r7
 8014aaa:	3001      	adds	r0, #1
 8014aac:	f43f af2b 	beq.w	8014906 <_printf_float+0xb6>
 8014ab0:	f109 0901 	add.w	r9, r9, #1
 8014ab4:	e7e8      	b.n	8014a88 <_printf_float+0x238>
 8014ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	dc39      	bgt.n	8014b30 <_printf_float+0x2e0>
 8014abc:	4a1b      	ldr	r2, [pc, #108]	@ (8014b2c <_printf_float+0x2dc>)
 8014abe:	2301      	movs	r3, #1
 8014ac0:	4631      	mov	r1, r6
 8014ac2:	4628      	mov	r0, r5
 8014ac4:	47b8      	blx	r7
 8014ac6:	3001      	adds	r0, #1
 8014ac8:	f43f af1d 	beq.w	8014906 <_printf_float+0xb6>
 8014acc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8014ad0:	ea59 0303 	orrs.w	r3, r9, r3
 8014ad4:	d102      	bne.n	8014adc <_printf_float+0x28c>
 8014ad6:	6823      	ldr	r3, [r4, #0]
 8014ad8:	07d9      	lsls	r1, r3, #31
 8014ada:	d5d7      	bpl.n	8014a8c <_printf_float+0x23c>
 8014adc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014ae0:	4631      	mov	r1, r6
 8014ae2:	4628      	mov	r0, r5
 8014ae4:	47b8      	blx	r7
 8014ae6:	3001      	adds	r0, #1
 8014ae8:	f43f af0d 	beq.w	8014906 <_printf_float+0xb6>
 8014aec:	f04f 0a00 	mov.w	sl, #0
 8014af0:	f104 0b1a 	add.w	fp, r4, #26
 8014af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014af6:	425b      	negs	r3, r3
 8014af8:	4553      	cmp	r3, sl
 8014afa:	dc01      	bgt.n	8014b00 <_printf_float+0x2b0>
 8014afc:	464b      	mov	r3, r9
 8014afe:	e793      	b.n	8014a28 <_printf_float+0x1d8>
 8014b00:	2301      	movs	r3, #1
 8014b02:	465a      	mov	r2, fp
 8014b04:	4631      	mov	r1, r6
 8014b06:	4628      	mov	r0, r5
 8014b08:	47b8      	blx	r7
 8014b0a:	3001      	adds	r0, #1
 8014b0c:	f43f aefb 	beq.w	8014906 <_printf_float+0xb6>
 8014b10:	f10a 0a01 	add.w	sl, sl, #1
 8014b14:	e7ee      	b.n	8014af4 <_printf_float+0x2a4>
 8014b16:	bf00      	nop
 8014b18:	7fefffff 	.word	0x7fefffff
 8014b1c:	080d5650 	.word	0x080d5650
 8014b20:	080d5654 	.word	0x080d5654
 8014b24:	080d5658 	.word	0x080d5658
 8014b28:	080d565c 	.word	0x080d565c
 8014b2c:	080d5660 	.word	0x080d5660
 8014b30:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014b32:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8014b36:	4553      	cmp	r3, sl
 8014b38:	bfa8      	it	ge
 8014b3a:	4653      	movge	r3, sl
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	4699      	mov	r9, r3
 8014b40:	dc36      	bgt.n	8014bb0 <_printf_float+0x360>
 8014b42:	f04f 0b00 	mov.w	fp, #0
 8014b46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014b4a:	f104 021a 	add.w	r2, r4, #26
 8014b4e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014b50:	9306      	str	r3, [sp, #24]
 8014b52:	eba3 0309 	sub.w	r3, r3, r9
 8014b56:	455b      	cmp	r3, fp
 8014b58:	dc31      	bgt.n	8014bbe <_printf_float+0x36e>
 8014b5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b5c:	459a      	cmp	sl, r3
 8014b5e:	dc3a      	bgt.n	8014bd6 <_printf_float+0x386>
 8014b60:	6823      	ldr	r3, [r4, #0]
 8014b62:	07da      	lsls	r2, r3, #31
 8014b64:	d437      	bmi.n	8014bd6 <_printf_float+0x386>
 8014b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b68:	ebaa 0903 	sub.w	r9, sl, r3
 8014b6c:	9b06      	ldr	r3, [sp, #24]
 8014b6e:	ebaa 0303 	sub.w	r3, sl, r3
 8014b72:	4599      	cmp	r9, r3
 8014b74:	bfa8      	it	ge
 8014b76:	4699      	movge	r9, r3
 8014b78:	f1b9 0f00 	cmp.w	r9, #0
 8014b7c:	dc33      	bgt.n	8014be6 <_printf_float+0x396>
 8014b7e:	f04f 0800 	mov.w	r8, #0
 8014b82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014b86:	f104 0b1a 	add.w	fp, r4, #26
 8014b8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b8c:	ebaa 0303 	sub.w	r3, sl, r3
 8014b90:	eba3 0309 	sub.w	r3, r3, r9
 8014b94:	4543      	cmp	r3, r8
 8014b96:	f77f af79 	ble.w	8014a8c <_printf_float+0x23c>
 8014b9a:	2301      	movs	r3, #1
 8014b9c:	465a      	mov	r2, fp
 8014b9e:	4631      	mov	r1, r6
 8014ba0:	4628      	mov	r0, r5
 8014ba2:	47b8      	blx	r7
 8014ba4:	3001      	adds	r0, #1
 8014ba6:	f43f aeae 	beq.w	8014906 <_printf_float+0xb6>
 8014baa:	f108 0801 	add.w	r8, r8, #1
 8014bae:	e7ec      	b.n	8014b8a <_printf_float+0x33a>
 8014bb0:	4642      	mov	r2, r8
 8014bb2:	4631      	mov	r1, r6
 8014bb4:	4628      	mov	r0, r5
 8014bb6:	47b8      	blx	r7
 8014bb8:	3001      	adds	r0, #1
 8014bba:	d1c2      	bne.n	8014b42 <_printf_float+0x2f2>
 8014bbc:	e6a3      	b.n	8014906 <_printf_float+0xb6>
 8014bbe:	2301      	movs	r3, #1
 8014bc0:	4631      	mov	r1, r6
 8014bc2:	4628      	mov	r0, r5
 8014bc4:	9206      	str	r2, [sp, #24]
 8014bc6:	47b8      	blx	r7
 8014bc8:	3001      	adds	r0, #1
 8014bca:	f43f ae9c 	beq.w	8014906 <_printf_float+0xb6>
 8014bce:	9a06      	ldr	r2, [sp, #24]
 8014bd0:	f10b 0b01 	add.w	fp, fp, #1
 8014bd4:	e7bb      	b.n	8014b4e <_printf_float+0x2fe>
 8014bd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014bda:	4631      	mov	r1, r6
 8014bdc:	4628      	mov	r0, r5
 8014bde:	47b8      	blx	r7
 8014be0:	3001      	adds	r0, #1
 8014be2:	d1c0      	bne.n	8014b66 <_printf_float+0x316>
 8014be4:	e68f      	b.n	8014906 <_printf_float+0xb6>
 8014be6:	9a06      	ldr	r2, [sp, #24]
 8014be8:	464b      	mov	r3, r9
 8014bea:	4442      	add	r2, r8
 8014bec:	4631      	mov	r1, r6
 8014bee:	4628      	mov	r0, r5
 8014bf0:	47b8      	blx	r7
 8014bf2:	3001      	adds	r0, #1
 8014bf4:	d1c3      	bne.n	8014b7e <_printf_float+0x32e>
 8014bf6:	e686      	b.n	8014906 <_printf_float+0xb6>
 8014bf8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8014bfc:	f1ba 0f01 	cmp.w	sl, #1
 8014c00:	dc01      	bgt.n	8014c06 <_printf_float+0x3b6>
 8014c02:	07db      	lsls	r3, r3, #31
 8014c04:	d536      	bpl.n	8014c74 <_printf_float+0x424>
 8014c06:	2301      	movs	r3, #1
 8014c08:	4642      	mov	r2, r8
 8014c0a:	4631      	mov	r1, r6
 8014c0c:	4628      	mov	r0, r5
 8014c0e:	47b8      	blx	r7
 8014c10:	3001      	adds	r0, #1
 8014c12:	f43f ae78 	beq.w	8014906 <_printf_float+0xb6>
 8014c16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c1a:	4631      	mov	r1, r6
 8014c1c:	4628      	mov	r0, r5
 8014c1e:	47b8      	blx	r7
 8014c20:	3001      	adds	r0, #1
 8014c22:	f43f ae70 	beq.w	8014906 <_printf_float+0xb6>
 8014c26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014c2a:	2200      	movs	r2, #0
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014c32:	f7eb ffc9 	bl	8000bc8 <__aeabi_dcmpeq>
 8014c36:	b9c0      	cbnz	r0, 8014c6a <_printf_float+0x41a>
 8014c38:	4653      	mov	r3, sl
 8014c3a:	f108 0201 	add.w	r2, r8, #1
 8014c3e:	4631      	mov	r1, r6
 8014c40:	4628      	mov	r0, r5
 8014c42:	47b8      	blx	r7
 8014c44:	3001      	adds	r0, #1
 8014c46:	d10c      	bne.n	8014c62 <_printf_float+0x412>
 8014c48:	e65d      	b.n	8014906 <_printf_float+0xb6>
 8014c4a:	2301      	movs	r3, #1
 8014c4c:	465a      	mov	r2, fp
 8014c4e:	4631      	mov	r1, r6
 8014c50:	4628      	mov	r0, r5
 8014c52:	47b8      	blx	r7
 8014c54:	3001      	adds	r0, #1
 8014c56:	f43f ae56 	beq.w	8014906 <_printf_float+0xb6>
 8014c5a:	f108 0801 	add.w	r8, r8, #1
 8014c5e:	45d0      	cmp	r8, sl
 8014c60:	dbf3      	blt.n	8014c4a <_printf_float+0x3fa>
 8014c62:	464b      	mov	r3, r9
 8014c64:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014c68:	e6df      	b.n	8014a2a <_printf_float+0x1da>
 8014c6a:	f04f 0800 	mov.w	r8, #0
 8014c6e:	f104 0b1a 	add.w	fp, r4, #26
 8014c72:	e7f4      	b.n	8014c5e <_printf_float+0x40e>
 8014c74:	2301      	movs	r3, #1
 8014c76:	4642      	mov	r2, r8
 8014c78:	e7e1      	b.n	8014c3e <_printf_float+0x3ee>
 8014c7a:	2301      	movs	r3, #1
 8014c7c:	464a      	mov	r2, r9
 8014c7e:	4631      	mov	r1, r6
 8014c80:	4628      	mov	r0, r5
 8014c82:	47b8      	blx	r7
 8014c84:	3001      	adds	r0, #1
 8014c86:	f43f ae3e 	beq.w	8014906 <_printf_float+0xb6>
 8014c8a:	f108 0801 	add.w	r8, r8, #1
 8014c8e:	68e3      	ldr	r3, [r4, #12]
 8014c90:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014c92:	1a5b      	subs	r3, r3, r1
 8014c94:	4543      	cmp	r3, r8
 8014c96:	dcf0      	bgt.n	8014c7a <_printf_float+0x42a>
 8014c98:	e6fc      	b.n	8014a94 <_printf_float+0x244>
 8014c9a:	f04f 0800 	mov.w	r8, #0
 8014c9e:	f104 0919 	add.w	r9, r4, #25
 8014ca2:	e7f4      	b.n	8014c8e <_printf_float+0x43e>

08014ca4 <_printf_common>:
 8014ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014ca8:	4616      	mov	r6, r2
 8014caa:	4698      	mov	r8, r3
 8014cac:	688a      	ldr	r2, [r1, #8]
 8014cae:	690b      	ldr	r3, [r1, #16]
 8014cb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014cb4:	4293      	cmp	r3, r2
 8014cb6:	bfb8      	it	lt
 8014cb8:	4613      	movlt	r3, r2
 8014cba:	6033      	str	r3, [r6, #0]
 8014cbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014cc0:	4607      	mov	r7, r0
 8014cc2:	460c      	mov	r4, r1
 8014cc4:	b10a      	cbz	r2, 8014cca <_printf_common+0x26>
 8014cc6:	3301      	adds	r3, #1
 8014cc8:	6033      	str	r3, [r6, #0]
 8014cca:	6823      	ldr	r3, [r4, #0]
 8014ccc:	0699      	lsls	r1, r3, #26
 8014cce:	bf42      	ittt	mi
 8014cd0:	6833      	ldrmi	r3, [r6, #0]
 8014cd2:	3302      	addmi	r3, #2
 8014cd4:	6033      	strmi	r3, [r6, #0]
 8014cd6:	6825      	ldr	r5, [r4, #0]
 8014cd8:	f015 0506 	ands.w	r5, r5, #6
 8014cdc:	d106      	bne.n	8014cec <_printf_common+0x48>
 8014cde:	f104 0a19 	add.w	sl, r4, #25
 8014ce2:	68e3      	ldr	r3, [r4, #12]
 8014ce4:	6832      	ldr	r2, [r6, #0]
 8014ce6:	1a9b      	subs	r3, r3, r2
 8014ce8:	42ab      	cmp	r3, r5
 8014cea:	dc26      	bgt.n	8014d3a <_printf_common+0x96>
 8014cec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014cf0:	6822      	ldr	r2, [r4, #0]
 8014cf2:	3b00      	subs	r3, #0
 8014cf4:	bf18      	it	ne
 8014cf6:	2301      	movne	r3, #1
 8014cf8:	0692      	lsls	r2, r2, #26
 8014cfa:	d42b      	bmi.n	8014d54 <_printf_common+0xb0>
 8014cfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014d00:	4641      	mov	r1, r8
 8014d02:	4638      	mov	r0, r7
 8014d04:	47c8      	blx	r9
 8014d06:	3001      	adds	r0, #1
 8014d08:	d01e      	beq.n	8014d48 <_printf_common+0xa4>
 8014d0a:	6823      	ldr	r3, [r4, #0]
 8014d0c:	6922      	ldr	r2, [r4, #16]
 8014d0e:	f003 0306 	and.w	r3, r3, #6
 8014d12:	2b04      	cmp	r3, #4
 8014d14:	bf02      	ittt	eq
 8014d16:	68e5      	ldreq	r5, [r4, #12]
 8014d18:	6833      	ldreq	r3, [r6, #0]
 8014d1a:	1aed      	subeq	r5, r5, r3
 8014d1c:	68a3      	ldr	r3, [r4, #8]
 8014d1e:	bf0c      	ite	eq
 8014d20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014d24:	2500      	movne	r5, #0
 8014d26:	4293      	cmp	r3, r2
 8014d28:	bfc4      	itt	gt
 8014d2a:	1a9b      	subgt	r3, r3, r2
 8014d2c:	18ed      	addgt	r5, r5, r3
 8014d2e:	2600      	movs	r6, #0
 8014d30:	341a      	adds	r4, #26
 8014d32:	42b5      	cmp	r5, r6
 8014d34:	d11a      	bne.n	8014d6c <_printf_common+0xc8>
 8014d36:	2000      	movs	r0, #0
 8014d38:	e008      	b.n	8014d4c <_printf_common+0xa8>
 8014d3a:	2301      	movs	r3, #1
 8014d3c:	4652      	mov	r2, sl
 8014d3e:	4641      	mov	r1, r8
 8014d40:	4638      	mov	r0, r7
 8014d42:	47c8      	blx	r9
 8014d44:	3001      	adds	r0, #1
 8014d46:	d103      	bne.n	8014d50 <_printf_common+0xac>
 8014d48:	f04f 30ff 	mov.w	r0, #4294967295
 8014d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d50:	3501      	adds	r5, #1
 8014d52:	e7c6      	b.n	8014ce2 <_printf_common+0x3e>
 8014d54:	18e1      	adds	r1, r4, r3
 8014d56:	1c5a      	adds	r2, r3, #1
 8014d58:	2030      	movs	r0, #48	@ 0x30
 8014d5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014d5e:	4422      	add	r2, r4
 8014d60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014d64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014d68:	3302      	adds	r3, #2
 8014d6a:	e7c7      	b.n	8014cfc <_printf_common+0x58>
 8014d6c:	2301      	movs	r3, #1
 8014d6e:	4622      	mov	r2, r4
 8014d70:	4641      	mov	r1, r8
 8014d72:	4638      	mov	r0, r7
 8014d74:	47c8      	blx	r9
 8014d76:	3001      	adds	r0, #1
 8014d78:	d0e6      	beq.n	8014d48 <_printf_common+0xa4>
 8014d7a:	3601      	adds	r6, #1
 8014d7c:	e7d9      	b.n	8014d32 <_printf_common+0x8e>
	...

08014d80 <_printf_i>:
 8014d80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014d84:	7e0f      	ldrb	r7, [r1, #24]
 8014d86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014d88:	2f78      	cmp	r7, #120	@ 0x78
 8014d8a:	4691      	mov	r9, r2
 8014d8c:	4680      	mov	r8, r0
 8014d8e:	460c      	mov	r4, r1
 8014d90:	469a      	mov	sl, r3
 8014d92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8014d96:	d807      	bhi.n	8014da8 <_printf_i+0x28>
 8014d98:	2f62      	cmp	r7, #98	@ 0x62
 8014d9a:	d80a      	bhi.n	8014db2 <_printf_i+0x32>
 8014d9c:	2f00      	cmp	r7, #0
 8014d9e:	f000 80d2 	beq.w	8014f46 <_printf_i+0x1c6>
 8014da2:	2f58      	cmp	r7, #88	@ 0x58
 8014da4:	f000 80b9 	beq.w	8014f1a <_printf_i+0x19a>
 8014da8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014dac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014db0:	e03a      	b.n	8014e28 <_printf_i+0xa8>
 8014db2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8014db6:	2b15      	cmp	r3, #21
 8014db8:	d8f6      	bhi.n	8014da8 <_printf_i+0x28>
 8014dba:	a101      	add	r1, pc, #4	@ (adr r1, 8014dc0 <_printf_i+0x40>)
 8014dbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014dc0:	08014e19 	.word	0x08014e19
 8014dc4:	08014e2d 	.word	0x08014e2d
 8014dc8:	08014da9 	.word	0x08014da9
 8014dcc:	08014da9 	.word	0x08014da9
 8014dd0:	08014da9 	.word	0x08014da9
 8014dd4:	08014da9 	.word	0x08014da9
 8014dd8:	08014e2d 	.word	0x08014e2d
 8014ddc:	08014da9 	.word	0x08014da9
 8014de0:	08014da9 	.word	0x08014da9
 8014de4:	08014da9 	.word	0x08014da9
 8014de8:	08014da9 	.word	0x08014da9
 8014dec:	08014f2d 	.word	0x08014f2d
 8014df0:	08014e57 	.word	0x08014e57
 8014df4:	08014ee7 	.word	0x08014ee7
 8014df8:	08014da9 	.word	0x08014da9
 8014dfc:	08014da9 	.word	0x08014da9
 8014e00:	08014f4f 	.word	0x08014f4f
 8014e04:	08014da9 	.word	0x08014da9
 8014e08:	08014e57 	.word	0x08014e57
 8014e0c:	08014da9 	.word	0x08014da9
 8014e10:	08014da9 	.word	0x08014da9
 8014e14:	08014eef 	.word	0x08014eef
 8014e18:	6833      	ldr	r3, [r6, #0]
 8014e1a:	1d1a      	adds	r2, r3, #4
 8014e1c:	681b      	ldr	r3, [r3, #0]
 8014e1e:	6032      	str	r2, [r6, #0]
 8014e20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014e24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014e28:	2301      	movs	r3, #1
 8014e2a:	e09d      	b.n	8014f68 <_printf_i+0x1e8>
 8014e2c:	6833      	ldr	r3, [r6, #0]
 8014e2e:	6820      	ldr	r0, [r4, #0]
 8014e30:	1d19      	adds	r1, r3, #4
 8014e32:	6031      	str	r1, [r6, #0]
 8014e34:	0606      	lsls	r6, r0, #24
 8014e36:	d501      	bpl.n	8014e3c <_printf_i+0xbc>
 8014e38:	681d      	ldr	r5, [r3, #0]
 8014e3a:	e003      	b.n	8014e44 <_printf_i+0xc4>
 8014e3c:	0645      	lsls	r5, r0, #25
 8014e3e:	d5fb      	bpl.n	8014e38 <_printf_i+0xb8>
 8014e40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014e44:	2d00      	cmp	r5, #0
 8014e46:	da03      	bge.n	8014e50 <_printf_i+0xd0>
 8014e48:	232d      	movs	r3, #45	@ 0x2d
 8014e4a:	426d      	negs	r5, r5
 8014e4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014e50:	4859      	ldr	r0, [pc, #356]	@ (8014fb8 <_printf_i+0x238>)
 8014e52:	230a      	movs	r3, #10
 8014e54:	e011      	b.n	8014e7a <_printf_i+0xfa>
 8014e56:	6821      	ldr	r1, [r4, #0]
 8014e58:	6833      	ldr	r3, [r6, #0]
 8014e5a:	0608      	lsls	r0, r1, #24
 8014e5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8014e60:	d402      	bmi.n	8014e68 <_printf_i+0xe8>
 8014e62:	0649      	lsls	r1, r1, #25
 8014e64:	bf48      	it	mi
 8014e66:	b2ad      	uxthmi	r5, r5
 8014e68:	2f6f      	cmp	r7, #111	@ 0x6f
 8014e6a:	4853      	ldr	r0, [pc, #332]	@ (8014fb8 <_printf_i+0x238>)
 8014e6c:	6033      	str	r3, [r6, #0]
 8014e6e:	bf14      	ite	ne
 8014e70:	230a      	movne	r3, #10
 8014e72:	2308      	moveq	r3, #8
 8014e74:	2100      	movs	r1, #0
 8014e76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014e7a:	6866      	ldr	r6, [r4, #4]
 8014e7c:	60a6      	str	r6, [r4, #8]
 8014e7e:	2e00      	cmp	r6, #0
 8014e80:	bfa2      	ittt	ge
 8014e82:	6821      	ldrge	r1, [r4, #0]
 8014e84:	f021 0104 	bicge.w	r1, r1, #4
 8014e88:	6021      	strge	r1, [r4, #0]
 8014e8a:	b90d      	cbnz	r5, 8014e90 <_printf_i+0x110>
 8014e8c:	2e00      	cmp	r6, #0
 8014e8e:	d04b      	beq.n	8014f28 <_printf_i+0x1a8>
 8014e90:	4616      	mov	r6, r2
 8014e92:	fbb5 f1f3 	udiv	r1, r5, r3
 8014e96:	fb03 5711 	mls	r7, r3, r1, r5
 8014e9a:	5dc7      	ldrb	r7, [r0, r7]
 8014e9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014ea0:	462f      	mov	r7, r5
 8014ea2:	42bb      	cmp	r3, r7
 8014ea4:	460d      	mov	r5, r1
 8014ea6:	d9f4      	bls.n	8014e92 <_printf_i+0x112>
 8014ea8:	2b08      	cmp	r3, #8
 8014eaa:	d10b      	bne.n	8014ec4 <_printf_i+0x144>
 8014eac:	6823      	ldr	r3, [r4, #0]
 8014eae:	07df      	lsls	r7, r3, #31
 8014eb0:	d508      	bpl.n	8014ec4 <_printf_i+0x144>
 8014eb2:	6923      	ldr	r3, [r4, #16]
 8014eb4:	6861      	ldr	r1, [r4, #4]
 8014eb6:	4299      	cmp	r1, r3
 8014eb8:	bfde      	ittt	le
 8014eba:	2330      	movle	r3, #48	@ 0x30
 8014ebc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014ec0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014ec4:	1b92      	subs	r2, r2, r6
 8014ec6:	6122      	str	r2, [r4, #16]
 8014ec8:	f8cd a000 	str.w	sl, [sp]
 8014ecc:	464b      	mov	r3, r9
 8014ece:	aa03      	add	r2, sp, #12
 8014ed0:	4621      	mov	r1, r4
 8014ed2:	4640      	mov	r0, r8
 8014ed4:	f7ff fee6 	bl	8014ca4 <_printf_common>
 8014ed8:	3001      	adds	r0, #1
 8014eda:	d14a      	bne.n	8014f72 <_printf_i+0x1f2>
 8014edc:	f04f 30ff 	mov.w	r0, #4294967295
 8014ee0:	b004      	add	sp, #16
 8014ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ee6:	6823      	ldr	r3, [r4, #0]
 8014ee8:	f043 0320 	orr.w	r3, r3, #32
 8014eec:	6023      	str	r3, [r4, #0]
 8014eee:	4833      	ldr	r0, [pc, #204]	@ (8014fbc <_printf_i+0x23c>)
 8014ef0:	2778      	movs	r7, #120	@ 0x78
 8014ef2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014ef6:	6823      	ldr	r3, [r4, #0]
 8014ef8:	6831      	ldr	r1, [r6, #0]
 8014efa:	061f      	lsls	r7, r3, #24
 8014efc:	f851 5b04 	ldr.w	r5, [r1], #4
 8014f00:	d402      	bmi.n	8014f08 <_printf_i+0x188>
 8014f02:	065f      	lsls	r7, r3, #25
 8014f04:	bf48      	it	mi
 8014f06:	b2ad      	uxthmi	r5, r5
 8014f08:	6031      	str	r1, [r6, #0]
 8014f0a:	07d9      	lsls	r1, r3, #31
 8014f0c:	bf44      	itt	mi
 8014f0e:	f043 0320 	orrmi.w	r3, r3, #32
 8014f12:	6023      	strmi	r3, [r4, #0]
 8014f14:	b11d      	cbz	r5, 8014f1e <_printf_i+0x19e>
 8014f16:	2310      	movs	r3, #16
 8014f18:	e7ac      	b.n	8014e74 <_printf_i+0xf4>
 8014f1a:	4827      	ldr	r0, [pc, #156]	@ (8014fb8 <_printf_i+0x238>)
 8014f1c:	e7e9      	b.n	8014ef2 <_printf_i+0x172>
 8014f1e:	6823      	ldr	r3, [r4, #0]
 8014f20:	f023 0320 	bic.w	r3, r3, #32
 8014f24:	6023      	str	r3, [r4, #0]
 8014f26:	e7f6      	b.n	8014f16 <_printf_i+0x196>
 8014f28:	4616      	mov	r6, r2
 8014f2a:	e7bd      	b.n	8014ea8 <_printf_i+0x128>
 8014f2c:	6833      	ldr	r3, [r6, #0]
 8014f2e:	6825      	ldr	r5, [r4, #0]
 8014f30:	6961      	ldr	r1, [r4, #20]
 8014f32:	1d18      	adds	r0, r3, #4
 8014f34:	6030      	str	r0, [r6, #0]
 8014f36:	062e      	lsls	r6, r5, #24
 8014f38:	681b      	ldr	r3, [r3, #0]
 8014f3a:	d501      	bpl.n	8014f40 <_printf_i+0x1c0>
 8014f3c:	6019      	str	r1, [r3, #0]
 8014f3e:	e002      	b.n	8014f46 <_printf_i+0x1c6>
 8014f40:	0668      	lsls	r0, r5, #25
 8014f42:	d5fb      	bpl.n	8014f3c <_printf_i+0x1bc>
 8014f44:	8019      	strh	r1, [r3, #0]
 8014f46:	2300      	movs	r3, #0
 8014f48:	6123      	str	r3, [r4, #16]
 8014f4a:	4616      	mov	r6, r2
 8014f4c:	e7bc      	b.n	8014ec8 <_printf_i+0x148>
 8014f4e:	6833      	ldr	r3, [r6, #0]
 8014f50:	1d1a      	adds	r2, r3, #4
 8014f52:	6032      	str	r2, [r6, #0]
 8014f54:	681e      	ldr	r6, [r3, #0]
 8014f56:	6862      	ldr	r2, [r4, #4]
 8014f58:	2100      	movs	r1, #0
 8014f5a:	4630      	mov	r0, r6
 8014f5c:	f7eb f9b8 	bl	80002d0 <memchr>
 8014f60:	b108      	cbz	r0, 8014f66 <_printf_i+0x1e6>
 8014f62:	1b80      	subs	r0, r0, r6
 8014f64:	6060      	str	r0, [r4, #4]
 8014f66:	6863      	ldr	r3, [r4, #4]
 8014f68:	6123      	str	r3, [r4, #16]
 8014f6a:	2300      	movs	r3, #0
 8014f6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014f70:	e7aa      	b.n	8014ec8 <_printf_i+0x148>
 8014f72:	6923      	ldr	r3, [r4, #16]
 8014f74:	4632      	mov	r2, r6
 8014f76:	4649      	mov	r1, r9
 8014f78:	4640      	mov	r0, r8
 8014f7a:	47d0      	blx	sl
 8014f7c:	3001      	adds	r0, #1
 8014f7e:	d0ad      	beq.n	8014edc <_printf_i+0x15c>
 8014f80:	6823      	ldr	r3, [r4, #0]
 8014f82:	079b      	lsls	r3, r3, #30
 8014f84:	d413      	bmi.n	8014fae <_printf_i+0x22e>
 8014f86:	68e0      	ldr	r0, [r4, #12]
 8014f88:	9b03      	ldr	r3, [sp, #12]
 8014f8a:	4298      	cmp	r0, r3
 8014f8c:	bfb8      	it	lt
 8014f8e:	4618      	movlt	r0, r3
 8014f90:	e7a6      	b.n	8014ee0 <_printf_i+0x160>
 8014f92:	2301      	movs	r3, #1
 8014f94:	4632      	mov	r2, r6
 8014f96:	4649      	mov	r1, r9
 8014f98:	4640      	mov	r0, r8
 8014f9a:	47d0      	blx	sl
 8014f9c:	3001      	adds	r0, #1
 8014f9e:	d09d      	beq.n	8014edc <_printf_i+0x15c>
 8014fa0:	3501      	adds	r5, #1
 8014fa2:	68e3      	ldr	r3, [r4, #12]
 8014fa4:	9903      	ldr	r1, [sp, #12]
 8014fa6:	1a5b      	subs	r3, r3, r1
 8014fa8:	42ab      	cmp	r3, r5
 8014faa:	dcf2      	bgt.n	8014f92 <_printf_i+0x212>
 8014fac:	e7eb      	b.n	8014f86 <_printf_i+0x206>
 8014fae:	2500      	movs	r5, #0
 8014fb0:	f104 0619 	add.w	r6, r4, #25
 8014fb4:	e7f5      	b.n	8014fa2 <_printf_i+0x222>
 8014fb6:	bf00      	nop
 8014fb8:	080d5662 	.word	0x080d5662
 8014fbc:	080d5673 	.word	0x080d5673

08014fc0 <std>:
 8014fc0:	2300      	movs	r3, #0
 8014fc2:	b510      	push	{r4, lr}
 8014fc4:	4604      	mov	r4, r0
 8014fc6:	e9c0 3300 	strd	r3, r3, [r0]
 8014fca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014fce:	6083      	str	r3, [r0, #8]
 8014fd0:	8181      	strh	r1, [r0, #12]
 8014fd2:	6643      	str	r3, [r0, #100]	@ 0x64
 8014fd4:	81c2      	strh	r2, [r0, #14]
 8014fd6:	6183      	str	r3, [r0, #24]
 8014fd8:	4619      	mov	r1, r3
 8014fda:	2208      	movs	r2, #8
 8014fdc:	305c      	adds	r0, #92	@ 0x5c
 8014fde:	f000 fa19 	bl	8015414 <memset>
 8014fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8015018 <std+0x58>)
 8014fe4:	6263      	str	r3, [r4, #36]	@ 0x24
 8014fe6:	4b0d      	ldr	r3, [pc, #52]	@ (801501c <std+0x5c>)
 8014fe8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014fea:	4b0d      	ldr	r3, [pc, #52]	@ (8015020 <std+0x60>)
 8014fec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014fee:	4b0d      	ldr	r3, [pc, #52]	@ (8015024 <std+0x64>)
 8014ff0:	6323      	str	r3, [r4, #48]	@ 0x30
 8014ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8015028 <std+0x68>)
 8014ff4:	6224      	str	r4, [r4, #32]
 8014ff6:	429c      	cmp	r4, r3
 8014ff8:	d006      	beq.n	8015008 <std+0x48>
 8014ffa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014ffe:	4294      	cmp	r4, r2
 8015000:	d002      	beq.n	8015008 <std+0x48>
 8015002:	33d0      	adds	r3, #208	@ 0xd0
 8015004:	429c      	cmp	r4, r3
 8015006:	d105      	bne.n	8015014 <std+0x54>
 8015008:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801500c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015010:	f000 ba8c 	b.w	801552c <__retarget_lock_init_recursive>
 8015014:	bd10      	pop	{r4, pc}
 8015016:	bf00      	nop
 8015018:	08015265 	.word	0x08015265
 801501c:	08015287 	.word	0x08015287
 8015020:	080152bf 	.word	0x080152bf
 8015024:	080152e3 	.word	0x080152e3
 8015028:	20036054 	.word	0x20036054

0801502c <stdio_exit_handler>:
 801502c:	4a02      	ldr	r2, [pc, #8]	@ (8015038 <stdio_exit_handler+0xc>)
 801502e:	4903      	ldr	r1, [pc, #12]	@ (801503c <stdio_exit_handler+0x10>)
 8015030:	4803      	ldr	r0, [pc, #12]	@ (8015040 <stdio_exit_handler+0x14>)
 8015032:	f000 b869 	b.w	8015108 <_fwalk_sglue>
 8015036:	bf00      	nop
 8015038:	20000818 	.word	0x20000818
 801503c:	08016fcd 	.word	0x08016fcd
 8015040:	20000828 	.word	0x20000828

08015044 <cleanup_stdio>:
 8015044:	6841      	ldr	r1, [r0, #4]
 8015046:	4b0c      	ldr	r3, [pc, #48]	@ (8015078 <cleanup_stdio+0x34>)
 8015048:	4299      	cmp	r1, r3
 801504a:	b510      	push	{r4, lr}
 801504c:	4604      	mov	r4, r0
 801504e:	d001      	beq.n	8015054 <cleanup_stdio+0x10>
 8015050:	f001 ffbc 	bl	8016fcc <_fflush_r>
 8015054:	68a1      	ldr	r1, [r4, #8]
 8015056:	4b09      	ldr	r3, [pc, #36]	@ (801507c <cleanup_stdio+0x38>)
 8015058:	4299      	cmp	r1, r3
 801505a:	d002      	beq.n	8015062 <cleanup_stdio+0x1e>
 801505c:	4620      	mov	r0, r4
 801505e:	f001 ffb5 	bl	8016fcc <_fflush_r>
 8015062:	68e1      	ldr	r1, [r4, #12]
 8015064:	4b06      	ldr	r3, [pc, #24]	@ (8015080 <cleanup_stdio+0x3c>)
 8015066:	4299      	cmp	r1, r3
 8015068:	d004      	beq.n	8015074 <cleanup_stdio+0x30>
 801506a:	4620      	mov	r0, r4
 801506c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015070:	f001 bfac 	b.w	8016fcc <_fflush_r>
 8015074:	bd10      	pop	{r4, pc}
 8015076:	bf00      	nop
 8015078:	20036054 	.word	0x20036054
 801507c:	200360bc 	.word	0x200360bc
 8015080:	20036124 	.word	0x20036124

08015084 <global_stdio_init.part.0>:
 8015084:	b510      	push	{r4, lr}
 8015086:	4b0b      	ldr	r3, [pc, #44]	@ (80150b4 <global_stdio_init.part.0+0x30>)
 8015088:	4c0b      	ldr	r4, [pc, #44]	@ (80150b8 <global_stdio_init.part.0+0x34>)
 801508a:	4a0c      	ldr	r2, [pc, #48]	@ (80150bc <global_stdio_init.part.0+0x38>)
 801508c:	601a      	str	r2, [r3, #0]
 801508e:	4620      	mov	r0, r4
 8015090:	2200      	movs	r2, #0
 8015092:	2104      	movs	r1, #4
 8015094:	f7ff ff94 	bl	8014fc0 <std>
 8015098:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801509c:	2201      	movs	r2, #1
 801509e:	2109      	movs	r1, #9
 80150a0:	f7ff ff8e 	bl	8014fc0 <std>
 80150a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80150a8:	2202      	movs	r2, #2
 80150aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80150ae:	2112      	movs	r1, #18
 80150b0:	f7ff bf86 	b.w	8014fc0 <std>
 80150b4:	2003618c 	.word	0x2003618c
 80150b8:	20036054 	.word	0x20036054
 80150bc:	0801502d 	.word	0x0801502d

080150c0 <__sfp_lock_acquire>:
 80150c0:	4801      	ldr	r0, [pc, #4]	@ (80150c8 <__sfp_lock_acquire+0x8>)
 80150c2:	f000 ba34 	b.w	801552e <__retarget_lock_acquire_recursive>
 80150c6:	bf00      	nop
 80150c8:	20036195 	.word	0x20036195

080150cc <__sfp_lock_release>:
 80150cc:	4801      	ldr	r0, [pc, #4]	@ (80150d4 <__sfp_lock_release+0x8>)
 80150ce:	f000 ba2f 	b.w	8015530 <__retarget_lock_release_recursive>
 80150d2:	bf00      	nop
 80150d4:	20036195 	.word	0x20036195

080150d8 <__sinit>:
 80150d8:	b510      	push	{r4, lr}
 80150da:	4604      	mov	r4, r0
 80150dc:	f7ff fff0 	bl	80150c0 <__sfp_lock_acquire>
 80150e0:	6a23      	ldr	r3, [r4, #32]
 80150e2:	b11b      	cbz	r3, 80150ec <__sinit+0x14>
 80150e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80150e8:	f7ff bff0 	b.w	80150cc <__sfp_lock_release>
 80150ec:	4b04      	ldr	r3, [pc, #16]	@ (8015100 <__sinit+0x28>)
 80150ee:	6223      	str	r3, [r4, #32]
 80150f0:	4b04      	ldr	r3, [pc, #16]	@ (8015104 <__sinit+0x2c>)
 80150f2:	681b      	ldr	r3, [r3, #0]
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	d1f5      	bne.n	80150e4 <__sinit+0xc>
 80150f8:	f7ff ffc4 	bl	8015084 <global_stdio_init.part.0>
 80150fc:	e7f2      	b.n	80150e4 <__sinit+0xc>
 80150fe:	bf00      	nop
 8015100:	08015045 	.word	0x08015045
 8015104:	2003618c 	.word	0x2003618c

08015108 <_fwalk_sglue>:
 8015108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801510c:	4607      	mov	r7, r0
 801510e:	4688      	mov	r8, r1
 8015110:	4614      	mov	r4, r2
 8015112:	2600      	movs	r6, #0
 8015114:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015118:	f1b9 0901 	subs.w	r9, r9, #1
 801511c:	d505      	bpl.n	801512a <_fwalk_sglue+0x22>
 801511e:	6824      	ldr	r4, [r4, #0]
 8015120:	2c00      	cmp	r4, #0
 8015122:	d1f7      	bne.n	8015114 <_fwalk_sglue+0xc>
 8015124:	4630      	mov	r0, r6
 8015126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801512a:	89ab      	ldrh	r3, [r5, #12]
 801512c:	2b01      	cmp	r3, #1
 801512e:	d907      	bls.n	8015140 <_fwalk_sglue+0x38>
 8015130:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015134:	3301      	adds	r3, #1
 8015136:	d003      	beq.n	8015140 <_fwalk_sglue+0x38>
 8015138:	4629      	mov	r1, r5
 801513a:	4638      	mov	r0, r7
 801513c:	47c0      	blx	r8
 801513e:	4306      	orrs	r6, r0
 8015140:	3568      	adds	r5, #104	@ 0x68
 8015142:	e7e9      	b.n	8015118 <_fwalk_sglue+0x10>

08015144 <iprintf>:
 8015144:	b40f      	push	{r0, r1, r2, r3}
 8015146:	b507      	push	{r0, r1, r2, lr}
 8015148:	4906      	ldr	r1, [pc, #24]	@ (8015164 <iprintf+0x20>)
 801514a:	ab04      	add	r3, sp, #16
 801514c:	6808      	ldr	r0, [r1, #0]
 801514e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015152:	6881      	ldr	r1, [r0, #8]
 8015154:	9301      	str	r3, [sp, #4]
 8015156:	f001 fd9d 	bl	8016c94 <_vfiprintf_r>
 801515a:	b003      	add	sp, #12
 801515c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015160:	b004      	add	sp, #16
 8015162:	4770      	bx	lr
 8015164:	20000824 	.word	0x20000824

08015168 <_puts_r>:
 8015168:	6a03      	ldr	r3, [r0, #32]
 801516a:	b570      	push	{r4, r5, r6, lr}
 801516c:	6884      	ldr	r4, [r0, #8]
 801516e:	4605      	mov	r5, r0
 8015170:	460e      	mov	r6, r1
 8015172:	b90b      	cbnz	r3, 8015178 <_puts_r+0x10>
 8015174:	f7ff ffb0 	bl	80150d8 <__sinit>
 8015178:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801517a:	07db      	lsls	r3, r3, #31
 801517c:	d405      	bmi.n	801518a <_puts_r+0x22>
 801517e:	89a3      	ldrh	r3, [r4, #12]
 8015180:	0598      	lsls	r0, r3, #22
 8015182:	d402      	bmi.n	801518a <_puts_r+0x22>
 8015184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015186:	f000 f9d2 	bl	801552e <__retarget_lock_acquire_recursive>
 801518a:	89a3      	ldrh	r3, [r4, #12]
 801518c:	0719      	lsls	r1, r3, #28
 801518e:	d502      	bpl.n	8015196 <_puts_r+0x2e>
 8015190:	6923      	ldr	r3, [r4, #16]
 8015192:	2b00      	cmp	r3, #0
 8015194:	d135      	bne.n	8015202 <_puts_r+0x9a>
 8015196:	4621      	mov	r1, r4
 8015198:	4628      	mov	r0, r5
 801519a:	f000 f8e5 	bl	8015368 <__swsetup_r>
 801519e:	b380      	cbz	r0, 8015202 <_puts_r+0x9a>
 80151a0:	f04f 35ff 	mov.w	r5, #4294967295
 80151a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80151a6:	07da      	lsls	r2, r3, #31
 80151a8:	d405      	bmi.n	80151b6 <_puts_r+0x4e>
 80151aa:	89a3      	ldrh	r3, [r4, #12]
 80151ac:	059b      	lsls	r3, r3, #22
 80151ae:	d402      	bmi.n	80151b6 <_puts_r+0x4e>
 80151b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80151b2:	f000 f9bd 	bl	8015530 <__retarget_lock_release_recursive>
 80151b6:	4628      	mov	r0, r5
 80151b8:	bd70      	pop	{r4, r5, r6, pc}
 80151ba:	2b00      	cmp	r3, #0
 80151bc:	da04      	bge.n	80151c8 <_puts_r+0x60>
 80151be:	69a2      	ldr	r2, [r4, #24]
 80151c0:	429a      	cmp	r2, r3
 80151c2:	dc17      	bgt.n	80151f4 <_puts_r+0x8c>
 80151c4:	290a      	cmp	r1, #10
 80151c6:	d015      	beq.n	80151f4 <_puts_r+0x8c>
 80151c8:	6823      	ldr	r3, [r4, #0]
 80151ca:	1c5a      	adds	r2, r3, #1
 80151cc:	6022      	str	r2, [r4, #0]
 80151ce:	7019      	strb	r1, [r3, #0]
 80151d0:	68a3      	ldr	r3, [r4, #8]
 80151d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80151d6:	3b01      	subs	r3, #1
 80151d8:	60a3      	str	r3, [r4, #8]
 80151da:	2900      	cmp	r1, #0
 80151dc:	d1ed      	bne.n	80151ba <_puts_r+0x52>
 80151de:	2b00      	cmp	r3, #0
 80151e0:	da11      	bge.n	8015206 <_puts_r+0x9e>
 80151e2:	4622      	mov	r2, r4
 80151e4:	210a      	movs	r1, #10
 80151e6:	4628      	mov	r0, r5
 80151e8:	f000 f87f 	bl	80152ea <__swbuf_r>
 80151ec:	3001      	adds	r0, #1
 80151ee:	d0d7      	beq.n	80151a0 <_puts_r+0x38>
 80151f0:	250a      	movs	r5, #10
 80151f2:	e7d7      	b.n	80151a4 <_puts_r+0x3c>
 80151f4:	4622      	mov	r2, r4
 80151f6:	4628      	mov	r0, r5
 80151f8:	f000 f877 	bl	80152ea <__swbuf_r>
 80151fc:	3001      	adds	r0, #1
 80151fe:	d1e7      	bne.n	80151d0 <_puts_r+0x68>
 8015200:	e7ce      	b.n	80151a0 <_puts_r+0x38>
 8015202:	3e01      	subs	r6, #1
 8015204:	e7e4      	b.n	80151d0 <_puts_r+0x68>
 8015206:	6823      	ldr	r3, [r4, #0]
 8015208:	1c5a      	adds	r2, r3, #1
 801520a:	6022      	str	r2, [r4, #0]
 801520c:	220a      	movs	r2, #10
 801520e:	701a      	strb	r2, [r3, #0]
 8015210:	e7ee      	b.n	80151f0 <_puts_r+0x88>
	...

08015214 <puts>:
 8015214:	4b02      	ldr	r3, [pc, #8]	@ (8015220 <puts+0xc>)
 8015216:	4601      	mov	r1, r0
 8015218:	6818      	ldr	r0, [r3, #0]
 801521a:	f7ff bfa5 	b.w	8015168 <_puts_r>
 801521e:	bf00      	nop
 8015220:	20000824 	.word	0x20000824

08015224 <siprintf>:
 8015224:	b40e      	push	{r1, r2, r3}
 8015226:	b500      	push	{lr}
 8015228:	b09c      	sub	sp, #112	@ 0x70
 801522a:	ab1d      	add	r3, sp, #116	@ 0x74
 801522c:	9002      	str	r0, [sp, #8]
 801522e:	9006      	str	r0, [sp, #24]
 8015230:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015234:	4809      	ldr	r0, [pc, #36]	@ (801525c <siprintf+0x38>)
 8015236:	9107      	str	r1, [sp, #28]
 8015238:	9104      	str	r1, [sp, #16]
 801523a:	4909      	ldr	r1, [pc, #36]	@ (8015260 <siprintf+0x3c>)
 801523c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015240:	9105      	str	r1, [sp, #20]
 8015242:	6800      	ldr	r0, [r0, #0]
 8015244:	9301      	str	r3, [sp, #4]
 8015246:	a902      	add	r1, sp, #8
 8015248:	f001 fbfe 	bl	8016a48 <_svfiprintf_r>
 801524c:	9b02      	ldr	r3, [sp, #8]
 801524e:	2200      	movs	r2, #0
 8015250:	701a      	strb	r2, [r3, #0]
 8015252:	b01c      	add	sp, #112	@ 0x70
 8015254:	f85d eb04 	ldr.w	lr, [sp], #4
 8015258:	b003      	add	sp, #12
 801525a:	4770      	bx	lr
 801525c:	20000824 	.word	0x20000824
 8015260:	ffff0208 	.word	0xffff0208

08015264 <__sread>:
 8015264:	b510      	push	{r4, lr}
 8015266:	460c      	mov	r4, r1
 8015268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801526c:	f000 f900 	bl	8015470 <_read_r>
 8015270:	2800      	cmp	r0, #0
 8015272:	bfab      	itete	ge
 8015274:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015276:	89a3      	ldrhlt	r3, [r4, #12]
 8015278:	181b      	addge	r3, r3, r0
 801527a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801527e:	bfac      	ite	ge
 8015280:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015282:	81a3      	strhlt	r3, [r4, #12]
 8015284:	bd10      	pop	{r4, pc}

08015286 <__swrite>:
 8015286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801528a:	461f      	mov	r7, r3
 801528c:	898b      	ldrh	r3, [r1, #12]
 801528e:	05db      	lsls	r3, r3, #23
 8015290:	4605      	mov	r5, r0
 8015292:	460c      	mov	r4, r1
 8015294:	4616      	mov	r6, r2
 8015296:	d505      	bpl.n	80152a4 <__swrite+0x1e>
 8015298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801529c:	2302      	movs	r3, #2
 801529e:	2200      	movs	r2, #0
 80152a0:	f000 f8d4 	bl	801544c <_lseek_r>
 80152a4:	89a3      	ldrh	r3, [r4, #12]
 80152a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80152aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80152ae:	81a3      	strh	r3, [r4, #12]
 80152b0:	4632      	mov	r2, r6
 80152b2:	463b      	mov	r3, r7
 80152b4:	4628      	mov	r0, r5
 80152b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80152ba:	f000 b8fb 	b.w	80154b4 <_write_r>

080152be <__sseek>:
 80152be:	b510      	push	{r4, lr}
 80152c0:	460c      	mov	r4, r1
 80152c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152c6:	f000 f8c1 	bl	801544c <_lseek_r>
 80152ca:	1c43      	adds	r3, r0, #1
 80152cc:	89a3      	ldrh	r3, [r4, #12]
 80152ce:	bf15      	itete	ne
 80152d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80152d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80152d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80152da:	81a3      	strheq	r3, [r4, #12]
 80152dc:	bf18      	it	ne
 80152de:	81a3      	strhne	r3, [r4, #12]
 80152e0:	bd10      	pop	{r4, pc}

080152e2 <__sclose>:
 80152e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152e6:	f000 b8a1 	b.w	801542c <_close_r>

080152ea <__swbuf_r>:
 80152ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80152ec:	460e      	mov	r6, r1
 80152ee:	4614      	mov	r4, r2
 80152f0:	4605      	mov	r5, r0
 80152f2:	b118      	cbz	r0, 80152fc <__swbuf_r+0x12>
 80152f4:	6a03      	ldr	r3, [r0, #32]
 80152f6:	b90b      	cbnz	r3, 80152fc <__swbuf_r+0x12>
 80152f8:	f7ff feee 	bl	80150d8 <__sinit>
 80152fc:	69a3      	ldr	r3, [r4, #24]
 80152fe:	60a3      	str	r3, [r4, #8]
 8015300:	89a3      	ldrh	r3, [r4, #12]
 8015302:	071a      	lsls	r2, r3, #28
 8015304:	d501      	bpl.n	801530a <__swbuf_r+0x20>
 8015306:	6923      	ldr	r3, [r4, #16]
 8015308:	b943      	cbnz	r3, 801531c <__swbuf_r+0x32>
 801530a:	4621      	mov	r1, r4
 801530c:	4628      	mov	r0, r5
 801530e:	f000 f82b 	bl	8015368 <__swsetup_r>
 8015312:	b118      	cbz	r0, 801531c <__swbuf_r+0x32>
 8015314:	f04f 37ff 	mov.w	r7, #4294967295
 8015318:	4638      	mov	r0, r7
 801531a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801531c:	6823      	ldr	r3, [r4, #0]
 801531e:	6922      	ldr	r2, [r4, #16]
 8015320:	1a98      	subs	r0, r3, r2
 8015322:	6963      	ldr	r3, [r4, #20]
 8015324:	b2f6      	uxtb	r6, r6
 8015326:	4283      	cmp	r3, r0
 8015328:	4637      	mov	r7, r6
 801532a:	dc05      	bgt.n	8015338 <__swbuf_r+0x4e>
 801532c:	4621      	mov	r1, r4
 801532e:	4628      	mov	r0, r5
 8015330:	f001 fe4c 	bl	8016fcc <_fflush_r>
 8015334:	2800      	cmp	r0, #0
 8015336:	d1ed      	bne.n	8015314 <__swbuf_r+0x2a>
 8015338:	68a3      	ldr	r3, [r4, #8]
 801533a:	3b01      	subs	r3, #1
 801533c:	60a3      	str	r3, [r4, #8]
 801533e:	6823      	ldr	r3, [r4, #0]
 8015340:	1c5a      	adds	r2, r3, #1
 8015342:	6022      	str	r2, [r4, #0]
 8015344:	701e      	strb	r6, [r3, #0]
 8015346:	6962      	ldr	r2, [r4, #20]
 8015348:	1c43      	adds	r3, r0, #1
 801534a:	429a      	cmp	r2, r3
 801534c:	d004      	beq.n	8015358 <__swbuf_r+0x6e>
 801534e:	89a3      	ldrh	r3, [r4, #12]
 8015350:	07db      	lsls	r3, r3, #31
 8015352:	d5e1      	bpl.n	8015318 <__swbuf_r+0x2e>
 8015354:	2e0a      	cmp	r6, #10
 8015356:	d1df      	bne.n	8015318 <__swbuf_r+0x2e>
 8015358:	4621      	mov	r1, r4
 801535a:	4628      	mov	r0, r5
 801535c:	f001 fe36 	bl	8016fcc <_fflush_r>
 8015360:	2800      	cmp	r0, #0
 8015362:	d0d9      	beq.n	8015318 <__swbuf_r+0x2e>
 8015364:	e7d6      	b.n	8015314 <__swbuf_r+0x2a>
	...

08015368 <__swsetup_r>:
 8015368:	b538      	push	{r3, r4, r5, lr}
 801536a:	4b29      	ldr	r3, [pc, #164]	@ (8015410 <__swsetup_r+0xa8>)
 801536c:	4605      	mov	r5, r0
 801536e:	6818      	ldr	r0, [r3, #0]
 8015370:	460c      	mov	r4, r1
 8015372:	b118      	cbz	r0, 801537c <__swsetup_r+0x14>
 8015374:	6a03      	ldr	r3, [r0, #32]
 8015376:	b90b      	cbnz	r3, 801537c <__swsetup_r+0x14>
 8015378:	f7ff feae 	bl	80150d8 <__sinit>
 801537c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015380:	0719      	lsls	r1, r3, #28
 8015382:	d422      	bmi.n	80153ca <__swsetup_r+0x62>
 8015384:	06da      	lsls	r2, r3, #27
 8015386:	d407      	bmi.n	8015398 <__swsetup_r+0x30>
 8015388:	2209      	movs	r2, #9
 801538a:	602a      	str	r2, [r5, #0]
 801538c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015390:	81a3      	strh	r3, [r4, #12]
 8015392:	f04f 30ff 	mov.w	r0, #4294967295
 8015396:	e033      	b.n	8015400 <__swsetup_r+0x98>
 8015398:	0758      	lsls	r0, r3, #29
 801539a:	d512      	bpl.n	80153c2 <__swsetup_r+0x5a>
 801539c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801539e:	b141      	cbz	r1, 80153b2 <__swsetup_r+0x4a>
 80153a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80153a4:	4299      	cmp	r1, r3
 80153a6:	d002      	beq.n	80153ae <__swsetup_r+0x46>
 80153a8:	4628      	mov	r0, r5
 80153aa:	f000 ff1d 	bl	80161e8 <_free_r>
 80153ae:	2300      	movs	r3, #0
 80153b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80153b2:	89a3      	ldrh	r3, [r4, #12]
 80153b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80153b8:	81a3      	strh	r3, [r4, #12]
 80153ba:	2300      	movs	r3, #0
 80153bc:	6063      	str	r3, [r4, #4]
 80153be:	6923      	ldr	r3, [r4, #16]
 80153c0:	6023      	str	r3, [r4, #0]
 80153c2:	89a3      	ldrh	r3, [r4, #12]
 80153c4:	f043 0308 	orr.w	r3, r3, #8
 80153c8:	81a3      	strh	r3, [r4, #12]
 80153ca:	6923      	ldr	r3, [r4, #16]
 80153cc:	b94b      	cbnz	r3, 80153e2 <__swsetup_r+0x7a>
 80153ce:	89a3      	ldrh	r3, [r4, #12]
 80153d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80153d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80153d8:	d003      	beq.n	80153e2 <__swsetup_r+0x7a>
 80153da:	4621      	mov	r1, r4
 80153dc:	4628      	mov	r0, r5
 80153de:	f001 fe43 	bl	8017068 <__smakebuf_r>
 80153e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80153e6:	f013 0201 	ands.w	r2, r3, #1
 80153ea:	d00a      	beq.n	8015402 <__swsetup_r+0x9a>
 80153ec:	2200      	movs	r2, #0
 80153ee:	60a2      	str	r2, [r4, #8]
 80153f0:	6962      	ldr	r2, [r4, #20]
 80153f2:	4252      	negs	r2, r2
 80153f4:	61a2      	str	r2, [r4, #24]
 80153f6:	6922      	ldr	r2, [r4, #16]
 80153f8:	b942      	cbnz	r2, 801540c <__swsetup_r+0xa4>
 80153fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80153fe:	d1c5      	bne.n	801538c <__swsetup_r+0x24>
 8015400:	bd38      	pop	{r3, r4, r5, pc}
 8015402:	0799      	lsls	r1, r3, #30
 8015404:	bf58      	it	pl
 8015406:	6962      	ldrpl	r2, [r4, #20]
 8015408:	60a2      	str	r2, [r4, #8]
 801540a:	e7f4      	b.n	80153f6 <__swsetup_r+0x8e>
 801540c:	2000      	movs	r0, #0
 801540e:	e7f7      	b.n	8015400 <__swsetup_r+0x98>
 8015410:	20000824 	.word	0x20000824

08015414 <memset>:
 8015414:	4402      	add	r2, r0
 8015416:	4603      	mov	r3, r0
 8015418:	4293      	cmp	r3, r2
 801541a:	d100      	bne.n	801541e <memset+0xa>
 801541c:	4770      	bx	lr
 801541e:	f803 1b01 	strb.w	r1, [r3], #1
 8015422:	e7f9      	b.n	8015418 <memset+0x4>

08015424 <_localeconv_r>:
 8015424:	4800      	ldr	r0, [pc, #0]	@ (8015428 <_localeconv_r+0x4>)
 8015426:	4770      	bx	lr
 8015428:	20000964 	.word	0x20000964

0801542c <_close_r>:
 801542c:	b538      	push	{r3, r4, r5, lr}
 801542e:	4d06      	ldr	r5, [pc, #24]	@ (8015448 <_close_r+0x1c>)
 8015430:	2300      	movs	r3, #0
 8015432:	4604      	mov	r4, r0
 8015434:	4608      	mov	r0, r1
 8015436:	602b      	str	r3, [r5, #0]
 8015438:	f7ed fb48 	bl	8002acc <_close>
 801543c:	1c43      	adds	r3, r0, #1
 801543e:	d102      	bne.n	8015446 <_close_r+0x1a>
 8015440:	682b      	ldr	r3, [r5, #0]
 8015442:	b103      	cbz	r3, 8015446 <_close_r+0x1a>
 8015444:	6023      	str	r3, [r4, #0]
 8015446:	bd38      	pop	{r3, r4, r5, pc}
 8015448:	20036190 	.word	0x20036190

0801544c <_lseek_r>:
 801544c:	b538      	push	{r3, r4, r5, lr}
 801544e:	4d07      	ldr	r5, [pc, #28]	@ (801546c <_lseek_r+0x20>)
 8015450:	4604      	mov	r4, r0
 8015452:	4608      	mov	r0, r1
 8015454:	4611      	mov	r1, r2
 8015456:	2200      	movs	r2, #0
 8015458:	602a      	str	r2, [r5, #0]
 801545a:	461a      	mov	r2, r3
 801545c:	f7ed fb5d 	bl	8002b1a <_lseek>
 8015460:	1c43      	adds	r3, r0, #1
 8015462:	d102      	bne.n	801546a <_lseek_r+0x1e>
 8015464:	682b      	ldr	r3, [r5, #0]
 8015466:	b103      	cbz	r3, 801546a <_lseek_r+0x1e>
 8015468:	6023      	str	r3, [r4, #0]
 801546a:	bd38      	pop	{r3, r4, r5, pc}
 801546c:	20036190 	.word	0x20036190

08015470 <_read_r>:
 8015470:	b538      	push	{r3, r4, r5, lr}
 8015472:	4d07      	ldr	r5, [pc, #28]	@ (8015490 <_read_r+0x20>)
 8015474:	4604      	mov	r4, r0
 8015476:	4608      	mov	r0, r1
 8015478:	4611      	mov	r1, r2
 801547a:	2200      	movs	r2, #0
 801547c:	602a      	str	r2, [r5, #0]
 801547e:	461a      	mov	r2, r3
 8015480:	f7ed faeb 	bl	8002a5a <_read>
 8015484:	1c43      	adds	r3, r0, #1
 8015486:	d102      	bne.n	801548e <_read_r+0x1e>
 8015488:	682b      	ldr	r3, [r5, #0]
 801548a:	b103      	cbz	r3, 801548e <_read_r+0x1e>
 801548c:	6023      	str	r3, [r4, #0]
 801548e:	bd38      	pop	{r3, r4, r5, pc}
 8015490:	20036190 	.word	0x20036190

08015494 <_sbrk_r>:
 8015494:	b538      	push	{r3, r4, r5, lr}
 8015496:	4d06      	ldr	r5, [pc, #24]	@ (80154b0 <_sbrk_r+0x1c>)
 8015498:	2300      	movs	r3, #0
 801549a:	4604      	mov	r4, r0
 801549c:	4608      	mov	r0, r1
 801549e:	602b      	str	r3, [r5, #0]
 80154a0:	f7ed fb48 	bl	8002b34 <_sbrk>
 80154a4:	1c43      	adds	r3, r0, #1
 80154a6:	d102      	bne.n	80154ae <_sbrk_r+0x1a>
 80154a8:	682b      	ldr	r3, [r5, #0]
 80154aa:	b103      	cbz	r3, 80154ae <_sbrk_r+0x1a>
 80154ac:	6023      	str	r3, [r4, #0]
 80154ae:	bd38      	pop	{r3, r4, r5, pc}
 80154b0:	20036190 	.word	0x20036190

080154b4 <_write_r>:
 80154b4:	b538      	push	{r3, r4, r5, lr}
 80154b6:	4d07      	ldr	r5, [pc, #28]	@ (80154d4 <_write_r+0x20>)
 80154b8:	4604      	mov	r4, r0
 80154ba:	4608      	mov	r0, r1
 80154bc:	4611      	mov	r1, r2
 80154be:	2200      	movs	r2, #0
 80154c0:	602a      	str	r2, [r5, #0]
 80154c2:	461a      	mov	r2, r3
 80154c4:	f7ed fae6 	bl	8002a94 <_write>
 80154c8:	1c43      	adds	r3, r0, #1
 80154ca:	d102      	bne.n	80154d2 <_write_r+0x1e>
 80154cc:	682b      	ldr	r3, [r5, #0]
 80154ce:	b103      	cbz	r3, 80154d2 <_write_r+0x1e>
 80154d0:	6023      	str	r3, [r4, #0]
 80154d2:	bd38      	pop	{r3, r4, r5, pc}
 80154d4:	20036190 	.word	0x20036190

080154d8 <__errno>:
 80154d8:	4b01      	ldr	r3, [pc, #4]	@ (80154e0 <__errno+0x8>)
 80154da:	6818      	ldr	r0, [r3, #0]
 80154dc:	4770      	bx	lr
 80154de:	bf00      	nop
 80154e0:	20000824 	.word	0x20000824

080154e4 <__libc_init_array>:
 80154e4:	b570      	push	{r4, r5, r6, lr}
 80154e6:	4d0d      	ldr	r5, [pc, #52]	@ (801551c <__libc_init_array+0x38>)
 80154e8:	4c0d      	ldr	r4, [pc, #52]	@ (8015520 <__libc_init_array+0x3c>)
 80154ea:	1b64      	subs	r4, r4, r5
 80154ec:	10a4      	asrs	r4, r4, #2
 80154ee:	2600      	movs	r6, #0
 80154f0:	42a6      	cmp	r6, r4
 80154f2:	d109      	bne.n	8015508 <__libc_init_array+0x24>
 80154f4:	4d0b      	ldr	r5, [pc, #44]	@ (8015524 <__libc_init_array+0x40>)
 80154f6:	4c0c      	ldr	r4, [pc, #48]	@ (8015528 <__libc_init_array+0x44>)
 80154f8:	f002 fd6a 	bl	8017fd0 <_init>
 80154fc:	1b64      	subs	r4, r4, r5
 80154fe:	10a4      	asrs	r4, r4, #2
 8015500:	2600      	movs	r6, #0
 8015502:	42a6      	cmp	r6, r4
 8015504:	d105      	bne.n	8015512 <__libc_init_array+0x2e>
 8015506:	bd70      	pop	{r4, r5, r6, pc}
 8015508:	f855 3b04 	ldr.w	r3, [r5], #4
 801550c:	4798      	blx	r3
 801550e:	3601      	adds	r6, #1
 8015510:	e7ee      	b.n	80154f0 <__libc_init_array+0xc>
 8015512:	f855 3b04 	ldr.w	r3, [r5], #4
 8015516:	4798      	blx	r3
 8015518:	3601      	adds	r6, #1
 801551a:	e7f2      	b.n	8015502 <__libc_init_array+0x1e>
 801551c:	080d5db0 	.word	0x080d5db0
 8015520:	080d5db0 	.word	0x080d5db0
 8015524:	080d5db0 	.word	0x080d5db0
 8015528:	080d5db4 	.word	0x080d5db4

0801552c <__retarget_lock_init_recursive>:
 801552c:	4770      	bx	lr

0801552e <__retarget_lock_acquire_recursive>:
 801552e:	4770      	bx	lr

08015530 <__retarget_lock_release_recursive>:
 8015530:	4770      	bx	lr

08015532 <memcpy>:
 8015532:	440a      	add	r2, r1
 8015534:	4291      	cmp	r1, r2
 8015536:	f100 33ff 	add.w	r3, r0, #4294967295
 801553a:	d100      	bne.n	801553e <memcpy+0xc>
 801553c:	4770      	bx	lr
 801553e:	b510      	push	{r4, lr}
 8015540:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015544:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015548:	4291      	cmp	r1, r2
 801554a:	d1f9      	bne.n	8015540 <memcpy+0xe>
 801554c:	bd10      	pop	{r4, pc}

0801554e <quorem>:
 801554e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015552:	6903      	ldr	r3, [r0, #16]
 8015554:	690c      	ldr	r4, [r1, #16]
 8015556:	42a3      	cmp	r3, r4
 8015558:	4607      	mov	r7, r0
 801555a:	db7e      	blt.n	801565a <quorem+0x10c>
 801555c:	3c01      	subs	r4, #1
 801555e:	f101 0814 	add.w	r8, r1, #20
 8015562:	00a3      	lsls	r3, r4, #2
 8015564:	f100 0514 	add.w	r5, r0, #20
 8015568:	9300      	str	r3, [sp, #0]
 801556a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801556e:	9301      	str	r3, [sp, #4]
 8015570:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015574:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015578:	3301      	adds	r3, #1
 801557a:	429a      	cmp	r2, r3
 801557c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015580:	fbb2 f6f3 	udiv	r6, r2, r3
 8015584:	d32e      	bcc.n	80155e4 <quorem+0x96>
 8015586:	f04f 0a00 	mov.w	sl, #0
 801558a:	46c4      	mov	ip, r8
 801558c:	46ae      	mov	lr, r5
 801558e:	46d3      	mov	fp, sl
 8015590:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015594:	b298      	uxth	r0, r3
 8015596:	fb06 a000 	mla	r0, r6, r0, sl
 801559a:	0c02      	lsrs	r2, r0, #16
 801559c:	0c1b      	lsrs	r3, r3, #16
 801559e:	fb06 2303 	mla	r3, r6, r3, r2
 80155a2:	f8de 2000 	ldr.w	r2, [lr]
 80155a6:	b280      	uxth	r0, r0
 80155a8:	b292      	uxth	r2, r2
 80155aa:	1a12      	subs	r2, r2, r0
 80155ac:	445a      	add	r2, fp
 80155ae:	f8de 0000 	ldr.w	r0, [lr]
 80155b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80155b6:	b29b      	uxth	r3, r3
 80155b8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80155bc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80155c0:	b292      	uxth	r2, r2
 80155c2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80155c6:	45e1      	cmp	r9, ip
 80155c8:	f84e 2b04 	str.w	r2, [lr], #4
 80155cc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80155d0:	d2de      	bcs.n	8015590 <quorem+0x42>
 80155d2:	9b00      	ldr	r3, [sp, #0]
 80155d4:	58eb      	ldr	r3, [r5, r3]
 80155d6:	b92b      	cbnz	r3, 80155e4 <quorem+0x96>
 80155d8:	9b01      	ldr	r3, [sp, #4]
 80155da:	3b04      	subs	r3, #4
 80155dc:	429d      	cmp	r5, r3
 80155de:	461a      	mov	r2, r3
 80155e0:	d32f      	bcc.n	8015642 <quorem+0xf4>
 80155e2:	613c      	str	r4, [r7, #16]
 80155e4:	4638      	mov	r0, r7
 80155e6:	f001 f8c3 	bl	8016770 <__mcmp>
 80155ea:	2800      	cmp	r0, #0
 80155ec:	db25      	blt.n	801563a <quorem+0xec>
 80155ee:	4629      	mov	r1, r5
 80155f0:	2000      	movs	r0, #0
 80155f2:	f858 2b04 	ldr.w	r2, [r8], #4
 80155f6:	f8d1 c000 	ldr.w	ip, [r1]
 80155fa:	fa1f fe82 	uxth.w	lr, r2
 80155fe:	fa1f f38c 	uxth.w	r3, ip
 8015602:	eba3 030e 	sub.w	r3, r3, lr
 8015606:	4403      	add	r3, r0
 8015608:	0c12      	lsrs	r2, r2, #16
 801560a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801560e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015612:	b29b      	uxth	r3, r3
 8015614:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015618:	45c1      	cmp	r9, r8
 801561a:	f841 3b04 	str.w	r3, [r1], #4
 801561e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015622:	d2e6      	bcs.n	80155f2 <quorem+0xa4>
 8015624:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015628:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801562c:	b922      	cbnz	r2, 8015638 <quorem+0xea>
 801562e:	3b04      	subs	r3, #4
 8015630:	429d      	cmp	r5, r3
 8015632:	461a      	mov	r2, r3
 8015634:	d30b      	bcc.n	801564e <quorem+0x100>
 8015636:	613c      	str	r4, [r7, #16]
 8015638:	3601      	adds	r6, #1
 801563a:	4630      	mov	r0, r6
 801563c:	b003      	add	sp, #12
 801563e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015642:	6812      	ldr	r2, [r2, #0]
 8015644:	3b04      	subs	r3, #4
 8015646:	2a00      	cmp	r2, #0
 8015648:	d1cb      	bne.n	80155e2 <quorem+0x94>
 801564a:	3c01      	subs	r4, #1
 801564c:	e7c6      	b.n	80155dc <quorem+0x8e>
 801564e:	6812      	ldr	r2, [r2, #0]
 8015650:	3b04      	subs	r3, #4
 8015652:	2a00      	cmp	r2, #0
 8015654:	d1ef      	bne.n	8015636 <quorem+0xe8>
 8015656:	3c01      	subs	r4, #1
 8015658:	e7ea      	b.n	8015630 <quorem+0xe2>
 801565a:	2000      	movs	r0, #0
 801565c:	e7ee      	b.n	801563c <quorem+0xee>
	...

08015660 <_dtoa_r>:
 8015660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015664:	69c7      	ldr	r7, [r0, #28]
 8015666:	b099      	sub	sp, #100	@ 0x64
 8015668:	ed8d 0b02 	vstr	d0, [sp, #8]
 801566c:	ec55 4b10 	vmov	r4, r5, d0
 8015670:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8015672:	9109      	str	r1, [sp, #36]	@ 0x24
 8015674:	4683      	mov	fp, r0
 8015676:	920e      	str	r2, [sp, #56]	@ 0x38
 8015678:	9313      	str	r3, [sp, #76]	@ 0x4c
 801567a:	b97f      	cbnz	r7, 801569c <_dtoa_r+0x3c>
 801567c:	2010      	movs	r0, #16
 801567e:	f7fe ff63 	bl	8014548 <malloc>
 8015682:	4602      	mov	r2, r0
 8015684:	f8cb 001c 	str.w	r0, [fp, #28]
 8015688:	b920      	cbnz	r0, 8015694 <_dtoa_r+0x34>
 801568a:	4ba7      	ldr	r3, [pc, #668]	@ (8015928 <_dtoa_r+0x2c8>)
 801568c:	21ef      	movs	r1, #239	@ 0xef
 801568e:	48a7      	ldr	r0, [pc, #668]	@ (801592c <_dtoa_r+0x2cc>)
 8015690:	f001 fd62 	bl	8017158 <__assert_func>
 8015694:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8015698:	6007      	str	r7, [r0, #0]
 801569a:	60c7      	str	r7, [r0, #12]
 801569c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80156a0:	6819      	ldr	r1, [r3, #0]
 80156a2:	b159      	cbz	r1, 80156bc <_dtoa_r+0x5c>
 80156a4:	685a      	ldr	r2, [r3, #4]
 80156a6:	604a      	str	r2, [r1, #4]
 80156a8:	2301      	movs	r3, #1
 80156aa:	4093      	lsls	r3, r2
 80156ac:	608b      	str	r3, [r1, #8]
 80156ae:	4658      	mov	r0, fp
 80156b0:	f000 fe24 	bl	80162fc <_Bfree>
 80156b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80156b8:	2200      	movs	r2, #0
 80156ba:	601a      	str	r2, [r3, #0]
 80156bc:	1e2b      	subs	r3, r5, #0
 80156be:	bfb9      	ittee	lt
 80156c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80156c4:	9303      	strlt	r3, [sp, #12]
 80156c6:	2300      	movge	r3, #0
 80156c8:	6033      	strge	r3, [r6, #0]
 80156ca:	9f03      	ldr	r7, [sp, #12]
 80156cc:	4b98      	ldr	r3, [pc, #608]	@ (8015930 <_dtoa_r+0x2d0>)
 80156ce:	bfbc      	itt	lt
 80156d0:	2201      	movlt	r2, #1
 80156d2:	6032      	strlt	r2, [r6, #0]
 80156d4:	43bb      	bics	r3, r7
 80156d6:	d112      	bne.n	80156fe <_dtoa_r+0x9e>
 80156d8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80156da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80156de:	6013      	str	r3, [r2, #0]
 80156e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80156e4:	4323      	orrs	r3, r4
 80156e6:	f000 854d 	beq.w	8016184 <_dtoa_r+0xb24>
 80156ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80156ec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8015944 <_dtoa_r+0x2e4>
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	f000 854f 	beq.w	8016194 <_dtoa_r+0xb34>
 80156f6:	f10a 0303 	add.w	r3, sl, #3
 80156fa:	f000 bd49 	b.w	8016190 <_dtoa_r+0xb30>
 80156fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015702:	2200      	movs	r2, #0
 8015704:	ec51 0b17 	vmov	r0, r1, d7
 8015708:	2300      	movs	r3, #0
 801570a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801570e:	f7eb fa5b 	bl	8000bc8 <__aeabi_dcmpeq>
 8015712:	4680      	mov	r8, r0
 8015714:	b158      	cbz	r0, 801572e <_dtoa_r+0xce>
 8015716:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8015718:	2301      	movs	r3, #1
 801571a:	6013      	str	r3, [r2, #0]
 801571c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801571e:	b113      	cbz	r3, 8015726 <_dtoa_r+0xc6>
 8015720:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8015722:	4b84      	ldr	r3, [pc, #528]	@ (8015934 <_dtoa_r+0x2d4>)
 8015724:	6013      	str	r3, [r2, #0]
 8015726:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8015948 <_dtoa_r+0x2e8>
 801572a:	f000 bd33 	b.w	8016194 <_dtoa_r+0xb34>
 801572e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8015732:	aa16      	add	r2, sp, #88	@ 0x58
 8015734:	a917      	add	r1, sp, #92	@ 0x5c
 8015736:	4658      	mov	r0, fp
 8015738:	f001 f8ca 	bl	80168d0 <__d2b>
 801573c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015740:	4681      	mov	r9, r0
 8015742:	2e00      	cmp	r6, #0
 8015744:	d077      	beq.n	8015836 <_dtoa_r+0x1d6>
 8015746:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015748:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801574c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015750:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015754:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015758:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801575c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015760:	4619      	mov	r1, r3
 8015762:	2200      	movs	r2, #0
 8015764:	4b74      	ldr	r3, [pc, #464]	@ (8015938 <_dtoa_r+0x2d8>)
 8015766:	f7ea fe0f 	bl	8000388 <__aeabi_dsub>
 801576a:	a369      	add	r3, pc, #420	@ (adr r3, 8015910 <_dtoa_r+0x2b0>)
 801576c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015770:	f7ea ffc2 	bl	80006f8 <__aeabi_dmul>
 8015774:	a368      	add	r3, pc, #416	@ (adr r3, 8015918 <_dtoa_r+0x2b8>)
 8015776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801577a:	f7ea fe07 	bl	800038c <__adddf3>
 801577e:	4604      	mov	r4, r0
 8015780:	4630      	mov	r0, r6
 8015782:	460d      	mov	r5, r1
 8015784:	f7ea ff4e 	bl	8000624 <__aeabi_i2d>
 8015788:	a365      	add	r3, pc, #404	@ (adr r3, 8015920 <_dtoa_r+0x2c0>)
 801578a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801578e:	f7ea ffb3 	bl	80006f8 <__aeabi_dmul>
 8015792:	4602      	mov	r2, r0
 8015794:	460b      	mov	r3, r1
 8015796:	4620      	mov	r0, r4
 8015798:	4629      	mov	r1, r5
 801579a:	f7ea fdf7 	bl	800038c <__adddf3>
 801579e:	4604      	mov	r4, r0
 80157a0:	460d      	mov	r5, r1
 80157a2:	f7eb fa59 	bl	8000c58 <__aeabi_d2iz>
 80157a6:	2200      	movs	r2, #0
 80157a8:	4607      	mov	r7, r0
 80157aa:	2300      	movs	r3, #0
 80157ac:	4620      	mov	r0, r4
 80157ae:	4629      	mov	r1, r5
 80157b0:	f7eb fa14 	bl	8000bdc <__aeabi_dcmplt>
 80157b4:	b140      	cbz	r0, 80157c8 <_dtoa_r+0x168>
 80157b6:	4638      	mov	r0, r7
 80157b8:	f7ea ff34 	bl	8000624 <__aeabi_i2d>
 80157bc:	4622      	mov	r2, r4
 80157be:	462b      	mov	r3, r5
 80157c0:	f7eb fa02 	bl	8000bc8 <__aeabi_dcmpeq>
 80157c4:	b900      	cbnz	r0, 80157c8 <_dtoa_r+0x168>
 80157c6:	3f01      	subs	r7, #1
 80157c8:	2f16      	cmp	r7, #22
 80157ca:	d851      	bhi.n	8015870 <_dtoa_r+0x210>
 80157cc:	4b5b      	ldr	r3, [pc, #364]	@ (801593c <_dtoa_r+0x2dc>)
 80157ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80157d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80157da:	f7eb f9ff 	bl	8000bdc <__aeabi_dcmplt>
 80157de:	2800      	cmp	r0, #0
 80157e0:	d048      	beq.n	8015874 <_dtoa_r+0x214>
 80157e2:	3f01      	subs	r7, #1
 80157e4:	2300      	movs	r3, #0
 80157e6:	9312      	str	r3, [sp, #72]	@ 0x48
 80157e8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80157ea:	1b9b      	subs	r3, r3, r6
 80157ec:	1e5a      	subs	r2, r3, #1
 80157ee:	bf44      	itt	mi
 80157f0:	f1c3 0801 	rsbmi	r8, r3, #1
 80157f4:	2300      	movmi	r3, #0
 80157f6:	9208      	str	r2, [sp, #32]
 80157f8:	bf54      	ite	pl
 80157fa:	f04f 0800 	movpl.w	r8, #0
 80157fe:	9308      	strmi	r3, [sp, #32]
 8015800:	2f00      	cmp	r7, #0
 8015802:	db39      	blt.n	8015878 <_dtoa_r+0x218>
 8015804:	9b08      	ldr	r3, [sp, #32]
 8015806:	970f      	str	r7, [sp, #60]	@ 0x3c
 8015808:	443b      	add	r3, r7
 801580a:	9308      	str	r3, [sp, #32]
 801580c:	2300      	movs	r3, #0
 801580e:	930a      	str	r3, [sp, #40]	@ 0x28
 8015810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015812:	2b09      	cmp	r3, #9
 8015814:	d864      	bhi.n	80158e0 <_dtoa_r+0x280>
 8015816:	2b05      	cmp	r3, #5
 8015818:	bfc4      	itt	gt
 801581a:	3b04      	subgt	r3, #4
 801581c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801581e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015820:	f1a3 0302 	sub.w	r3, r3, #2
 8015824:	bfcc      	ite	gt
 8015826:	2400      	movgt	r4, #0
 8015828:	2401      	movle	r4, #1
 801582a:	2b03      	cmp	r3, #3
 801582c:	d863      	bhi.n	80158f6 <_dtoa_r+0x296>
 801582e:	e8df f003 	tbb	[pc, r3]
 8015832:	372a      	.short	0x372a
 8015834:	5535      	.short	0x5535
 8015836:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801583a:	441e      	add	r6, r3
 801583c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8015840:	2b20      	cmp	r3, #32
 8015842:	bfc1      	itttt	gt
 8015844:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015848:	409f      	lslgt	r7, r3
 801584a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801584e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015852:	bfd6      	itet	le
 8015854:	f1c3 0320 	rsble	r3, r3, #32
 8015858:	ea47 0003 	orrgt.w	r0, r7, r3
 801585c:	fa04 f003 	lslle.w	r0, r4, r3
 8015860:	f7ea fed0 	bl	8000604 <__aeabi_ui2d>
 8015864:	2201      	movs	r2, #1
 8015866:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801586a:	3e01      	subs	r6, #1
 801586c:	9214      	str	r2, [sp, #80]	@ 0x50
 801586e:	e777      	b.n	8015760 <_dtoa_r+0x100>
 8015870:	2301      	movs	r3, #1
 8015872:	e7b8      	b.n	80157e6 <_dtoa_r+0x186>
 8015874:	9012      	str	r0, [sp, #72]	@ 0x48
 8015876:	e7b7      	b.n	80157e8 <_dtoa_r+0x188>
 8015878:	427b      	negs	r3, r7
 801587a:	930a      	str	r3, [sp, #40]	@ 0x28
 801587c:	2300      	movs	r3, #0
 801587e:	eba8 0807 	sub.w	r8, r8, r7
 8015882:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015884:	e7c4      	b.n	8015810 <_dtoa_r+0x1b0>
 8015886:	2300      	movs	r3, #0
 8015888:	930b      	str	r3, [sp, #44]	@ 0x2c
 801588a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801588c:	2b00      	cmp	r3, #0
 801588e:	dc35      	bgt.n	80158fc <_dtoa_r+0x29c>
 8015890:	2301      	movs	r3, #1
 8015892:	9300      	str	r3, [sp, #0]
 8015894:	9307      	str	r3, [sp, #28]
 8015896:	461a      	mov	r2, r3
 8015898:	920e      	str	r2, [sp, #56]	@ 0x38
 801589a:	e00b      	b.n	80158b4 <_dtoa_r+0x254>
 801589c:	2301      	movs	r3, #1
 801589e:	e7f3      	b.n	8015888 <_dtoa_r+0x228>
 80158a0:	2300      	movs	r3, #0
 80158a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80158a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80158a6:	18fb      	adds	r3, r7, r3
 80158a8:	9300      	str	r3, [sp, #0]
 80158aa:	3301      	adds	r3, #1
 80158ac:	2b01      	cmp	r3, #1
 80158ae:	9307      	str	r3, [sp, #28]
 80158b0:	bfb8      	it	lt
 80158b2:	2301      	movlt	r3, #1
 80158b4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80158b8:	2100      	movs	r1, #0
 80158ba:	2204      	movs	r2, #4
 80158bc:	f102 0514 	add.w	r5, r2, #20
 80158c0:	429d      	cmp	r5, r3
 80158c2:	d91f      	bls.n	8015904 <_dtoa_r+0x2a4>
 80158c4:	6041      	str	r1, [r0, #4]
 80158c6:	4658      	mov	r0, fp
 80158c8:	f000 fcd8 	bl	801627c <_Balloc>
 80158cc:	4682      	mov	sl, r0
 80158ce:	2800      	cmp	r0, #0
 80158d0:	d13c      	bne.n	801594c <_dtoa_r+0x2ec>
 80158d2:	4b1b      	ldr	r3, [pc, #108]	@ (8015940 <_dtoa_r+0x2e0>)
 80158d4:	4602      	mov	r2, r0
 80158d6:	f240 11af 	movw	r1, #431	@ 0x1af
 80158da:	e6d8      	b.n	801568e <_dtoa_r+0x2e>
 80158dc:	2301      	movs	r3, #1
 80158de:	e7e0      	b.n	80158a2 <_dtoa_r+0x242>
 80158e0:	2401      	movs	r4, #1
 80158e2:	2300      	movs	r3, #0
 80158e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80158e6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80158e8:	f04f 33ff 	mov.w	r3, #4294967295
 80158ec:	9300      	str	r3, [sp, #0]
 80158ee:	9307      	str	r3, [sp, #28]
 80158f0:	2200      	movs	r2, #0
 80158f2:	2312      	movs	r3, #18
 80158f4:	e7d0      	b.n	8015898 <_dtoa_r+0x238>
 80158f6:	2301      	movs	r3, #1
 80158f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80158fa:	e7f5      	b.n	80158e8 <_dtoa_r+0x288>
 80158fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80158fe:	9300      	str	r3, [sp, #0]
 8015900:	9307      	str	r3, [sp, #28]
 8015902:	e7d7      	b.n	80158b4 <_dtoa_r+0x254>
 8015904:	3101      	adds	r1, #1
 8015906:	0052      	lsls	r2, r2, #1
 8015908:	e7d8      	b.n	80158bc <_dtoa_r+0x25c>
 801590a:	bf00      	nop
 801590c:	f3af 8000 	nop.w
 8015910:	636f4361 	.word	0x636f4361
 8015914:	3fd287a7 	.word	0x3fd287a7
 8015918:	8b60c8b3 	.word	0x8b60c8b3
 801591c:	3fc68a28 	.word	0x3fc68a28
 8015920:	509f79fb 	.word	0x509f79fb
 8015924:	3fd34413 	.word	0x3fd34413
 8015928:	080d5691 	.word	0x080d5691
 801592c:	080d56a8 	.word	0x080d56a8
 8015930:	7ff00000 	.word	0x7ff00000
 8015934:	080d5661 	.word	0x080d5661
 8015938:	3ff80000 	.word	0x3ff80000
 801593c:	080d57a0 	.word	0x080d57a0
 8015940:	080d5700 	.word	0x080d5700
 8015944:	080d568d 	.word	0x080d568d
 8015948:	080d5660 	.word	0x080d5660
 801594c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8015950:	6018      	str	r0, [r3, #0]
 8015952:	9b07      	ldr	r3, [sp, #28]
 8015954:	2b0e      	cmp	r3, #14
 8015956:	f200 80a4 	bhi.w	8015aa2 <_dtoa_r+0x442>
 801595a:	2c00      	cmp	r4, #0
 801595c:	f000 80a1 	beq.w	8015aa2 <_dtoa_r+0x442>
 8015960:	2f00      	cmp	r7, #0
 8015962:	dd33      	ble.n	80159cc <_dtoa_r+0x36c>
 8015964:	4bad      	ldr	r3, [pc, #692]	@ (8015c1c <_dtoa_r+0x5bc>)
 8015966:	f007 020f 	and.w	r2, r7, #15
 801596a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801596e:	ed93 7b00 	vldr	d7, [r3]
 8015972:	05f8      	lsls	r0, r7, #23
 8015974:	ed8d 7b04 	vstr	d7, [sp, #16]
 8015978:	ea4f 1427 	mov.w	r4, r7, asr #4
 801597c:	d516      	bpl.n	80159ac <_dtoa_r+0x34c>
 801597e:	4ba8      	ldr	r3, [pc, #672]	@ (8015c20 <_dtoa_r+0x5c0>)
 8015980:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015984:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015988:	f7ea ffe0 	bl	800094c <__aeabi_ddiv>
 801598c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015990:	f004 040f 	and.w	r4, r4, #15
 8015994:	2603      	movs	r6, #3
 8015996:	4da2      	ldr	r5, [pc, #648]	@ (8015c20 <_dtoa_r+0x5c0>)
 8015998:	b954      	cbnz	r4, 80159b0 <_dtoa_r+0x350>
 801599a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801599e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80159a2:	f7ea ffd3 	bl	800094c <__aeabi_ddiv>
 80159a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80159aa:	e028      	b.n	80159fe <_dtoa_r+0x39e>
 80159ac:	2602      	movs	r6, #2
 80159ae:	e7f2      	b.n	8015996 <_dtoa_r+0x336>
 80159b0:	07e1      	lsls	r1, r4, #31
 80159b2:	d508      	bpl.n	80159c6 <_dtoa_r+0x366>
 80159b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80159b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80159bc:	f7ea fe9c 	bl	80006f8 <__aeabi_dmul>
 80159c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80159c4:	3601      	adds	r6, #1
 80159c6:	1064      	asrs	r4, r4, #1
 80159c8:	3508      	adds	r5, #8
 80159ca:	e7e5      	b.n	8015998 <_dtoa_r+0x338>
 80159cc:	f000 80d2 	beq.w	8015b74 <_dtoa_r+0x514>
 80159d0:	427c      	negs	r4, r7
 80159d2:	4b92      	ldr	r3, [pc, #584]	@ (8015c1c <_dtoa_r+0x5bc>)
 80159d4:	4d92      	ldr	r5, [pc, #584]	@ (8015c20 <_dtoa_r+0x5c0>)
 80159d6:	f004 020f 	and.w	r2, r4, #15
 80159da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80159de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80159e6:	f7ea fe87 	bl	80006f8 <__aeabi_dmul>
 80159ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80159ee:	1124      	asrs	r4, r4, #4
 80159f0:	2300      	movs	r3, #0
 80159f2:	2602      	movs	r6, #2
 80159f4:	2c00      	cmp	r4, #0
 80159f6:	f040 80b2 	bne.w	8015b5e <_dtoa_r+0x4fe>
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d1d3      	bne.n	80159a6 <_dtoa_r+0x346>
 80159fe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015a00:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8015a04:	2b00      	cmp	r3, #0
 8015a06:	f000 80b7 	beq.w	8015b78 <_dtoa_r+0x518>
 8015a0a:	4b86      	ldr	r3, [pc, #536]	@ (8015c24 <_dtoa_r+0x5c4>)
 8015a0c:	2200      	movs	r2, #0
 8015a0e:	4620      	mov	r0, r4
 8015a10:	4629      	mov	r1, r5
 8015a12:	f7eb f8e3 	bl	8000bdc <__aeabi_dcmplt>
 8015a16:	2800      	cmp	r0, #0
 8015a18:	f000 80ae 	beq.w	8015b78 <_dtoa_r+0x518>
 8015a1c:	9b07      	ldr	r3, [sp, #28]
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	f000 80aa 	beq.w	8015b78 <_dtoa_r+0x518>
 8015a24:	9b00      	ldr	r3, [sp, #0]
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	dd37      	ble.n	8015a9a <_dtoa_r+0x43a>
 8015a2a:	1e7b      	subs	r3, r7, #1
 8015a2c:	9304      	str	r3, [sp, #16]
 8015a2e:	4620      	mov	r0, r4
 8015a30:	4b7d      	ldr	r3, [pc, #500]	@ (8015c28 <_dtoa_r+0x5c8>)
 8015a32:	2200      	movs	r2, #0
 8015a34:	4629      	mov	r1, r5
 8015a36:	f7ea fe5f 	bl	80006f8 <__aeabi_dmul>
 8015a3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015a3e:	9c00      	ldr	r4, [sp, #0]
 8015a40:	3601      	adds	r6, #1
 8015a42:	4630      	mov	r0, r6
 8015a44:	f7ea fdee 	bl	8000624 <__aeabi_i2d>
 8015a48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015a4c:	f7ea fe54 	bl	80006f8 <__aeabi_dmul>
 8015a50:	4b76      	ldr	r3, [pc, #472]	@ (8015c2c <_dtoa_r+0x5cc>)
 8015a52:	2200      	movs	r2, #0
 8015a54:	f7ea fc9a 	bl	800038c <__adddf3>
 8015a58:	4605      	mov	r5, r0
 8015a5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015a5e:	2c00      	cmp	r4, #0
 8015a60:	f040 808d 	bne.w	8015b7e <_dtoa_r+0x51e>
 8015a64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015a68:	4b71      	ldr	r3, [pc, #452]	@ (8015c30 <_dtoa_r+0x5d0>)
 8015a6a:	2200      	movs	r2, #0
 8015a6c:	f7ea fc8c 	bl	8000388 <__aeabi_dsub>
 8015a70:	4602      	mov	r2, r0
 8015a72:	460b      	mov	r3, r1
 8015a74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015a78:	462a      	mov	r2, r5
 8015a7a:	4633      	mov	r3, r6
 8015a7c:	f7eb f8cc 	bl	8000c18 <__aeabi_dcmpgt>
 8015a80:	2800      	cmp	r0, #0
 8015a82:	f040 828b 	bne.w	8015f9c <_dtoa_r+0x93c>
 8015a86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015a8a:	462a      	mov	r2, r5
 8015a8c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015a90:	f7eb f8a4 	bl	8000bdc <__aeabi_dcmplt>
 8015a94:	2800      	cmp	r0, #0
 8015a96:	f040 8128 	bne.w	8015cea <_dtoa_r+0x68a>
 8015a9a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8015a9e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8015aa2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	f2c0 815a 	blt.w	8015d5e <_dtoa_r+0x6fe>
 8015aaa:	2f0e      	cmp	r7, #14
 8015aac:	f300 8157 	bgt.w	8015d5e <_dtoa_r+0x6fe>
 8015ab0:	4b5a      	ldr	r3, [pc, #360]	@ (8015c1c <_dtoa_r+0x5bc>)
 8015ab2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015ab6:	ed93 7b00 	vldr	d7, [r3]
 8015aba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	ed8d 7b00 	vstr	d7, [sp]
 8015ac2:	da03      	bge.n	8015acc <_dtoa_r+0x46c>
 8015ac4:	9b07      	ldr	r3, [sp, #28]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	f340 8101 	ble.w	8015cce <_dtoa_r+0x66e>
 8015acc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8015ad0:	4656      	mov	r6, sl
 8015ad2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015ad6:	4620      	mov	r0, r4
 8015ad8:	4629      	mov	r1, r5
 8015ada:	f7ea ff37 	bl	800094c <__aeabi_ddiv>
 8015ade:	f7eb f8bb 	bl	8000c58 <__aeabi_d2iz>
 8015ae2:	4680      	mov	r8, r0
 8015ae4:	f7ea fd9e 	bl	8000624 <__aeabi_i2d>
 8015ae8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015aec:	f7ea fe04 	bl	80006f8 <__aeabi_dmul>
 8015af0:	4602      	mov	r2, r0
 8015af2:	460b      	mov	r3, r1
 8015af4:	4620      	mov	r0, r4
 8015af6:	4629      	mov	r1, r5
 8015af8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8015afc:	f7ea fc44 	bl	8000388 <__aeabi_dsub>
 8015b00:	f806 4b01 	strb.w	r4, [r6], #1
 8015b04:	9d07      	ldr	r5, [sp, #28]
 8015b06:	eba6 040a 	sub.w	r4, r6, sl
 8015b0a:	42a5      	cmp	r5, r4
 8015b0c:	4602      	mov	r2, r0
 8015b0e:	460b      	mov	r3, r1
 8015b10:	f040 8117 	bne.w	8015d42 <_dtoa_r+0x6e2>
 8015b14:	f7ea fc3a 	bl	800038c <__adddf3>
 8015b18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015b1c:	4604      	mov	r4, r0
 8015b1e:	460d      	mov	r5, r1
 8015b20:	f7eb f87a 	bl	8000c18 <__aeabi_dcmpgt>
 8015b24:	2800      	cmp	r0, #0
 8015b26:	f040 80f9 	bne.w	8015d1c <_dtoa_r+0x6bc>
 8015b2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015b2e:	4620      	mov	r0, r4
 8015b30:	4629      	mov	r1, r5
 8015b32:	f7eb f849 	bl	8000bc8 <__aeabi_dcmpeq>
 8015b36:	b118      	cbz	r0, 8015b40 <_dtoa_r+0x4e0>
 8015b38:	f018 0f01 	tst.w	r8, #1
 8015b3c:	f040 80ee 	bne.w	8015d1c <_dtoa_r+0x6bc>
 8015b40:	4649      	mov	r1, r9
 8015b42:	4658      	mov	r0, fp
 8015b44:	f000 fbda 	bl	80162fc <_Bfree>
 8015b48:	2300      	movs	r3, #0
 8015b4a:	7033      	strb	r3, [r6, #0]
 8015b4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015b4e:	3701      	adds	r7, #1
 8015b50:	601f      	str	r7, [r3, #0]
 8015b52:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8015b54:	2b00      	cmp	r3, #0
 8015b56:	f000 831d 	beq.w	8016194 <_dtoa_r+0xb34>
 8015b5a:	601e      	str	r6, [r3, #0]
 8015b5c:	e31a      	b.n	8016194 <_dtoa_r+0xb34>
 8015b5e:	07e2      	lsls	r2, r4, #31
 8015b60:	d505      	bpl.n	8015b6e <_dtoa_r+0x50e>
 8015b62:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015b66:	f7ea fdc7 	bl	80006f8 <__aeabi_dmul>
 8015b6a:	3601      	adds	r6, #1
 8015b6c:	2301      	movs	r3, #1
 8015b6e:	1064      	asrs	r4, r4, #1
 8015b70:	3508      	adds	r5, #8
 8015b72:	e73f      	b.n	80159f4 <_dtoa_r+0x394>
 8015b74:	2602      	movs	r6, #2
 8015b76:	e742      	b.n	80159fe <_dtoa_r+0x39e>
 8015b78:	9c07      	ldr	r4, [sp, #28]
 8015b7a:	9704      	str	r7, [sp, #16]
 8015b7c:	e761      	b.n	8015a42 <_dtoa_r+0x3e2>
 8015b7e:	4b27      	ldr	r3, [pc, #156]	@ (8015c1c <_dtoa_r+0x5bc>)
 8015b80:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015b82:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015b86:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015b8a:	4454      	add	r4, sl
 8015b8c:	2900      	cmp	r1, #0
 8015b8e:	d053      	beq.n	8015c38 <_dtoa_r+0x5d8>
 8015b90:	4928      	ldr	r1, [pc, #160]	@ (8015c34 <_dtoa_r+0x5d4>)
 8015b92:	2000      	movs	r0, #0
 8015b94:	f7ea feda 	bl	800094c <__aeabi_ddiv>
 8015b98:	4633      	mov	r3, r6
 8015b9a:	462a      	mov	r2, r5
 8015b9c:	f7ea fbf4 	bl	8000388 <__aeabi_dsub>
 8015ba0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8015ba4:	4656      	mov	r6, sl
 8015ba6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015baa:	f7eb f855 	bl	8000c58 <__aeabi_d2iz>
 8015bae:	4605      	mov	r5, r0
 8015bb0:	f7ea fd38 	bl	8000624 <__aeabi_i2d>
 8015bb4:	4602      	mov	r2, r0
 8015bb6:	460b      	mov	r3, r1
 8015bb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015bbc:	f7ea fbe4 	bl	8000388 <__aeabi_dsub>
 8015bc0:	3530      	adds	r5, #48	@ 0x30
 8015bc2:	4602      	mov	r2, r0
 8015bc4:	460b      	mov	r3, r1
 8015bc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015bca:	f806 5b01 	strb.w	r5, [r6], #1
 8015bce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8015bd2:	f7eb f803 	bl	8000bdc <__aeabi_dcmplt>
 8015bd6:	2800      	cmp	r0, #0
 8015bd8:	d171      	bne.n	8015cbe <_dtoa_r+0x65e>
 8015bda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015bde:	4911      	ldr	r1, [pc, #68]	@ (8015c24 <_dtoa_r+0x5c4>)
 8015be0:	2000      	movs	r0, #0
 8015be2:	f7ea fbd1 	bl	8000388 <__aeabi_dsub>
 8015be6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8015bea:	f7ea fff7 	bl	8000bdc <__aeabi_dcmplt>
 8015bee:	2800      	cmp	r0, #0
 8015bf0:	f040 8095 	bne.w	8015d1e <_dtoa_r+0x6be>
 8015bf4:	42a6      	cmp	r6, r4
 8015bf6:	f43f af50 	beq.w	8015a9a <_dtoa_r+0x43a>
 8015bfa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8015bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8015c28 <_dtoa_r+0x5c8>)
 8015c00:	2200      	movs	r2, #0
 8015c02:	f7ea fd79 	bl	80006f8 <__aeabi_dmul>
 8015c06:	4b08      	ldr	r3, [pc, #32]	@ (8015c28 <_dtoa_r+0x5c8>)
 8015c08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8015c0c:	2200      	movs	r2, #0
 8015c0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015c12:	f7ea fd71 	bl	80006f8 <__aeabi_dmul>
 8015c16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015c1a:	e7c4      	b.n	8015ba6 <_dtoa_r+0x546>
 8015c1c:	080d57a0 	.word	0x080d57a0
 8015c20:	080d5778 	.word	0x080d5778
 8015c24:	3ff00000 	.word	0x3ff00000
 8015c28:	40240000 	.word	0x40240000
 8015c2c:	401c0000 	.word	0x401c0000
 8015c30:	40140000 	.word	0x40140000
 8015c34:	3fe00000 	.word	0x3fe00000
 8015c38:	4631      	mov	r1, r6
 8015c3a:	4628      	mov	r0, r5
 8015c3c:	f7ea fd5c 	bl	80006f8 <__aeabi_dmul>
 8015c40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8015c44:	9415      	str	r4, [sp, #84]	@ 0x54
 8015c46:	4656      	mov	r6, sl
 8015c48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015c4c:	f7eb f804 	bl	8000c58 <__aeabi_d2iz>
 8015c50:	4605      	mov	r5, r0
 8015c52:	f7ea fce7 	bl	8000624 <__aeabi_i2d>
 8015c56:	4602      	mov	r2, r0
 8015c58:	460b      	mov	r3, r1
 8015c5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015c5e:	f7ea fb93 	bl	8000388 <__aeabi_dsub>
 8015c62:	3530      	adds	r5, #48	@ 0x30
 8015c64:	f806 5b01 	strb.w	r5, [r6], #1
 8015c68:	4602      	mov	r2, r0
 8015c6a:	460b      	mov	r3, r1
 8015c6c:	42a6      	cmp	r6, r4
 8015c6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015c72:	f04f 0200 	mov.w	r2, #0
 8015c76:	d124      	bne.n	8015cc2 <_dtoa_r+0x662>
 8015c78:	4bac      	ldr	r3, [pc, #688]	@ (8015f2c <_dtoa_r+0x8cc>)
 8015c7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8015c7e:	f7ea fb85 	bl	800038c <__adddf3>
 8015c82:	4602      	mov	r2, r0
 8015c84:	460b      	mov	r3, r1
 8015c86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015c8a:	f7ea ffc5 	bl	8000c18 <__aeabi_dcmpgt>
 8015c8e:	2800      	cmp	r0, #0
 8015c90:	d145      	bne.n	8015d1e <_dtoa_r+0x6be>
 8015c92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8015c96:	49a5      	ldr	r1, [pc, #660]	@ (8015f2c <_dtoa_r+0x8cc>)
 8015c98:	2000      	movs	r0, #0
 8015c9a:	f7ea fb75 	bl	8000388 <__aeabi_dsub>
 8015c9e:	4602      	mov	r2, r0
 8015ca0:	460b      	mov	r3, r1
 8015ca2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ca6:	f7ea ff99 	bl	8000bdc <__aeabi_dcmplt>
 8015caa:	2800      	cmp	r0, #0
 8015cac:	f43f aef5 	beq.w	8015a9a <_dtoa_r+0x43a>
 8015cb0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8015cb2:	1e73      	subs	r3, r6, #1
 8015cb4:	9315      	str	r3, [sp, #84]	@ 0x54
 8015cb6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015cba:	2b30      	cmp	r3, #48	@ 0x30
 8015cbc:	d0f8      	beq.n	8015cb0 <_dtoa_r+0x650>
 8015cbe:	9f04      	ldr	r7, [sp, #16]
 8015cc0:	e73e      	b.n	8015b40 <_dtoa_r+0x4e0>
 8015cc2:	4b9b      	ldr	r3, [pc, #620]	@ (8015f30 <_dtoa_r+0x8d0>)
 8015cc4:	f7ea fd18 	bl	80006f8 <__aeabi_dmul>
 8015cc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015ccc:	e7bc      	b.n	8015c48 <_dtoa_r+0x5e8>
 8015cce:	d10c      	bne.n	8015cea <_dtoa_r+0x68a>
 8015cd0:	4b98      	ldr	r3, [pc, #608]	@ (8015f34 <_dtoa_r+0x8d4>)
 8015cd2:	2200      	movs	r2, #0
 8015cd4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015cd8:	f7ea fd0e 	bl	80006f8 <__aeabi_dmul>
 8015cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015ce0:	f7ea ff90 	bl	8000c04 <__aeabi_dcmpge>
 8015ce4:	2800      	cmp	r0, #0
 8015ce6:	f000 8157 	beq.w	8015f98 <_dtoa_r+0x938>
 8015cea:	2400      	movs	r4, #0
 8015cec:	4625      	mov	r5, r4
 8015cee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015cf0:	43db      	mvns	r3, r3
 8015cf2:	9304      	str	r3, [sp, #16]
 8015cf4:	4656      	mov	r6, sl
 8015cf6:	2700      	movs	r7, #0
 8015cf8:	4621      	mov	r1, r4
 8015cfa:	4658      	mov	r0, fp
 8015cfc:	f000 fafe 	bl	80162fc <_Bfree>
 8015d00:	2d00      	cmp	r5, #0
 8015d02:	d0dc      	beq.n	8015cbe <_dtoa_r+0x65e>
 8015d04:	b12f      	cbz	r7, 8015d12 <_dtoa_r+0x6b2>
 8015d06:	42af      	cmp	r7, r5
 8015d08:	d003      	beq.n	8015d12 <_dtoa_r+0x6b2>
 8015d0a:	4639      	mov	r1, r7
 8015d0c:	4658      	mov	r0, fp
 8015d0e:	f000 faf5 	bl	80162fc <_Bfree>
 8015d12:	4629      	mov	r1, r5
 8015d14:	4658      	mov	r0, fp
 8015d16:	f000 faf1 	bl	80162fc <_Bfree>
 8015d1a:	e7d0      	b.n	8015cbe <_dtoa_r+0x65e>
 8015d1c:	9704      	str	r7, [sp, #16]
 8015d1e:	4633      	mov	r3, r6
 8015d20:	461e      	mov	r6, r3
 8015d22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015d26:	2a39      	cmp	r2, #57	@ 0x39
 8015d28:	d107      	bne.n	8015d3a <_dtoa_r+0x6da>
 8015d2a:	459a      	cmp	sl, r3
 8015d2c:	d1f8      	bne.n	8015d20 <_dtoa_r+0x6c0>
 8015d2e:	9a04      	ldr	r2, [sp, #16]
 8015d30:	3201      	adds	r2, #1
 8015d32:	9204      	str	r2, [sp, #16]
 8015d34:	2230      	movs	r2, #48	@ 0x30
 8015d36:	f88a 2000 	strb.w	r2, [sl]
 8015d3a:	781a      	ldrb	r2, [r3, #0]
 8015d3c:	3201      	adds	r2, #1
 8015d3e:	701a      	strb	r2, [r3, #0]
 8015d40:	e7bd      	b.n	8015cbe <_dtoa_r+0x65e>
 8015d42:	4b7b      	ldr	r3, [pc, #492]	@ (8015f30 <_dtoa_r+0x8d0>)
 8015d44:	2200      	movs	r2, #0
 8015d46:	f7ea fcd7 	bl	80006f8 <__aeabi_dmul>
 8015d4a:	2200      	movs	r2, #0
 8015d4c:	2300      	movs	r3, #0
 8015d4e:	4604      	mov	r4, r0
 8015d50:	460d      	mov	r5, r1
 8015d52:	f7ea ff39 	bl	8000bc8 <__aeabi_dcmpeq>
 8015d56:	2800      	cmp	r0, #0
 8015d58:	f43f aebb 	beq.w	8015ad2 <_dtoa_r+0x472>
 8015d5c:	e6f0      	b.n	8015b40 <_dtoa_r+0x4e0>
 8015d5e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8015d60:	2a00      	cmp	r2, #0
 8015d62:	f000 80db 	beq.w	8015f1c <_dtoa_r+0x8bc>
 8015d66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015d68:	2a01      	cmp	r2, #1
 8015d6a:	f300 80bf 	bgt.w	8015eec <_dtoa_r+0x88c>
 8015d6e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8015d70:	2a00      	cmp	r2, #0
 8015d72:	f000 80b7 	beq.w	8015ee4 <_dtoa_r+0x884>
 8015d76:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8015d7a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8015d7c:	4646      	mov	r6, r8
 8015d7e:	9a08      	ldr	r2, [sp, #32]
 8015d80:	2101      	movs	r1, #1
 8015d82:	441a      	add	r2, r3
 8015d84:	4658      	mov	r0, fp
 8015d86:	4498      	add	r8, r3
 8015d88:	9208      	str	r2, [sp, #32]
 8015d8a:	f000 fb6b 	bl	8016464 <__i2b>
 8015d8e:	4605      	mov	r5, r0
 8015d90:	b15e      	cbz	r6, 8015daa <_dtoa_r+0x74a>
 8015d92:	9b08      	ldr	r3, [sp, #32]
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	dd08      	ble.n	8015daa <_dtoa_r+0x74a>
 8015d98:	42b3      	cmp	r3, r6
 8015d9a:	9a08      	ldr	r2, [sp, #32]
 8015d9c:	bfa8      	it	ge
 8015d9e:	4633      	movge	r3, r6
 8015da0:	eba8 0803 	sub.w	r8, r8, r3
 8015da4:	1af6      	subs	r6, r6, r3
 8015da6:	1ad3      	subs	r3, r2, r3
 8015da8:	9308      	str	r3, [sp, #32]
 8015daa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015dac:	b1f3      	cbz	r3, 8015dec <_dtoa_r+0x78c>
 8015dae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015db0:	2b00      	cmp	r3, #0
 8015db2:	f000 80b7 	beq.w	8015f24 <_dtoa_r+0x8c4>
 8015db6:	b18c      	cbz	r4, 8015ddc <_dtoa_r+0x77c>
 8015db8:	4629      	mov	r1, r5
 8015dba:	4622      	mov	r2, r4
 8015dbc:	4658      	mov	r0, fp
 8015dbe:	f000 fc11 	bl	80165e4 <__pow5mult>
 8015dc2:	464a      	mov	r2, r9
 8015dc4:	4601      	mov	r1, r0
 8015dc6:	4605      	mov	r5, r0
 8015dc8:	4658      	mov	r0, fp
 8015dca:	f000 fb61 	bl	8016490 <__multiply>
 8015dce:	4649      	mov	r1, r9
 8015dd0:	9004      	str	r0, [sp, #16]
 8015dd2:	4658      	mov	r0, fp
 8015dd4:	f000 fa92 	bl	80162fc <_Bfree>
 8015dd8:	9b04      	ldr	r3, [sp, #16]
 8015dda:	4699      	mov	r9, r3
 8015ddc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015dde:	1b1a      	subs	r2, r3, r4
 8015de0:	d004      	beq.n	8015dec <_dtoa_r+0x78c>
 8015de2:	4649      	mov	r1, r9
 8015de4:	4658      	mov	r0, fp
 8015de6:	f000 fbfd 	bl	80165e4 <__pow5mult>
 8015dea:	4681      	mov	r9, r0
 8015dec:	2101      	movs	r1, #1
 8015dee:	4658      	mov	r0, fp
 8015df0:	f000 fb38 	bl	8016464 <__i2b>
 8015df4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015df6:	4604      	mov	r4, r0
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	f000 81cf 	beq.w	801619c <_dtoa_r+0xb3c>
 8015dfe:	461a      	mov	r2, r3
 8015e00:	4601      	mov	r1, r0
 8015e02:	4658      	mov	r0, fp
 8015e04:	f000 fbee 	bl	80165e4 <__pow5mult>
 8015e08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015e0a:	2b01      	cmp	r3, #1
 8015e0c:	4604      	mov	r4, r0
 8015e0e:	f300 8095 	bgt.w	8015f3c <_dtoa_r+0x8dc>
 8015e12:	9b02      	ldr	r3, [sp, #8]
 8015e14:	2b00      	cmp	r3, #0
 8015e16:	f040 8087 	bne.w	8015f28 <_dtoa_r+0x8c8>
 8015e1a:	9b03      	ldr	r3, [sp, #12]
 8015e1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	f040 8089 	bne.w	8015f38 <_dtoa_r+0x8d8>
 8015e26:	9b03      	ldr	r3, [sp, #12]
 8015e28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015e2c:	0d1b      	lsrs	r3, r3, #20
 8015e2e:	051b      	lsls	r3, r3, #20
 8015e30:	b12b      	cbz	r3, 8015e3e <_dtoa_r+0x7de>
 8015e32:	9b08      	ldr	r3, [sp, #32]
 8015e34:	3301      	adds	r3, #1
 8015e36:	9308      	str	r3, [sp, #32]
 8015e38:	f108 0801 	add.w	r8, r8, #1
 8015e3c:	2301      	movs	r3, #1
 8015e3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8015e40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	f000 81b0 	beq.w	80161a8 <_dtoa_r+0xb48>
 8015e48:	6923      	ldr	r3, [r4, #16]
 8015e4a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015e4e:	6918      	ldr	r0, [r3, #16]
 8015e50:	f000 fabc 	bl	80163cc <__hi0bits>
 8015e54:	f1c0 0020 	rsb	r0, r0, #32
 8015e58:	9b08      	ldr	r3, [sp, #32]
 8015e5a:	4418      	add	r0, r3
 8015e5c:	f010 001f 	ands.w	r0, r0, #31
 8015e60:	d077      	beq.n	8015f52 <_dtoa_r+0x8f2>
 8015e62:	f1c0 0320 	rsb	r3, r0, #32
 8015e66:	2b04      	cmp	r3, #4
 8015e68:	dd6b      	ble.n	8015f42 <_dtoa_r+0x8e2>
 8015e6a:	9b08      	ldr	r3, [sp, #32]
 8015e6c:	f1c0 001c 	rsb	r0, r0, #28
 8015e70:	4403      	add	r3, r0
 8015e72:	4480      	add	r8, r0
 8015e74:	4406      	add	r6, r0
 8015e76:	9308      	str	r3, [sp, #32]
 8015e78:	f1b8 0f00 	cmp.w	r8, #0
 8015e7c:	dd05      	ble.n	8015e8a <_dtoa_r+0x82a>
 8015e7e:	4649      	mov	r1, r9
 8015e80:	4642      	mov	r2, r8
 8015e82:	4658      	mov	r0, fp
 8015e84:	f000 fc08 	bl	8016698 <__lshift>
 8015e88:	4681      	mov	r9, r0
 8015e8a:	9b08      	ldr	r3, [sp, #32]
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	dd05      	ble.n	8015e9c <_dtoa_r+0x83c>
 8015e90:	4621      	mov	r1, r4
 8015e92:	461a      	mov	r2, r3
 8015e94:	4658      	mov	r0, fp
 8015e96:	f000 fbff 	bl	8016698 <__lshift>
 8015e9a:	4604      	mov	r4, r0
 8015e9c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015e9e:	2b00      	cmp	r3, #0
 8015ea0:	d059      	beq.n	8015f56 <_dtoa_r+0x8f6>
 8015ea2:	4621      	mov	r1, r4
 8015ea4:	4648      	mov	r0, r9
 8015ea6:	f000 fc63 	bl	8016770 <__mcmp>
 8015eaa:	2800      	cmp	r0, #0
 8015eac:	da53      	bge.n	8015f56 <_dtoa_r+0x8f6>
 8015eae:	1e7b      	subs	r3, r7, #1
 8015eb0:	9304      	str	r3, [sp, #16]
 8015eb2:	4649      	mov	r1, r9
 8015eb4:	2300      	movs	r3, #0
 8015eb6:	220a      	movs	r2, #10
 8015eb8:	4658      	mov	r0, fp
 8015eba:	f000 fa41 	bl	8016340 <__multadd>
 8015ebe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015ec0:	4681      	mov	r9, r0
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	f000 8172 	beq.w	80161ac <_dtoa_r+0xb4c>
 8015ec8:	2300      	movs	r3, #0
 8015eca:	4629      	mov	r1, r5
 8015ecc:	220a      	movs	r2, #10
 8015ece:	4658      	mov	r0, fp
 8015ed0:	f000 fa36 	bl	8016340 <__multadd>
 8015ed4:	9b00      	ldr	r3, [sp, #0]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	4605      	mov	r5, r0
 8015eda:	dc67      	bgt.n	8015fac <_dtoa_r+0x94c>
 8015edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015ede:	2b02      	cmp	r3, #2
 8015ee0:	dc41      	bgt.n	8015f66 <_dtoa_r+0x906>
 8015ee2:	e063      	b.n	8015fac <_dtoa_r+0x94c>
 8015ee4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015ee6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015eea:	e746      	b.n	8015d7a <_dtoa_r+0x71a>
 8015eec:	9b07      	ldr	r3, [sp, #28]
 8015eee:	1e5c      	subs	r4, r3, #1
 8015ef0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015ef2:	42a3      	cmp	r3, r4
 8015ef4:	bfbf      	itttt	lt
 8015ef6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8015ef8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8015efa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8015efc:	1ae3      	sublt	r3, r4, r3
 8015efe:	bfb4      	ite	lt
 8015f00:	18d2      	addlt	r2, r2, r3
 8015f02:	1b1c      	subge	r4, r3, r4
 8015f04:	9b07      	ldr	r3, [sp, #28]
 8015f06:	bfbc      	itt	lt
 8015f08:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8015f0a:	2400      	movlt	r4, #0
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	bfb5      	itete	lt
 8015f10:	eba8 0603 	sublt.w	r6, r8, r3
 8015f14:	9b07      	ldrge	r3, [sp, #28]
 8015f16:	2300      	movlt	r3, #0
 8015f18:	4646      	movge	r6, r8
 8015f1a:	e730      	b.n	8015d7e <_dtoa_r+0x71e>
 8015f1c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8015f1e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8015f20:	4646      	mov	r6, r8
 8015f22:	e735      	b.n	8015d90 <_dtoa_r+0x730>
 8015f24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015f26:	e75c      	b.n	8015de2 <_dtoa_r+0x782>
 8015f28:	2300      	movs	r3, #0
 8015f2a:	e788      	b.n	8015e3e <_dtoa_r+0x7de>
 8015f2c:	3fe00000 	.word	0x3fe00000
 8015f30:	40240000 	.word	0x40240000
 8015f34:	40140000 	.word	0x40140000
 8015f38:	9b02      	ldr	r3, [sp, #8]
 8015f3a:	e780      	b.n	8015e3e <_dtoa_r+0x7de>
 8015f3c:	2300      	movs	r3, #0
 8015f3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8015f40:	e782      	b.n	8015e48 <_dtoa_r+0x7e8>
 8015f42:	d099      	beq.n	8015e78 <_dtoa_r+0x818>
 8015f44:	9a08      	ldr	r2, [sp, #32]
 8015f46:	331c      	adds	r3, #28
 8015f48:	441a      	add	r2, r3
 8015f4a:	4498      	add	r8, r3
 8015f4c:	441e      	add	r6, r3
 8015f4e:	9208      	str	r2, [sp, #32]
 8015f50:	e792      	b.n	8015e78 <_dtoa_r+0x818>
 8015f52:	4603      	mov	r3, r0
 8015f54:	e7f6      	b.n	8015f44 <_dtoa_r+0x8e4>
 8015f56:	9b07      	ldr	r3, [sp, #28]
 8015f58:	9704      	str	r7, [sp, #16]
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	dc20      	bgt.n	8015fa0 <_dtoa_r+0x940>
 8015f5e:	9300      	str	r3, [sp, #0]
 8015f60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f62:	2b02      	cmp	r3, #2
 8015f64:	dd1e      	ble.n	8015fa4 <_dtoa_r+0x944>
 8015f66:	9b00      	ldr	r3, [sp, #0]
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	f47f aec0 	bne.w	8015cee <_dtoa_r+0x68e>
 8015f6e:	4621      	mov	r1, r4
 8015f70:	2205      	movs	r2, #5
 8015f72:	4658      	mov	r0, fp
 8015f74:	f000 f9e4 	bl	8016340 <__multadd>
 8015f78:	4601      	mov	r1, r0
 8015f7a:	4604      	mov	r4, r0
 8015f7c:	4648      	mov	r0, r9
 8015f7e:	f000 fbf7 	bl	8016770 <__mcmp>
 8015f82:	2800      	cmp	r0, #0
 8015f84:	f77f aeb3 	ble.w	8015cee <_dtoa_r+0x68e>
 8015f88:	4656      	mov	r6, sl
 8015f8a:	2331      	movs	r3, #49	@ 0x31
 8015f8c:	f806 3b01 	strb.w	r3, [r6], #1
 8015f90:	9b04      	ldr	r3, [sp, #16]
 8015f92:	3301      	adds	r3, #1
 8015f94:	9304      	str	r3, [sp, #16]
 8015f96:	e6ae      	b.n	8015cf6 <_dtoa_r+0x696>
 8015f98:	9c07      	ldr	r4, [sp, #28]
 8015f9a:	9704      	str	r7, [sp, #16]
 8015f9c:	4625      	mov	r5, r4
 8015f9e:	e7f3      	b.n	8015f88 <_dtoa_r+0x928>
 8015fa0:	9b07      	ldr	r3, [sp, #28]
 8015fa2:	9300      	str	r3, [sp, #0]
 8015fa4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	f000 8104 	beq.w	80161b4 <_dtoa_r+0xb54>
 8015fac:	2e00      	cmp	r6, #0
 8015fae:	dd05      	ble.n	8015fbc <_dtoa_r+0x95c>
 8015fb0:	4629      	mov	r1, r5
 8015fb2:	4632      	mov	r2, r6
 8015fb4:	4658      	mov	r0, fp
 8015fb6:	f000 fb6f 	bl	8016698 <__lshift>
 8015fba:	4605      	mov	r5, r0
 8015fbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015fbe:	2b00      	cmp	r3, #0
 8015fc0:	d05a      	beq.n	8016078 <_dtoa_r+0xa18>
 8015fc2:	6869      	ldr	r1, [r5, #4]
 8015fc4:	4658      	mov	r0, fp
 8015fc6:	f000 f959 	bl	801627c <_Balloc>
 8015fca:	4606      	mov	r6, r0
 8015fcc:	b928      	cbnz	r0, 8015fda <_dtoa_r+0x97a>
 8015fce:	4b84      	ldr	r3, [pc, #528]	@ (80161e0 <_dtoa_r+0xb80>)
 8015fd0:	4602      	mov	r2, r0
 8015fd2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015fd6:	f7ff bb5a 	b.w	801568e <_dtoa_r+0x2e>
 8015fda:	692a      	ldr	r2, [r5, #16]
 8015fdc:	3202      	adds	r2, #2
 8015fde:	0092      	lsls	r2, r2, #2
 8015fe0:	f105 010c 	add.w	r1, r5, #12
 8015fe4:	300c      	adds	r0, #12
 8015fe6:	f7ff faa4 	bl	8015532 <memcpy>
 8015fea:	2201      	movs	r2, #1
 8015fec:	4631      	mov	r1, r6
 8015fee:	4658      	mov	r0, fp
 8015ff0:	f000 fb52 	bl	8016698 <__lshift>
 8015ff4:	f10a 0301 	add.w	r3, sl, #1
 8015ff8:	9307      	str	r3, [sp, #28]
 8015ffa:	9b00      	ldr	r3, [sp, #0]
 8015ffc:	4453      	add	r3, sl
 8015ffe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016000:	9b02      	ldr	r3, [sp, #8]
 8016002:	f003 0301 	and.w	r3, r3, #1
 8016006:	462f      	mov	r7, r5
 8016008:	930a      	str	r3, [sp, #40]	@ 0x28
 801600a:	4605      	mov	r5, r0
 801600c:	9b07      	ldr	r3, [sp, #28]
 801600e:	4621      	mov	r1, r4
 8016010:	3b01      	subs	r3, #1
 8016012:	4648      	mov	r0, r9
 8016014:	9300      	str	r3, [sp, #0]
 8016016:	f7ff fa9a 	bl	801554e <quorem>
 801601a:	4639      	mov	r1, r7
 801601c:	9002      	str	r0, [sp, #8]
 801601e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8016022:	4648      	mov	r0, r9
 8016024:	f000 fba4 	bl	8016770 <__mcmp>
 8016028:	462a      	mov	r2, r5
 801602a:	9008      	str	r0, [sp, #32]
 801602c:	4621      	mov	r1, r4
 801602e:	4658      	mov	r0, fp
 8016030:	f000 fbba 	bl	80167a8 <__mdiff>
 8016034:	68c2      	ldr	r2, [r0, #12]
 8016036:	4606      	mov	r6, r0
 8016038:	bb02      	cbnz	r2, 801607c <_dtoa_r+0xa1c>
 801603a:	4601      	mov	r1, r0
 801603c:	4648      	mov	r0, r9
 801603e:	f000 fb97 	bl	8016770 <__mcmp>
 8016042:	4602      	mov	r2, r0
 8016044:	4631      	mov	r1, r6
 8016046:	4658      	mov	r0, fp
 8016048:	920e      	str	r2, [sp, #56]	@ 0x38
 801604a:	f000 f957 	bl	80162fc <_Bfree>
 801604e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016050:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016052:	9e07      	ldr	r6, [sp, #28]
 8016054:	ea43 0102 	orr.w	r1, r3, r2
 8016058:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801605a:	4319      	orrs	r1, r3
 801605c:	d110      	bne.n	8016080 <_dtoa_r+0xa20>
 801605e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8016062:	d029      	beq.n	80160b8 <_dtoa_r+0xa58>
 8016064:	9b08      	ldr	r3, [sp, #32]
 8016066:	2b00      	cmp	r3, #0
 8016068:	dd02      	ble.n	8016070 <_dtoa_r+0xa10>
 801606a:	9b02      	ldr	r3, [sp, #8]
 801606c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8016070:	9b00      	ldr	r3, [sp, #0]
 8016072:	f883 8000 	strb.w	r8, [r3]
 8016076:	e63f      	b.n	8015cf8 <_dtoa_r+0x698>
 8016078:	4628      	mov	r0, r5
 801607a:	e7bb      	b.n	8015ff4 <_dtoa_r+0x994>
 801607c:	2201      	movs	r2, #1
 801607e:	e7e1      	b.n	8016044 <_dtoa_r+0x9e4>
 8016080:	9b08      	ldr	r3, [sp, #32]
 8016082:	2b00      	cmp	r3, #0
 8016084:	db04      	blt.n	8016090 <_dtoa_r+0xa30>
 8016086:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016088:	430b      	orrs	r3, r1
 801608a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801608c:	430b      	orrs	r3, r1
 801608e:	d120      	bne.n	80160d2 <_dtoa_r+0xa72>
 8016090:	2a00      	cmp	r2, #0
 8016092:	dded      	ble.n	8016070 <_dtoa_r+0xa10>
 8016094:	4649      	mov	r1, r9
 8016096:	2201      	movs	r2, #1
 8016098:	4658      	mov	r0, fp
 801609a:	f000 fafd 	bl	8016698 <__lshift>
 801609e:	4621      	mov	r1, r4
 80160a0:	4681      	mov	r9, r0
 80160a2:	f000 fb65 	bl	8016770 <__mcmp>
 80160a6:	2800      	cmp	r0, #0
 80160a8:	dc03      	bgt.n	80160b2 <_dtoa_r+0xa52>
 80160aa:	d1e1      	bne.n	8016070 <_dtoa_r+0xa10>
 80160ac:	f018 0f01 	tst.w	r8, #1
 80160b0:	d0de      	beq.n	8016070 <_dtoa_r+0xa10>
 80160b2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80160b6:	d1d8      	bne.n	801606a <_dtoa_r+0xa0a>
 80160b8:	9a00      	ldr	r2, [sp, #0]
 80160ba:	2339      	movs	r3, #57	@ 0x39
 80160bc:	7013      	strb	r3, [r2, #0]
 80160be:	4633      	mov	r3, r6
 80160c0:	461e      	mov	r6, r3
 80160c2:	3b01      	subs	r3, #1
 80160c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80160c8:	2a39      	cmp	r2, #57	@ 0x39
 80160ca:	d052      	beq.n	8016172 <_dtoa_r+0xb12>
 80160cc:	3201      	adds	r2, #1
 80160ce:	701a      	strb	r2, [r3, #0]
 80160d0:	e612      	b.n	8015cf8 <_dtoa_r+0x698>
 80160d2:	2a00      	cmp	r2, #0
 80160d4:	dd07      	ble.n	80160e6 <_dtoa_r+0xa86>
 80160d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80160da:	d0ed      	beq.n	80160b8 <_dtoa_r+0xa58>
 80160dc:	9a00      	ldr	r2, [sp, #0]
 80160de:	f108 0301 	add.w	r3, r8, #1
 80160e2:	7013      	strb	r3, [r2, #0]
 80160e4:	e608      	b.n	8015cf8 <_dtoa_r+0x698>
 80160e6:	9b07      	ldr	r3, [sp, #28]
 80160e8:	9a07      	ldr	r2, [sp, #28]
 80160ea:	f803 8c01 	strb.w	r8, [r3, #-1]
 80160ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80160f0:	4293      	cmp	r3, r2
 80160f2:	d028      	beq.n	8016146 <_dtoa_r+0xae6>
 80160f4:	4649      	mov	r1, r9
 80160f6:	2300      	movs	r3, #0
 80160f8:	220a      	movs	r2, #10
 80160fa:	4658      	mov	r0, fp
 80160fc:	f000 f920 	bl	8016340 <__multadd>
 8016100:	42af      	cmp	r7, r5
 8016102:	4681      	mov	r9, r0
 8016104:	f04f 0300 	mov.w	r3, #0
 8016108:	f04f 020a 	mov.w	r2, #10
 801610c:	4639      	mov	r1, r7
 801610e:	4658      	mov	r0, fp
 8016110:	d107      	bne.n	8016122 <_dtoa_r+0xac2>
 8016112:	f000 f915 	bl	8016340 <__multadd>
 8016116:	4607      	mov	r7, r0
 8016118:	4605      	mov	r5, r0
 801611a:	9b07      	ldr	r3, [sp, #28]
 801611c:	3301      	adds	r3, #1
 801611e:	9307      	str	r3, [sp, #28]
 8016120:	e774      	b.n	801600c <_dtoa_r+0x9ac>
 8016122:	f000 f90d 	bl	8016340 <__multadd>
 8016126:	4629      	mov	r1, r5
 8016128:	4607      	mov	r7, r0
 801612a:	2300      	movs	r3, #0
 801612c:	220a      	movs	r2, #10
 801612e:	4658      	mov	r0, fp
 8016130:	f000 f906 	bl	8016340 <__multadd>
 8016134:	4605      	mov	r5, r0
 8016136:	e7f0      	b.n	801611a <_dtoa_r+0xaba>
 8016138:	9b00      	ldr	r3, [sp, #0]
 801613a:	2b00      	cmp	r3, #0
 801613c:	bfcc      	ite	gt
 801613e:	461e      	movgt	r6, r3
 8016140:	2601      	movle	r6, #1
 8016142:	4456      	add	r6, sl
 8016144:	2700      	movs	r7, #0
 8016146:	4649      	mov	r1, r9
 8016148:	2201      	movs	r2, #1
 801614a:	4658      	mov	r0, fp
 801614c:	f000 faa4 	bl	8016698 <__lshift>
 8016150:	4621      	mov	r1, r4
 8016152:	4681      	mov	r9, r0
 8016154:	f000 fb0c 	bl	8016770 <__mcmp>
 8016158:	2800      	cmp	r0, #0
 801615a:	dcb0      	bgt.n	80160be <_dtoa_r+0xa5e>
 801615c:	d102      	bne.n	8016164 <_dtoa_r+0xb04>
 801615e:	f018 0f01 	tst.w	r8, #1
 8016162:	d1ac      	bne.n	80160be <_dtoa_r+0xa5e>
 8016164:	4633      	mov	r3, r6
 8016166:	461e      	mov	r6, r3
 8016168:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801616c:	2a30      	cmp	r2, #48	@ 0x30
 801616e:	d0fa      	beq.n	8016166 <_dtoa_r+0xb06>
 8016170:	e5c2      	b.n	8015cf8 <_dtoa_r+0x698>
 8016172:	459a      	cmp	sl, r3
 8016174:	d1a4      	bne.n	80160c0 <_dtoa_r+0xa60>
 8016176:	9b04      	ldr	r3, [sp, #16]
 8016178:	3301      	adds	r3, #1
 801617a:	9304      	str	r3, [sp, #16]
 801617c:	2331      	movs	r3, #49	@ 0x31
 801617e:	f88a 3000 	strb.w	r3, [sl]
 8016182:	e5b9      	b.n	8015cf8 <_dtoa_r+0x698>
 8016184:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8016186:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80161e4 <_dtoa_r+0xb84>
 801618a:	b11b      	cbz	r3, 8016194 <_dtoa_r+0xb34>
 801618c:	f10a 0308 	add.w	r3, sl, #8
 8016190:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8016192:	6013      	str	r3, [r2, #0]
 8016194:	4650      	mov	r0, sl
 8016196:	b019      	add	sp, #100	@ 0x64
 8016198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801619c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801619e:	2b01      	cmp	r3, #1
 80161a0:	f77f ae37 	ble.w	8015e12 <_dtoa_r+0x7b2>
 80161a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80161a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80161a8:	2001      	movs	r0, #1
 80161aa:	e655      	b.n	8015e58 <_dtoa_r+0x7f8>
 80161ac:	9b00      	ldr	r3, [sp, #0]
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	f77f aed6 	ble.w	8015f60 <_dtoa_r+0x900>
 80161b4:	4656      	mov	r6, sl
 80161b6:	4621      	mov	r1, r4
 80161b8:	4648      	mov	r0, r9
 80161ba:	f7ff f9c8 	bl	801554e <quorem>
 80161be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80161c2:	f806 8b01 	strb.w	r8, [r6], #1
 80161c6:	9b00      	ldr	r3, [sp, #0]
 80161c8:	eba6 020a 	sub.w	r2, r6, sl
 80161cc:	4293      	cmp	r3, r2
 80161ce:	ddb3      	ble.n	8016138 <_dtoa_r+0xad8>
 80161d0:	4649      	mov	r1, r9
 80161d2:	2300      	movs	r3, #0
 80161d4:	220a      	movs	r2, #10
 80161d6:	4658      	mov	r0, fp
 80161d8:	f000 f8b2 	bl	8016340 <__multadd>
 80161dc:	4681      	mov	r9, r0
 80161de:	e7ea      	b.n	80161b6 <_dtoa_r+0xb56>
 80161e0:	080d5700 	.word	0x080d5700
 80161e4:	080d5684 	.word	0x080d5684

080161e8 <_free_r>:
 80161e8:	b538      	push	{r3, r4, r5, lr}
 80161ea:	4605      	mov	r5, r0
 80161ec:	2900      	cmp	r1, #0
 80161ee:	d041      	beq.n	8016274 <_free_r+0x8c>
 80161f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80161f4:	1f0c      	subs	r4, r1, #4
 80161f6:	2b00      	cmp	r3, #0
 80161f8:	bfb8      	it	lt
 80161fa:	18e4      	addlt	r4, r4, r3
 80161fc:	f7fe fa4e 	bl	801469c <__malloc_lock>
 8016200:	4a1d      	ldr	r2, [pc, #116]	@ (8016278 <_free_r+0x90>)
 8016202:	6813      	ldr	r3, [r2, #0]
 8016204:	b933      	cbnz	r3, 8016214 <_free_r+0x2c>
 8016206:	6063      	str	r3, [r4, #4]
 8016208:	6014      	str	r4, [r2, #0]
 801620a:	4628      	mov	r0, r5
 801620c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016210:	f7fe ba4a 	b.w	80146a8 <__malloc_unlock>
 8016214:	42a3      	cmp	r3, r4
 8016216:	d908      	bls.n	801622a <_free_r+0x42>
 8016218:	6820      	ldr	r0, [r4, #0]
 801621a:	1821      	adds	r1, r4, r0
 801621c:	428b      	cmp	r3, r1
 801621e:	bf01      	itttt	eq
 8016220:	6819      	ldreq	r1, [r3, #0]
 8016222:	685b      	ldreq	r3, [r3, #4]
 8016224:	1809      	addeq	r1, r1, r0
 8016226:	6021      	streq	r1, [r4, #0]
 8016228:	e7ed      	b.n	8016206 <_free_r+0x1e>
 801622a:	461a      	mov	r2, r3
 801622c:	685b      	ldr	r3, [r3, #4]
 801622e:	b10b      	cbz	r3, 8016234 <_free_r+0x4c>
 8016230:	42a3      	cmp	r3, r4
 8016232:	d9fa      	bls.n	801622a <_free_r+0x42>
 8016234:	6811      	ldr	r1, [r2, #0]
 8016236:	1850      	adds	r0, r2, r1
 8016238:	42a0      	cmp	r0, r4
 801623a:	d10b      	bne.n	8016254 <_free_r+0x6c>
 801623c:	6820      	ldr	r0, [r4, #0]
 801623e:	4401      	add	r1, r0
 8016240:	1850      	adds	r0, r2, r1
 8016242:	4283      	cmp	r3, r0
 8016244:	6011      	str	r1, [r2, #0]
 8016246:	d1e0      	bne.n	801620a <_free_r+0x22>
 8016248:	6818      	ldr	r0, [r3, #0]
 801624a:	685b      	ldr	r3, [r3, #4]
 801624c:	6053      	str	r3, [r2, #4]
 801624e:	4408      	add	r0, r1
 8016250:	6010      	str	r0, [r2, #0]
 8016252:	e7da      	b.n	801620a <_free_r+0x22>
 8016254:	d902      	bls.n	801625c <_free_r+0x74>
 8016256:	230c      	movs	r3, #12
 8016258:	602b      	str	r3, [r5, #0]
 801625a:	e7d6      	b.n	801620a <_free_r+0x22>
 801625c:	6820      	ldr	r0, [r4, #0]
 801625e:	1821      	adds	r1, r4, r0
 8016260:	428b      	cmp	r3, r1
 8016262:	bf04      	itt	eq
 8016264:	6819      	ldreq	r1, [r3, #0]
 8016266:	685b      	ldreq	r3, [r3, #4]
 8016268:	6063      	str	r3, [r4, #4]
 801626a:	bf04      	itt	eq
 801626c:	1809      	addeq	r1, r1, r0
 801626e:	6021      	streq	r1, [r4, #0]
 8016270:	6054      	str	r4, [r2, #4]
 8016272:	e7ca      	b.n	801620a <_free_r+0x22>
 8016274:	bd38      	pop	{r3, r4, r5, pc}
 8016276:	bf00      	nop
 8016278:	20036050 	.word	0x20036050

0801627c <_Balloc>:
 801627c:	b570      	push	{r4, r5, r6, lr}
 801627e:	69c6      	ldr	r6, [r0, #28]
 8016280:	4604      	mov	r4, r0
 8016282:	460d      	mov	r5, r1
 8016284:	b976      	cbnz	r6, 80162a4 <_Balloc+0x28>
 8016286:	2010      	movs	r0, #16
 8016288:	f7fe f95e 	bl	8014548 <malloc>
 801628c:	4602      	mov	r2, r0
 801628e:	61e0      	str	r0, [r4, #28]
 8016290:	b920      	cbnz	r0, 801629c <_Balloc+0x20>
 8016292:	4b18      	ldr	r3, [pc, #96]	@ (80162f4 <_Balloc+0x78>)
 8016294:	4818      	ldr	r0, [pc, #96]	@ (80162f8 <_Balloc+0x7c>)
 8016296:	216b      	movs	r1, #107	@ 0x6b
 8016298:	f000 ff5e 	bl	8017158 <__assert_func>
 801629c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80162a0:	6006      	str	r6, [r0, #0]
 80162a2:	60c6      	str	r6, [r0, #12]
 80162a4:	69e6      	ldr	r6, [r4, #28]
 80162a6:	68f3      	ldr	r3, [r6, #12]
 80162a8:	b183      	cbz	r3, 80162cc <_Balloc+0x50>
 80162aa:	69e3      	ldr	r3, [r4, #28]
 80162ac:	68db      	ldr	r3, [r3, #12]
 80162ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80162b2:	b9b8      	cbnz	r0, 80162e4 <_Balloc+0x68>
 80162b4:	2101      	movs	r1, #1
 80162b6:	fa01 f605 	lsl.w	r6, r1, r5
 80162ba:	1d72      	adds	r2, r6, #5
 80162bc:	0092      	lsls	r2, r2, #2
 80162be:	4620      	mov	r0, r4
 80162c0:	f000 ff68 	bl	8017194 <_calloc_r>
 80162c4:	b160      	cbz	r0, 80162e0 <_Balloc+0x64>
 80162c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80162ca:	e00e      	b.n	80162ea <_Balloc+0x6e>
 80162cc:	2221      	movs	r2, #33	@ 0x21
 80162ce:	2104      	movs	r1, #4
 80162d0:	4620      	mov	r0, r4
 80162d2:	f000 ff5f 	bl	8017194 <_calloc_r>
 80162d6:	69e3      	ldr	r3, [r4, #28]
 80162d8:	60f0      	str	r0, [r6, #12]
 80162da:	68db      	ldr	r3, [r3, #12]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d1e4      	bne.n	80162aa <_Balloc+0x2e>
 80162e0:	2000      	movs	r0, #0
 80162e2:	bd70      	pop	{r4, r5, r6, pc}
 80162e4:	6802      	ldr	r2, [r0, #0]
 80162e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80162ea:	2300      	movs	r3, #0
 80162ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80162f0:	e7f7      	b.n	80162e2 <_Balloc+0x66>
 80162f2:	bf00      	nop
 80162f4:	080d5691 	.word	0x080d5691
 80162f8:	080d5711 	.word	0x080d5711

080162fc <_Bfree>:
 80162fc:	b570      	push	{r4, r5, r6, lr}
 80162fe:	69c6      	ldr	r6, [r0, #28]
 8016300:	4605      	mov	r5, r0
 8016302:	460c      	mov	r4, r1
 8016304:	b976      	cbnz	r6, 8016324 <_Bfree+0x28>
 8016306:	2010      	movs	r0, #16
 8016308:	f7fe f91e 	bl	8014548 <malloc>
 801630c:	4602      	mov	r2, r0
 801630e:	61e8      	str	r0, [r5, #28]
 8016310:	b920      	cbnz	r0, 801631c <_Bfree+0x20>
 8016312:	4b09      	ldr	r3, [pc, #36]	@ (8016338 <_Bfree+0x3c>)
 8016314:	4809      	ldr	r0, [pc, #36]	@ (801633c <_Bfree+0x40>)
 8016316:	218f      	movs	r1, #143	@ 0x8f
 8016318:	f000 ff1e 	bl	8017158 <__assert_func>
 801631c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016320:	6006      	str	r6, [r0, #0]
 8016322:	60c6      	str	r6, [r0, #12]
 8016324:	b13c      	cbz	r4, 8016336 <_Bfree+0x3a>
 8016326:	69eb      	ldr	r3, [r5, #28]
 8016328:	6862      	ldr	r2, [r4, #4]
 801632a:	68db      	ldr	r3, [r3, #12]
 801632c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016330:	6021      	str	r1, [r4, #0]
 8016332:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016336:	bd70      	pop	{r4, r5, r6, pc}
 8016338:	080d5691 	.word	0x080d5691
 801633c:	080d5711 	.word	0x080d5711

08016340 <__multadd>:
 8016340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016344:	690d      	ldr	r5, [r1, #16]
 8016346:	4607      	mov	r7, r0
 8016348:	460c      	mov	r4, r1
 801634a:	461e      	mov	r6, r3
 801634c:	f101 0c14 	add.w	ip, r1, #20
 8016350:	2000      	movs	r0, #0
 8016352:	f8dc 3000 	ldr.w	r3, [ip]
 8016356:	b299      	uxth	r1, r3
 8016358:	fb02 6101 	mla	r1, r2, r1, r6
 801635c:	0c1e      	lsrs	r6, r3, #16
 801635e:	0c0b      	lsrs	r3, r1, #16
 8016360:	fb02 3306 	mla	r3, r2, r6, r3
 8016364:	b289      	uxth	r1, r1
 8016366:	3001      	adds	r0, #1
 8016368:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801636c:	4285      	cmp	r5, r0
 801636e:	f84c 1b04 	str.w	r1, [ip], #4
 8016372:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016376:	dcec      	bgt.n	8016352 <__multadd+0x12>
 8016378:	b30e      	cbz	r6, 80163be <__multadd+0x7e>
 801637a:	68a3      	ldr	r3, [r4, #8]
 801637c:	42ab      	cmp	r3, r5
 801637e:	dc19      	bgt.n	80163b4 <__multadd+0x74>
 8016380:	6861      	ldr	r1, [r4, #4]
 8016382:	4638      	mov	r0, r7
 8016384:	3101      	adds	r1, #1
 8016386:	f7ff ff79 	bl	801627c <_Balloc>
 801638a:	4680      	mov	r8, r0
 801638c:	b928      	cbnz	r0, 801639a <__multadd+0x5a>
 801638e:	4602      	mov	r2, r0
 8016390:	4b0c      	ldr	r3, [pc, #48]	@ (80163c4 <__multadd+0x84>)
 8016392:	480d      	ldr	r0, [pc, #52]	@ (80163c8 <__multadd+0x88>)
 8016394:	21ba      	movs	r1, #186	@ 0xba
 8016396:	f000 fedf 	bl	8017158 <__assert_func>
 801639a:	6922      	ldr	r2, [r4, #16]
 801639c:	3202      	adds	r2, #2
 801639e:	f104 010c 	add.w	r1, r4, #12
 80163a2:	0092      	lsls	r2, r2, #2
 80163a4:	300c      	adds	r0, #12
 80163a6:	f7ff f8c4 	bl	8015532 <memcpy>
 80163aa:	4621      	mov	r1, r4
 80163ac:	4638      	mov	r0, r7
 80163ae:	f7ff ffa5 	bl	80162fc <_Bfree>
 80163b2:	4644      	mov	r4, r8
 80163b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80163b8:	3501      	adds	r5, #1
 80163ba:	615e      	str	r6, [r3, #20]
 80163bc:	6125      	str	r5, [r4, #16]
 80163be:	4620      	mov	r0, r4
 80163c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80163c4:	080d5700 	.word	0x080d5700
 80163c8:	080d5711 	.word	0x080d5711

080163cc <__hi0bits>:
 80163cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80163d0:	4603      	mov	r3, r0
 80163d2:	bf36      	itet	cc
 80163d4:	0403      	lslcc	r3, r0, #16
 80163d6:	2000      	movcs	r0, #0
 80163d8:	2010      	movcc	r0, #16
 80163da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80163de:	bf3c      	itt	cc
 80163e0:	021b      	lslcc	r3, r3, #8
 80163e2:	3008      	addcc	r0, #8
 80163e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80163e8:	bf3c      	itt	cc
 80163ea:	011b      	lslcc	r3, r3, #4
 80163ec:	3004      	addcc	r0, #4
 80163ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80163f2:	bf3c      	itt	cc
 80163f4:	009b      	lslcc	r3, r3, #2
 80163f6:	3002      	addcc	r0, #2
 80163f8:	2b00      	cmp	r3, #0
 80163fa:	db05      	blt.n	8016408 <__hi0bits+0x3c>
 80163fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016400:	f100 0001 	add.w	r0, r0, #1
 8016404:	bf08      	it	eq
 8016406:	2020      	moveq	r0, #32
 8016408:	4770      	bx	lr

0801640a <__lo0bits>:
 801640a:	6803      	ldr	r3, [r0, #0]
 801640c:	4602      	mov	r2, r0
 801640e:	f013 0007 	ands.w	r0, r3, #7
 8016412:	d00b      	beq.n	801642c <__lo0bits+0x22>
 8016414:	07d9      	lsls	r1, r3, #31
 8016416:	d421      	bmi.n	801645c <__lo0bits+0x52>
 8016418:	0798      	lsls	r0, r3, #30
 801641a:	bf49      	itett	mi
 801641c:	085b      	lsrmi	r3, r3, #1
 801641e:	089b      	lsrpl	r3, r3, #2
 8016420:	2001      	movmi	r0, #1
 8016422:	6013      	strmi	r3, [r2, #0]
 8016424:	bf5c      	itt	pl
 8016426:	6013      	strpl	r3, [r2, #0]
 8016428:	2002      	movpl	r0, #2
 801642a:	4770      	bx	lr
 801642c:	b299      	uxth	r1, r3
 801642e:	b909      	cbnz	r1, 8016434 <__lo0bits+0x2a>
 8016430:	0c1b      	lsrs	r3, r3, #16
 8016432:	2010      	movs	r0, #16
 8016434:	b2d9      	uxtb	r1, r3
 8016436:	b909      	cbnz	r1, 801643c <__lo0bits+0x32>
 8016438:	3008      	adds	r0, #8
 801643a:	0a1b      	lsrs	r3, r3, #8
 801643c:	0719      	lsls	r1, r3, #28
 801643e:	bf04      	itt	eq
 8016440:	091b      	lsreq	r3, r3, #4
 8016442:	3004      	addeq	r0, #4
 8016444:	0799      	lsls	r1, r3, #30
 8016446:	bf04      	itt	eq
 8016448:	089b      	lsreq	r3, r3, #2
 801644a:	3002      	addeq	r0, #2
 801644c:	07d9      	lsls	r1, r3, #31
 801644e:	d403      	bmi.n	8016458 <__lo0bits+0x4e>
 8016450:	085b      	lsrs	r3, r3, #1
 8016452:	f100 0001 	add.w	r0, r0, #1
 8016456:	d003      	beq.n	8016460 <__lo0bits+0x56>
 8016458:	6013      	str	r3, [r2, #0]
 801645a:	4770      	bx	lr
 801645c:	2000      	movs	r0, #0
 801645e:	4770      	bx	lr
 8016460:	2020      	movs	r0, #32
 8016462:	4770      	bx	lr

08016464 <__i2b>:
 8016464:	b510      	push	{r4, lr}
 8016466:	460c      	mov	r4, r1
 8016468:	2101      	movs	r1, #1
 801646a:	f7ff ff07 	bl	801627c <_Balloc>
 801646e:	4602      	mov	r2, r0
 8016470:	b928      	cbnz	r0, 801647e <__i2b+0x1a>
 8016472:	4b05      	ldr	r3, [pc, #20]	@ (8016488 <__i2b+0x24>)
 8016474:	4805      	ldr	r0, [pc, #20]	@ (801648c <__i2b+0x28>)
 8016476:	f240 1145 	movw	r1, #325	@ 0x145
 801647a:	f000 fe6d 	bl	8017158 <__assert_func>
 801647e:	2301      	movs	r3, #1
 8016480:	6144      	str	r4, [r0, #20]
 8016482:	6103      	str	r3, [r0, #16]
 8016484:	bd10      	pop	{r4, pc}
 8016486:	bf00      	nop
 8016488:	080d5700 	.word	0x080d5700
 801648c:	080d5711 	.word	0x080d5711

08016490 <__multiply>:
 8016490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016494:	4614      	mov	r4, r2
 8016496:	690a      	ldr	r2, [r1, #16]
 8016498:	6923      	ldr	r3, [r4, #16]
 801649a:	429a      	cmp	r2, r3
 801649c:	bfa8      	it	ge
 801649e:	4623      	movge	r3, r4
 80164a0:	460f      	mov	r7, r1
 80164a2:	bfa4      	itt	ge
 80164a4:	460c      	movge	r4, r1
 80164a6:	461f      	movge	r7, r3
 80164a8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80164ac:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80164b0:	68a3      	ldr	r3, [r4, #8]
 80164b2:	6861      	ldr	r1, [r4, #4]
 80164b4:	eb0a 0609 	add.w	r6, sl, r9
 80164b8:	42b3      	cmp	r3, r6
 80164ba:	b085      	sub	sp, #20
 80164bc:	bfb8      	it	lt
 80164be:	3101      	addlt	r1, #1
 80164c0:	f7ff fedc 	bl	801627c <_Balloc>
 80164c4:	b930      	cbnz	r0, 80164d4 <__multiply+0x44>
 80164c6:	4602      	mov	r2, r0
 80164c8:	4b44      	ldr	r3, [pc, #272]	@ (80165dc <__multiply+0x14c>)
 80164ca:	4845      	ldr	r0, [pc, #276]	@ (80165e0 <__multiply+0x150>)
 80164cc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80164d0:	f000 fe42 	bl	8017158 <__assert_func>
 80164d4:	f100 0514 	add.w	r5, r0, #20
 80164d8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80164dc:	462b      	mov	r3, r5
 80164de:	2200      	movs	r2, #0
 80164e0:	4543      	cmp	r3, r8
 80164e2:	d321      	bcc.n	8016528 <__multiply+0x98>
 80164e4:	f107 0114 	add.w	r1, r7, #20
 80164e8:	f104 0214 	add.w	r2, r4, #20
 80164ec:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80164f0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80164f4:	9302      	str	r3, [sp, #8]
 80164f6:	1b13      	subs	r3, r2, r4
 80164f8:	3b15      	subs	r3, #21
 80164fa:	f023 0303 	bic.w	r3, r3, #3
 80164fe:	3304      	adds	r3, #4
 8016500:	f104 0715 	add.w	r7, r4, #21
 8016504:	42ba      	cmp	r2, r7
 8016506:	bf38      	it	cc
 8016508:	2304      	movcc	r3, #4
 801650a:	9301      	str	r3, [sp, #4]
 801650c:	9b02      	ldr	r3, [sp, #8]
 801650e:	9103      	str	r1, [sp, #12]
 8016510:	428b      	cmp	r3, r1
 8016512:	d80c      	bhi.n	801652e <__multiply+0x9e>
 8016514:	2e00      	cmp	r6, #0
 8016516:	dd03      	ble.n	8016520 <__multiply+0x90>
 8016518:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801651c:	2b00      	cmp	r3, #0
 801651e:	d05b      	beq.n	80165d8 <__multiply+0x148>
 8016520:	6106      	str	r6, [r0, #16]
 8016522:	b005      	add	sp, #20
 8016524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016528:	f843 2b04 	str.w	r2, [r3], #4
 801652c:	e7d8      	b.n	80164e0 <__multiply+0x50>
 801652e:	f8b1 a000 	ldrh.w	sl, [r1]
 8016532:	f1ba 0f00 	cmp.w	sl, #0
 8016536:	d024      	beq.n	8016582 <__multiply+0xf2>
 8016538:	f104 0e14 	add.w	lr, r4, #20
 801653c:	46a9      	mov	r9, r5
 801653e:	f04f 0c00 	mov.w	ip, #0
 8016542:	f85e 7b04 	ldr.w	r7, [lr], #4
 8016546:	f8d9 3000 	ldr.w	r3, [r9]
 801654a:	fa1f fb87 	uxth.w	fp, r7
 801654e:	b29b      	uxth	r3, r3
 8016550:	fb0a 330b 	mla	r3, sl, fp, r3
 8016554:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8016558:	f8d9 7000 	ldr.w	r7, [r9]
 801655c:	4463      	add	r3, ip
 801655e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8016562:	fb0a c70b 	mla	r7, sl, fp, ip
 8016566:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801656a:	b29b      	uxth	r3, r3
 801656c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8016570:	4572      	cmp	r2, lr
 8016572:	f849 3b04 	str.w	r3, [r9], #4
 8016576:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801657a:	d8e2      	bhi.n	8016542 <__multiply+0xb2>
 801657c:	9b01      	ldr	r3, [sp, #4]
 801657e:	f845 c003 	str.w	ip, [r5, r3]
 8016582:	9b03      	ldr	r3, [sp, #12]
 8016584:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016588:	3104      	adds	r1, #4
 801658a:	f1b9 0f00 	cmp.w	r9, #0
 801658e:	d021      	beq.n	80165d4 <__multiply+0x144>
 8016590:	682b      	ldr	r3, [r5, #0]
 8016592:	f104 0c14 	add.w	ip, r4, #20
 8016596:	46ae      	mov	lr, r5
 8016598:	f04f 0a00 	mov.w	sl, #0
 801659c:	f8bc b000 	ldrh.w	fp, [ip]
 80165a0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80165a4:	fb09 770b 	mla	r7, r9, fp, r7
 80165a8:	4457      	add	r7, sl
 80165aa:	b29b      	uxth	r3, r3
 80165ac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80165b0:	f84e 3b04 	str.w	r3, [lr], #4
 80165b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80165b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80165bc:	f8be 3000 	ldrh.w	r3, [lr]
 80165c0:	fb09 330a 	mla	r3, r9, sl, r3
 80165c4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80165c8:	4562      	cmp	r2, ip
 80165ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80165ce:	d8e5      	bhi.n	801659c <__multiply+0x10c>
 80165d0:	9f01      	ldr	r7, [sp, #4]
 80165d2:	51eb      	str	r3, [r5, r7]
 80165d4:	3504      	adds	r5, #4
 80165d6:	e799      	b.n	801650c <__multiply+0x7c>
 80165d8:	3e01      	subs	r6, #1
 80165da:	e79b      	b.n	8016514 <__multiply+0x84>
 80165dc:	080d5700 	.word	0x080d5700
 80165e0:	080d5711 	.word	0x080d5711

080165e4 <__pow5mult>:
 80165e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80165e8:	4615      	mov	r5, r2
 80165ea:	f012 0203 	ands.w	r2, r2, #3
 80165ee:	4607      	mov	r7, r0
 80165f0:	460e      	mov	r6, r1
 80165f2:	d007      	beq.n	8016604 <__pow5mult+0x20>
 80165f4:	4c25      	ldr	r4, [pc, #148]	@ (801668c <__pow5mult+0xa8>)
 80165f6:	3a01      	subs	r2, #1
 80165f8:	2300      	movs	r3, #0
 80165fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80165fe:	f7ff fe9f 	bl	8016340 <__multadd>
 8016602:	4606      	mov	r6, r0
 8016604:	10ad      	asrs	r5, r5, #2
 8016606:	d03d      	beq.n	8016684 <__pow5mult+0xa0>
 8016608:	69fc      	ldr	r4, [r7, #28]
 801660a:	b97c      	cbnz	r4, 801662c <__pow5mult+0x48>
 801660c:	2010      	movs	r0, #16
 801660e:	f7fd ff9b 	bl	8014548 <malloc>
 8016612:	4602      	mov	r2, r0
 8016614:	61f8      	str	r0, [r7, #28]
 8016616:	b928      	cbnz	r0, 8016624 <__pow5mult+0x40>
 8016618:	4b1d      	ldr	r3, [pc, #116]	@ (8016690 <__pow5mult+0xac>)
 801661a:	481e      	ldr	r0, [pc, #120]	@ (8016694 <__pow5mult+0xb0>)
 801661c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016620:	f000 fd9a 	bl	8017158 <__assert_func>
 8016624:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016628:	6004      	str	r4, [r0, #0]
 801662a:	60c4      	str	r4, [r0, #12]
 801662c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016630:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016634:	b94c      	cbnz	r4, 801664a <__pow5mult+0x66>
 8016636:	f240 2171 	movw	r1, #625	@ 0x271
 801663a:	4638      	mov	r0, r7
 801663c:	f7ff ff12 	bl	8016464 <__i2b>
 8016640:	2300      	movs	r3, #0
 8016642:	f8c8 0008 	str.w	r0, [r8, #8]
 8016646:	4604      	mov	r4, r0
 8016648:	6003      	str	r3, [r0, #0]
 801664a:	f04f 0900 	mov.w	r9, #0
 801664e:	07eb      	lsls	r3, r5, #31
 8016650:	d50a      	bpl.n	8016668 <__pow5mult+0x84>
 8016652:	4631      	mov	r1, r6
 8016654:	4622      	mov	r2, r4
 8016656:	4638      	mov	r0, r7
 8016658:	f7ff ff1a 	bl	8016490 <__multiply>
 801665c:	4631      	mov	r1, r6
 801665e:	4680      	mov	r8, r0
 8016660:	4638      	mov	r0, r7
 8016662:	f7ff fe4b 	bl	80162fc <_Bfree>
 8016666:	4646      	mov	r6, r8
 8016668:	106d      	asrs	r5, r5, #1
 801666a:	d00b      	beq.n	8016684 <__pow5mult+0xa0>
 801666c:	6820      	ldr	r0, [r4, #0]
 801666e:	b938      	cbnz	r0, 8016680 <__pow5mult+0x9c>
 8016670:	4622      	mov	r2, r4
 8016672:	4621      	mov	r1, r4
 8016674:	4638      	mov	r0, r7
 8016676:	f7ff ff0b 	bl	8016490 <__multiply>
 801667a:	6020      	str	r0, [r4, #0]
 801667c:	f8c0 9000 	str.w	r9, [r0]
 8016680:	4604      	mov	r4, r0
 8016682:	e7e4      	b.n	801664e <__pow5mult+0x6a>
 8016684:	4630      	mov	r0, r6
 8016686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801668a:	bf00      	nop
 801668c:	080d576c 	.word	0x080d576c
 8016690:	080d5691 	.word	0x080d5691
 8016694:	080d5711 	.word	0x080d5711

08016698 <__lshift>:
 8016698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801669c:	460c      	mov	r4, r1
 801669e:	6849      	ldr	r1, [r1, #4]
 80166a0:	6923      	ldr	r3, [r4, #16]
 80166a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80166a6:	68a3      	ldr	r3, [r4, #8]
 80166a8:	4607      	mov	r7, r0
 80166aa:	4691      	mov	r9, r2
 80166ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80166b0:	f108 0601 	add.w	r6, r8, #1
 80166b4:	42b3      	cmp	r3, r6
 80166b6:	db0b      	blt.n	80166d0 <__lshift+0x38>
 80166b8:	4638      	mov	r0, r7
 80166ba:	f7ff fddf 	bl	801627c <_Balloc>
 80166be:	4605      	mov	r5, r0
 80166c0:	b948      	cbnz	r0, 80166d6 <__lshift+0x3e>
 80166c2:	4602      	mov	r2, r0
 80166c4:	4b28      	ldr	r3, [pc, #160]	@ (8016768 <__lshift+0xd0>)
 80166c6:	4829      	ldr	r0, [pc, #164]	@ (801676c <__lshift+0xd4>)
 80166c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80166cc:	f000 fd44 	bl	8017158 <__assert_func>
 80166d0:	3101      	adds	r1, #1
 80166d2:	005b      	lsls	r3, r3, #1
 80166d4:	e7ee      	b.n	80166b4 <__lshift+0x1c>
 80166d6:	2300      	movs	r3, #0
 80166d8:	f100 0114 	add.w	r1, r0, #20
 80166dc:	f100 0210 	add.w	r2, r0, #16
 80166e0:	4618      	mov	r0, r3
 80166e2:	4553      	cmp	r3, sl
 80166e4:	db33      	blt.n	801674e <__lshift+0xb6>
 80166e6:	6920      	ldr	r0, [r4, #16]
 80166e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80166ec:	f104 0314 	add.w	r3, r4, #20
 80166f0:	f019 091f 	ands.w	r9, r9, #31
 80166f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80166f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80166fc:	d02b      	beq.n	8016756 <__lshift+0xbe>
 80166fe:	f1c9 0e20 	rsb	lr, r9, #32
 8016702:	468a      	mov	sl, r1
 8016704:	2200      	movs	r2, #0
 8016706:	6818      	ldr	r0, [r3, #0]
 8016708:	fa00 f009 	lsl.w	r0, r0, r9
 801670c:	4310      	orrs	r0, r2
 801670e:	f84a 0b04 	str.w	r0, [sl], #4
 8016712:	f853 2b04 	ldr.w	r2, [r3], #4
 8016716:	459c      	cmp	ip, r3
 8016718:	fa22 f20e 	lsr.w	r2, r2, lr
 801671c:	d8f3      	bhi.n	8016706 <__lshift+0x6e>
 801671e:	ebac 0304 	sub.w	r3, ip, r4
 8016722:	3b15      	subs	r3, #21
 8016724:	f023 0303 	bic.w	r3, r3, #3
 8016728:	3304      	adds	r3, #4
 801672a:	f104 0015 	add.w	r0, r4, #21
 801672e:	4584      	cmp	ip, r0
 8016730:	bf38      	it	cc
 8016732:	2304      	movcc	r3, #4
 8016734:	50ca      	str	r2, [r1, r3]
 8016736:	b10a      	cbz	r2, 801673c <__lshift+0xa4>
 8016738:	f108 0602 	add.w	r6, r8, #2
 801673c:	3e01      	subs	r6, #1
 801673e:	4638      	mov	r0, r7
 8016740:	612e      	str	r6, [r5, #16]
 8016742:	4621      	mov	r1, r4
 8016744:	f7ff fdda 	bl	80162fc <_Bfree>
 8016748:	4628      	mov	r0, r5
 801674a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801674e:	f842 0f04 	str.w	r0, [r2, #4]!
 8016752:	3301      	adds	r3, #1
 8016754:	e7c5      	b.n	80166e2 <__lshift+0x4a>
 8016756:	3904      	subs	r1, #4
 8016758:	f853 2b04 	ldr.w	r2, [r3], #4
 801675c:	f841 2f04 	str.w	r2, [r1, #4]!
 8016760:	459c      	cmp	ip, r3
 8016762:	d8f9      	bhi.n	8016758 <__lshift+0xc0>
 8016764:	e7ea      	b.n	801673c <__lshift+0xa4>
 8016766:	bf00      	nop
 8016768:	080d5700 	.word	0x080d5700
 801676c:	080d5711 	.word	0x080d5711

08016770 <__mcmp>:
 8016770:	690a      	ldr	r2, [r1, #16]
 8016772:	4603      	mov	r3, r0
 8016774:	6900      	ldr	r0, [r0, #16]
 8016776:	1a80      	subs	r0, r0, r2
 8016778:	b530      	push	{r4, r5, lr}
 801677a:	d10e      	bne.n	801679a <__mcmp+0x2a>
 801677c:	3314      	adds	r3, #20
 801677e:	3114      	adds	r1, #20
 8016780:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016784:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016788:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801678c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016790:	4295      	cmp	r5, r2
 8016792:	d003      	beq.n	801679c <__mcmp+0x2c>
 8016794:	d205      	bcs.n	80167a2 <__mcmp+0x32>
 8016796:	f04f 30ff 	mov.w	r0, #4294967295
 801679a:	bd30      	pop	{r4, r5, pc}
 801679c:	42a3      	cmp	r3, r4
 801679e:	d3f3      	bcc.n	8016788 <__mcmp+0x18>
 80167a0:	e7fb      	b.n	801679a <__mcmp+0x2a>
 80167a2:	2001      	movs	r0, #1
 80167a4:	e7f9      	b.n	801679a <__mcmp+0x2a>
	...

080167a8 <__mdiff>:
 80167a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167ac:	4689      	mov	r9, r1
 80167ae:	4606      	mov	r6, r0
 80167b0:	4611      	mov	r1, r2
 80167b2:	4648      	mov	r0, r9
 80167b4:	4614      	mov	r4, r2
 80167b6:	f7ff ffdb 	bl	8016770 <__mcmp>
 80167ba:	1e05      	subs	r5, r0, #0
 80167bc:	d112      	bne.n	80167e4 <__mdiff+0x3c>
 80167be:	4629      	mov	r1, r5
 80167c0:	4630      	mov	r0, r6
 80167c2:	f7ff fd5b 	bl	801627c <_Balloc>
 80167c6:	4602      	mov	r2, r0
 80167c8:	b928      	cbnz	r0, 80167d6 <__mdiff+0x2e>
 80167ca:	4b3f      	ldr	r3, [pc, #252]	@ (80168c8 <__mdiff+0x120>)
 80167cc:	f240 2137 	movw	r1, #567	@ 0x237
 80167d0:	483e      	ldr	r0, [pc, #248]	@ (80168cc <__mdiff+0x124>)
 80167d2:	f000 fcc1 	bl	8017158 <__assert_func>
 80167d6:	2301      	movs	r3, #1
 80167d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80167dc:	4610      	mov	r0, r2
 80167de:	b003      	add	sp, #12
 80167e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80167e4:	bfbc      	itt	lt
 80167e6:	464b      	movlt	r3, r9
 80167e8:	46a1      	movlt	r9, r4
 80167ea:	4630      	mov	r0, r6
 80167ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80167f0:	bfba      	itte	lt
 80167f2:	461c      	movlt	r4, r3
 80167f4:	2501      	movlt	r5, #1
 80167f6:	2500      	movge	r5, #0
 80167f8:	f7ff fd40 	bl	801627c <_Balloc>
 80167fc:	4602      	mov	r2, r0
 80167fe:	b918      	cbnz	r0, 8016808 <__mdiff+0x60>
 8016800:	4b31      	ldr	r3, [pc, #196]	@ (80168c8 <__mdiff+0x120>)
 8016802:	f240 2145 	movw	r1, #581	@ 0x245
 8016806:	e7e3      	b.n	80167d0 <__mdiff+0x28>
 8016808:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801680c:	6926      	ldr	r6, [r4, #16]
 801680e:	60c5      	str	r5, [r0, #12]
 8016810:	f109 0310 	add.w	r3, r9, #16
 8016814:	f109 0514 	add.w	r5, r9, #20
 8016818:	f104 0e14 	add.w	lr, r4, #20
 801681c:	f100 0b14 	add.w	fp, r0, #20
 8016820:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016824:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016828:	9301      	str	r3, [sp, #4]
 801682a:	46d9      	mov	r9, fp
 801682c:	f04f 0c00 	mov.w	ip, #0
 8016830:	9b01      	ldr	r3, [sp, #4]
 8016832:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016836:	f853 af04 	ldr.w	sl, [r3, #4]!
 801683a:	9301      	str	r3, [sp, #4]
 801683c:	fa1f f38a 	uxth.w	r3, sl
 8016840:	4619      	mov	r1, r3
 8016842:	b283      	uxth	r3, r0
 8016844:	1acb      	subs	r3, r1, r3
 8016846:	0c00      	lsrs	r0, r0, #16
 8016848:	4463      	add	r3, ip
 801684a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801684e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016852:	b29b      	uxth	r3, r3
 8016854:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016858:	4576      	cmp	r6, lr
 801685a:	f849 3b04 	str.w	r3, [r9], #4
 801685e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016862:	d8e5      	bhi.n	8016830 <__mdiff+0x88>
 8016864:	1b33      	subs	r3, r6, r4
 8016866:	3b15      	subs	r3, #21
 8016868:	f023 0303 	bic.w	r3, r3, #3
 801686c:	3415      	adds	r4, #21
 801686e:	3304      	adds	r3, #4
 8016870:	42a6      	cmp	r6, r4
 8016872:	bf38      	it	cc
 8016874:	2304      	movcc	r3, #4
 8016876:	441d      	add	r5, r3
 8016878:	445b      	add	r3, fp
 801687a:	461e      	mov	r6, r3
 801687c:	462c      	mov	r4, r5
 801687e:	4544      	cmp	r4, r8
 8016880:	d30e      	bcc.n	80168a0 <__mdiff+0xf8>
 8016882:	f108 0103 	add.w	r1, r8, #3
 8016886:	1b49      	subs	r1, r1, r5
 8016888:	f021 0103 	bic.w	r1, r1, #3
 801688c:	3d03      	subs	r5, #3
 801688e:	45a8      	cmp	r8, r5
 8016890:	bf38      	it	cc
 8016892:	2100      	movcc	r1, #0
 8016894:	440b      	add	r3, r1
 8016896:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801689a:	b191      	cbz	r1, 80168c2 <__mdiff+0x11a>
 801689c:	6117      	str	r7, [r2, #16]
 801689e:	e79d      	b.n	80167dc <__mdiff+0x34>
 80168a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80168a4:	46e6      	mov	lr, ip
 80168a6:	0c08      	lsrs	r0, r1, #16
 80168a8:	fa1c fc81 	uxtah	ip, ip, r1
 80168ac:	4471      	add	r1, lr
 80168ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80168b2:	b289      	uxth	r1, r1
 80168b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80168b8:	f846 1b04 	str.w	r1, [r6], #4
 80168bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80168c0:	e7dd      	b.n	801687e <__mdiff+0xd6>
 80168c2:	3f01      	subs	r7, #1
 80168c4:	e7e7      	b.n	8016896 <__mdiff+0xee>
 80168c6:	bf00      	nop
 80168c8:	080d5700 	.word	0x080d5700
 80168cc:	080d5711 	.word	0x080d5711

080168d0 <__d2b>:
 80168d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80168d4:	460f      	mov	r7, r1
 80168d6:	2101      	movs	r1, #1
 80168d8:	ec59 8b10 	vmov	r8, r9, d0
 80168dc:	4616      	mov	r6, r2
 80168de:	f7ff fccd 	bl	801627c <_Balloc>
 80168e2:	4604      	mov	r4, r0
 80168e4:	b930      	cbnz	r0, 80168f4 <__d2b+0x24>
 80168e6:	4602      	mov	r2, r0
 80168e8:	4b23      	ldr	r3, [pc, #140]	@ (8016978 <__d2b+0xa8>)
 80168ea:	4824      	ldr	r0, [pc, #144]	@ (801697c <__d2b+0xac>)
 80168ec:	f240 310f 	movw	r1, #783	@ 0x30f
 80168f0:	f000 fc32 	bl	8017158 <__assert_func>
 80168f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80168f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80168fc:	b10d      	cbz	r5, 8016902 <__d2b+0x32>
 80168fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016902:	9301      	str	r3, [sp, #4]
 8016904:	f1b8 0300 	subs.w	r3, r8, #0
 8016908:	d023      	beq.n	8016952 <__d2b+0x82>
 801690a:	4668      	mov	r0, sp
 801690c:	9300      	str	r3, [sp, #0]
 801690e:	f7ff fd7c 	bl	801640a <__lo0bits>
 8016912:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016916:	b1d0      	cbz	r0, 801694e <__d2b+0x7e>
 8016918:	f1c0 0320 	rsb	r3, r0, #32
 801691c:	fa02 f303 	lsl.w	r3, r2, r3
 8016920:	430b      	orrs	r3, r1
 8016922:	40c2      	lsrs	r2, r0
 8016924:	6163      	str	r3, [r4, #20]
 8016926:	9201      	str	r2, [sp, #4]
 8016928:	9b01      	ldr	r3, [sp, #4]
 801692a:	61a3      	str	r3, [r4, #24]
 801692c:	2b00      	cmp	r3, #0
 801692e:	bf0c      	ite	eq
 8016930:	2201      	moveq	r2, #1
 8016932:	2202      	movne	r2, #2
 8016934:	6122      	str	r2, [r4, #16]
 8016936:	b1a5      	cbz	r5, 8016962 <__d2b+0x92>
 8016938:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801693c:	4405      	add	r5, r0
 801693e:	603d      	str	r5, [r7, #0]
 8016940:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016944:	6030      	str	r0, [r6, #0]
 8016946:	4620      	mov	r0, r4
 8016948:	b003      	add	sp, #12
 801694a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801694e:	6161      	str	r1, [r4, #20]
 8016950:	e7ea      	b.n	8016928 <__d2b+0x58>
 8016952:	a801      	add	r0, sp, #4
 8016954:	f7ff fd59 	bl	801640a <__lo0bits>
 8016958:	9b01      	ldr	r3, [sp, #4]
 801695a:	6163      	str	r3, [r4, #20]
 801695c:	3020      	adds	r0, #32
 801695e:	2201      	movs	r2, #1
 8016960:	e7e8      	b.n	8016934 <__d2b+0x64>
 8016962:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016966:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801696a:	6038      	str	r0, [r7, #0]
 801696c:	6918      	ldr	r0, [r3, #16]
 801696e:	f7ff fd2d 	bl	80163cc <__hi0bits>
 8016972:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016976:	e7e5      	b.n	8016944 <__d2b+0x74>
 8016978:	080d5700 	.word	0x080d5700
 801697c:	080d5711 	.word	0x080d5711

08016980 <_malloc_usable_size_r>:
 8016980:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016984:	1f18      	subs	r0, r3, #4
 8016986:	2b00      	cmp	r3, #0
 8016988:	bfbc      	itt	lt
 801698a:	580b      	ldrlt	r3, [r1, r0]
 801698c:	18c0      	addlt	r0, r0, r3
 801698e:	4770      	bx	lr

08016990 <__ssputs_r>:
 8016990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016994:	688e      	ldr	r6, [r1, #8]
 8016996:	461f      	mov	r7, r3
 8016998:	42be      	cmp	r6, r7
 801699a:	680b      	ldr	r3, [r1, #0]
 801699c:	4682      	mov	sl, r0
 801699e:	460c      	mov	r4, r1
 80169a0:	4690      	mov	r8, r2
 80169a2:	d82d      	bhi.n	8016a00 <__ssputs_r+0x70>
 80169a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80169a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80169ac:	d026      	beq.n	80169fc <__ssputs_r+0x6c>
 80169ae:	6965      	ldr	r5, [r4, #20]
 80169b0:	6909      	ldr	r1, [r1, #16]
 80169b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80169b6:	eba3 0901 	sub.w	r9, r3, r1
 80169ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80169be:	1c7b      	adds	r3, r7, #1
 80169c0:	444b      	add	r3, r9
 80169c2:	106d      	asrs	r5, r5, #1
 80169c4:	429d      	cmp	r5, r3
 80169c6:	bf38      	it	cc
 80169c8:	461d      	movcc	r5, r3
 80169ca:	0553      	lsls	r3, r2, #21
 80169cc:	d527      	bpl.n	8016a1e <__ssputs_r+0x8e>
 80169ce:	4629      	mov	r1, r5
 80169d0:	f7fd fde4 	bl	801459c <_malloc_r>
 80169d4:	4606      	mov	r6, r0
 80169d6:	b360      	cbz	r0, 8016a32 <__ssputs_r+0xa2>
 80169d8:	6921      	ldr	r1, [r4, #16]
 80169da:	464a      	mov	r2, r9
 80169dc:	f7fe fda9 	bl	8015532 <memcpy>
 80169e0:	89a3      	ldrh	r3, [r4, #12]
 80169e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80169e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80169ea:	81a3      	strh	r3, [r4, #12]
 80169ec:	6126      	str	r6, [r4, #16]
 80169ee:	6165      	str	r5, [r4, #20]
 80169f0:	444e      	add	r6, r9
 80169f2:	eba5 0509 	sub.w	r5, r5, r9
 80169f6:	6026      	str	r6, [r4, #0]
 80169f8:	60a5      	str	r5, [r4, #8]
 80169fa:	463e      	mov	r6, r7
 80169fc:	42be      	cmp	r6, r7
 80169fe:	d900      	bls.n	8016a02 <__ssputs_r+0x72>
 8016a00:	463e      	mov	r6, r7
 8016a02:	6820      	ldr	r0, [r4, #0]
 8016a04:	4632      	mov	r2, r6
 8016a06:	4641      	mov	r1, r8
 8016a08:	f000 fb6a 	bl	80170e0 <memmove>
 8016a0c:	68a3      	ldr	r3, [r4, #8]
 8016a0e:	1b9b      	subs	r3, r3, r6
 8016a10:	60a3      	str	r3, [r4, #8]
 8016a12:	6823      	ldr	r3, [r4, #0]
 8016a14:	4433      	add	r3, r6
 8016a16:	6023      	str	r3, [r4, #0]
 8016a18:	2000      	movs	r0, #0
 8016a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016a1e:	462a      	mov	r2, r5
 8016a20:	f7fd fe48 	bl	80146b4 <_realloc_r>
 8016a24:	4606      	mov	r6, r0
 8016a26:	2800      	cmp	r0, #0
 8016a28:	d1e0      	bne.n	80169ec <__ssputs_r+0x5c>
 8016a2a:	6921      	ldr	r1, [r4, #16]
 8016a2c:	4650      	mov	r0, sl
 8016a2e:	f7ff fbdb 	bl	80161e8 <_free_r>
 8016a32:	230c      	movs	r3, #12
 8016a34:	f8ca 3000 	str.w	r3, [sl]
 8016a38:	89a3      	ldrh	r3, [r4, #12]
 8016a3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016a3e:	81a3      	strh	r3, [r4, #12]
 8016a40:	f04f 30ff 	mov.w	r0, #4294967295
 8016a44:	e7e9      	b.n	8016a1a <__ssputs_r+0x8a>
	...

08016a48 <_svfiprintf_r>:
 8016a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a4c:	4698      	mov	r8, r3
 8016a4e:	898b      	ldrh	r3, [r1, #12]
 8016a50:	061b      	lsls	r3, r3, #24
 8016a52:	b09d      	sub	sp, #116	@ 0x74
 8016a54:	4607      	mov	r7, r0
 8016a56:	460d      	mov	r5, r1
 8016a58:	4614      	mov	r4, r2
 8016a5a:	d510      	bpl.n	8016a7e <_svfiprintf_r+0x36>
 8016a5c:	690b      	ldr	r3, [r1, #16]
 8016a5e:	b973      	cbnz	r3, 8016a7e <_svfiprintf_r+0x36>
 8016a60:	2140      	movs	r1, #64	@ 0x40
 8016a62:	f7fd fd9b 	bl	801459c <_malloc_r>
 8016a66:	6028      	str	r0, [r5, #0]
 8016a68:	6128      	str	r0, [r5, #16]
 8016a6a:	b930      	cbnz	r0, 8016a7a <_svfiprintf_r+0x32>
 8016a6c:	230c      	movs	r3, #12
 8016a6e:	603b      	str	r3, [r7, #0]
 8016a70:	f04f 30ff 	mov.w	r0, #4294967295
 8016a74:	b01d      	add	sp, #116	@ 0x74
 8016a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a7a:	2340      	movs	r3, #64	@ 0x40
 8016a7c:	616b      	str	r3, [r5, #20]
 8016a7e:	2300      	movs	r3, #0
 8016a80:	9309      	str	r3, [sp, #36]	@ 0x24
 8016a82:	2320      	movs	r3, #32
 8016a84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016a88:	f8cd 800c 	str.w	r8, [sp, #12]
 8016a8c:	2330      	movs	r3, #48	@ 0x30
 8016a8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016c2c <_svfiprintf_r+0x1e4>
 8016a92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016a96:	f04f 0901 	mov.w	r9, #1
 8016a9a:	4623      	mov	r3, r4
 8016a9c:	469a      	mov	sl, r3
 8016a9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016aa2:	b10a      	cbz	r2, 8016aa8 <_svfiprintf_r+0x60>
 8016aa4:	2a25      	cmp	r2, #37	@ 0x25
 8016aa6:	d1f9      	bne.n	8016a9c <_svfiprintf_r+0x54>
 8016aa8:	ebba 0b04 	subs.w	fp, sl, r4
 8016aac:	d00b      	beq.n	8016ac6 <_svfiprintf_r+0x7e>
 8016aae:	465b      	mov	r3, fp
 8016ab0:	4622      	mov	r2, r4
 8016ab2:	4629      	mov	r1, r5
 8016ab4:	4638      	mov	r0, r7
 8016ab6:	f7ff ff6b 	bl	8016990 <__ssputs_r>
 8016aba:	3001      	adds	r0, #1
 8016abc:	f000 80a7 	beq.w	8016c0e <_svfiprintf_r+0x1c6>
 8016ac0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016ac2:	445a      	add	r2, fp
 8016ac4:	9209      	str	r2, [sp, #36]	@ 0x24
 8016ac6:	f89a 3000 	ldrb.w	r3, [sl]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	f000 809f 	beq.w	8016c0e <_svfiprintf_r+0x1c6>
 8016ad0:	2300      	movs	r3, #0
 8016ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8016ad6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016ada:	f10a 0a01 	add.w	sl, sl, #1
 8016ade:	9304      	str	r3, [sp, #16]
 8016ae0:	9307      	str	r3, [sp, #28]
 8016ae2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016ae6:	931a      	str	r3, [sp, #104]	@ 0x68
 8016ae8:	4654      	mov	r4, sl
 8016aea:	2205      	movs	r2, #5
 8016aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016af0:	484e      	ldr	r0, [pc, #312]	@ (8016c2c <_svfiprintf_r+0x1e4>)
 8016af2:	f7e9 fbed 	bl	80002d0 <memchr>
 8016af6:	9a04      	ldr	r2, [sp, #16]
 8016af8:	b9d8      	cbnz	r0, 8016b32 <_svfiprintf_r+0xea>
 8016afa:	06d0      	lsls	r0, r2, #27
 8016afc:	bf44      	itt	mi
 8016afe:	2320      	movmi	r3, #32
 8016b00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016b04:	0711      	lsls	r1, r2, #28
 8016b06:	bf44      	itt	mi
 8016b08:	232b      	movmi	r3, #43	@ 0x2b
 8016b0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016b0e:	f89a 3000 	ldrb.w	r3, [sl]
 8016b12:	2b2a      	cmp	r3, #42	@ 0x2a
 8016b14:	d015      	beq.n	8016b42 <_svfiprintf_r+0xfa>
 8016b16:	9a07      	ldr	r2, [sp, #28]
 8016b18:	4654      	mov	r4, sl
 8016b1a:	2000      	movs	r0, #0
 8016b1c:	f04f 0c0a 	mov.w	ip, #10
 8016b20:	4621      	mov	r1, r4
 8016b22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016b26:	3b30      	subs	r3, #48	@ 0x30
 8016b28:	2b09      	cmp	r3, #9
 8016b2a:	d94b      	bls.n	8016bc4 <_svfiprintf_r+0x17c>
 8016b2c:	b1b0      	cbz	r0, 8016b5c <_svfiprintf_r+0x114>
 8016b2e:	9207      	str	r2, [sp, #28]
 8016b30:	e014      	b.n	8016b5c <_svfiprintf_r+0x114>
 8016b32:	eba0 0308 	sub.w	r3, r0, r8
 8016b36:	fa09 f303 	lsl.w	r3, r9, r3
 8016b3a:	4313      	orrs	r3, r2
 8016b3c:	9304      	str	r3, [sp, #16]
 8016b3e:	46a2      	mov	sl, r4
 8016b40:	e7d2      	b.n	8016ae8 <_svfiprintf_r+0xa0>
 8016b42:	9b03      	ldr	r3, [sp, #12]
 8016b44:	1d19      	adds	r1, r3, #4
 8016b46:	681b      	ldr	r3, [r3, #0]
 8016b48:	9103      	str	r1, [sp, #12]
 8016b4a:	2b00      	cmp	r3, #0
 8016b4c:	bfbb      	ittet	lt
 8016b4e:	425b      	neglt	r3, r3
 8016b50:	f042 0202 	orrlt.w	r2, r2, #2
 8016b54:	9307      	strge	r3, [sp, #28]
 8016b56:	9307      	strlt	r3, [sp, #28]
 8016b58:	bfb8      	it	lt
 8016b5a:	9204      	strlt	r2, [sp, #16]
 8016b5c:	7823      	ldrb	r3, [r4, #0]
 8016b5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8016b60:	d10a      	bne.n	8016b78 <_svfiprintf_r+0x130>
 8016b62:	7863      	ldrb	r3, [r4, #1]
 8016b64:	2b2a      	cmp	r3, #42	@ 0x2a
 8016b66:	d132      	bne.n	8016bce <_svfiprintf_r+0x186>
 8016b68:	9b03      	ldr	r3, [sp, #12]
 8016b6a:	1d1a      	adds	r2, r3, #4
 8016b6c:	681b      	ldr	r3, [r3, #0]
 8016b6e:	9203      	str	r2, [sp, #12]
 8016b70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016b74:	3402      	adds	r4, #2
 8016b76:	9305      	str	r3, [sp, #20]
 8016b78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016c3c <_svfiprintf_r+0x1f4>
 8016b7c:	7821      	ldrb	r1, [r4, #0]
 8016b7e:	2203      	movs	r2, #3
 8016b80:	4650      	mov	r0, sl
 8016b82:	f7e9 fba5 	bl	80002d0 <memchr>
 8016b86:	b138      	cbz	r0, 8016b98 <_svfiprintf_r+0x150>
 8016b88:	9b04      	ldr	r3, [sp, #16]
 8016b8a:	eba0 000a 	sub.w	r0, r0, sl
 8016b8e:	2240      	movs	r2, #64	@ 0x40
 8016b90:	4082      	lsls	r2, r0
 8016b92:	4313      	orrs	r3, r2
 8016b94:	3401      	adds	r4, #1
 8016b96:	9304      	str	r3, [sp, #16]
 8016b98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016b9c:	4824      	ldr	r0, [pc, #144]	@ (8016c30 <_svfiprintf_r+0x1e8>)
 8016b9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016ba2:	2206      	movs	r2, #6
 8016ba4:	f7e9 fb94 	bl	80002d0 <memchr>
 8016ba8:	2800      	cmp	r0, #0
 8016baa:	d036      	beq.n	8016c1a <_svfiprintf_r+0x1d2>
 8016bac:	4b21      	ldr	r3, [pc, #132]	@ (8016c34 <_svfiprintf_r+0x1ec>)
 8016bae:	bb1b      	cbnz	r3, 8016bf8 <_svfiprintf_r+0x1b0>
 8016bb0:	9b03      	ldr	r3, [sp, #12]
 8016bb2:	3307      	adds	r3, #7
 8016bb4:	f023 0307 	bic.w	r3, r3, #7
 8016bb8:	3308      	adds	r3, #8
 8016bba:	9303      	str	r3, [sp, #12]
 8016bbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016bbe:	4433      	add	r3, r6
 8016bc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8016bc2:	e76a      	b.n	8016a9a <_svfiprintf_r+0x52>
 8016bc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8016bc8:	460c      	mov	r4, r1
 8016bca:	2001      	movs	r0, #1
 8016bcc:	e7a8      	b.n	8016b20 <_svfiprintf_r+0xd8>
 8016bce:	2300      	movs	r3, #0
 8016bd0:	3401      	adds	r4, #1
 8016bd2:	9305      	str	r3, [sp, #20]
 8016bd4:	4619      	mov	r1, r3
 8016bd6:	f04f 0c0a 	mov.w	ip, #10
 8016bda:	4620      	mov	r0, r4
 8016bdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016be0:	3a30      	subs	r2, #48	@ 0x30
 8016be2:	2a09      	cmp	r2, #9
 8016be4:	d903      	bls.n	8016bee <_svfiprintf_r+0x1a6>
 8016be6:	2b00      	cmp	r3, #0
 8016be8:	d0c6      	beq.n	8016b78 <_svfiprintf_r+0x130>
 8016bea:	9105      	str	r1, [sp, #20]
 8016bec:	e7c4      	b.n	8016b78 <_svfiprintf_r+0x130>
 8016bee:	fb0c 2101 	mla	r1, ip, r1, r2
 8016bf2:	4604      	mov	r4, r0
 8016bf4:	2301      	movs	r3, #1
 8016bf6:	e7f0      	b.n	8016bda <_svfiprintf_r+0x192>
 8016bf8:	ab03      	add	r3, sp, #12
 8016bfa:	9300      	str	r3, [sp, #0]
 8016bfc:	462a      	mov	r2, r5
 8016bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8016c38 <_svfiprintf_r+0x1f0>)
 8016c00:	a904      	add	r1, sp, #16
 8016c02:	4638      	mov	r0, r7
 8016c04:	f7fd fe24 	bl	8014850 <_printf_float>
 8016c08:	1c42      	adds	r2, r0, #1
 8016c0a:	4606      	mov	r6, r0
 8016c0c:	d1d6      	bne.n	8016bbc <_svfiprintf_r+0x174>
 8016c0e:	89ab      	ldrh	r3, [r5, #12]
 8016c10:	065b      	lsls	r3, r3, #25
 8016c12:	f53f af2d 	bmi.w	8016a70 <_svfiprintf_r+0x28>
 8016c16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016c18:	e72c      	b.n	8016a74 <_svfiprintf_r+0x2c>
 8016c1a:	ab03      	add	r3, sp, #12
 8016c1c:	9300      	str	r3, [sp, #0]
 8016c1e:	462a      	mov	r2, r5
 8016c20:	4b05      	ldr	r3, [pc, #20]	@ (8016c38 <_svfiprintf_r+0x1f0>)
 8016c22:	a904      	add	r1, sp, #16
 8016c24:	4638      	mov	r0, r7
 8016c26:	f7fe f8ab 	bl	8014d80 <_printf_i>
 8016c2a:	e7ed      	b.n	8016c08 <_svfiprintf_r+0x1c0>
 8016c2c:	080d5868 	.word	0x080d5868
 8016c30:	080d5872 	.word	0x080d5872
 8016c34:	08014851 	.word	0x08014851
 8016c38:	08016991 	.word	0x08016991
 8016c3c:	080d586e 	.word	0x080d586e

08016c40 <__sfputc_r>:
 8016c40:	6893      	ldr	r3, [r2, #8]
 8016c42:	3b01      	subs	r3, #1
 8016c44:	2b00      	cmp	r3, #0
 8016c46:	b410      	push	{r4}
 8016c48:	6093      	str	r3, [r2, #8]
 8016c4a:	da08      	bge.n	8016c5e <__sfputc_r+0x1e>
 8016c4c:	6994      	ldr	r4, [r2, #24]
 8016c4e:	42a3      	cmp	r3, r4
 8016c50:	db01      	blt.n	8016c56 <__sfputc_r+0x16>
 8016c52:	290a      	cmp	r1, #10
 8016c54:	d103      	bne.n	8016c5e <__sfputc_r+0x1e>
 8016c56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016c5a:	f7fe bb46 	b.w	80152ea <__swbuf_r>
 8016c5e:	6813      	ldr	r3, [r2, #0]
 8016c60:	1c58      	adds	r0, r3, #1
 8016c62:	6010      	str	r0, [r2, #0]
 8016c64:	7019      	strb	r1, [r3, #0]
 8016c66:	4608      	mov	r0, r1
 8016c68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016c6c:	4770      	bx	lr

08016c6e <__sfputs_r>:
 8016c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c70:	4606      	mov	r6, r0
 8016c72:	460f      	mov	r7, r1
 8016c74:	4614      	mov	r4, r2
 8016c76:	18d5      	adds	r5, r2, r3
 8016c78:	42ac      	cmp	r4, r5
 8016c7a:	d101      	bne.n	8016c80 <__sfputs_r+0x12>
 8016c7c:	2000      	movs	r0, #0
 8016c7e:	e007      	b.n	8016c90 <__sfputs_r+0x22>
 8016c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016c84:	463a      	mov	r2, r7
 8016c86:	4630      	mov	r0, r6
 8016c88:	f7ff ffda 	bl	8016c40 <__sfputc_r>
 8016c8c:	1c43      	adds	r3, r0, #1
 8016c8e:	d1f3      	bne.n	8016c78 <__sfputs_r+0xa>
 8016c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016c94 <_vfiprintf_r>:
 8016c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c98:	460d      	mov	r5, r1
 8016c9a:	b09d      	sub	sp, #116	@ 0x74
 8016c9c:	4614      	mov	r4, r2
 8016c9e:	4698      	mov	r8, r3
 8016ca0:	4606      	mov	r6, r0
 8016ca2:	b118      	cbz	r0, 8016cac <_vfiprintf_r+0x18>
 8016ca4:	6a03      	ldr	r3, [r0, #32]
 8016ca6:	b90b      	cbnz	r3, 8016cac <_vfiprintf_r+0x18>
 8016ca8:	f7fe fa16 	bl	80150d8 <__sinit>
 8016cac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016cae:	07d9      	lsls	r1, r3, #31
 8016cb0:	d405      	bmi.n	8016cbe <_vfiprintf_r+0x2a>
 8016cb2:	89ab      	ldrh	r3, [r5, #12]
 8016cb4:	059a      	lsls	r2, r3, #22
 8016cb6:	d402      	bmi.n	8016cbe <_vfiprintf_r+0x2a>
 8016cb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016cba:	f7fe fc38 	bl	801552e <__retarget_lock_acquire_recursive>
 8016cbe:	89ab      	ldrh	r3, [r5, #12]
 8016cc0:	071b      	lsls	r3, r3, #28
 8016cc2:	d501      	bpl.n	8016cc8 <_vfiprintf_r+0x34>
 8016cc4:	692b      	ldr	r3, [r5, #16]
 8016cc6:	b99b      	cbnz	r3, 8016cf0 <_vfiprintf_r+0x5c>
 8016cc8:	4629      	mov	r1, r5
 8016cca:	4630      	mov	r0, r6
 8016ccc:	f7fe fb4c 	bl	8015368 <__swsetup_r>
 8016cd0:	b170      	cbz	r0, 8016cf0 <_vfiprintf_r+0x5c>
 8016cd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016cd4:	07dc      	lsls	r4, r3, #31
 8016cd6:	d504      	bpl.n	8016ce2 <_vfiprintf_r+0x4e>
 8016cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8016cdc:	b01d      	add	sp, #116	@ 0x74
 8016cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ce2:	89ab      	ldrh	r3, [r5, #12]
 8016ce4:	0598      	lsls	r0, r3, #22
 8016ce6:	d4f7      	bmi.n	8016cd8 <_vfiprintf_r+0x44>
 8016ce8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016cea:	f7fe fc21 	bl	8015530 <__retarget_lock_release_recursive>
 8016cee:	e7f3      	b.n	8016cd8 <_vfiprintf_r+0x44>
 8016cf0:	2300      	movs	r3, #0
 8016cf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8016cf4:	2320      	movs	r3, #32
 8016cf6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016cfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8016cfe:	2330      	movs	r3, #48	@ 0x30
 8016d00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016eb0 <_vfiprintf_r+0x21c>
 8016d04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016d08:	f04f 0901 	mov.w	r9, #1
 8016d0c:	4623      	mov	r3, r4
 8016d0e:	469a      	mov	sl, r3
 8016d10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016d14:	b10a      	cbz	r2, 8016d1a <_vfiprintf_r+0x86>
 8016d16:	2a25      	cmp	r2, #37	@ 0x25
 8016d18:	d1f9      	bne.n	8016d0e <_vfiprintf_r+0x7a>
 8016d1a:	ebba 0b04 	subs.w	fp, sl, r4
 8016d1e:	d00b      	beq.n	8016d38 <_vfiprintf_r+0xa4>
 8016d20:	465b      	mov	r3, fp
 8016d22:	4622      	mov	r2, r4
 8016d24:	4629      	mov	r1, r5
 8016d26:	4630      	mov	r0, r6
 8016d28:	f7ff ffa1 	bl	8016c6e <__sfputs_r>
 8016d2c:	3001      	adds	r0, #1
 8016d2e:	f000 80a7 	beq.w	8016e80 <_vfiprintf_r+0x1ec>
 8016d32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016d34:	445a      	add	r2, fp
 8016d36:	9209      	str	r2, [sp, #36]	@ 0x24
 8016d38:	f89a 3000 	ldrb.w	r3, [sl]
 8016d3c:	2b00      	cmp	r3, #0
 8016d3e:	f000 809f 	beq.w	8016e80 <_vfiprintf_r+0x1ec>
 8016d42:	2300      	movs	r3, #0
 8016d44:	f04f 32ff 	mov.w	r2, #4294967295
 8016d48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016d4c:	f10a 0a01 	add.w	sl, sl, #1
 8016d50:	9304      	str	r3, [sp, #16]
 8016d52:	9307      	str	r3, [sp, #28]
 8016d54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016d58:	931a      	str	r3, [sp, #104]	@ 0x68
 8016d5a:	4654      	mov	r4, sl
 8016d5c:	2205      	movs	r2, #5
 8016d5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d62:	4853      	ldr	r0, [pc, #332]	@ (8016eb0 <_vfiprintf_r+0x21c>)
 8016d64:	f7e9 fab4 	bl	80002d0 <memchr>
 8016d68:	9a04      	ldr	r2, [sp, #16]
 8016d6a:	b9d8      	cbnz	r0, 8016da4 <_vfiprintf_r+0x110>
 8016d6c:	06d1      	lsls	r1, r2, #27
 8016d6e:	bf44      	itt	mi
 8016d70:	2320      	movmi	r3, #32
 8016d72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016d76:	0713      	lsls	r3, r2, #28
 8016d78:	bf44      	itt	mi
 8016d7a:	232b      	movmi	r3, #43	@ 0x2b
 8016d7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016d80:	f89a 3000 	ldrb.w	r3, [sl]
 8016d84:	2b2a      	cmp	r3, #42	@ 0x2a
 8016d86:	d015      	beq.n	8016db4 <_vfiprintf_r+0x120>
 8016d88:	9a07      	ldr	r2, [sp, #28]
 8016d8a:	4654      	mov	r4, sl
 8016d8c:	2000      	movs	r0, #0
 8016d8e:	f04f 0c0a 	mov.w	ip, #10
 8016d92:	4621      	mov	r1, r4
 8016d94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016d98:	3b30      	subs	r3, #48	@ 0x30
 8016d9a:	2b09      	cmp	r3, #9
 8016d9c:	d94b      	bls.n	8016e36 <_vfiprintf_r+0x1a2>
 8016d9e:	b1b0      	cbz	r0, 8016dce <_vfiprintf_r+0x13a>
 8016da0:	9207      	str	r2, [sp, #28]
 8016da2:	e014      	b.n	8016dce <_vfiprintf_r+0x13a>
 8016da4:	eba0 0308 	sub.w	r3, r0, r8
 8016da8:	fa09 f303 	lsl.w	r3, r9, r3
 8016dac:	4313      	orrs	r3, r2
 8016dae:	9304      	str	r3, [sp, #16]
 8016db0:	46a2      	mov	sl, r4
 8016db2:	e7d2      	b.n	8016d5a <_vfiprintf_r+0xc6>
 8016db4:	9b03      	ldr	r3, [sp, #12]
 8016db6:	1d19      	adds	r1, r3, #4
 8016db8:	681b      	ldr	r3, [r3, #0]
 8016dba:	9103      	str	r1, [sp, #12]
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	bfbb      	ittet	lt
 8016dc0:	425b      	neglt	r3, r3
 8016dc2:	f042 0202 	orrlt.w	r2, r2, #2
 8016dc6:	9307      	strge	r3, [sp, #28]
 8016dc8:	9307      	strlt	r3, [sp, #28]
 8016dca:	bfb8      	it	lt
 8016dcc:	9204      	strlt	r2, [sp, #16]
 8016dce:	7823      	ldrb	r3, [r4, #0]
 8016dd0:	2b2e      	cmp	r3, #46	@ 0x2e
 8016dd2:	d10a      	bne.n	8016dea <_vfiprintf_r+0x156>
 8016dd4:	7863      	ldrb	r3, [r4, #1]
 8016dd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8016dd8:	d132      	bne.n	8016e40 <_vfiprintf_r+0x1ac>
 8016dda:	9b03      	ldr	r3, [sp, #12]
 8016ddc:	1d1a      	adds	r2, r3, #4
 8016dde:	681b      	ldr	r3, [r3, #0]
 8016de0:	9203      	str	r2, [sp, #12]
 8016de2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016de6:	3402      	adds	r4, #2
 8016de8:	9305      	str	r3, [sp, #20]
 8016dea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016ec0 <_vfiprintf_r+0x22c>
 8016dee:	7821      	ldrb	r1, [r4, #0]
 8016df0:	2203      	movs	r2, #3
 8016df2:	4650      	mov	r0, sl
 8016df4:	f7e9 fa6c 	bl	80002d0 <memchr>
 8016df8:	b138      	cbz	r0, 8016e0a <_vfiprintf_r+0x176>
 8016dfa:	9b04      	ldr	r3, [sp, #16]
 8016dfc:	eba0 000a 	sub.w	r0, r0, sl
 8016e00:	2240      	movs	r2, #64	@ 0x40
 8016e02:	4082      	lsls	r2, r0
 8016e04:	4313      	orrs	r3, r2
 8016e06:	3401      	adds	r4, #1
 8016e08:	9304      	str	r3, [sp, #16]
 8016e0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016e0e:	4829      	ldr	r0, [pc, #164]	@ (8016eb4 <_vfiprintf_r+0x220>)
 8016e10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016e14:	2206      	movs	r2, #6
 8016e16:	f7e9 fa5b 	bl	80002d0 <memchr>
 8016e1a:	2800      	cmp	r0, #0
 8016e1c:	d03f      	beq.n	8016e9e <_vfiprintf_r+0x20a>
 8016e1e:	4b26      	ldr	r3, [pc, #152]	@ (8016eb8 <_vfiprintf_r+0x224>)
 8016e20:	bb1b      	cbnz	r3, 8016e6a <_vfiprintf_r+0x1d6>
 8016e22:	9b03      	ldr	r3, [sp, #12]
 8016e24:	3307      	adds	r3, #7
 8016e26:	f023 0307 	bic.w	r3, r3, #7
 8016e2a:	3308      	adds	r3, #8
 8016e2c:	9303      	str	r3, [sp, #12]
 8016e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e30:	443b      	add	r3, r7
 8016e32:	9309      	str	r3, [sp, #36]	@ 0x24
 8016e34:	e76a      	b.n	8016d0c <_vfiprintf_r+0x78>
 8016e36:	fb0c 3202 	mla	r2, ip, r2, r3
 8016e3a:	460c      	mov	r4, r1
 8016e3c:	2001      	movs	r0, #1
 8016e3e:	e7a8      	b.n	8016d92 <_vfiprintf_r+0xfe>
 8016e40:	2300      	movs	r3, #0
 8016e42:	3401      	adds	r4, #1
 8016e44:	9305      	str	r3, [sp, #20]
 8016e46:	4619      	mov	r1, r3
 8016e48:	f04f 0c0a 	mov.w	ip, #10
 8016e4c:	4620      	mov	r0, r4
 8016e4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016e52:	3a30      	subs	r2, #48	@ 0x30
 8016e54:	2a09      	cmp	r2, #9
 8016e56:	d903      	bls.n	8016e60 <_vfiprintf_r+0x1cc>
 8016e58:	2b00      	cmp	r3, #0
 8016e5a:	d0c6      	beq.n	8016dea <_vfiprintf_r+0x156>
 8016e5c:	9105      	str	r1, [sp, #20]
 8016e5e:	e7c4      	b.n	8016dea <_vfiprintf_r+0x156>
 8016e60:	fb0c 2101 	mla	r1, ip, r1, r2
 8016e64:	4604      	mov	r4, r0
 8016e66:	2301      	movs	r3, #1
 8016e68:	e7f0      	b.n	8016e4c <_vfiprintf_r+0x1b8>
 8016e6a:	ab03      	add	r3, sp, #12
 8016e6c:	9300      	str	r3, [sp, #0]
 8016e6e:	462a      	mov	r2, r5
 8016e70:	4b12      	ldr	r3, [pc, #72]	@ (8016ebc <_vfiprintf_r+0x228>)
 8016e72:	a904      	add	r1, sp, #16
 8016e74:	4630      	mov	r0, r6
 8016e76:	f7fd fceb 	bl	8014850 <_printf_float>
 8016e7a:	4607      	mov	r7, r0
 8016e7c:	1c78      	adds	r0, r7, #1
 8016e7e:	d1d6      	bne.n	8016e2e <_vfiprintf_r+0x19a>
 8016e80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016e82:	07d9      	lsls	r1, r3, #31
 8016e84:	d405      	bmi.n	8016e92 <_vfiprintf_r+0x1fe>
 8016e86:	89ab      	ldrh	r3, [r5, #12]
 8016e88:	059a      	lsls	r2, r3, #22
 8016e8a:	d402      	bmi.n	8016e92 <_vfiprintf_r+0x1fe>
 8016e8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016e8e:	f7fe fb4f 	bl	8015530 <__retarget_lock_release_recursive>
 8016e92:	89ab      	ldrh	r3, [r5, #12]
 8016e94:	065b      	lsls	r3, r3, #25
 8016e96:	f53f af1f 	bmi.w	8016cd8 <_vfiprintf_r+0x44>
 8016e9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016e9c:	e71e      	b.n	8016cdc <_vfiprintf_r+0x48>
 8016e9e:	ab03      	add	r3, sp, #12
 8016ea0:	9300      	str	r3, [sp, #0]
 8016ea2:	462a      	mov	r2, r5
 8016ea4:	4b05      	ldr	r3, [pc, #20]	@ (8016ebc <_vfiprintf_r+0x228>)
 8016ea6:	a904      	add	r1, sp, #16
 8016ea8:	4630      	mov	r0, r6
 8016eaa:	f7fd ff69 	bl	8014d80 <_printf_i>
 8016eae:	e7e4      	b.n	8016e7a <_vfiprintf_r+0x1e6>
 8016eb0:	080d5868 	.word	0x080d5868
 8016eb4:	080d5872 	.word	0x080d5872
 8016eb8:	08014851 	.word	0x08014851
 8016ebc:	08016c6f 	.word	0x08016c6f
 8016ec0:	080d586e 	.word	0x080d586e

08016ec4 <__sflush_r>:
 8016ec4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016ecc:	0716      	lsls	r6, r2, #28
 8016ece:	4605      	mov	r5, r0
 8016ed0:	460c      	mov	r4, r1
 8016ed2:	d454      	bmi.n	8016f7e <__sflush_r+0xba>
 8016ed4:	684b      	ldr	r3, [r1, #4]
 8016ed6:	2b00      	cmp	r3, #0
 8016ed8:	dc02      	bgt.n	8016ee0 <__sflush_r+0x1c>
 8016eda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	dd48      	ble.n	8016f72 <__sflush_r+0xae>
 8016ee0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016ee2:	2e00      	cmp	r6, #0
 8016ee4:	d045      	beq.n	8016f72 <__sflush_r+0xae>
 8016ee6:	2300      	movs	r3, #0
 8016ee8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016eec:	682f      	ldr	r7, [r5, #0]
 8016eee:	6a21      	ldr	r1, [r4, #32]
 8016ef0:	602b      	str	r3, [r5, #0]
 8016ef2:	d030      	beq.n	8016f56 <__sflush_r+0x92>
 8016ef4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016ef6:	89a3      	ldrh	r3, [r4, #12]
 8016ef8:	0759      	lsls	r1, r3, #29
 8016efa:	d505      	bpl.n	8016f08 <__sflush_r+0x44>
 8016efc:	6863      	ldr	r3, [r4, #4]
 8016efe:	1ad2      	subs	r2, r2, r3
 8016f00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016f02:	b10b      	cbz	r3, 8016f08 <__sflush_r+0x44>
 8016f04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016f06:	1ad2      	subs	r2, r2, r3
 8016f08:	2300      	movs	r3, #0
 8016f0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016f0c:	6a21      	ldr	r1, [r4, #32]
 8016f0e:	4628      	mov	r0, r5
 8016f10:	47b0      	blx	r6
 8016f12:	1c43      	adds	r3, r0, #1
 8016f14:	89a3      	ldrh	r3, [r4, #12]
 8016f16:	d106      	bne.n	8016f26 <__sflush_r+0x62>
 8016f18:	6829      	ldr	r1, [r5, #0]
 8016f1a:	291d      	cmp	r1, #29
 8016f1c:	d82b      	bhi.n	8016f76 <__sflush_r+0xb2>
 8016f1e:	4a2a      	ldr	r2, [pc, #168]	@ (8016fc8 <__sflush_r+0x104>)
 8016f20:	410a      	asrs	r2, r1
 8016f22:	07d6      	lsls	r6, r2, #31
 8016f24:	d427      	bmi.n	8016f76 <__sflush_r+0xb2>
 8016f26:	2200      	movs	r2, #0
 8016f28:	6062      	str	r2, [r4, #4]
 8016f2a:	04d9      	lsls	r1, r3, #19
 8016f2c:	6922      	ldr	r2, [r4, #16]
 8016f2e:	6022      	str	r2, [r4, #0]
 8016f30:	d504      	bpl.n	8016f3c <__sflush_r+0x78>
 8016f32:	1c42      	adds	r2, r0, #1
 8016f34:	d101      	bne.n	8016f3a <__sflush_r+0x76>
 8016f36:	682b      	ldr	r3, [r5, #0]
 8016f38:	b903      	cbnz	r3, 8016f3c <__sflush_r+0x78>
 8016f3a:	6560      	str	r0, [r4, #84]	@ 0x54
 8016f3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016f3e:	602f      	str	r7, [r5, #0]
 8016f40:	b1b9      	cbz	r1, 8016f72 <__sflush_r+0xae>
 8016f42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016f46:	4299      	cmp	r1, r3
 8016f48:	d002      	beq.n	8016f50 <__sflush_r+0x8c>
 8016f4a:	4628      	mov	r0, r5
 8016f4c:	f7ff f94c 	bl	80161e8 <_free_r>
 8016f50:	2300      	movs	r3, #0
 8016f52:	6363      	str	r3, [r4, #52]	@ 0x34
 8016f54:	e00d      	b.n	8016f72 <__sflush_r+0xae>
 8016f56:	2301      	movs	r3, #1
 8016f58:	4628      	mov	r0, r5
 8016f5a:	47b0      	blx	r6
 8016f5c:	4602      	mov	r2, r0
 8016f5e:	1c50      	adds	r0, r2, #1
 8016f60:	d1c9      	bne.n	8016ef6 <__sflush_r+0x32>
 8016f62:	682b      	ldr	r3, [r5, #0]
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d0c6      	beq.n	8016ef6 <__sflush_r+0x32>
 8016f68:	2b1d      	cmp	r3, #29
 8016f6a:	d001      	beq.n	8016f70 <__sflush_r+0xac>
 8016f6c:	2b16      	cmp	r3, #22
 8016f6e:	d11e      	bne.n	8016fae <__sflush_r+0xea>
 8016f70:	602f      	str	r7, [r5, #0]
 8016f72:	2000      	movs	r0, #0
 8016f74:	e022      	b.n	8016fbc <__sflush_r+0xf8>
 8016f76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f7a:	b21b      	sxth	r3, r3
 8016f7c:	e01b      	b.n	8016fb6 <__sflush_r+0xf2>
 8016f7e:	690f      	ldr	r7, [r1, #16]
 8016f80:	2f00      	cmp	r7, #0
 8016f82:	d0f6      	beq.n	8016f72 <__sflush_r+0xae>
 8016f84:	0793      	lsls	r3, r2, #30
 8016f86:	680e      	ldr	r6, [r1, #0]
 8016f88:	bf08      	it	eq
 8016f8a:	694b      	ldreq	r3, [r1, #20]
 8016f8c:	600f      	str	r7, [r1, #0]
 8016f8e:	bf18      	it	ne
 8016f90:	2300      	movne	r3, #0
 8016f92:	eba6 0807 	sub.w	r8, r6, r7
 8016f96:	608b      	str	r3, [r1, #8]
 8016f98:	f1b8 0f00 	cmp.w	r8, #0
 8016f9c:	dde9      	ble.n	8016f72 <__sflush_r+0xae>
 8016f9e:	6a21      	ldr	r1, [r4, #32]
 8016fa0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016fa2:	4643      	mov	r3, r8
 8016fa4:	463a      	mov	r2, r7
 8016fa6:	4628      	mov	r0, r5
 8016fa8:	47b0      	blx	r6
 8016faa:	2800      	cmp	r0, #0
 8016fac:	dc08      	bgt.n	8016fc0 <__sflush_r+0xfc>
 8016fae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016fb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016fb6:	81a3      	strh	r3, [r4, #12]
 8016fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8016fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016fc0:	4407      	add	r7, r0
 8016fc2:	eba8 0800 	sub.w	r8, r8, r0
 8016fc6:	e7e7      	b.n	8016f98 <__sflush_r+0xd4>
 8016fc8:	dfbffffe 	.word	0xdfbffffe

08016fcc <_fflush_r>:
 8016fcc:	b538      	push	{r3, r4, r5, lr}
 8016fce:	690b      	ldr	r3, [r1, #16]
 8016fd0:	4605      	mov	r5, r0
 8016fd2:	460c      	mov	r4, r1
 8016fd4:	b913      	cbnz	r3, 8016fdc <_fflush_r+0x10>
 8016fd6:	2500      	movs	r5, #0
 8016fd8:	4628      	mov	r0, r5
 8016fda:	bd38      	pop	{r3, r4, r5, pc}
 8016fdc:	b118      	cbz	r0, 8016fe6 <_fflush_r+0x1a>
 8016fde:	6a03      	ldr	r3, [r0, #32]
 8016fe0:	b90b      	cbnz	r3, 8016fe6 <_fflush_r+0x1a>
 8016fe2:	f7fe f879 	bl	80150d8 <__sinit>
 8016fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016fea:	2b00      	cmp	r3, #0
 8016fec:	d0f3      	beq.n	8016fd6 <_fflush_r+0xa>
 8016fee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016ff0:	07d0      	lsls	r0, r2, #31
 8016ff2:	d404      	bmi.n	8016ffe <_fflush_r+0x32>
 8016ff4:	0599      	lsls	r1, r3, #22
 8016ff6:	d402      	bmi.n	8016ffe <_fflush_r+0x32>
 8016ff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016ffa:	f7fe fa98 	bl	801552e <__retarget_lock_acquire_recursive>
 8016ffe:	4628      	mov	r0, r5
 8017000:	4621      	mov	r1, r4
 8017002:	f7ff ff5f 	bl	8016ec4 <__sflush_r>
 8017006:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017008:	07da      	lsls	r2, r3, #31
 801700a:	4605      	mov	r5, r0
 801700c:	d4e4      	bmi.n	8016fd8 <_fflush_r+0xc>
 801700e:	89a3      	ldrh	r3, [r4, #12]
 8017010:	059b      	lsls	r3, r3, #22
 8017012:	d4e1      	bmi.n	8016fd8 <_fflush_r+0xc>
 8017014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017016:	f7fe fa8b 	bl	8015530 <__retarget_lock_release_recursive>
 801701a:	e7dd      	b.n	8016fd8 <_fflush_r+0xc>

0801701c <__swhatbuf_r>:
 801701c:	b570      	push	{r4, r5, r6, lr}
 801701e:	460c      	mov	r4, r1
 8017020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017024:	2900      	cmp	r1, #0
 8017026:	b096      	sub	sp, #88	@ 0x58
 8017028:	4615      	mov	r5, r2
 801702a:	461e      	mov	r6, r3
 801702c:	da0d      	bge.n	801704a <__swhatbuf_r+0x2e>
 801702e:	89a3      	ldrh	r3, [r4, #12]
 8017030:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017034:	f04f 0100 	mov.w	r1, #0
 8017038:	bf14      	ite	ne
 801703a:	2340      	movne	r3, #64	@ 0x40
 801703c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017040:	2000      	movs	r0, #0
 8017042:	6031      	str	r1, [r6, #0]
 8017044:	602b      	str	r3, [r5, #0]
 8017046:	b016      	add	sp, #88	@ 0x58
 8017048:	bd70      	pop	{r4, r5, r6, pc}
 801704a:	466a      	mov	r2, sp
 801704c:	f000 f862 	bl	8017114 <_fstat_r>
 8017050:	2800      	cmp	r0, #0
 8017052:	dbec      	blt.n	801702e <__swhatbuf_r+0x12>
 8017054:	9901      	ldr	r1, [sp, #4]
 8017056:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801705a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801705e:	4259      	negs	r1, r3
 8017060:	4159      	adcs	r1, r3
 8017062:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017066:	e7eb      	b.n	8017040 <__swhatbuf_r+0x24>

08017068 <__smakebuf_r>:
 8017068:	898b      	ldrh	r3, [r1, #12]
 801706a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801706c:	079d      	lsls	r5, r3, #30
 801706e:	4606      	mov	r6, r0
 8017070:	460c      	mov	r4, r1
 8017072:	d507      	bpl.n	8017084 <__smakebuf_r+0x1c>
 8017074:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017078:	6023      	str	r3, [r4, #0]
 801707a:	6123      	str	r3, [r4, #16]
 801707c:	2301      	movs	r3, #1
 801707e:	6163      	str	r3, [r4, #20]
 8017080:	b003      	add	sp, #12
 8017082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017084:	ab01      	add	r3, sp, #4
 8017086:	466a      	mov	r2, sp
 8017088:	f7ff ffc8 	bl	801701c <__swhatbuf_r>
 801708c:	9f00      	ldr	r7, [sp, #0]
 801708e:	4605      	mov	r5, r0
 8017090:	4639      	mov	r1, r7
 8017092:	4630      	mov	r0, r6
 8017094:	f7fd fa82 	bl	801459c <_malloc_r>
 8017098:	b948      	cbnz	r0, 80170ae <__smakebuf_r+0x46>
 801709a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801709e:	059a      	lsls	r2, r3, #22
 80170a0:	d4ee      	bmi.n	8017080 <__smakebuf_r+0x18>
 80170a2:	f023 0303 	bic.w	r3, r3, #3
 80170a6:	f043 0302 	orr.w	r3, r3, #2
 80170aa:	81a3      	strh	r3, [r4, #12]
 80170ac:	e7e2      	b.n	8017074 <__smakebuf_r+0xc>
 80170ae:	89a3      	ldrh	r3, [r4, #12]
 80170b0:	6020      	str	r0, [r4, #0]
 80170b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80170b6:	81a3      	strh	r3, [r4, #12]
 80170b8:	9b01      	ldr	r3, [sp, #4]
 80170ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80170be:	b15b      	cbz	r3, 80170d8 <__smakebuf_r+0x70>
 80170c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80170c4:	4630      	mov	r0, r6
 80170c6:	f000 f837 	bl	8017138 <_isatty_r>
 80170ca:	b128      	cbz	r0, 80170d8 <__smakebuf_r+0x70>
 80170cc:	89a3      	ldrh	r3, [r4, #12]
 80170ce:	f023 0303 	bic.w	r3, r3, #3
 80170d2:	f043 0301 	orr.w	r3, r3, #1
 80170d6:	81a3      	strh	r3, [r4, #12]
 80170d8:	89a3      	ldrh	r3, [r4, #12]
 80170da:	431d      	orrs	r5, r3
 80170dc:	81a5      	strh	r5, [r4, #12]
 80170de:	e7cf      	b.n	8017080 <__smakebuf_r+0x18>

080170e0 <memmove>:
 80170e0:	4288      	cmp	r0, r1
 80170e2:	b510      	push	{r4, lr}
 80170e4:	eb01 0402 	add.w	r4, r1, r2
 80170e8:	d902      	bls.n	80170f0 <memmove+0x10>
 80170ea:	4284      	cmp	r4, r0
 80170ec:	4623      	mov	r3, r4
 80170ee:	d807      	bhi.n	8017100 <memmove+0x20>
 80170f0:	1e43      	subs	r3, r0, #1
 80170f2:	42a1      	cmp	r1, r4
 80170f4:	d008      	beq.n	8017108 <memmove+0x28>
 80170f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80170fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80170fe:	e7f8      	b.n	80170f2 <memmove+0x12>
 8017100:	4402      	add	r2, r0
 8017102:	4601      	mov	r1, r0
 8017104:	428a      	cmp	r2, r1
 8017106:	d100      	bne.n	801710a <memmove+0x2a>
 8017108:	bd10      	pop	{r4, pc}
 801710a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801710e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017112:	e7f7      	b.n	8017104 <memmove+0x24>

08017114 <_fstat_r>:
 8017114:	b538      	push	{r3, r4, r5, lr}
 8017116:	4d07      	ldr	r5, [pc, #28]	@ (8017134 <_fstat_r+0x20>)
 8017118:	2300      	movs	r3, #0
 801711a:	4604      	mov	r4, r0
 801711c:	4608      	mov	r0, r1
 801711e:	4611      	mov	r1, r2
 8017120:	602b      	str	r3, [r5, #0]
 8017122:	f7eb fcdf 	bl	8002ae4 <_fstat>
 8017126:	1c43      	adds	r3, r0, #1
 8017128:	d102      	bne.n	8017130 <_fstat_r+0x1c>
 801712a:	682b      	ldr	r3, [r5, #0]
 801712c:	b103      	cbz	r3, 8017130 <_fstat_r+0x1c>
 801712e:	6023      	str	r3, [r4, #0]
 8017130:	bd38      	pop	{r3, r4, r5, pc}
 8017132:	bf00      	nop
 8017134:	20036190 	.word	0x20036190

08017138 <_isatty_r>:
 8017138:	b538      	push	{r3, r4, r5, lr}
 801713a:	4d06      	ldr	r5, [pc, #24]	@ (8017154 <_isatty_r+0x1c>)
 801713c:	2300      	movs	r3, #0
 801713e:	4604      	mov	r4, r0
 8017140:	4608      	mov	r0, r1
 8017142:	602b      	str	r3, [r5, #0]
 8017144:	f7eb fcde 	bl	8002b04 <_isatty>
 8017148:	1c43      	adds	r3, r0, #1
 801714a:	d102      	bne.n	8017152 <_isatty_r+0x1a>
 801714c:	682b      	ldr	r3, [r5, #0]
 801714e:	b103      	cbz	r3, 8017152 <_isatty_r+0x1a>
 8017150:	6023      	str	r3, [r4, #0]
 8017152:	bd38      	pop	{r3, r4, r5, pc}
 8017154:	20036190 	.word	0x20036190

08017158 <__assert_func>:
 8017158:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801715a:	4614      	mov	r4, r2
 801715c:	461a      	mov	r2, r3
 801715e:	4b09      	ldr	r3, [pc, #36]	@ (8017184 <__assert_func+0x2c>)
 8017160:	681b      	ldr	r3, [r3, #0]
 8017162:	4605      	mov	r5, r0
 8017164:	68d8      	ldr	r0, [r3, #12]
 8017166:	b954      	cbnz	r4, 801717e <__assert_func+0x26>
 8017168:	4b07      	ldr	r3, [pc, #28]	@ (8017188 <__assert_func+0x30>)
 801716a:	461c      	mov	r4, r3
 801716c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017170:	9100      	str	r1, [sp, #0]
 8017172:	462b      	mov	r3, r5
 8017174:	4905      	ldr	r1, [pc, #20]	@ (801718c <__assert_func+0x34>)
 8017176:	f000 f841 	bl	80171fc <fiprintf>
 801717a:	f000 f851 	bl	8017220 <abort>
 801717e:	4b04      	ldr	r3, [pc, #16]	@ (8017190 <__assert_func+0x38>)
 8017180:	e7f4      	b.n	801716c <__assert_func+0x14>
 8017182:	bf00      	nop
 8017184:	20000824 	.word	0x20000824
 8017188:	080d58be 	.word	0x080d58be
 801718c:	080d5890 	.word	0x080d5890
 8017190:	080d5883 	.word	0x080d5883

08017194 <_calloc_r>:
 8017194:	b570      	push	{r4, r5, r6, lr}
 8017196:	fba1 5402 	umull	r5, r4, r1, r2
 801719a:	b93c      	cbnz	r4, 80171ac <_calloc_r+0x18>
 801719c:	4629      	mov	r1, r5
 801719e:	f7fd f9fd 	bl	801459c <_malloc_r>
 80171a2:	4606      	mov	r6, r0
 80171a4:	b928      	cbnz	r0, 80171b2 <_calloc_r+0x1e>
 80171a6:	2600      	movs	r6, #0
 80171a8:	4630      	mov	r0, r6
 80171aa:	bd70      	pop	{r4, r5, r6, pc}
 80171ac:	220c      	movs	r2, #12
 80171ae:	6002      	str	r2, [r0, #0]
 80171b0:	e7f9      	b.n	80171a6 <_calloc_r+0x12>
 80171b2:	462a      	mov	r2, r5
 80171b4:	4621      	mov	r1, r4
 80171b6:	f7fe f92d 	bl	8015414 <memset>
 80171ba:	e7f5      	b.n	80171a8 <_calloc_r+0x14>

080171bc <__ascii_mbtowc>:
 80171bc:	b082      	sub	sp, #8
 80171be:	b901      	cbnz	r1, 80171c2 <__ascii_mbtowc+0x6>
 80171c0:	a901      	add	r1, sp, #4
 80171c2:	b142      	cbz	r2, 80171d6 <__ascii_mbtowc+0x1a>
 80171c4:	b14b      	cbz	r3, 80171da <__ascii_mbtowc+0x1e>
 80171c6:	7813      	ldrb	r3, [r2, #0]
 80171c8:	600b      	str	r3, [r1, #0]
 80171ca:	7812      	ldrb	r2, [r2, #0]
 80171cc:	1e10      	subs	r0, r2, #0
 80171ce:	bf18      	it	ne
 80171d0:	2001      	movne	r0, #1
 80171d2:	b002      	add	sp, #8
 80171d4:	4770      	bx	lr
 80171d6:	4610      	mov	r0, r2
 80171d8:	e7fb      	b.n	80171d2 <__ascii_mbtowc+0x16>
 80171da:	f06f 0001 	mvn.w	r0, #1
 80171de:	e7f8      	b.n	80171d2 <__ascii_mbtowc+0x16>

080171e0 <__ascii_wctomb>:
 80171e0:	4603      	mov	r3, r0
 80171e2:	4608      	mov	r0, r1
 80171e4:	b141      	cbz	r1, 80171f8 <__ascii_wctomb+0x18>
 80171e6:	2aff      	cmp	r2, #255	@ 0xff
 80171e8:	d904      	bls.n	80171f4 <__ascii_wctomb+0x14>
 80171ea:	228a      	movs	r2, #138	@ 0x8a
 80171ec:	601a      	str	r2, [r3, #0]
 80171ee:	f04f 30ff 	mov.w	r0, #4294967295
 80171f2:	4770      	bx	lr
 80171f4:	700a      	strb	r2, [r1, #0]
 80171f6:	2001      	movs	r0, #1
 80171f8:	4770      	bx	lr
	...

080171fc <fiprintf>:
 80171fc:	b40e      	push	{r1, r2, r3}
 80171fe:	b503      	push	{r0, r1, lr}
 8017200:	4601      	mov	r1, r0
 8017202:	ab03      	add	r3, sp, #12
 8017204:	4805      	ldr	r0, [pc, #20]	@ (801721c <fiprintf+0x20>)
 8017206:	f853 2b04 	ldr.w	r2, [r3], #4
 801720a:	6800      	ldr	r0, [r0, #0]
 801720c:	9301      	str	r3, [sp, #4]
 801720e:	f7ff fd41 	bl	8016c94 <_vfiprintf_r>
 8017212:	b002      	add	sp, #8
 8017214:	f85d eb04 	ldr.w	lr, [sp], #4
 8017218:	b003      	add	sp, #12
 801721a:	4770      	bx	lr
 801721c:	20000824 	.word	0x20000824

08017220 <abort>:
 8017220:	b508      	push	{r3, lr}
 8017222:	2006      	movs	r0, #6
 8017224:	f000 f82c 	bl	8017280 <raise>
 8017228:	2001      	movs	r0, #1
 801722a:	f7eb fc0b 	bl	8002a44 <_exit>

0801722e <_raise_r>:
 801722e:	291f      	cmp	r1, #31
 8017230:	b538      	push	{r3, r4, r5, lr}
 8017232:	4605      	mov	r5, r0
 8017234:	460c      	mov	r4, r1
 8017236:	d904      	bls.n	8017242 <_raise_r+0x14>
 8017238:	2316      	movs	r3, #22
 801723a:	6003      	str	r3, [r0, #0]
 801723c:	f04f 30ff 	mov.w	r0, #4294967295
 8017240:	bd38      	pop	{r3, r4, r5, pc}
 8017242:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017244:	b112      	cbz	r2, 801724c <_raise_r+0x1e>
 8017246:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801724a:	b94b      	cbnz	r3, 8017260 <_raise_r+0x32>
 801724c:	4628      	mov	r0, r5
 801724e:	f000 f831 	bl	80172b4 <_getpid_r>
 8017252:	4622      	mov	r2, r4
 8017254:	4601      	mov	r1, r0
 8017256:	4628      	mov	r0, r5
 8017258:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801725c:	f000 b818 	b.w	8017290 <_kill_r>
 8017260:	2b01      	cmp	r3, #1
 8017262:	d00a      	beq.n	801727a <_raise_r+0x4c>
 8017264:	1c59      	adds	r1, r3, #1
 8017266:	d103      	bne.n	8017270 <_raise_r+0x42>
 8017268:	2316      	movs	r3, #22
 801726a:	6003      	str	r3, [r0, #0]
 801726c:	2001      	movs	r0, #1
 801726e:	e7e7      	b.n	8017240 <_raise_r+0x12>
 8017270:	2100      	movs	r1, #0
 8017272:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017276:	4620      	mov	r0, r4
 8017278:	4798      	blx	r3
 801727a:	2000      	movs	r0, #0
 801727c:	e7e0      	b.n	8017240 <_raise_r+0x12>
	...

08017280 <raise>:
 8017280:	4b02      	ldr	r3, [pc, #8]	@ (801728c <raise+0xc>)
 8017282:	4601      	mov	r1, r0
 8017284:	6818      	ldr	r0, [r3, #0]
 8017286:	f7ff bfd2 	b.w	801722e <_raise_r>
 801728a:	bf00      	nop
 801728c:	20000824 	.word	0x20000824

08017290 <_kill_r>:
 8017290:	b538      	push	{r3, r4, r5, lr}
 8017292:	4d07      	ldr	r5, [pc, #28]	@ (80172b0 <_kill_r+0x20>)
 8017294:	2300      	movs	r3, #0
 8017296:	4604      	mov	r4, r0
 8017298:	4608      	mov	r0, r1
 801729a:	4611      	mov	r1, r2
 801729c:	602b      	str	r3, [r5, #0]
 801729e:	f7eb fbc1 	bl	8002a24 <_kill>
 80172a2:	1c43      	adds	r3, r0, #1
 80172a4:	d102      	bne.n	80172ac <_kill_r+0x1c>
 80172a6:	682b      	ldr	r3, [r5, #0]
 80172a8:	b103      	cbz	r3, 80172ac <_kill_r+0x1c>
 80172aa:	6023      	str	r3, [r4, #0]
 80172ac:	bd38      	pop	{r3, r4, r5, pc}
 80172ae:	bf00      	nop
 80172b0:	20036190 	.word	0x20036190

080172b4 <_getpid_r>:
 80172b4:	f7eb bbae 	b.w	8002a14 <_getpid>

080172b8 <expf>:
 80172b8:	b508      	push	{r3, lr}
 80172ba:	ed2d 8b02 	vpush	{d8}
 80172be:	eef0 8a40 	vmov.f32	s17, s0
 80172c2:	f000 f96b 	bl	801759c <__ieee754_expf>
 80172c6:	eeb0 8a40 	vmov.f32	s16, s0
 80172ca:	eeb0 0a68 	vmov.f32	s0, s17
 80172ce:	f000 f892 	bl	80173f6 <finitef>
 80172d2:	b160      	cbz	r0, 80172ee <expf+0x36>
 80172d4:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8017314 <expf+0x5c>
 80172d8:	eef4 8ae7 	vcmpe.f32	s17, s15
 80172dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80172e0:	dd0a      	ble.n	80172f8 <expf+0x40>
 80172e2:	f7fe f8f9 	bl	80154d8 <__errno>
 80172e6:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8017318 <expf+0x60>
 80172ea:	2322      	movs	r3, #34	@ 0x22
 80172ec:	6003      	str	r3, [r0, #0]
 80172ee:	eeb0 0a48 	vmov.f32	s0, s16
 80172f2:	ecbd 8b02 	vpop	{d8}
 80172f6:	bd08      	pop	{r3, pc}
 80172f8:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801731c <expf+0x64>
 80172fc:	eef4 8ae7 	vcmpe.f32	s17, s15
 8017300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017304:	d5f3      	bpl.n	80172ee <expf+0x36>
 8017306:	f7fe f8e7 	bl	80154d8 <__errno>
 801730a:	2322      	movs	r3, #34	@ 0x22
 801730c:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8017320 <expf+0x68>
 8017310:	6003      	str	r3, [r0, #0]
 8017312:	e7ec      	b.n	80172ee <expf+0x36>
 8017314:	42b17217 	.word	0x42b17217
 8017318:	7f800000 	.word	0x7f800000
 801731c:	c2cff1b5 	.word	0xc2cff1b5
 8017320:	00000000 	.word	0x00000000

08017324 <sqrtf>:
 8017324:	b508      	push	{r3, lr}
 8017326:	ed2d 8b02 	vpush	{d8}
 801732a:	eeb0 8a40 	vmov.f32	s16, s0
 801732e:	f000 f891 	bl	8017454 <__ieee754_sqrtf>
 8017332:	eeb4 8a48 	vcmp.f32	s16, s16
 8017336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801733a:	d60c      	bvs.n	8017356 <sqrtf+0x32>
 801733c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 801735c <sqrtf+0x38>
 8017340:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8017344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017348:	d505      	bpl.n	8017356 <sqrtf+0x32>
 801734a:	f7fe f8c5 	bl	80154d8 <__errno>
 801734e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8017352:	2321      	movs	r3, #33	@ 0x21
 8017354:	6003      	str	r3, [r0, #0]
 8017356:	ecbd 8b02 	vpop	{d8}
 801735a:	bd08      	pop	{r3, pc}
 801735c:	00000000 	.word	0x00000000

08017360 <cosf>:
 8017360:	ee10 3a10 	vmov	r3, s0
 8017364:	b507      	push	{r0, r1, r2, lr}
 8017366:	4a1e      	ldr	r2, [pc, #120]	@ (80173e0 <cosf+0x80>)
 8017368:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801736c:	4293      	cmp	r3, r2
 801736e:	d806      	bhi.n	801737e <cosf+0x1e>
 8017370:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80173e4 <cosf+0x84>
 8017374:	b003      	add	sp, #12
 8017376:	f85d eb04 	ldr.w	lr, [sp], #4
 801737a:	f000 b86f 	b.w	801745c <__kernel_cosf>
 801737e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8017382:	d304      	bcc.n	801738e <cosf+0x2e>
 8017384:	ee30 0a40 	vsub.f32	s0, s0, s0
 8017388:	b003      	add	sp, #12
 801738a:	f85d fb04 	ldr.w	pc, [sp], #4
 801738e:	4668      	mov	r0, sp
 8017390:	f000 f9d2 	bl	8017738 <__ieee754_rem_pio2f>
 8017394:	f000 0003 	and.w	r0, r0, #3
 8017398:	2801      	cmp	r0, #1
 801739a:	d009      	beq.n	80173b0 <cosf+0x50>
 801739c:	2802      	cmp	r0, #2
 801739e:	d010      	beq.n	80173c2 <cosf+0x62>
 80173a0:	b9b0      	cbnz	r0, 80173d0 <cosf+0x70>
 80173a2:	eddd 0a01 	vldr	s1, [sp, #4]
 80173a6:	ed9d 0a00 	vldr	s0, [sp]
 80173aa:	f000 f857 	bl	801745c <__kernel_cosf>
 80173ae:	e7eb      	b.n	8017388 <cosf+0x28>
 80173b0:	eddd 0a01 	vldr	s1, [sp, #4]
 80173b4:	ed9d 0a00 	vldr	s0, [sp]
 80173b8:	f000 f8a8 	bl	801750c <__kernel_sinf>
 80173bc:	eeb1 0a40 	vneg.f32	s0, s0
 80173c0:	e7e2      	b.n	8017388 <cosf+0x28>
 80173c2:	eddd 0a01 	vldr	s1, [sp, #4]
 80173c6:	ed9d 0a00 	vldr	s0, [sp]
 80173ca:	f000 f847 	bl	801745c <__kernel_cosf>
 80173ce:	e7f5      	b.n	80173bc <cosf+0x5c>
 80173d0:	eddd 0a01 	vldr	s1, [sp, #4]
 80173d4:	ed9d 0a00 	vldr	s0, [sp]
 80173d8:	2001      	movs	r0, #1
 80173da:	f000 f897 	bl	801750c <__kernel_sinf>
 80173de:	e7d3      	b.n	8017388 <cosf+0x28>
 80173e0:	3f490fd8 	.word	0x3f490fd8
 80173e4:	00000000 	.word	0x00000000

080173e8 <fabsf>:
 80173e8:	ee10 3a10 	vmov	r3, s0
 80173ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80173f0:	ee00 3a10 	vmov	s0, r3
 80173f4:	4770      	bx	lr

080173f6 <finitef>:
 80173f6:	ee10 3a10 	vmov	r3, s0
 80173fa:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80173fe:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8017402:	bfac      	ite	ge
 8017404:	2000      	movge	r0, #0
 8017406:	2001      	movlt	r0, #1
 8017408:	4770      	bx	lr

0801740a <with_errnof>:
 801740a:	b510      	push	{r4, lr}
 801740c:	ed2d 8b02 	vpush	{d8}
 8017410:	eeb0 8a40 	vmov.f32	s16, s0
 8017414:	4604      	mov	r4, r0
 8017416:	f7fe f85f 	bl	80154d8 <__errno>
 801741a:	eeb0 0a48 	vmov.f32	s0, s16
 801741e:	ecbd 8b02 	vpop	{d8}
 8017422:	6004      	str	r4, [r0, #0]
 8017424:	bd10      	pop	{r4, pc}

08017426 <xflowf>:
 8017426:	b130      	cbz	r0, 8017436 <xflowf+0x10>
 8017428:	eef1 7a40 	vneg.f32	s15, s0
 801742c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8017430:	2022      	movs	r0, #34	@ 0x22
 8017432:	f7ff bfea 	b.w	801740a <with_errnof>
 8017436:	eef0 7a40 	vmov.f32	s15, s0
 801743a:	e7f7      	b.n	801742c <xflowf+0x6>

0801743c <__math_uflowf>:
 801743c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8017444 <__math_uflowf+0x8>
 8017440:	f7ff bff1 	b.w	8017426 <xflowf>
 8017444:	10000000 	.word	0x10000000

08017448 <__math_oflowf>:
 8017448:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8017450 <__math_oflowf+0x8>
 801744c:	f7ff bfeb 	b.w	8017426 <xflowf>
 8017450:	70000000 	.word	0x70000000

08017454 <__ieee754_sqrtf>:
 8017454:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8017458:	4770      	bx	lr
	...

0801745c <__kernel_cosf>:
 801745c:	ee10 3a10 	vmov	r3, s0
 8017460:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017464:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8017468:	eef0 6a40 	vmov.f32	s13, s0
 801746c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8017470:	d204      	bcs.n	801747c <__kernel_cosf+0x20>
 8017472:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8017476:	ee17 2a90 	vmov	r2, s15
 801747a:	b342      	cbz	r2, 80174ce <__kernel_cosf+0x72>
 801747c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8017480:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80174ec <__kernel_cosf+0x90>
 8017484:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80174f0 <__kernel_cosf+0x94>
 8017488:	4a1a      	ldr	r2, [pc, #104]	@ (80174f4 <__kernel_cosf+0x98>)
 801748a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801748e:	4293      	cmp	r3, r2
 8017490:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80174f8 <__kernel_cosf+0x9c>
 8017494:	eee6 7a07 	vfma.f32	s15, s12, s14
 8017498:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80174fc <__kernel_cosf+0xa0>
 801749c:	eea7 6a87 	vfma.f32	s12, s15, s14
 80174a0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8017500 <__kernel_cosf+0xa4>
 80174a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80174a8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8017504 <__kernel_cosf+0xa8>
 80174ac:	eea7 6a87 	vfma.f32	s12, s15, s14
 80174b0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80174b4:	ee26 6a07 	vmul.f32	s12, s12, s14
 80174b8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80174bc:	eee7 0a06 	vfma.f32	s1, s14, s12
 80174c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80174c4:	d804      	bhi.n	80174d0 <__kernel_cosf+0x74>
 80174c6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80174ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80174ce:	4770      	bx	lr
 80174d0:	4a0d      	ldr	r2, [pc, #52]	@ (8017508 <__kernel_cosf+0xac>)
 80174d2:	4293      	cmp	r3, r2
 80174d4:	bf9a      	itte	ls
 80174d6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80174da:	ee07 3a10 	vmovls	s14, r3
 80174de:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80174e2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80174e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80174ea:	e7ec      	b.n	80174c6 <__kernel_cosf+0x6a>
 80174ec:	ad47d74e 	.word	0xad47d74e
 80174f0:	310f74f6 	.word	0x310f74f6
 80174f4:	3e999999 	.word	0x3e999999
 80174f8:	b493f27c 	.word	0xb493f27c
 80174fc:	37d00d01 	.word	0x37d00d01
 8017500:	bab60b61 	.word	0xbab60b61
 8017504:	3d2aaaab 	.word	0x3d2aaaab
 8017508:	3f480000 	.word	0x3f480000

0801750c <__kernel_sinf>:
 801750c:	ee10 3a10 	vmov	r3, s0
 8017510:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017514:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8017518:	d204      	bcs.n	8017524 <__kernel_sinf+0x18>
 801751a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801751e:	ee17 3a90 	vmov	r3, s15
 8017522:	b35b      	cbz	r3, 801757c <__kernel_sinf+0x70>
 8017524:	ee20 7a00 	vmul.f32	s14, s0, s0
 8017528:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8017580 <__kernel_sinf+0x74>
 801752c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8017584 <__kernel_sinf+0x78>
 8017530:	eea7 6a27 	vfma.f32	s12, s14, s15
 8017534:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8017588 <__kernel_sinf+0x7c>
 8017538:	eee6 7a07 	vfma.f32	s15, s12, s14
 801753c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 801758c <__kernel_sinf+0x80>
 8017540:	eea7 6a87 	vfma.f32	s12, s15, s14
 8017544:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8017590 <__kernel_sinf+0x84>
 8017548:	ee60 6a07 	vmul.f32	s13, s0, s14
 801754c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8017550:	b930      	cbnz	r0, 8017560 <__kernel_sinf+0x54>
 8017552:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8017594 <__kernel_sinf+0x88>
 8017556:	eea7 6a27 	vfma.f32	s12, s14, s15
 801755a:	eea6 0a26 	vfma.f32	s0, s12, s13
 801755e:	4770      	bx	lr
 8017560:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8017564:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8017568:	eee0 7a86 	vfma.f32	s15, s1, s12
 801756c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8017570:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8017598 <__kernel_sinf+0x8c>
 8017574:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8017578:	ee30 0a60 	vsub.f32	s0, s0, s1
 801757c:	4770      	bx	lr
 801757e:	bf00      	nop
 8017580:	2f2ec9d3 	.word	0x2f2ec9d3
 8017584:	b2d72f34 	.word	0xb2d72f34
 8017588:	3638ef1b 	.word	0x3638ef1b
 801758c:	b9500d01 	.word	0xb9500d01
 8017590:	3c088889 	.word	0x3c088889
 8017594:	be2aaaab 	.word	0xbe2aaaab
 8017598:	3e2aaaab 	.word	0x3e2aaaab

0801759c <__ieee754_expf>:
 801759c:	ee10 2a10 	vmov	r2, s0
 80175a0:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 80175a4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80175a8:	d902      	bls.n	80175b0 <__ieee754_expf+0x14>
 80175aa:	ee30 0a00 	vadd.f32	s0, s0, s0
 80175ae:	4770      	bx	lr
 80175b0:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 80175b4:	d106      	bne.n	80175c4 <__ieee754_expf+0x28>
 80175b6:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80176f0 <__ieee754_expf+0x154>
 80175ba:	2900      	cmp	r1, #0
 80175bc:	bf18      	it	ne
 80175be:	eeb0 0a67 	vmovne.f32	s0, s15
 80175c2:	4770      	bx	lr
 80175c4:	484b      	ldr	r0, [pc, #300]	@ (80176f4 <__ieee754_expf+0x158>)
 80175c6:	4282      	cmp	r2, r0
 80175c8:	dd02      	ble.n	80175d0 <__ieee754_expf+0x34>
 80175ca:	2000      	movs	r0, #0
 80175cc:	f7ff bf3c 	b.w	8017448 <__math_oflowf>
 80175d0:	2a00      	cmp	r2, #0
 80175d2:	da05      	bge.n	80175e0 <__ieee754_expf+0x44>
 80175d4:	4a48      	ldr	r2, [pc, #288]	@ (80176f8 <__ieee754_expf+0x15c>)
 80175d6:	4293      	cmp	r3, r2
 80175d8:	d902      	bls.n	80175e0 <__ieee754_expf+0x44>
 80175da:	2000      	movs	r0, #0
 80175dc:	f7ff bf2e 	b.w	801743c <__math_uflowf>
 80175e0:	4a46      	ldr	r2, [pc, #280]	@ (80176fc <__ieee754_expf+0x160>)
 80175e2:	4293      	cmp	r3, r2
 80175e4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80175e8:	d952      	bls.n	8017690 <__ieee754_expf+0xf4>
 80175ea:	4a45      	ldr	r2, [pc, #276]	@ (8017700 <__ieee754_expf+0x164>)
 80175ec:	4293      	cmp	r3, r2
 80175ee:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80175f2:	d834      	bhi.n	801765e <__ieee754_expf+0xc2>
 80175f4:	4b43      	ldr	r3, [pc, #268]	@ (8017704 <__ieee754_expf+0x168>)
 80175f6:	4413      	add	r3, r2
 80175f8:	ed93 7a00 	vldr	s14, [r3]
 80175fc:	4b42      	ldr	r3, [pc, #264]	@ (8017708 <__ieee754_expf+0x16c>)
 80175fe:	4413      	add	r3, r2
 8017600:	ee30 7a47 	vsub.f32	s14, s0, s14
 8017604:	f1c1 0201 	rsb	r2, r1, #1
 8017608:	edd3 7a00 	vldr	s15, [r3]
 801760c:	1a52      	subs	r2, r2, r1
 801760e:	ee37 0a67 	vsub.f32	s0, s14, s15
 8017612:	ee20 6a00 	vmul.f32	s12, s0, s0
 8017616:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 801770c <__ieee754_expf+0x170>
 801761a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8017710 <__ieee754_expf+0x174>
 801761e:	eee6 6a05 	vfma.f32	s13, s12, s10
 8017622:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8017714 <__ieee754_expf+0x178>
 8017626:	eea6 5a86 	vfma.f32	s10, s13, s12
 801762a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8017718 <__ieee754_expf+0x17c>
 801762e:	eee5 6a06 	vfma.f32	s13, s10, s12
 8017632:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 801771c <__ieee754_expf+0x180>
 8017636:	eea6 5a86 	vfma.f32	s10, s13, s12
 801763a:	eef0 6a40 	vmov.f32	s13, s0
 801763e:	eee5 6a46 	vfms.f32	s13, s10, s12
 8017642:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8017646:	ee20 5a26 	vmul.f32	s10, s0, s13
 801764a:	bb92      	cbnz	r2, 80176b2 <__ieee754_expf+0x116>
 801764c:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8017650:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8017654:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8017658:	ee35 0ac0 	vsub.f32	s0, s11, s0
 801765c:	4770      	bx	lr
 801765e:	4b30      	ldr	r3, [pc, #192]	@ (8017720 <__ieee754_expf+0x184>)
 8017660:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8017724 <__ieee754_expf+0x188>
 8017664:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8017728 <__ieee754_expf+0x18c>
 8017668:	4413      	add	r3, r2
 801766a:	edd3 7a00 	vldr	s15, [r3]
 801766e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8017672:	eeb0 7a40 	vmov.f32	s14, s0
 8017676:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801767a:	ee17 2a90 	vmov	r2, s15
 801767e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017682:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8017686:	eddf 6a29 	vldr	s13, [pc, #164]	@ 801772c <__ieee754_expf+0x190>
 801768a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801768e:	e7be      	b.n	801760e <__ieee754_expf+0x72>
 8017690:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8017694:	d20b      	bcs.n	80176ae <__ieee754_expf+0x112>
 8017696:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8017730 <__ieee754_expf+0x194>
 801769a:	ee70 6a26 	vadd.f32	s13, s0, s13
 801769e:	eef4 6ae5 	vcmpe.f32	s13, s11
 80176a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80176a6:	dd02      	ble.n	80176ae <__ieee754_expf+0x112>
 80176a8:	ee30 0a25 	vadd.f32	s0, s0, s11
 80176ac:	4770      	bx	lr
 80176ae:	2200      	movs	r2, #0
 80176b0:	e7af      	b.n	8017612 <__ieee754_expf+0x76>
 80176b2:	ee36 6a66 	vsub.f32	s12, s12, s13
 80176b6:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 80176ba:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80176be:	bfb8      	it	lt
 80176c0:	3264      	addlt	r2, #100	@ 0x64
 80176c2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80176c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80176ca:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80176ce:	ee17 3a90 	vmov	r3, s15
 80176d2:	bfab      	itete	ge
 80176d4:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80176d8:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80176dc:	ee00 3a10 	vmovge	s0, r3
 80176e0:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8017734 <__ieee754_expf+0x198>
 80176e4:	bfbc      	itt	lt
 80176e6:	ee00 3a10 	vmovlt	s0, r3
 80176ea:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80176ee:	4770      	bx	lr
 80176f0:	00000000 	.word	0x00000000
 80176f4:	42b17217 	.word	0x42b17217
 80176f8:	42cff1b5 	.word	0x42cff1b5
 80176fc:	3eb17218 	.word	0x3eb17218
 8017700:	3f851591 	.word	0x3f851591
 8017704:	080d59c8 	.word	0x080d59c8
 8017708:	080d59c0 	.word	0x080d59c0
 801770c:	3331bb4c 	.word	0x3331bb4c
 8017710:	b5ddea0e 	.word	0xb5ddea0e
 8017714:	388ab355 	.word	0x388ab355
 8017718:	bb360b61 	.word	0xbb360b61
 801771c:	3e2aaaab 	.word	0x3e2aaaab
 8017720:	080d59d0 	.word	0x080d59d0
 8017724:	3fb8aa3b 	.word	0x3fb8aa3b
 8017728:	3f317180 	.word	0x3f317180
 801772c:	3717f7d1 	.word	0x3717f7d1
 8017730:	7149f2ca 	.word	0x7149f2ca
 8017734:	0d800000 	.word	0x0d800000

08017738 <__ieee754_rem_pio2f>:
 8017738:	b5f0      	push	{r4, r5, r6, r7, lr}
 801773a:	ee10 6a10 	vmov	r6, s0
 801773e:	4b88      	ldr	r3, [pc, #544]	@ (8017960 <__ieee754_rem_pio2f+0x228>)
 8017740:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8017744:	429d      	cmp	r5, r3
 8017746:	b087      	sub	sp, #28
 8017748:	4604      	mov	r4, r0
 801774a:	d805      	bhi.n	8017758 <__ieee754_rem_pio2f+0x20>
 801774c:	2300      	movs	r3, #0
 801774e:	ed80 0a00 	vstr	s0, [r0]
 8017752:	6043      	str	r3, [r0, #4]
 8017754:	2000      	movs	r0, #0
 8017756:	e022      	b.n	801779e <__ieee754_rem_pio2f+0x66>
 8017758:	4b82      	ldr	r3, [pc, #520]	@ (8017964 <__ieee754_rem_pio2f+0x22c>)
 801775a:	429d      	cmp	r5, r3
 801775c:	d83a      	bhi.n	80177d4 <__ieee754_rem_pio2f+0x9c>
 801775e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8017762:	2e00      	cmp	r6, #0
 8017764:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8017968 <__ieee754_rem_pio2f+0x230>
 8017768:	4a80      	ldr	r2, [pc, #512]	@ (801796c <__ieee754_rem_pio2f+0x234>)
 801776a:	f023 030f 	bic.w	r3, r3, #15
 801776e:	dd18      	ble.n	80177a2 <__ieee754_rem_pio2f+0x6a>
 8017770:	4293      	cmp	r3, r2
 8017772:	ee70 7a47 	vsub.f32	s15, s0, s14
 8017776:	bf09      	itett	eq
 8017778:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8017970 <__ieee754_rem_pio2f+0x238>
 801777c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8017974 <__ieee754_rem_pio2f+0x23c>
 8017780:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8017978 <__ieee754_rem_pio2f+0x240>
 8017784:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8017788:	ee37 7ae6 	vsub.f32	s14, s15, s13
 801778c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017790:	ed80 7a00 	vstr	s14, [r0]
 8017794:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8017798:	edc0 7a01 	vstr	s15, [r0, #4]
 801779c:	2001      	movs	r0, #1
 801779e:	b007      	add	sp, #28
 80177a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80177a2:	4293      	cmp	r3, r2
 80177a4:	ee70 7a07 	vadd.f32	s15, s0, s14
 80177a8:	bf09      	itett	eq
 80177aa:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8017970 <__ieee754_rem_pio2f+0x238>
 80177ae:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8017974 <__ieee754_rem_pio2f+0x23c>
 80177b2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8017978 <__ieee754_rem_pio2f+0x240>
 80177b6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80177ba:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80177be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80177c2:	ed80 7a00 	vstr	s14, [r0]
 80177c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80177ca:	edc0 7a01 	vstr	s15, [r0, #4]
 80177ce:	f04f 30ff 	mov.w	r0, #4294967295
 80177d2:	e7e4      	b.n	801779e <__ieee754_rem_pio2f+0x66>
 80177d4:	4b69      	ldr	r3, [pc, #420]	@ (801797c <__ieee754_rem_pio2f+0x244>)
 80177d6:	429d      	cmp	r5, r3
 80177d8:	d873      	bhi.n	80178c2 <__ieee754_rem_pio2f+0x18a>
 80177da:	f7ff fe05 	bl	80173e8 <fabsf>
 80177de:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8017980 <__ieee754_rem_pio2f+0x248>
 80177e2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80177e6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80177ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80177ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80177f2:	ee17 0a90 	vmov	r0, s15
 80177f6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8017968 <__ieee754_rem_pio2f+0x230>
 80177fa:	eea7 0a67 	vfms.f32	s0, s14, s15
 80177fe:	281f      	cmp	r0, #31
 8017800:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8017974 <__ieee754_rem_pio2f+0x23c>
 8017804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017808:	eeb1 6a47 	vneg.f32	s12, s14
 801780c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8017810:	ee16 1a90 	vmov	r1, s13
 8017814:	dc09      	bgt.n	801782a <__ieee754_rem_pio2f+0xf2>
 8017816:	4a5b      	ldr	r2, [pc, #364]	@ (8017984 <__ieee754_rem_pio2f+0x24c>)
 8017818:	1e47      	subs	r7, r0, #1
 801781a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801781e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8017822:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8017826:	4293      	cmp	r3, r2
 8017828:	d107      	bne.n	801783a <__ieee754_rem_pio2f+0x102>
 801782a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801782e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8017832:	2a08      	cmp	r2, #8
 8017834:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8017838:	dc14      	bgt.n	8017864 <__ieee754_rem_pio2f+0x12c>
 801783a:	6021      	str	r1, [r4, #0]
 801783c:	ed94 7a00 	vldr	s14, [r4]
 8017840:	ee30 0a47 	vsub.f32	s0, s0, s14
 8017844:	2e00      	cmp	r6, #0
 8017846:	ee30 0a67 	vsub.f32	s0, s0, s15
 801784a:	ed84 0a01 	vstr	s0, [r4, #4]
 801784e:	daa6      	bge.n	801779e <__ieee754_rem_pio2f+0x66>
 8017850:	eeb1 7a47 	vneg.f32	s14, s14
 8017854:	eeb1 0a40 	vneg.f32	s0, s0
 8017858:	ed84 7a00 	vstr	s14, [r4]
 801785c:	ed84 0a01 	vstr	s0, [r4, #4]
 8017860:	4240      	negs	r0, r0
 8017862:	e79c      	b.n	801779e <__ieee754_rem_pio2f+0x66>
 8017864:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8017970 <__ieee754_rem_pio2f+0x238>
 8017868:	eef0 6a40 	vmov.f32	s13, s0
 801786c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8017870:	ee70 7a66 	vsub.f32	s15, s0, s13
 8017874:	eee6 7a25 	vfma.f32	s15, s12, s11
 8017878:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8017978 <__ieee754_rem_pio2f+0x240>
 801787c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8017880:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8017884:	ee15 2a90 	vmov	r2, s11
 8017888:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801788c:	1a5b      	subs	r3, r3, r1
 801788e:	2b19      	cmp	r3, #25
 8017890:	dc04      	bgt.n	801789c <__ieee754_rem_pio2f+0x164>
 8017892:	edc4 5a00 	vstr	s11, [r4]
 8017896:	eeb0 0a66 	vmov.f32	s0, s13
 801789a:	e7cf      	b.n	801783c <__ieee754_rem_pio2f+0x104>
 801789c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8017988 <__ieee754_rem_pio2f+0x250>
 80178a0:	eeb0 0a66 	vmov.f32	s0, s13
 80178a4:	eea6 0a25 	vfma.f32	s0, s12, s11
 80178a8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80178ac:	eddf 6a37 	vldr	s13, [pc, #220]	@ 801798c <__ieee754_rem_pio2f+0x254>
 80178b0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80178b4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80178b8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80178bc:	ed84 7a00 	vstr	s14, [r4]
 80178c0:	e7bc      	b.n	801783c <__ieee754_rem_pio2f+0x104>
 80178c2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80178c6:	d306      	bcc.n	80178d6 <__ieee754_rem_pio2f+0x19e>
 80178c8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80178cc:	edc0 7a01 	vstr	s15, [r0, #4]
 80178d0:	edc0 7a00 	vstr	s15, [r0]
 80178d4:	e73e      	b.n	8017754 <__ieee754_rem_pio2f+0x1c>
 80178d6:	15ea      	asrs	r2, r5, #23
 80178d8:	3a86      	subs	r2, #134	@ 0x86
 80178da:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80178de:	ee07 3a90 	vmov	s15, r3
 80178e2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80178e6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8017990 <__ieee754_rem_pio2f+0x258>
 80178ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80178ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80178f2:	ed8d 7a03 	vstr	s14, [sp, #12]
 80178f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80178fa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80178fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8017902:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017906:	ed8d 7a04 	vstr	s14, [sp, #16]
 801790a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801790e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017916:	edcd 7a05 	vstr	s15, [sp, #20]
 801791a:	d11e      	bne.n	801795a <__ieee754_rem_pio2f+0x222>
 801791c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8017920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017924:	bf0c      	ite	eq
 8017926:	2301      	moveq	r3, #1
 8017928:	2302      	movne	r3, #2
 801792a:	491a      	ldr	r1, [pc, #104]	@ (8017994 <__ieee754_rem_pio2f+0x25c>)
 801792c:	9101      	str	r1, [sp, #4]
 801792e:	2102      	movs	r1, #2
 8017930:	9100      	str	r1, [sp, #0]
 8017932:	a803      	add	r0, sp, #12
 8017934:	4621      	mov	r1, r4
 8017936:	f000 f895 	bl	8017a64 <__kernel_rem_pio2f>
 801793a:	2e00      	cmp	r6, #0
 801793c:	f6bf af2f 	bge.w	801779e <__ieee754_rem_pio2f+0x66>
 8017940:	edd4 7a00 	vldr	s15, [r4]
 8017944:	eef1 7a67 	vneg.f32	s15, s15
 8017948:	edc4 7a00 	vstr	s15, [r4]
 801794c:	edd4 7a01 	vldr	s15, [r4, #4]
 8017950:	eef1 7a67 	vneg.f32	s15, s15
 8017954:	edc4 7a01 	vstr	s15, [r4, #4]
 8017958:	e782      	b.n	8017860 <__ieee754_rem_pio2f+0x128>
 801795a:	2303      	movs	r3, #3
 801795c:	e7e5      	b.n	801792a <__ieee754_rem_pio2f+0x1f2>
 801795e:	bf00      	nop
 8017960:	3f490fd8 	.word	0x3f490fd8
 8017964:	4016cbe3 	.word	0x4016cbe3
 8017968:	3fc90f80 	.word	0x3fc90f80
 801796c:	3fc90fd0 	.word	0x3fc90fd0
 8017970:	37354400 	.word	0x37354400
 8017974:	37354443 	.word	0x37354443
 8017978:	2e85a308 	.word	0x2e85a308
 801797c:	43490f80 	.word	0x43490f80
 8017980:	3f22f984 	.word	0x3f22f984
 8017984:	080d59d8 	.word	0x080d59d8
 8017988:	2e85a300 	.word	0x2e85a300
 801798c:	248d3132 	.word	0x248d3132
 8017990:	43800000 	.word	0x43800000
 8017994:	080d5a58 	.word	0x080d5a58

08017998 <scalbnf>:
 8017998:	ee10 3a10 	vmov	r3, s0
 801799c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80179a0:	d02b      	beq.n	80179fa <scalbnf+0x62>
 80179a2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80179a6:	d302      	bcc.n	80179ae <scalbnf+0x16>
 80179a8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80179ac:	4770      	bx	lr
 80179ae:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80179b2:	d123      	bne.n	80179fc <scalbnf+0x64>
 80179b4:	4b24      	ldr	r3, [pc, #144]	@ (8017a48 <scalbnf+0xb0>)
 80179b6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8017a4c <scalbnf+0xb4>
 80179ba:	4298      	cmp	r0, r3
 80179bc:	ee20 0a27 	vmul.f32	s0, s0, s15
 80179c0:	db17      	blt.n	80179f2 <scalbnf+0x5a>
 80179c2:	ee10 3a10 	vmov	r3, s0
 80179c6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80179ca:	3a19      	subs	r2, #25
 80179cc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80179d0:	4288      	cmp	r0, r1
 80179d2:	dd15      	ble.n	8017a00 <scalbnf+0x68>
 80179d4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8017a50 <scalbnf+0xb8>
 80179d8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8017a54 <scalbnf+0xbc>
 80179dc:	ee10 3a10 	vmov	r3, s0
 80179e0:	eeb0 7a67 	vmov.f32	s14, s15
 80179e4:	2b00      	cmp	r3, #0
 80179e6:	bfb8      	it	lt
 80179e8:	eef0 7a66 	vmovlt.f32	s15, s13
 80179ec:	ee27 0a87 	vmul.f32	s0, s15, s14
 80179f0:	4770      	bx	lr
 80179f2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8017a58 <scalbnf+0xc0>
 80179f6:	ee27 0a80 	vmul.f32	s0, s15, s0
 80179fa:	4770      	bx	lr
 80179fc:	0dd2      	lsrs	r2, r2, #23
 80179fe:	e7e5      	b.n	80179cc <scalbnf+0x34>
 8017a00:	4410      	add	r0, r2
 8017a02:	28fe      	cmp	r0, #254	@ 0xfe
 8017a04:	dce6      	bgt.n	80179d4 <scalbnf+0x3c>
 8017a06:	2800      	cmp	r0, #0
 8017a08:	dd06      	ble.n	8017a18 <scalbnf+0x80>
 8017a0a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8017a0e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8017a12:	ee00 3a10 	vmov	s0, r3
 8017a16:	4770      	bx	lr
 8017a18:	f110 0f16 	cmn.w	r0, #22
 8017a1c:	da09      	bge.n	8017a32 <scalbnf+0x9a>
 8017a1e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8017a58 <scalbnf+0xc0>
 8017a22:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8017a5c <scalbnf+0xc4>
 8017a26:	ee10 3a10 	vmov	r3, s0
 8017a2a:	eeb0 7a67 	vmov.f32	s14, s15
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	e7d9      	b.n	80179e6 <scalbnf+0x4e>
 8017a32:	3019      	adds	r0, #25
 8017a34:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8017a38:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8017a3c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8017a60 <scalbnf+0xc8>
 8017a40:	ee07 3a90 	vmov	s15, r3
 8017a44:	e7d7      	b.n	80179f6 <scalbnf+0x5e>
 8017a46:	bf00      	nop
 8017a48:	ffff3cb0 	.word	0xffff3cb0
 8017a4c:	4c000000 	.word	0x4c000000
 8017a50:	7149f2ca 	.word	0x7149f2ca
 8017a54:	f149f2ca 	.word	0xf149f2ca
 8017a58:	0da24260 	.word	0x0da24260
 8017a5c:	8da24260 	.word	0x8da24260
 8017a60:	33000000 	.word	0x33000000

08017a64 <__kernel_rem_pio2f>:
 8017a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a68:	ed2d 8b04 	vpush	{d8-d9}
 8017a6c:	b0d9      	sub	sp, #356	@ 0x164
 8017a6e:	4690      	mov	r8, r2
 8017a70:	9001      	str	r0, [sp, #4]
 8017a72:	4ab9      	ldr	r2, [pc, #740]	@ (8017d58 <__kernel_rem_pio2f+0x2f4>)
 8017a74:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8017a76:	f118 0f04 	cmn.w	r8, #4
 8017a7a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8017a7e:	460f      	mov	r7, r1
 8017a80:	f103 3bff 	add.w	fp, r3, #4294967295
 8017a84:	db27      	blt.n	8017ad6 <__kernel_rem_pio2f+0x72>
 8017a86:	f1b8 0203 	subs.w	r2, r8, #3
 8017a8a:	bf48      	it	mi
 8017a8c:	f108 0204 	addmi.w	r2, r8, #4
 8017a90:	10d2      	asrs	r2, r2, #3
 8017a92:	1c55      	adds	r5, r2, #1
 8017a94:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8017a96:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8017d68 <__kernel_rem_pio2f+0x304>
 8017a9a:	00e8      	lsls	r0, r5, #3
 8017a9c:	eba2 060b 	sub.w	r6, r2, fp
 8017aa0:	9002      	str	r0, [sp, #8]
 8017aa2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8017aa6:	eb0a 0c0b 	add.w	ip, sl, fp
 8017aaa:	ac1c      	add	r4, sp, #112	@ 0x70
 8017aac:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8017ab0:	2000      	movs	r0, #0
 8017ab2:	4560      	cmp	r0, ip
 8017ab4:	dd11      	ble.n	8017ada <__kernel_rem_pio2f+0x76>
 8017ab6:	a91c      	add	r1, sp, #112	@ 0x70
 8017ab8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8017abc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8017ac0:	f04f 0c00 	mov.w	ip, #0
 8017ac4:	45d4      	cmp	ip, sl
 8017ac6:	dc27      	bgt.n	8017b18 <__kernel_rem_pio2f+0xb4>
 8017ac8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8017acc:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8017d68 <__kernel_rem_pio2f+0x304>
 8017ad0:	4606      	mov	r6, r0
 8017ad2:	2400      	movs	r4, #0
 8017ad4:	e016      	b.n	8017b04 <__kernel_rem_pio2f+0xa0>
 8017ad6:	2200      	movs	r2, #0
 8017ad8:	e7db      	b.n	8017a92 <__kernel_rem_pio2f+0x2e>
 8017ada:	42c6      	cmn	r6, r0
 8017adc:	bf5d      	ittte	pl
 8017ade:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8017ae2:	ee07 1a90 	vmovpl	s15, r1
 8017ae6:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8017aea:	eef0 7a47 	vmovmi.f32	s15, s14
 8017aee:	ece4 7a01 	vstmia	r4!, {s15}
 8017af2:	3001      	adds	r0, #1
 8017af4:	e7dd      	b.n	8017ab2 <__kernel_rem_pio2f+0x4e>
 8017af6:	ecfe 6a01 	vldmia	lr!, {s13}
 8017afa:	ed96 7a00 	vldr	s14, [r6]
 8017afe:	eee6 7a87 	vfma.f32	s15, s13, s14
 8017b02:	3401      	adds	r4, #1
 8017b04:	455c      	cmp	r4, fp
 8017b06:	f1a6 0604 	sub.w	r6, r6, #4
 8017b0a:	ddf4      	ble.n	8017af6 <__kernel_rem_pio2f+0x92>
 8017b0c:	ece9 7a01 	vstmia	r9!, {s15}
 8017b10:	f10c 0c01 	add.w	ip, ip, #1
 8017b14:	3004      	adds	r0, #4
 8017b16:	e7d5      	b.n	8017ac4 <__kernel_rem_pio2f+0x60>
 8017b18:	a908      	add	r1, sp, #32
 8017b1a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017b1e:	9104      	str	r1, [sp, #16]
 8017b20:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8017b22:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8017d64 <__kernel_rem_pio2f+0x300>
 8017b26:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8017d60 <__kernel_rem_pio2f+0x2fc>
 8017b2a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8017b2e:	9203      	str	r2, [sp, #12]
 8017b30:	4654      	mov	r4, sl
 8017b32:	00a2      	lsls	r2, r4, #2
 8017b34:	9205      	str	r2, [sp, #20]
 8017b36:	aa58      	add	r2, sp, #352	@ 0x160
 8017b38:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8017b3c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8017b40:	a944      	add	r1, sp, #272	@ 0x110
 8017b42:	aa08      	add	r2, sp, #32
 8017b44:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8017b48:	4694      	mov	ip, r2
 8017b4a:	4626      	mov	r6, r4
 8017b4c:	2e00      	cmp	r6, #0
 8017b4e:	f1a0 0004 	sub.w	r0, r0, #4
 8017b52:	dc4c      	bgt.n	8017bee <__kernel_rem_pio2f+0x18a>
 8017b54:	4628      	mov	r0, r5
 8017b56:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8017b5a:	f7ff ff1d 	bl	8017998 <scalbnf>
 8017b5e:	eeb0 8a40 	vmov.f32	s16, s0
 8017b62:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8017b66:	ee28 0a00 	vmul.f32	s0, s16, s0
 8017b6a:	f000 f9ed 	bl	8017f48 <floorf>
 8017b6e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8017b72:	eea0 8a67 	vfms.f32	s16, s0, s15
 8017b76:	2d00      	cmp	r5, #0
 8017b78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017b7c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8017b80:	ee17 9a90 	vmov	r9, s15
 8017b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017b88:	ee38 8a67 	vsub.f32	s16, s16, s15
 8017b8c:	dd41      	ble.n	8017c12 <__kernel_rem_pio2f+0x1ae>
 8017b8e:	f104 3cff 	add.w	ip, r4, #4294967295
 8017b92:	a908      	add	r1, sp, #32
 8017b94:	f1c5 0e08 	rsb	lr, r5, #8
 8017b98:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8017b9c:	fa46 f00e 	asr.w	r0, r6, lr
 8017ba0:	4481      	add	r9, r0
 8017ba2:	fa00 f00e 	lsl.w	r0, r0, lr
 8017ba6:	1a36      	subs	r6, r6, r0
 8017ba8:	f1c5 0007 	rsb	r0, r5, #7
 8017bac:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8017bb0:	4106      	asrs	r6, r0
 8017bb2:	2e00      	cmp	r6, #0
 8017bb4:	dd3c      	ble.n	8017c30 <__kernel_rem_pio2f+0x1cc>
 8017bb6:	f04f 0e00 	mov.w	lr, #0
 8017bba:	f109 0901 	add.w	r9, r9, #1
 8017bbe:	4670      	mov	r0, lr
 8017bc0:	4574      	cmp	r4, lr
 8017bc2:	dc68      	bgt.n	8017c96 <__kernel_rem_pio2f+0x232>
 8017bc4:	2d00      	cmp	r5, #0
 8017bc6:	dd03      	ble.n	8017bd0 <__kernel_rem_pio2f+0x16c>
 8017bc8:	2d01      	cmp	r5, #1
 8017bca:	d074      	beq.n	8017cb6 <__kernel_rem_pio2f+0x252>
 8017bcc:	2d02      	cmp	r5, #2
 8017bce:	d07d      	beq.n	8017ccc <__kernel_rem_pio2f+0x268>
 8017bd0:	2e02      	cmp	r6, #2
 8017bd2:	d12d      	bne.n	8017c30 <__kernel_rem_pio2f+0x1cc>
 8017bd4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8017bd8:	ee30 8a48 	vsub.f32	s16, s0, s16
 8017bdc:	b340      	cbz	r0, 8017c30 <__kernel_rem_pio2f+0x1cc>
 8017bde:	4628      	mov	r0, r5
 8017be0:	9306      	str	r3, [sp, #24]
 8017be2:	f7ff fed9 	bl	8017998 <scalbnf>
 8017be6:	9b06      	ldr	r3, [sp, #24]
 8017be8:	ee38 8a40 	vsub.f32	s16, s16, s0
 8017bec:	e020      	b.n	8017c30 <__kernel_rem_pio2f+0x1cc>
 8017bee:	ee60 7a28 	vmul.f32	s15, s0, s17
 8017bf2:	3e01      	subs	r6, #1
 8017bf4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017bf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017bfc:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8017c00:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8017c04:	ecac 0a01 	vstmia	ip!, {s0}
 8017c08:	ed90 0a00 	vldr	s0, [r0]
 8017c0c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8017c10:	e79c      	b.n	8017b4c <__kernel_rem_pio2f+0xe8>
 8017c12:	d105      	bne.n	8017c20 <__kernel_rem_pio2f+0x1bc>
 8017c14:	1e60      	subs	r0, r4, #1
 8017c16:	a908      	add	r1, sp, #32
 8017c18:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8017c1c:	11f6      	asrs	r6, r6, #7
 8017c1e:	e7c8      	b.n	8017bb2 <__kernel_rem_pio2f+0x14e>
 8017c20:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8017c24:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8017c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c2c:	da31      	bge.n	8017c92 <__kernel_rem_pio2f+0x22e>
 8017c2e:	2600      	movs	r6, #0
 8017c30:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8017c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c38:	f040 8098 	bne.w	8017d6c <__kernel_rem_pio2f+0x308>
 8017c3c:	1e60      	subs	r0, r4, #1
 8017c3e:	2200      	movs	r2, #0
 8017c40:	4550      	cmp	r0, sl
 8017c42:	da4b      	bge.n	8017cdc <__kernel_rem_pio2f+0x278>
 8017c44:	2a00      	cmp	r2, #0
 8017c46:	d065      	beq.n	8017d14 <__kernel_rem_pio2f+0x2b0>
 8017c48:	3c01      	subs	r4, #1
 8017c4a:	ab08      	add	r3, sp, #32
 8017c4c:	3d08      	subs	r5, #8
 8017c4e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8017c52:	2b00      	cmp	r3, #0
 8017c54:	d0f8      	beq.n	8017c48 <__kernel_rem_pio2f+0x1e4>
 8017c56:	4628      	mov	r0, r5
 8017c58:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8017c5c:	f7ff fe9c 	bl	8017998 <scalbnf>
 8017c60:	1c63      	adds	r3, r4, #1
 8017c62:	aa44      	add	r2, sp, #272	@ 0x110
 8017c64:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8017d64 <__kernel_rem_pio2f+0x300>
 8017c68:	0099      	lsls	r1, r3, #2
 8017c6a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8017c6e:	4623      	mov	r3, r4
 8017c70:	2b00      	cmp	r3, #0
 8017c72:	f280 80a9 	bge.w	8017dc8 <__kernel_rem_pio2f+0x364>
 8017c76:	4623      	mov	r3, r4
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	f2c0 80c7 	blt.w	8017e0c <__kernel_rem_pio2f+0x3a8>
 8017c7e:	aa44      	add	r2, sp, #272	@ 0x110
 8017c80:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8017c84:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8017d5c <__kernel_rem_pio2f+0x2f8>
 8017c88:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8017d68 <__kernel_rem_pio2f+0x304>
 8017c8c:	2000      	movs	r0, #0
 8017c8e:	1ae2      	subs	r2, r4, r3
 8017c90:	e0b1      	b.n	8017df6 <__kernel_rem_pio2f+0x392>
 8017c92:	2602      	movs	r6, #2
 8017c94:	e78f      	b.n	8017bb6 <__kernel_rem_pio2f+0x152>
 8017c96:	f852 1b04 	ldr.w	r1, [r2], #4
 8017c9a:	b948      	cbnz	r0, 8017cb0 <__kernel_rem_pio2f+0x24c>
 8017c9c:	b121      	cbz	r1, 8017ca8 <__kernel_rem_pio2f+0x244>
 8017c9e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8017ca2:	f842 1c04 	str.w	r1, [r2, #-4]
 8017ca6:	2101      	movs	r1, #1
 8017ca8:	f10e 0e01 	add.w	lr, lr, #1
 8017cac:	4608      	mov	r0, r1
 8017cae:	e787      	b.n	8017bc0 <__kernel_rem_pio2f+0x15c>
 8017cb0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8017cb4:	e7f5      	b.n	8017ca2 <__kernel_rem_pio2f+0x23e>
 8017cb6:	f104 3cff 	add.w	ip, r4, #4294967295
 8017cba:	aa08      	add	r2, sp, #32
 8017cbc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8017cc0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8017cc4:	a908      	add	r1, sp, #32
 8017cc6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8017cca:	e781      	b.n	8017bd0 <__kernel_rem_pio2f+0x16c>
 8017ccc:	f104 3cff 	add.w	ip, r4, #4294967295
 8017cd0:	aa08      	add	r2, sp, #32
 8017cd2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8017cd6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8017cda:	e7f3      	b.n	8017cc4 <__kernel_rem_pio2f+0x260>
 8017cdc:	a908      	add	r1, sp, #32
 8017cde:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8017ce2:	3801      	subs	r0, #1
 8017ce4:	430a      	orrs	r2, r1
 8017ce6:	e7ab      	b.n	8017c40 <__kernel_rem_pio2f+0x1dc>
 8017ce8:	3201      	adds	r2, #1
 8017cea:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8017cee:	2e00      	cmp	r6, #0
 8017cf0:	d0fa      	beq.n	8017ce8 <__kernel_rem_pio2f+0x284>
 8017cf2:	9905      	ldr	r1, [sp, #20]
 8017cf4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8017cf8:	eb0d 0001 	add.w	r0, sp, r1
 8017cfc:	18e6      	adds	r6, r4, r3
 8017cfe:	a91c      	add	r1, sp, #112	@ 0x70
 8017d00:	f104 0c01 	add.w	ip, r4, #1
 8017d04:	384c      	subs	r0, #76	@ 0x4c
 8017d06:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8017d0a:	4422      	add	r2, r4
 8017d0c:	4562      	cmp	r2, ip
 8017d0e:	da04      	bge.n	8017d1a <__kernel_rem_pio2f+0x2b6>
 8017d10:	4614      	mov	r4, r2
 8017d12:	e70e      	b.n	8017b32 <__kernel_rem_pio2f+0xce>
 8017d14:	9804      	ldr	r0, [sp, #16]
 8017d16:	2201      	movs	r2, #1
 8017d18:	e7e7      	b.n	8017cea <__kernel_rem_pio2f+0x286>
 8017d1a:	9903      	ldr	r1, [sp, #12]
 8017d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8017d20:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8017d24:	9105      	str	r1, [sp, #20]
 8017d26:	ee07 1a90 	vmov	s15, r1
 8017d2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017d2e:	2400      	movs	r4, #0
 8017d30:	ece6 7a01 	vstmia	r6!, {s15}
 8017d34:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8017d68 <__kernel_rem_pio2f+0x304>
 8017d38:	46b1      	mov	r9, r6
 8017d3a:	455c      	cmp	r4, fp
 8017d3c:	dd04      	ble.n	8017d48 <__kernel_rem_pio2f+0x2e4>
 8017d3e:	ece0 7a01 	vstmia	r0!, {s15}
 8017d42:	f10c 0c01 	add.w	ip, ip, #1
 8017d46:	e7e1      	b.n	8017d0c <__kernel_rem_pio2f+0x2a8>
 8017d48:	ecfe 6a01 	vldmia	lr!, {s13}
 8017d4c:	ed39 7a01 	vldmdb	r9!, {s14}
 8017d50:	3401      	adds	r4, #1
 8017d52:	eee6 7a87 	vfma.f32	s15, s13, s14
 8017d56:	e7f0      	b.n	8017d3a <__kernel_rem_pio2f+0x2d6>
 8017d58:	080d5d9c 	.word	0x080d5d9c
 8017d5c:	080d5d70 	.word	0x080d5d70
 8017d60:	43800000 	.word	0x43800000
 8017d64:	3b800000 	.word	0x3b800000
 8017d68:	00000000 	.word	0x00000000
 8017d6c:	9b02      	ldr	r3, [sp, #8]
 8017d6e:	eeb0 0a48 	vmov.f32	s0, s16
 8017d72:	eba3 0008 	sub.w	r0, r3, r8
 8017d76:	f7ff fe0f 	bl	8017998 <scalbnf>
 8017d7a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8017d60 <__kernel_rem_pio2f+0x2fc>
 8017d7e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8017d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017d86:	db19      	blt.n	8017dbc <__kernel_rem_pio2f+0x358>
 8017d88:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8017d64 <__kernel_rem_pio2f+0x300>
 8017d8c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8017d90:	aa08      	add	r2, sp, #32
 8017d92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017d96:	3508      	adds	r5, #8
 8017d98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017d9c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8017da0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017da4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8017da8:	ee10 3a10 	vmov	r3, s0
 8017dac:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8017db0:	ee17 3a90 	vmov	r3, s15
 8017db4:	3401      	adds	r4, #1
 8017db6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8017dba:	e74c      	b.n	8017c56 <__kernel_rem_pio2f+0x1f2>
 8017dbc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8017dc0:	aa08      	add	r2, sp, #32
 8017dc2:	ee10 3a10 	vmov	r3, s0
 8017dc6:	e7f6      	b.n	8017db6 <__kernel_rem_pio2f+0x352>
 8017dc8:	a808      	add	r0, sp, #32
 8017dca:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8017dce:	9001      	str	r0, [sp, #4]
 8017dd0:	ee07 0a90 	vmov	s15, r0
 8017dd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017dd8:	3b01      	subs	r3, #1
 8017dda:	ee67 7a80 	vmul.f32	s15, s15, s0
 8017dde:	ee20 0a07 	vmul.f32	s0, s0, s14
 8017de2:	ed62 7a01 	vstmdb	r2!, {s15}
 8017de6:	e743      	b.n	8017c70 <__kernel_rem_pio2f+0x20c>
 8017de8:	ecfc 6a01 	vldmia	ip!, {s13}
 8017dec:	ecb5 7a01 	vldmia	r5!, {s14}
 8017df0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8017df4:	3001      	adds	r0, #1
 8017df6:	4550      	cmp	r0, sl
 8017df8:	dc01      	bgt.n	8017dfe <__kernel_rem_pio2f+0x39a>
 8017dfa:	4282      	cmp	r2, r0
 8017dfc:	daf4      	bge.n	8017de8 <__kernel_rem_pio2f+0x384>
 8017dfe:	a858      	add	r0, sp, #352	@ 0x160
 8017e00:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8017e04:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8017e08:	3b01      	subs	r3, #1
 8017e0a:	e735      	b.n	8017c78 <__kernel_rem_pio2f+0x214>
 8017e0c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8017e0e:	2b02      	cmp	r3, #2
 8017e10:	dc09      	bgt.n	8017e26 <__kernel_rem_pio2f+0x3c2>
 8017e12:	2b00      	cmp	r3, #0
 8017e14:	dc2b      	bgt.n	8017e6e <__kernel_rem_pio2f+0x40a>
 8017e16:	d044      	beq.n	8017ea2 <__kernel_rem_pio2f+0x43e>
 8017e18:	f009 0007 	and.w	r0, r9, #7
 8017e1c:	b059      	add	sp, #356	@ 0x164
 8017e1e:	ecbd 8b04 	vpop	{d8-d9}
 8017e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e26:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8017e28:	2b03      	cmp	r3, #3
 8017e2a:	d1f5      	bne.n	8017e18 <__kernel_rem_pio2f+0x3b4>
 8017e2c:	aa30      	add	r2, sp, #192	@ 0xc0
 8017e2e:	1f0b      	subs	r3, r1, #4
 8017e30:	4413      	add	r3, r2
 8017e32:	461a      	mov	r2, r3
 8017e34:	4620      	mov	r0, r4
 8017e36:	2800      	cmp	r0, #0
 8017e38:	f1a2 0204 	sub.w	r2, r2, #4
 8017e3c:	dc52      	bgt.n	8017ee4 <__kernel_rem_pio2f+0x480>
 8017e3e:	4622      	mov	r2, r4
 8017e40:	2a01      	cmp	r2, #1
 8017e42:	f1a3 0304 	sub.w	r3, r3, #4
 8017e46:	dc5d      	bgt.n	8017f04 <__kernel_rem_pio2f+0x4a0>
 8017e48:	ab30      	add	r3, sp, #192	@ 0xc0
 8017e4a:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8017d68 <__kernel_rem_pio2f+0x304>
 8017e4e:	440b      	add	r3, r1
 8017e50:	2c01      	cmp	r4, #1
 8017e52:	dc67      	bgt.n	8017f24 <__kernel_rem_pio2f+0x4c0>
 8017e54:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8017e58:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8017e5c:	2e00      	cmp	r6, #0
 8017e5e:	d167      	bne.n	8017f30 <__kernel_rem_pio2f+0x4cc>
 8017e60:	edc7 6a00 	vstr	s13, [r7]
 8017e64:	ed87 7a01 	vstr	s14, [r7, #4]
 8017e68:	edc7 7a02 	vstr	s15, [r7, #8]
 8017e6c:	e7d4      	b.n	8017e18 <__kernel_rem_pio2f+0x3b4>
 8017e6e:	ab30      	add	r3, sp, #192	@ 0xc0
 8017e70:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8017d68 <__kernel_rem_pio2f+0x304>
 8017e74:	440b      	add	r3, r1
 8017e76:	4622      	mov	r2, r4
 8017e78:	2a00      	cmp	r2, #0
 8017e7a:	da24      	bge.n	8017ec6 <__kernel_rem_pio2f+0x462>
 8017e7c:	b34e      	cbz	r6, 8017ed2 <__kernel_rem_pio2f+0x46e>
 8017e7e:	eef1 7a47 	vneg.f32	s15, s14
 8017e82:	edc7 7a00 	vstr	s15, [r7]
 8017e86:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8017e8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017e8e:	aa31      	add	r2, sp, #196	@ 0xc4
 8017e90:	2301      	movs	r3, #1
 8017e92:	429c      	cmp	r4, r3
 8017e94:	da20      	bge.n	8017ed8 <__kernel_rem_pio2f+0x474>
 8017e96:	b10e      	cbz	r6, 8017e9c <__kernel_rem_pio2f+0x438>
 8017e98:	eef1 7a67 	vneg.f32	s15, s15
 8017e9c:	edc7 7a01 	vstr	s15, [r7, #4]
 8017ea0:	e7ba      	b.n	8017e18 <__kernel_rem_pio2f+0x3b4>
 8017ea2:	ab30      	add	r3, sp, #192	@ 0xc0
 8017ea4:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8017d68 <__kernel_rem_pio2f+0x304>
 8017ea8:	440b      	add	r3, r1
 8017eaa:	2c00      	cmp	r4, #0
 8017eac:	da05      	bge.n	8017eba <__kernel_rem_pio2f+0x456>
 8017eae:	b10e      	cbz	r6, 8017eb4 <__kernel_rem_pio2f+0x450>
 8017eb0:	eef1 7a67 	vneg.f32	s15, s15
 8017eb4:	edc7 7a00 	vstr	s15, [r7]
 8017eb8:	e7ae      	b.n	8017e18 <__kernel_rem_pio2f+0x3b4>
 8017eba:	ed33 7a01 	vldmdb	r3!, {s14}
 8017ebe:	3c01      	subs	r4, #1
 8017ec0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8017ec4:	e7f1      	b.n	8017eaa <__kernel_rem_pio2f+0x446>
 8017ec6:	ed73 7a01 	vldmdb	r3!, {s15}
 8017eca:	3a01      	subs	r2, #1
 8017ecc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017ed0:	e7d2      	b.n	8017e78 <__kernel_rem_pio2f+0x414>
 8017ed2:	eef0 7a47 	vmov.f32	s15, s14
 8017ed6:	e7d4      	b.n	8017e82 <__kernel_rem_pio2f+0x41e>
 8017ed8:	ecb2 7a01 	vldmia	r2!, {s14}
 8017edc:	3301      	adds	r3, #1
 8017ede:	ee77 7a87 	vadd.f32	s15, s15, s14
 8017ee2:	e7d6      	b.n	8017e92 <__kernel_rem_pio2f+0x42e>
 8017ee4:	edd2 7a00 	vldr	s15, [r2]
 8017ee8:	edd2 6a01 	vldr	s13, [r2, #4]
 8017eec:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8017ef0:	3801      	subs	r0, #1
 8017ef2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017ef6:	ed82 7a00 	vstr	s14, [r2]
 8017efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017efe:	edc2 7a01 	vstr	s15, [r2, #4]
 8017f02:	e798      	b.n	8017e36 <__kernel_rem_pio2f+0x3d2>
 8017f04:	edd3 7a00 	vldr	s15, [r3]
 8017f08:	edd3 6a01 	vldr	s13, [r3, #4]
 8017f0c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8017f10:	3a01      	subs	r2, #1
 8017f12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017f16:	ed83 7a00 	vstr	s14, [r3]
 8017f1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017f1e:	edc3 7a01 	vstr	s15, [r3, #4]
 8017f22:	e78d      	b.n	8017e40 <__kernel_rem_pio2f+0x3dc>
 8017f24:	ed33 7a01 	vldmdb	r3!, {s14}
 8017f28:	3c01      	subs	r4, #1
 8017f2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8017f2e:	e78f      	b.n	8017e50 <__kernel_rem_pio2f+0x3ec>
 8017f30:	eef1 6a66 	vneg.f32	s13, s13
 8017f34:	eeb1 7a47 	vneg.f32	s14, s14
 8017f38:	edc7 6a00 	vstr	s13, [r7]
 8017f3c:	ed87 7a01 	vstr	s14, [r7, #4]
 8017f40:	eef1 7a67 	vneg.f32	s15, s15
 8017f44:	e790      	b.n	8017e68 <__kernel_rem_pio2f+0x404>
 8017f46:	bf00      	nop

08017f48 <floorf>:
 8017f48:	ee10 3a10 	vmov	r3, s0
 8017f4c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8017f50:	3a7f      	subs	r2, #127	@ 0x7f
 8017f52:	2a16      	cmp	r2, #22
 8017f54:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8017f58:	dc2b      	bgt.n	8017fb2 <floorf+0x6a>
 8017f5a:	2a00      	cmp	r2, #0
 8017f5c:	da12      	bge.n	8017f84 <floorf+0x3c>
 8017f5e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8017fc4 <floorf+0x7c>
 8017f62:	ee30 0a27 	vadd.f32	s0, s0, s15
 8017f66:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8017f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f6e:	dd06      	ble.n	8017f7e <floorf+0x36>
 8017f70:	2b00      	cmp	r3, #0
 8017f72:	da24      	bge.n	8017fbe <floorf+0x76>
 8017f74:	2900      	cmp	r1, #0
 8017f76:	4b14      	ldr	r3, [pc, #80]	@ (8017fc8 <floorf+0x80>)
 8017f78:	bf08      	it	eq
 8017f7a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8017f7e:	ee00 3a10 	vmov	s0, r3
 8017f82:	4770      	bx	lr
 8017f84:	4911      	ldr	r1, [pc, #68]	@ (8017fcc <floorf+0x84>)
 8017f86:	4111      	asrs	r1, r2
 8017f88:	420b      	tst	r3, r1
 8017f8a:	d0fa      	beq.n	8017f82 <floorf+0x3a>
 8017f8c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8017fc4 <floorf+0x7c>
 8017f90:	ee30 0a27 	vadd.f32	s0, s0, s15
 8017f94:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8017f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f9c:	ddef      	ble.n	8017f7e <floorf+0x36>
 8017f9e:	2b00      	cmp	r3, #0
 8017fa0:	bfbe      	ittt	lt
 8017fa2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8017fa6:	fa40 f202 	asrlt.w	r2, r0, r2
 8017faa:	189b      	addlt	r3, r3, r2
 8017fac:	ea23 0301 	bic.w	r3, r3, r1
 8017fb0:	e7e5      	b.n	8017f7e <floorf+0x36>
 8017fb2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8017fb6:	d3e4      	bcc.n	8017f82 <floorf+0x3a>
 8017fb8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8017fbc:	4770      	bx	lr
 8017fbe:	2300      	movs	r3, #0
 8017fc0:	e7dd      	b.n	8017f7e <floorf+0x36>
 8017fc2:	bf00      	nop
 8017fc4:	7149f2ca 	.word	0x7149f2ca
 8017fc8:	bf800000 	.word	0xbf800000
 8017fcc:	007fffff 	.word	0x007fffff

08017fd0 <_init>:
 8017fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017fd2:	bf00      	nop
 8017fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017fd6:	bc08      	pop	{r3}
 8017fd8:	469e      	mov	lr, r3
 8017fda:	4770      	bx	lr

08017fdc <_fini>:
 8017fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017fde:	bf00      	nop
 8017fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017fe2:	bc08      	pop	{r3}
 8017fe4:	469e      	mov	lr, r3
 8017fe6:	4770      	bx	lr
