# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_final_project.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../project_final_project.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../project_final_project.srcs/sources_1/imports/FPGA_PROJECT-master/file_read.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
