Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr  2 11:25:13 2022
| Host         : AIROLDI01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   2           
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.446        0.000                      0                  118        0.126        0.000                      0                  118        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               6.446        0.000                      0                   92        0.126        0.000                      0                   92        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                    6.509        0.000                      0                   26        0.853        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.423ns (39.860%)  route 2.147ns (60.140%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.846     5.084    DATAPATH0/CLK
    SLICE_X2Y135         FDCE                                         r  DATAPATH0/reg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDCE (Prop_fdce_C_Q)         0.478     5.562 f  DATAPATH0/reg_count_reg[1]/Q
                         net (fo=14, routed)          1.032     6.593    DATAPATH0/reg_count_reg[1]
    SLICE_X0Y134         LUT6 (Prop_lut6_I2_O)        0.295     6.888 r  DATAPATH0/leqOp_carry_i_4/O
                         net (fo=1, routed)           0.398     7.286    DATAPATH0/leqOp_carry_i_4_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.812 f  DATAPATH0/leqOp_carry/CO[3]
                         net (fo=2, routed)           0.718     8.530    DATAPATH0/leqOp
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  DATAPATH0/FSM_onehot_cur_state[4]_i_1/O
                         net (fo=1, routed)           0.000     8.654    DATAPATH0_n_13
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.726    14.717    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[4]/C
                         clock pessimism              0.340    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X2Y134         FDCE (Setup_fdce_C_D)        0.077    15.099    FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.415ns (39.725%)  route 2.147ns (60.275%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.846     5.084    DATAPATH0/CLK
    SLICE_X2Y135         FDCE                                         r  DATAPATH0/reg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDCE (Prop_fdce_C_Q)         0.478     5.562 f  DATAPATH0/reg_count_reg[1]/Q
                         net (fo=14, routed)          1.032     6.593    DATAPATH0/reg_count_reg[1]
    SLICE_X0Y134         LUT6 (Prop_lut6_I2_O)        0.295     6.888 r  DATAPATH0/leqOp_carry_i_4/O
                         net (fo=1, routed)           0.398     7.286    DATAPATH0/leqOp_carry_i_4_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.812 r  DATAPATH0/leqOp_carry/CO[3]
                         net (fo=2, routed)           0.718     8.530    DATAPATH0/leqOp
    SLICE_X2Y134         LUT2 (Prop_lut2_I1_O)        0.116     8.646 r  DATAPATH0/FSM_onehot_cur_state[5]_i_1/O
                         net (fo=1, routed)           0.000     8.646    DATAPATH0_n_12
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.726    14.717    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
                         clock pessimism              0.340    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X2Y134         FDCE (Setup_fdce_C_D)        0.118    15.140    FSM_onehot_cur_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.890ns (25.877%)  route 2.549ns (74.123%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_in_reg[7]/Q
                         net (fo=1, routed)           0.995     6.592    DATAPATH0/data0
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.124     6.716 r  DATAPATH0/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=2, routed)           0.822     7.539    CONVOLUTOR0/internal_registry_reg[0]
    SLICE_X3Y135         LUT6 (Prop_lut6_I3_O)        0.124     7.663 r  CONVOLUTOR0/internal_registry[0]_i_3/O
                         net (fo=16, routed)          0.732     8.395    PARALLELIZER0/from_conv_output
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.519 r  PARALLELIZER0/internal_registry[4]_i_1/O
                         net (fo=1, routed)           0.000     8.519    PARALLELIZER0/internal_registry[4]_i_1_n_0
    SLICE_X4Y134         FDCE                                         r  PARALLELIZER0/internal_registry_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725    14.716    PARALLELIZER0/CLK
    SLICE_X4Y134         FDCE                                         r  PARALLELIZER0/internal_registry_reg[4]/C
                         clock pessimism              0.326    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X4Y134         FDCE (Setup_fdce_C_D)        0.031    15.038    PARALLELIZER0/internal_registry_reg[4]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.890ns (26.426%)  route 2.478ns (73.574%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 14.715 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_in_reg[7]/Q
                         net (fo=1, routed)           0.995     6.592    DATAPATH0/data0
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.124     6.716 r  DATAPATH0/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=2, routed)           0.822     7.539    CONVOLUTOR0/internal_registry_reg[0]
    SLICE_X3Y135         LUT6 (Prop_lut6_I3_O)        0.124     7.663 r  CONVOLUTOR0/internal_registry[0]_i_3/O
                         net (fo=16, routed)          0.661     8.324    PARALLELIZER0/from_conv_output
    SLICE_X7Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.448 r  PARALLELIZER0/internal_registry[10]_i_1/O
                         net (fo=1, routed)           0.000     8.448    PARALLELIZER0/internal_registry[10]_i_1_n_0
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724    14.715    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[10]/C
                         clock pessimism              0.326    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X7Y133         FDCE (Setup_fdce_C_D)        0.029    15.035    PARALLELIZER0/internal_registry_reg[10]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.890ns (26.449%)  route 2.475ns (73.551%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 14.715 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_in_reg[7]/Q
                         net (fo=1, routed)           0.995     6.592    DATAPATH0/data0
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.124     6.716 r  DATAPATH0/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=2, routed)           0.822     7.539    CONVOLUTOR0/internal_registry_reg[0]
    SLICE_X3Y135         LUT6 (Prop_lut6_I3_O)        0.124     7.663 r  CONVOLUTOR0/internal_registry[0]_i_3/O
                         net (fo=16, routed)          0.658     8.321    PARALLELIZER0/from_conv_output
    SLICE_X7Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.445 r  PARALLELIZER0/internal_registry[14]_i_1/O
                         net (fo=1, routed)           0.000     8.445    PARALLELIZER0/internal_registry[14]_i_1_n_0
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724    14.715    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[14]/C
                         clock pessimism              0.326    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X7Y133         FDCE (Setup_fdce_C_D)        0.031    15.037    PARALLELIZER0/internal_registry_reg[14]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.601ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.890ns (26.512%)  route 2.467ns (73.488%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 14.715 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_in_reg[7]/Q
                         net (fo=1, routed)           0.995     6.592    DATAPATH0/data0
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.124     6.716 r  DATAPATH0/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=2, routed)           0.822     7.539    CONVOLUTOR0/internal_registry_reg[0]
    SLICE_X3Y135         LUT6 (Prop_lut6_I3_O)        0.124     7.663 r  CONVOLUTOR0/internal_registry[0]_i_3/O
                         net (fo=16, routed)          0.650     8.313    PARALLELIZER0/from_conv_output
    SLICE_X7Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  PARALLELIZER0/internal_registry[2]_i_1/O
                         net (fo=1, routed)           0.000     8.437    PARALLELIZER0/internal_registry[2]_i_1_n_0
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724    14.715    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[2]/C
                         clock pessimism              0.326    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X7Y133         FDCE (Setup_fdce_C_D)        0.031    15.037    PARALLELIZER0/internal_registry_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  6.601    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.890ns (26.520%)  route 2.466ns (73.480%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 14.715 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_in_reg[7]/Q
                         net (fo=1, routed)           0.995     6.592    DATAPATH0/data0
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.124     6.716 r  DATAPATH0/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=2, routed)           0.822     7.539    CONVOLUTOR0/internal_registry_reg[0]
    SLICE_X3Y135         LUT6 (Prop_lut6_I3_O)        0.124     7.663 r  CONVOLUTOR0/internal_registry[0]_i_3/O
                         net (fo=16, routed)          0.649     8.312    PARALLELIZER0/from_conv_output
    SLICE_X7Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.436 r  PARALLELIZER0/internal_registry[6]_i_1/O
                         net (fo=1, routed)           0.000     8.436    PARALLELIZER0/internal_registry[6]_i_1_n_0
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724    14.715    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[6]/C
                         clock pessimism              0.326    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X7Y133         FDCE (Setup_fdce_C_D)        0.032    15.038    PARALLELIZER0/internal_registry_reg[6]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.890ns (26.642%)  route 2.451ns (73.358%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 14.715 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_in_reg[7]/Q
                         net (fo=1, routed)           0.995     6.592    DATAPATH0/data0
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.124     6.716 r  DATAPATH0/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=2, routed)           0.822     7.539    CONVOLUTOR0/internal_registry_reg[0]
    SLICE_X3Y135         LUT6 (Prop_lut6_I3_O)        0.124     7.663 r  CONVOLUTOR0/internal_registry[0]_i_3/O
                         net (fo=16, routed)          0.634     8.296    PARALLELIZER0/from_conv_output
    SLICE_X5Y133         LUT6 (Prop_lut6_I0_O)        0.124     8.420 r  PARALLELIZER0/internal_registry[9]_i_1/O
                         net (fo=1, routed)           0.000     8.420    PARALLELIZER0/internal_registry[9]_i_1_n_0
    SLICE_X5Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724    14.715    PARALLELIZER0/CLK
    SLICE_X5Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[9]/C
                         clock pessimism              0.326    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X5Y133         FDCE (Setup_fdce_C_D)        0.031    15.037    PARALLELIZER0/internal_registry_reg[9]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.890ns (26.406%)  route 2.480ns (73.594%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_in_reg[7]/Q
                         net (fo=1, routed)           0.995     6.592    DATAPATH0/data0
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.124     6.716 r  DATAPATH0/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=2, routed)           0.822     7.539    CONVOLUTOR0/internal_registry_reg[0]
    SLICE_X3Y135         LUT6 (Prop_lut6_I3_O)        0.124     7.663 r  CONVOLUTOR0/internal_registry[0]_i_3/O
                         net (fo=16, routed)          0.663     8.326    PARALLELIZER0/from_conv_output
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     8.450 r  PARALLELIZER0/internal_registry[11]_i_1/O
                         net (fo=1, routed)           0.000     8.450    PARALLELIZER0/internal_registry[11]_i_1_n_0
    SLICE_X6Y132         FDCE                                         r  PARALLELIZER0/internal_registry_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723    14.714    PARALLELIZER0/CLK
    SLICE_X6Y132         FDCE                                         r  PARALLELIZER0/internal_registry_reg[11]/C
                         clock pessimism              0.326    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y132         FDCE (Setup_fdce_C_D)        0.077    15.082    PARALLELIZER0/internal_registry_reg[11]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.890ns (26.429%)  route 2.477ns (73.571%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.842     5.080    DATAPATH0/CLK
    SLICE_X2Y132         FDCE                                         r  DATAPATH0/reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  DATAPATH0/reg_in_reg[7]/Q
                         net (fo=1, routed)           0.995     6.592    DATAPATH0/data0
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.124     6.716 r  DATAPATH0/FSM_sequential_cur_state[1]_i_3/O
                         net (fo=2, routed)           0.822     7.539    CONVOLUTOR0/internal_registry_reg[0]
    SLICE_X3Y135         LUT6 (Prop_lut6_I3_O)        0.124     7.663 r  CONVOLUTOR0/internal_registry[0]_i_3/O
                         net (fo=16, routed)          0.660     8.323    PARALLELIZER0/from_conv_output
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.124     8.447 r  PARALLELIZER0/internal_registry[15]_i_1/O
                         net (fo=1, routed)           0.000     8.447    PARALLELIZER0/internal_registry[15]_i_1_n_0
    SLICE_X6Y132         FDCE                                         r  PARALLELIZER0/internal_registry_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723    14.714    PARALLELIZER0/CLK
    SLICE_X6Y132         FDCE                                         r  PARALLELIZER0/internal_registry_reg[15]/C
                         clock pessimism              0.326    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y132         FDCE (Setup_fdce_C_D)        0.081    15.086    PARALLELIZER0/internal_registry_reg[15]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  FSM_onehot_cur_state_reg[1]/Q
                         net (fo=2, routed)           0.056     1.784    FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X3Y133         FDCE                                         r  FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X3Y133         FDCE (Hold_fdce_C_D)         0.071     1.658    FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SERIALIZER0/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.650     1.587    SERIALIZER0/CLK
    SLICE_X4Y135         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  SERIALIZER0/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=1, routed)           0.118     1.846    SERIALIZER0/FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X5Y135         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.923     2.112    SERIALIZER0/CLK
    SLICE_X5Y135         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.512     1.600    
    SLICE_X5Y135         FDCE (Hold_fdce_C_D)         0.070     1.670    SERIALIZER0/FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PARALLELIZER0/internal_registry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.649     1.586    PARALLELIZER0/CLK
    SLICE_X5Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  PARALLELIZER0/internal_registry_reg[1]/Q
                         net (fo=2, routed)           0.109     1.836    PARALLELIZER0/internal_registry[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  PARALLELIZER0/reg_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    DATAPATH0/reg_out_reg[7]_1[6]
    SLICE_X4Y133         FDCE                                         r  DATAPATH0/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.921     2.110    DATAPATH0/CLK
    SLICE_X4Y133         FDCE                                         r  DATAPATH0/reg_out_reg[6]/C
                         clock pessimism             -0.511     1.599    
    SLICE_X4Y133         FDCE (Hold_fdce_C_D)         0.092     1.691    DATAPATH0/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DATAPATH0/reg_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    DATAPATH0/CLK
    SLICE_X0Y135         FDCE                                         r  DATAPATH0/reg_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDCE (Prop_fdce_C_Q)         0.141     1.729 r  DATAPATH0/reg_count_reg[6]/Q
                         net (fo=8, routed)           0.109     1.838    DATAPATH0/reg_count_reg[6]
    SLICE_X1Y135         LUT6 (Prop_lut6_I2_O)        0.045     1.883 r  DATAPATH0/reg_count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DATAPATH0/plusOp[7]
    SLICE_X1Y135         FDCE                                         r  DATAPATH0/reg_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.924     2.113    DATAPATH0/CLK
    SLICE_X1Y135         FDCE                                         r  DATAPATH0/reg_count_reg[7]/C
                         clock pessimism             -0.512     1.601    
    SLICE_X1Y135         FDCE (Hold_fdce_C_D)         0.091     1.692    DATAPATH0/reg_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 PARALLELIZER0/cur_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.648     1.585    PARALLELIZER0/CLK
    SLICE_X5Y132         FDCE                                         r  PARALLELIZER0/cur_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  PARALLELIZER0/cur_state_reg/Q
                         net (fo=17, routed)          0.141     1.868    PARALLELIZER0/cur_state
    SLICE_X6Y132         LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  PARALLELIZER0/internal_registry[7]_i_1/O
                         net (fo=1, routed)           0.000     1.913    PARALLELIZER0/internal_registry[7]_i_1_n_0
    SLICE_X6Y132         FDCE                                         r  PARALLELIZER0/internal_registry_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.920     2.109    PARALLELIZER0/CLK
    SLICE_X6Y132         FDCE                                         r  PARALLELIZER0/internal_registry_reg[7]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X6Y132         FDCE (Hold_fdce_C_D)         0.121     1.720    PARALLELIZER0/internal_registry_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 PARALLELIZER0/internal_registry_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.188ns (55.587%)  route 0.150ns (44.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.649     1.586    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  PARALLELIZER0/internal_registry_reg[14]/Q
                         net (fo=2, routed)           0.150     1.877    PARALLELIZER0/internal_registry[14]
    SLICE_X6Y133         LUT3 (Prop_lut3_I0_O)        0.047     1.924 r  PARALLELIZER0/reg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.924    DATAPATH0/reg_out_reg[7]_1[1]
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.921     2.110    DATAPATH0/CLK
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/reg_out_reg[1]/C
                         clock pessimism             -0.511     1.599    
    SLICE_X6Y133         FDCE (Hold_fdce_C_D)         0.131     1.730    DATAPATH0/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 PARALLELIZER0/internal_registry_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (56.013%)  route 0.149ns (43.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.649     1.586    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  PARALLELIZER0/internal_registry_reg[2]/Q
                         net (fo=2, routed)           0.149     1.876    PARALLELIZER0/internal_registry[2]
    SLICE_X6Y133         LUT3 (Prop_lut3_I2_O)        0.049     1.925 r  PARALLELIZER0/reg_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.925    DATAPATH0/reg_out_reg[7]_1[5]
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.921     2.110    DATAPATH0/CLK
    SLICE_X6Y133         FDCE                                         r  DATAPATH0/reg_out_reg[5]/C
                         clock pessimism             -0.511     1.599    
    SLICE_X6Y133         FDCE (Hold_fdce_C_D)         0.131     1.730    DATAPATH0/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/FSM_onehot_cur_state_reg[0]_inv/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.650     1.587    SERIALIZER0/CLK
    SLICE_X5Y135         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDCE (Prop_fdce_C_Q)         0.141     1.728 f  SERIALIZER0/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=5, routed)           0.120     1.848    SERIALIZER0/reg_count_load
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.045     1.893 r  SERIALIZER0/FSM_onehot_cur_state[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.893    SERIALIZER0/FSM_onehot_cur_state[0]_inv_i_1_n_0
    SLICE_X4Y135         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.923     2.112    SERIALIZER0/CLK
    SLICE_X4Y135         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[0]_inv/C
                         clock pessimism             -0.512     1.600    
    SLICE_X4Y135         FDCE (Hold_fdce_C_D)         0.091     1.691    SERIALIZER0/FSM_onehot_cur_state_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.650     1.587    SERIALIZER0/CLK
    SLICE_X5Y135         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  SERIALIZER0/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=5, routed)           0.121     1.849    SERIALIZER0/reg_count_load
    SLICE_X4Y135         LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  SERIALIZER0/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    SERIALIZER0/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X4Y135         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.923     2.112    SERIALIZER0/CLK
    SLICE_X4Y135         FDCE                                         r  SERIALIZER0/FSM_onehot_cur_state_reg[1]/C
                         clock pessimism             -0.512     1.600    
    SLICE_X4Y135         FDCE (Hold_fdce_C_D)         0.092     1.692    SERIALIZER0/FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDCE                                         r  FSM_onehot_cur_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.128     1.715 r  FSM_onehot_cur_state_reg[10]/Q
                         net (fo=2, routed)           0.069     1.784    FSM_onehot_cur_state_reg_n_0_[10]
    SLICE_X3Y133         LUT2 (Prop_lut2_I1_O)        0.099     1.883 r  FSM_onehot_cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    FSM_onehot_cur_state[3]_i_1_n_0
    SLICE_X3Y133         FDCE                                         r  FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.922     2.111    i_clk_IBUF_BUFG
    SLICE_X3Y133         FDCE                                         r  FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X3Y133         FDCE (Hold_fdce_C_D)         0.091     1.678    FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y134   FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y133   FSM_onehot_cur_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y133   FSM_onehot_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y133   FSM_onehot_cur_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y133   FSM_onehot_cur_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y134   FSM_onehot_cur_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y134   FSM_onehot_cur_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y135   FSM_onehot_cur_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y135   FSM_onehot_cur_state_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y134   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y134   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y134   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y134   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133   FSM_onehot_cur_state_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.853ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/reg_count_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.799ns (28.486%)  route 2.006ns (71.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          1.131     7.887    SERIALIZER0/reg_count_reg[0]_0
    SLICE_X4Y136         FDCE                                         f  SERIALIZER0/reg_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.726    14.717    SERIALIZER0/CLK
    SLICE_X4Y136         FDCE                                         r  SERIALIZER0/reg_count_reg[0]/C
                         clock pessimism              0.326    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X4Y136         FDCE (Recov_fdce_C_CLR)     -0.613    14.395    SERIALIZER0/reg_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/reg_count_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.799ns (28.486%)  route 2.006ns (71.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          1.131     7.887    SERIALIZER0/reg_count_reg[0]_0
    SLICE_X4Y136         FDCE                                         f  SERIALIZER0/reg_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.726    14.717    SERIALIZER0/CLK
    SLICE_X4Y136         FDCE                                         r  SERIALIZER0/reg_count_reg[1]/C
                         clock pessimism              0.326    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X4Y136         FDCE (Recov_fdce_C_CLR)     -0.613    14.395    SERIALIZER0/reg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SERIALIZER0/reg_count_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.799ns (28.486%)  route 2.006ns (71.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          1.131     7.887    SERIALIZER0/reg_count_reg[0]_0
    SLICE_X4Y136         FDCE                                         f  SERIALIZER0/reg_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.726    14.717    SERIALIZER0/CLK
    SLICE_X4Y136         FDCE                                         r  SERIALIZER0/reg_count_reg[2]/C
                         clock pessimism              0.326    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X4Y136         FDCE (Recov_fdce_C_CLR)     -0.613    14.395    SERIALIZER0/reg_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[12]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.799ns (31.635%)  route 1.727ns (68.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.851     7.607    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X4Y134         FDCE                                         f  PARALLELIZER0/internal_registry_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725    14.716    PARALLELIZER0/CLK
    SLICE_X4Y134         FDCE                                         r  PARALLELIZER0/internal_registry_reg[12]/C
                         clock pessimism              0.326    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X4Y134         FDCE (Recov_fdce_C_CLR)     -0.613    14.394    PARALLELIZER0/internal_registry_reg[12]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.799ns (31.635%)  route 1.727ns (68.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.851     7.607    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X4Y134         FDCE                                         f  PARALLELIZER0/internal_registry_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725    14.716    PARALLELIZER0/CLK
    SLICE_X4Y134         FDCE                                         r  PARALLELIZER0/internal_registry_reg[13]/C
                         clock pessimism              0.326    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X4Y134         FDCE (Recov_fdce_C_CLR)     -0.613    14.394    PARALLELIZER0/internal_registry_reg[13]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.799ns (31.635%)  route 1.727ns (68.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.851     7.607    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X4Y134         FDCE                                         f  PARALLELIZER0/internal_registry_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725    14.716    PARALLELIZER0/CLK
    SLICE_X4Y134         FDCE                                         r  PARALLELIZER0/internal_registry_reg[4]/C
                         clock pessimism              0.326    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X4Y134         FDCE (Recov_fdce_C_CLR)     -0.613    14.394    PARALLELIZER0/internal_registry_reg[4]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.799ns (31.635%)  route 1.727ns (68.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.851     7.607    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X4Y134         FDCE                                         f  PARALLELIZER0/internal_registry_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725    14.716    PARALLELIZER0/CLK
    SLICE_X4Y134         FDCE                                         r  PARALLELIZER0/internal_registry_reg[5]/C
                         clock pessimism              0.326    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X4Y134         FDCE (Recov_fdce_C_CLR)     -0.613    14.394    PARALLELIZER0/internal_registry_reg[5]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.799ns (31.690%)  route 1.722ns (68.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.847     7.603    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X5Y134         FDCE                                         f  PARALLELIZER0/internal_registry_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725    14.716    PARALLELIZER0/CLK
    SLICE_X5Y134         FDCE                                         r  PARALLELIZER0/internal_registry_reg[0]/C
                         clock pessimism              0.326    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X5Y134         FDCE (Recov_fdce_C_CLR)     -0.613    14.394    PARALLELIZER0/internal_registry_reg[0]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[8]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.799ns (31.690%)  route 1.722ns (68.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.847     7.603    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X5Y134         FDCE                                         f  PARALLELIZER0/internal_registry_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.725    14.716    PARALLELIZER0/CLK
    SLICE_X5Y134         FDCE                                         r  PARALLELIZER0/internal_registry_reg[8]/C
                         clock pessimism              0.326    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X5Y134         FDCE (Recov_fdce_C_CLR)     -0.613    14.394    PARALLELIZER0/internal_registry_reg[8]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.799ns (33.776%)  route 1.567ns (66.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 14.715 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.844     5.082    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.875     6.435    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.321     6.756 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.691     7.447    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X5Y133         FDCE                                         f  PARALLELIZER0/internal_registry_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724    14.715    PARALLELIZER0/CLK
    SLICE_X5Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[1]/C
                         clock pessimism              0.326    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X5Y133         FDCE (Recov_fdce_C_CLR)     -0.613    14.393    PARALLELIZER0/internal_registry_reg[1]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  6.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[10]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.244ns (33.429%)  route 0.486ns (66.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.153     2.318    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X7Y133         FDCE                                         f  PARALLELIZER0/internal_registry_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.921     2.110    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[10]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X7Y133         FDCE (Remov_fdce_C_CLR)     -0.159     1.465    PARALLELIZER0/internal_registry_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[14]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.244ns (33.429%)  route 0.486ns (66.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.153     2.318    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X7Y133         FDCE                                         f  PARALLELIZER0/internal_registry_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.921     2.110    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[14]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X7Y133         FDCE (Remov_fdce_C_CLR)     -0.159     1.465    PARALLELIZER0/internal_registry_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.244ns (33.429%)  route 0.486ns (66.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.153     2.318    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X7Y133         FDCE                                         f  PARALLELIZER0/internal_registry_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.921     2.110    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[2]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X7Y133         FDCE (Remov_fdce_C_CLR)     -0.159     1.465    PARALLELIZER0/internal_registry_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.244ns (33.429%)  route 0.486ns (66.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.153     2.318    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X7Y133         FDCE                                         f  PARALLELIZER0/internal_registry_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.921     2.110    PARALLELIZER0/CLK
    SLICE_X7Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[6]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X7Y133         FDCE (Remov_fdce_C_CLR)     -0.159     1.465    PARALLELIZER0/internal_registry_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[11]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.244ns (31.528%)  route 0.530ns (68.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.197     2.362    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X6Y132         FDCE                                         f  PARALLELIZER0/internal_registry_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.920     2.109    PARALLELIZER0/CLK
    SLICE_X6Y132         FDCE                                         r  PARALLELIZER0/internal_registry_reg[11]/C
                         clock pessimism             -0.486     1.623    
    SLICE_X6Y132         FDCE (Remov_fdce_C_CLR)     -0.134     1.489    PARALLELIZER0/internal_registry_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[15]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.244ns (31.528%)  route 0.530ns (68.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.197     2.362    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X6Y132         FDCE                                         f  PARALLELIZER0/internal_registry_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.920     2.109    PARALLELIZER0/CLK
    SLICE_X6Y132         FDCE                                         r  PARALLELIZER0/internal_registry_reg[15]/C
                         clock pessimism             -0.486     1.623    
    SLICE_X6Y132         FDCE (Remov_fdce_C_CLR)     -0.134     1.489    PARALLELIZER0/internal_registry_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.244ns (31.528%)  route 0.530ns (68.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.197     2.362    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X6Y132         FDCE                                         f  PARALLELIZER0/internal_registry_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.920     2.109    PARALLELIZER0/CLK
    SLICE_X6Y132         FDCE                                         r  PARALLELIZER0/internal_registry_reg[7]/C
                         clock pessimism             -0.486     1.623    
    SLICE_X6Y132         FDCE (Remov_fdce_C_CLR)     -0.134     1.489    PARALLELIZER0/internal_registry_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/reg_count_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.244ns (31.149%)  route 0.539ns (68.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.206     2.371    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X6Y134         FDCE                                         f  PARALLELIZER0/reg_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.922     2.111    PARALLELIZER0/CLK
    SLICE_X6Y134         FDCE                                         r  PARALLELIZER0/reg_count_reg[0]/C
                         clock pessimism             -0.486     1.625    
    SLICE_X6Y134         FDCE (Remov_fdce_C_CLR)     -0.134     1.491    PARALLELIZER0/reg_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/reg_count_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.244ns (31.149%)  route 0.539ns (68.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.206     2.371    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X6Y134         FDCE                                         f  PARALLELIZER0/reg_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.922     2.111    PARALLELIZER0/CLK
    SLICE_X6Y134         FDCE                                         r  PARALLELIZER0/reg_count_reg[1]/C
                         clock pessimism             -0.486     1.625    
    SLICE_X6Y134         FDCE (Remov_fdce_C_CLR)     -0.134     1.491    PARALLELIZER0/reg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PARALLELIZER0/internal_registry_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.244ns (28.386%)  route 0.616ns (71.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X2Y134         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148     1.736 f  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=13, routed)          0.333     2.070    PARALLELIZER0/Q[0]
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.096     2.166 f  PARALLELIZER0/internal_registry[0]_i_2/O
                         net (fo=23, routed)          0.282     2.448    PARALLELIZER0/FSM_onehot_cur_state_reg[5]
    SLICE_X5Y133         FDCE                                         f  PARALLELIZER0/internal_registry_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.921     2.110    PARALLELIZER0/CLK
    SLICE_X5Y133         FDCE                                         r  PARALLELIZER0/internal_registry_reg[1]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X5Y133         FDCE (Remov_fdce_C_CLR)     -0.159     1.465    PARALLELIZER0/internal_registry_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.983    





