
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104472                       # Number of seconds simulated
sim_ticks                                104471815500                       # Number of ticks simulated
final_tick                               16548873728500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85950                       # Simulator instruction rate (inst/s)
host_op_rate                                   113008                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               89793286                       # Simulator tick rate (ticks/s)
host_mem_usage                                2870240                       # Number of bytes of host memory used
host_seconds                                  1163.47                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     131480909                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         170565888                       # Number of bytes read from this memory
system.physmem.bytes_read::total            170566848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     80780096                       # Number of bytes written to this memory
system.physmem.bytes_written::total          80780096                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2665092                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2665107                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1262189                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1262189                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 9189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1632649793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1632658983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            9189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               9189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         773223817                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              773223817                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         773223817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                9189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1632649793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2405882800                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2648999                       # number of replacements
system.l2.tagsinuse                      16301.746000                       # Cycle average of tags in use
system.l2.total_refs                          1731024                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2665382                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.649447                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16446638597000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             9.695328                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.142831                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           16291.907841                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000592                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000009                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.994379                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.994980                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               247258                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  247258                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1484064                       # number of Writeback hits
system.l2.Writeback_hits::total               1484064                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               5146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5146                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                252404                       # number of demand (read+write) hits
system.l2.demand_hits::total                   252404                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               252404                       # number of overall hits
system.l2.overall_hits::total                  252404                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2665077                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2665092                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  16                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2665093                       # number of demand (read+write) misses
system.l2.demand_misses::total                2665108                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 15                       # number of overall misses
system.l2.overall_misses::cpu.data            2665093                       # number of overall misses
system.l2.overall_misses::total               2665108                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       956500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 153094063000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    153095019500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data       971000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        971000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  153095034000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     153095990500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       956500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 153095034000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    153095990500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2912335                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2912350                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1484064                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1484064                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5162                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2917497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2917512                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2917497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2917512                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.915100                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.915100                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003100                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.913486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913487                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.913486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913487                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 63766.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57444.517738                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57444.553321                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 60687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 60687.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 63766.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 57444.537208                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57444.572790                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 63766.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 57444.537208                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57444.572790                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1262189                       # number of writebacks
system.l2.writebacks::total                   1262189                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2665077                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2665092                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             16                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2665093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2665108                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2665093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2665108                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       776000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 120637674500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 120638450500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data       775500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       775500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 120638450000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 120639226000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 120638450000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 120639226000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.915100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.915100                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003100                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.913486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913487                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.913486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913487                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 51733.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45266.112199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45266.148598                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 48468.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48468.750000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 51733.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 45266.131426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45266.167825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 51733.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 45266.131426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45266.167825                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                10186594                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10186594                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            201498                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3512955                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3485492                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.218236                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        208943631                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11148325                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      112948751                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    10186594                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3485492                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23507641                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2473178                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               77793383                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  11039413                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7631                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          114706050                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.310745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.701979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 91198565     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   211593      0.18%     79.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   193143      0.17%     79.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30163      0.03%     79.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2877151      2.51%     82.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  7482552      6.52%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   481068      0.42%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      280      0.00%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12231535     10.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            114706050                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048753                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.540570                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 15836378                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              73205160                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  19617045                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3790758                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2256701                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              149761644                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2256701                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21095809                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                46273533                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17913377                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              27166623                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              148946251                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                439037                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10770115                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              14691713                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           179417296                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             452973907                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        452973907                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21184228                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  60096166                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             27763635                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26716426                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               162                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               12                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  148434093                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 138567229                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             35470                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16951485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     36542871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     114706050                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.208020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.596067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            57982355     50.55%     50.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17268168     15.05%     65.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16933623     14.76%     80.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12257719     10.69%     91.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5433071      4.74%     95.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2105184      1.84%     97.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              681056      0.59%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2044874      1.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       114706050                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3729720     41.51%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2902535     32.30%     73.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2353304     26.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                82      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87974413     63.49%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25421427     18.35%     81.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25171307     18.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              138567229                       # Type of FU issued
system.cpu.iq.rate                           0.663180                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8985559                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.064846                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          400861537                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         165385609                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    138079727                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              147552706                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              339                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3665837                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2361119                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         16451                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2256701                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                32820491                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2430903                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           148434093                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3838                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              27763635                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             26716426                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1587456                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1573                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50814                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       169595                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               220409                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             138385883                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25318929                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            181346                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50483481                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8875096                       # Number of branches executed
system.cpu.iew.exec_stores                   25164552                       # Number of stores executed
system.cpu.iew.exec_rate                     0.662312                       # Inst execution rate
system.cpu.iew.wb_sent                      138082962                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     138079727                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 101104192                       # num instructions producing a value
system.cpu.iew.wb_consumers                 206804604                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.660847                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.488888                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16953214                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            201498                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    112449349                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.169246                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.092999                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     63675011     56.63%     56.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26261388     23.35%     79.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3775387      3.36%     83.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8315270      7.39%     90.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1087400      0.97%     91.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1223529      1.09%     92.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1274014      1.13%     93.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        87192      0.08%     94.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6750158      6.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    112449349                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              131480909                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453084                       # Number of memory references committed
system.cpu.commit.loads                      24097787                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480908                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6750158                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    254133314                       # The number of ROB reads
system.cpu.rob.rob_writes                   299125020                       # The number of ROB writes
system.cpu.timesIdled                         1909544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        94237581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     131480909                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               2.089436                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.089436                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.478598                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.478598                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                346162596                       # number of integer regfile reads
system.cpu.int_regfile_writes               165169396                       # number of integer regfile writes
system.cpu.misc_regfile_reads                69290480                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 14.999919                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11039386                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     15                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               735959.066667                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      14.999919                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.029297                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.029297                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     11039386                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11039386                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      11039386                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11039386                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     11039386                       # number of overall hits
system.cpu.icache.overall_hits::total        11039386                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            27                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      1419500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1419500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      1419500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1419500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      1419500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1419500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11039413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11039413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11039413                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11039413                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11039413                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11039413                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52574.074074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52574.074074                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52574.074074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52574.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52574.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52574.074074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       972000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       972000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        64800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        64800                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        64800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        64800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        64800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        64800                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2916984                       # number of replacements
system.cpu.dcache.tagsinuse                511.910831                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45557435                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2917496                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  15.615252                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444493682000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.910831                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999826                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999826                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21207310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21207310                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24350125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24350125                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45557435                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45557435                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45557435                       # number of overall hits
system.cpu.dcache.overall_hits::total        45557435                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4093357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4093357                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         5163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5163                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4098520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4098520                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4098520                       # number of overall misses
system.cpu.dcache.overall_misses::total       4098520                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 220200342500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 220200342500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     68304383                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68304383                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 220268646883                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 220268646883                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 220268646883                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 220268646883                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     25300667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25300667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49655955                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49655955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49655955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49655955                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.161789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.161789                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000212                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.082538                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082538                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.082538                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082538                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53794.560919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53794.560919                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13229.591904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13229.591904                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53743.460294                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53743.460294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53743.460294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53743.460294                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       821528                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             84816                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.686003                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1484064                       # number of writebacks
system.cpu.dcache.writebacks::total           1484064                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1181021                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1181021                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1181022                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1181022                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1181022                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1181022                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2912336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2912336                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5162                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2917498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2917498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2917498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2917498                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 158738494000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 158738494000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     57969383                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     57969383                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 158796463383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 158796463383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 158796463383                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 158796463383                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.115109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.115109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.058754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.058754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058754                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54505.556364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54505.556364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11230.023828                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11230.023828                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54428.987915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54428.987915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54428.987915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54428.987915                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
