;redcode
;assert 1
	SPL 0, #952
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <127, 106
	ADD #10, <1
	ADD @-1, 0
	JMP <-157, 100
	ADD #10, <1
	SUB -207, <-120
	JMP @112, #201
	JMP @12, #200
	SUB -7, <-20
	JMP 0, 9
	JMP 0, 9
	SUB @0, @2
	SUB @-1, 0
	DJN 100, 90
	ADD 0, 9
	SUB 0, 9
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, #952
	SUB #0, -95
	JMN @10, @1
	JMN 0, 2
	SLT 20, @12
	SUB @0, @2
	SPL 80, 5
	SUB -207, <-186
	MOV -127, 100
	SUB -207, <-120
	ADD -700, -600
	ADD #10, <1
	ADD #10, <1
	SUB -207, <-120
	ADD @-1, 0
	SUB 80, 5
	JMZ 210, 30
	SLT 20, @12
	ADD 230, <60
	ADD #270, <0
	MOV -127, 100
	MOV -1, <-20
	ADD 230, <60
	ADD #-10, 9
	MOV -127, 100
	SPL 0, #952
	ADD 1, 520
	CMP -207, <-120
