Version 4
SHEET 1 1096 680
WIRE 192 0 32 0
WIRE 288 0 192 0
WIRE 528 0 448 0
WIRE 672 0 528 0
WIRE 816 0 672 0
WIRE 944 0 816 0
WIRE 32 32 32 0
WIRE 192 32 192 0
WIRE 288 32 192 32
WIRE 528 32 528 0
WIRE 672 32 672 0
WIRE 816 32 816 0
WIRE 944 32 944 0
WIRE 192 48 192 32
WIRE 528 48 528 32
WIRE 672 48 672 32
WIRE 816 48 816 32
WIRE 944 48 944 32
WIRE 192 64 192 48
WIRE 32 160 32 112
WIRE 192 160 192 128
WIRE 192 160 32 160
WIRE 368 160 368 96
WIRE 368 160 192 160
WIRE 528 160 528 112
WIRE 528 160 368 160
WIRE 672 160 672 112
WIRE 672 160 528 160
WIRE 816 160 816 112
WIRE 816 160 672 160
WIRE 944 160 944 112
WIRE 944 160 816 160
WIRE 368 208 368 160
WIRE 0 0 0 0
FLAG 192 48 VC1
FLAG 528 32 VC2
FLAG 368 208 0
FLAG 672 32 VC3
FLAG 816 32 VC4
FLAG 944 32 VC5
SYMBOL cap 176 64 R0
SYMATTR InstName C1
SYMATTR Value 1µ
SYMBOL cap 512 48 R0
SYMATTR InstName C2
SYMATTR Value 1µ
SYMATTR SpiceLine V=50 Cpar=0.000001
SYMBOL voltage 32 16 R0
SYMATTR InstName V1
SYMATTR Value 5
SYMBOL AutoGenerated\\TLV75533P_TRANS 352 32 R0
SYMATTR InstName U1
SYMBOL cap 656 48 R0
SYMATTR InstName C3
SYMATTR Value 100µ
SYMBOL cap 800 48 R0
SYMATTR InstName C4
SYMATTR Value 22µ
SYMBOL cap 928 48 R0
SYMATTR InstName C5
SYMATTR Value 22µ
TEXT 24 192 Left 2 !.tran .0001 0.002
TEXT 152 8 VRight 2 !.ic V(VC1)=0
TEXT 488 8 VRight 2 !.ic V(VC2)=0
TEXT 632 8 VRight 2 !.ic V(VC3)=0
TEXT 776 8 VRight 2 !.ic V(VC4)=0
TEXT 904 8 VRight 2 !.ic V(VC5)=0
