vendor_name = ModelSim
source_file = 1, D:/TI_Praktikum/1a/test.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/TI_Praktikum/1a/db/test.cbx.xml
design_name = hard_block
design_name = test
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, test, 1
instance = comp, \y~output\, y~output, test, 1
instance = comp, \x[1]~input\, x[1]~input, test, 1
instance = comp, \x[2]~input\, x[2]~input, test, 1
instance = comp, \x[0]~input\, x[0]~input, test, 1
instance = comp, \y~0\, y~0, test, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, test, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, test, 1
