Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 18:51:26 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
score_one/i8584_3_lut/A	->	score_one/i8584_3_lut/Z

++++ Loop2
score_one/i8598_3_lut/A	->	score_one/i8598_3_lut/Z

++++ Loop3
score_one/i8596_3_lut/A	->	score_one/i8596_3_lut/Z

++++ Loop4
score_two/i8586_3_lut/A	->	score_two/i8586_3_lut/Z

++++ Loop5
score_two/i8600_3_lut/A	->	score_two/i8600_3_lut/Z

++++ Loop6
score_two/i8602_3_lut/A	->	score_two/i8602_3_lut/Z

++++ Loop7
paused_menu/i11867_2_lut_3_lut/A	->	paused_menu/i11867_2_lut_3_lut/Z

++++ Loop8
paused_menu/i8580_3_lut_4_lut_3_lut/C	->	paused_menu/i8580_3_lut_4_lut_3_lut/Z

++++ Loop9
paused_menu/i1_3_lut/B	->	paused_menu/i1_3_lut/Z

++++ Loop10
paused_menu/i1_3_lut_adj_179/B	->	paused_menu/i1_3_lut_adj_179/Z

++++ Loop11
paused_menu/i11866_3_lut/C	->	paused_menu/i11866_3_lut/Z

++++ Loop12
paused_menu/i8588_3_lut_3_lut/A	->	paused_menu/i8588_3_lut_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clock"
=======================
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          15.112 ns |         66.173 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 2.68308%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |   39.800 ns |   24.688 ns |    3   |   15.112 ns |  66.173 MHz |       31       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   63.628 ns |   18   |   20.830 ns |  48.008 MHz |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vga_driver/h_count_598__i5/SR   vga_driver/h_count_598__i6/SR}              
                                         |   24.689 ns 
{vga_driver/h_count_598__i3/SR   vga_driver/h_count_598__i4/SR}              
                                         |   24.689 ns 
{vga_driver/h_count_598__i1/SR   vga_driver/h_count_598__i2/SR}              
                                         |   24.689 ns 
vga_driver/h_count_598__i0/SR            |   24.689 ns 
{vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}              
                                         |   25.153 ns 
{vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}              
                                         |   25.153 ns 
{vga_driver/v_count__i1/SP   vga_driver/v_count__i0/SP}              
                                         |   25.153 ns 
vga_driver/h_count_598__i9/SR            |   25.285 ns 
{vga_driver/h_count_598__i7/SR   vga_driver/h_count_598__i8/SR}              
                                         |   25.285 ns 
vga_driver/v_count__i9/D                 |   25.577 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       31       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
buzzer_clock_597__i1/D                   |    3.417 ns 
buzzer_clock_597__i9/D                   |    3.417 ns 
buzzer_clock_597__i7/D                   |    3.417 ns 
buzzer_clock_597__i8/D                   |    3.417 ns 
buzzer_clock_597__i5/D                   |    3.417 ns 
buzzer_clock_597__i6/D                   |    3.417 ns 
buzzer_clock_597__i3/D                   |    3.417 ns 
buzzer_clock_597__i4/D                   |    3.417 ns 
buzzer_clock_597__i2/D                   |    3.417 ns 
buzzer_clock_597__i0/D                   |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 5 End Points          |           Type           
-------------------------------------------------------------------
{vga_driver/v_count__i9/SR   vga_driver/v_count__i8/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i7/SR   vga_driver/v_count__i6/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i5/SR   vga_driver/v_count__i4/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i3/SR   vga_driver/v_count__i2/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i1/SR   vga_driver/v_count__i0/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         5
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
accelerator_timer_600__i0               |                  No Clock
pos_y_i3                                |                  No Clock
pos_y_i4                                |                  No Clock
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
pos_y_i5                                |                  No Clock
pos_y_i6                                |                  No Clock
accelerator_timer_600__i7               |                  No Clock
accelerator_timer_600__i1               |                  No Clock
accelerator_timer_600__i2               |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                      1000
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : vga_driver/h_count_598__i0/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 84.3% (route), 15.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.688 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.582
-------------------------------------------   ------
End-of-path arrival time( ns )                25.209

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        6.185        18.203  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C15A   A1_TO_F1_DELAY   0.450        18.653  1       
n12_adj_1413                                              NET DELAY        2.172        20.825  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R22C15B   D1_TO_F1_DELAY   0.450        21.275  11      
n99923                                                    NET DELAY        3.934        25.209  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : {vga_driver/h_count_598__i1/SR   vga_driver/h_count_598__i2/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 84.3% (route), 15.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.688 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.582
-------------------------------------------   ------
End-of-path arrival time( ns )                25.209

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        6.185        18.203  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C15A   A1_TO_F1_DELAY   0.450        18.653  1       
n12_adj_1413                                              NET DELAY        2.172        20.825  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R22C15B   D1_TO_F1_DELAY   0.450        21.275  11      
n99923                                                    NET DELAY        3.934        25.209  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : {vga_driver/h_count_598__i3/SR   vga_driver/h_count_598__i4/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 84.3% (route), 15.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.688 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.582
-------------------------------------------   ------
End-of-path arrival time( ns )                25.209

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        6.185        18.203  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C15A   A1_TO_F1_DELAY   0.450        18.653  1       
n12_adj_1413                                              NET DELAY        2.172        20.825  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R22C15B   D1_TO_F1_DELAY   0.450        21.275  11      
n99923                                                    NET DELAY        3.934        25.209  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : {vga_driver/h_count_598__i5/SR   vga_driver/h_count_598__i6/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 84.3% (route), 15.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.688 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.582
-------------------------------------------   ------
End-of-path arrival time( ns )                25.209

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        6.185        18.203  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C15A   A1_TO_F1_DELAY   0.450        18.653  1       
n12_adj_1413                                              NET DELAY        2.172        20.825  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R22C15B   D1_TO_F1_DELAY   0.450        21.275  11      
n99923                                                    NET DELAY        3.934        25.209  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : {vga_driver/v_count__i1/SP   vga_driver/v_count__i0/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 84.1% (route), 15.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.152 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.449
-------------------------------------------   ------
End-of-path arrival time( ns )                25.076

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        6.185        18.203  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C15A   A1_TO_F1_DELAY   0.450        18.653  1       
n12_adj_1413                                              NET DELAY        2.172        20.825  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R22C15B   D1_TO_F1_DELAY   0.450        21.275  11      
n99923                                                    NET DELAY        3.801        25.076  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : {vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 84.1% (route), 15.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.152 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.449
-------------------------------------------   ------
End-of-path arrival time( ns )                25.076

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        6.185        18.203  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C15A   A1_TO_F1_DELAY   0.450        18.653  1       
n12_adj_1413                                              NET DELAY        2.172        20.825  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R22C15B   D1_TO_F1_DELAY   0.450        21.275  11      
n99923                                                    NET DELAY        3.801        25.076  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : {vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 84.1% (route), 15.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.152 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.449
-------------------------------------------   ------
End-of-path arrival time( ns )                25.076

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        6.185        18.203  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C15A   A1_TO_F1_DELAY   0.450        18.653  1       
n12_adj_1413                                              NET DELAY        2.172        20.825  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R22C15B   D1_TO_F1_DELAY   0.450        21.275  11      
n99923                                                    NET DELAY        3.801        25.076  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : {vga_driver/h_count_598__i7/SR   vga_driver/h_count_598__i8/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 83.6% (route), 16.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.284 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             13.986
-------------------------------------------   ------
End-of-path arrival time( ns )                24.613

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        6.185        18.203  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C15A   A1_TO_F1_DELAY   0.450        18.653  1       
n12_adj_1413                                              NET DELAY        2.172        20.825  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R22C15B   D1_TO_F1_DELAY   0.450        21.275  11      
n99923                                                    NET DELAY        3.338        24.613  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : vga_driver/h_count_598__i9/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 83.6% (route), 16.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.284 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             13.986
-------------------------------------------   ------
End-of-path arrival time( ns )                24.613

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        6.185        18.203  1       
vga_driver/i5_4_lut/C->vga_driver/i5_4_lut/Z
                                          SLICE_R22C15A   A1_TO_F1_DELAY   0.450        18.653  1       
n12_adj_1413                                              NET DELAY        2.172        20.825  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R22C15B   D1_TO_F1_DELAY   0.450        21.275  11      
n99923                                                    NET DELAY        3.338        24.613  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.576 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             14.025
-------------------------------------------   ------
End-of-path arrival time( ns )                24.652

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i7/CK   vga_driver/v_count__i6/CK}->vga_driver/v_count__i6/Q
                                          SLICE_R23C12B   CLK_TO_Q1_DELAY  1.391        12.018  29      
pixel_row[6]                                              NET DELAY        4.357        16.375  1       
score_one/i3_4_lut/D->score_one/i3_4_lut/Z
                                          SLICE_R22C13D   B0_TO_F0_DELAY   0.450        16.825  2       
n108138                                                   NET DELAY        3.748        20.573  1       
vga_driver/i6_4_lut/D->vga_driver/i6_4_lut/Z
                                          SLICE_R23C11A   A1_TO_F1_DELAY   0.450        21.023  10      
vga_driver/n19                                            NET DELAY        3.152        24.175  1       
vga_driver/i1_2_lut_adj_159/A->vga_driver/i1_2_lut_adj_159/Z
                                          SLICE_R23C12D   A0_TO_F0_DELAY   0.477        24.652  1       
vga_driver/n30                                            NET DELAY        0.000        24.652  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 64.6% (route), 35.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 63.628 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       19.506
-------------------------------------   ------
End-of-path arrival time( ns )          25.016

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            4.185        24.539  1       
i86_2_lut/B->i86_2_lut/Z                  SLICE_R17C29C   A1_TO_F1_DELAY       0.477        25.016  1       
n55                                                       NET DELAY            0.000        25.016  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 63.6% (route), 36.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.144 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.990
-------------------------------------   ------
End-of-path arrival time( ns )          24.500

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            3.669        24.023  1       
i8460_2_lut/A->i8460_2_lut/Z              SLICE_R22C29B   A0_TO_F0_DELAY       0.477        24.500  1       
n108799                                                   NET DELAY            0.000        24.500  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 63.5% (route), 36.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.210 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.924
-------------------------------------   ------
End-of-path arrival time( ns )          24.434

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            3.603        23.957  1       
i8453_2_lut/A->i8453_2_lut/Z              SLICE_R22C29B   B1_TO_F1_DELAY       0.477        24.434  1       
n108792                                                   NET DELAY            0.000        24.434  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 64.5% (route), 35.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.701 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.102
-------------------------------------   ------
End-of-path arrival time( ns )          23.612

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            3.258        23.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : {timer_clock__i1/SR   timer_clock__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 64.5% (route), 35.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.701 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.102
-------------------------------------   ------
End-of-path arrival time( ns )          23.612

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            3.258        23.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 64.5% (route), 35.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.701 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.102
-------------------------------------   ------
End-of-path arrival time( ns )          23.612

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            3.258        23.612  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 62.3% (route), 37.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.780 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.354
-------------------------------------   ------
End-of-path arrival time( ns )          23.864

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            3.033        23.387  1       
i8459_2_lut/A->i8459_2_lut/Z              SLICE_R24C30D   C0_TO_F0_DELAY       0.477        23.864  1       
n108798                                                   NET DELAY            0.000        23.864  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 62.3% (route), 37.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.780 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.354
-------------------------------------   ------
End-of-path arrival time( ns )          23.864

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            3.033        23.387  1       
i8461_2_lut/A->i8461_2_lut/Z              SLICE_R22C30C   C1_TO_F1_DELAY       0.477        23.864  1       
n108800                                                   NET DELAY            0.000        23.864  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 62.3% (route), 37.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.780 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.354
-------------------------------------   ------
End-of-path arrival time( ns )          23.864

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            3.033        23.387  1       
i8463_2_lut/A->i8463_2_lut/Z              SLICE_R22C30A   C1_TO_F1_DELAY       0.477        23.864  1       
n108802                                                   NET DELAY            0.000        23.864  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 61.8% (route), 38.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.045 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.089
-------------------------------------   ------
End-of-path arrival time( ns )          23.599

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R23C29A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_90_add_5_1/B1->add_90_add_5_1/CO1     SLICE_R23C29A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117714                                                   NET DELAY            0.000         9.338  1       
add_90_add_5_3/CI0->add_90_add_5_3/CO0    SLICE_R23C29B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n132875                                                   NET DELAY            0.000         9.616  1       
add_90_add_5_3/CI1->add_90_add_5_3/CO1    SLICE_R23C29B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117716                                                   NET DELAY            0.000         9.894  1       
add_90_add_5_5/CI0->add_90_add_5_5/CO0    SLICE_R23C29C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n132878                                                   NET DELAY            0.000        10.172  1       
add_90_add_5_5/CI1->add_90_add_5_5/CO1    SLICE_R23C29C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117718                                                   NET DELAY            0.000        10.450  1       
add_90_add_5_7/CI0->add_90_add_5_7/CO0    SLICE_R23C29D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n132881                                                   NET DELAY            0.000        10.728  1       
add_90_add_5_7/CI1->add_90_add_5_7/CO1    SLICE_R23C29D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117720                                                   NET DELAY            0.556        11.562  1       
add_90_add_5_9/CI0->add_90_add_5_9/CO0    SLICE_R23C30A   CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n132884                                                   NET DELAY            0.000        11.840  1       
add_90_add_5_9/CI1->add_90_add_5_9/CO1    SLICE_R23C30A   CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n117722                                                   NET DELAY            0.000        12.118  1       
add_90_add_5_11/CI0->add_90_add_5_11/CO0  SLICE_R23C30B   CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n132887                                                   NET DELAY            0.000        12.396  1       
add_90_add_5_11/CI1->add_90_add_5_11/CO1  SLICE_R23C30B   CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n117724                                                   NET DELAY            0.000        12.674  1       
add_90_add_5_13/CI0->add_90_add_5_13/CO0  SLICE_R23C30C   CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n132890                                                   NET DELAY            0.000        12.952  1       
add_90_add_5_13/CI1->add_90_add_5_13/CO1  SLICE_R23C30C   CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n117726                                                   NET DELAY            0.662        13.892  1       
add_90_add_5_15/D0->add_90_add_5_15/S0    SLICE_R23C30D   D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.556        16.898  1       
i1_2_lut_adj_199/B->i1_2_lut_adj_199/Z    SLICE_R24C30B   A0_TO_F0_DELAY       0.450        17.348  2       
n4_adj_1411                                               NET DELAY            2.556        19.904  1       
i2_4_lut_adj_197/B->i2_4_lut_adj_197/Z    SLICE_R24C30B   A1_TO_F1_DELAY       0.450        20.354  11      
timer_clock_14__N_58                                      NET DELAY            2.768        23.122  1       
i8462_2_lut/A->i8462_2_lut/Z              SLICE_R22C30C   D0_TO_F0_DELAY       0.477        23.599  1       
n108801                                                   NET DELAY            0.000        23.599  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i2/Q
Path End         : vga_driver/h_count_598__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i1/CK   vga_driver/h_count_598__i2/CK}->vga_driver/h_count_598__i2/Q
                                          SLICE_R23C15B   CLK_TO_Q1_DELAY  1.391        12.018  20      
pixel_col[2]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_598_add_4_3/C1->vga_driver/h_count_598_add_4_3/S1
                                          SLICE_R23C15B   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[2]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i1/Q
Path End         : vga_driver/h_count_598__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i1/CK   vga_driver/h_count_598__i2/CK}->vga_driver/h_count_598__i1/Q
                                          SLICE_R23C15B   CLK_TO_Q0_DELAY  1.391        12.018  17      
pixel_col[1]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_598_add_4_3/C0->vga_driver/h_count_598_add_4_3/S0
                                          SLICE_R23C15B   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i2/Q
Path End         : vga_driver/h_count_598__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 42.0% (route), 58.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.748 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.748
-------------------------------------------   ------
End-of-path arrival time( ns )                14.375

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_598__i1/CK   vga_driver/h_count_598__i2/CK}->vga_driver/h_count_598__i2/Q
                                          SLICE_R23C15B   CLK_TO_Q1_DELAY      1.391        12.018  20      
pixel_col[2]                                              NET DELAY            1.576        13.594  1       
vga_driver/h_count_598_add_4_3/C1->vga_driver/h_count_598_add_4_3/CO1
                                          SLICE_R23C15B   C1_TO_COUT1_DELAY    0.053        13.647  2       
vga_driver/n118059                                        NET DELAY            0.000        13.647  1       
vga_driver/h_count_598_add_4_5/CI0->vga_driver/h_count_598_add_4_5/CO0
                                          SLICE_R23C15C   CIN0_TO_COUT0_DELAY  0.278        13.925  2       
vga_driver/n133544                                        NET DELAY            0.000        13.925  1       
vga_driver/h_count_598_add_4_5/D1->vga_driver/h_count_598_add_4_5/S1
                                          SLICE_R23C15C   D1_TO_F1_DELAY       0.450        14.375  1       
vga_driver/n45[4]                                         NET DELAY            0.000        14.375  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i2/Q
Path End         : vga_driver/h_count_598__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 52.3% (route), 47.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.973 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.973
-------------------------------------------   ------
End-of-path arrival time( ns )                14.600

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{vga_driver/h_count_598__i1/CK   vga_driver/h_count_598__i2/CK}->vga_driver/h_count_598__i2/Q
                                          SLICE_R23C15B   CLK_TO_Q1_DELAY    1.391        12.018  20      
pixel_col[2]                                              NET DELAY          1.576        13.594  1       
vga_driver/h_count_598_add_4_3/C1->vga_driver/h_count_598_add_4_3/CO1
                                          SLICE_R23C15B   C1_TO_COUT1_DELAY  0.053        13.647  2       
vga_driver/n118059                                        NET DELAY          0.503        14.150  1       
vga_driver/h_count_598_add_4_5/D0->vga_driver/h_count_598_add_4_5/S0
                                          SLICE_R23C15C   D0_TO_F0_DELAY     0.450        14.600  1       
vga_driver/n45[3]                                         NET DELAY          0.000        14.600  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i6/Q
Path End         : vga_driver/h_count_598__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 54.7% (route), 45.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.066 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              4.066
-------------------------------------------   ------
End-of-path arrival time( ns )                14.693

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i5/CK   vga_driver/h_count_598__i6/CK}->vga_driver/h_count_598__i6/Q
                                          SLICE_R23C15D   CLK_TO_Q1_DELAY  1.391        12.018  26      
pixel_col[6]                                              NET DELAY        2.225        14.243  1       
vga_driver/h_count_598_add_4_7/C1->vga_driver/h_count_598_add_4_7/S1
                                          SLICE_R23C15D   C1_TO_F1_DELAY   0.450        14.693  1       
vga_driver/n45[6]                                         NET DELAY        0.000        14.693  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i5/Q
Path End         : vga_driver/h_count_598__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 54.7% (route), 45.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.066 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              4.066
-------------------------------------------   ------
End-of-path arrival time( ns )                14.693

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i5/CK   vga_driver/h_count_598__i6/CK}->vga_driver/h_count_598__i5/Q
                                          SLICE_R23C15D   CLK_TO_Q0_DELAY  1.391        12.018  27      
pixel_col[5]                                              NET DELAY        2.225        14.243  1       
vga_driver/h_count_598_add_4_7/C0->vga_driver/h_count_598_add_4_7/S0
                                          SLICE_R23C15D   C0_TO_F0_DELAY   0.450        14.693  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.693  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i0/Q
Path End         : vga_driver/h_count_598__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 60.4% (route), 39.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.649 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              4.649
-------------------------------------------   ------
End-of-path arrival time( ns )                15.276

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_598__i0/CK->vga_driver/h_count_598__i0/Q
                                          SLICE_R23C15A   CLK_TO_Q1_DELAY  1.391        12.018  17      
pixel_col[0]                                              NET DELAY        2.808        14.826  1       
vga_driver/h_count_598_add_4_1/C1->vga_driver/h_count_598_add_4_1/S1
                                          SLICE_R23C15A   C1_TO_F1_DELAY   0.450        15.276  1       
vga_driver/n45[0]                                         NET DELAY        0.000        15.276  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i8/Q
Path End         : vga_driver/h_count_598__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 60.4% (route), 39.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.649 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              4.649
-------------------------------------------   ------
End-of-path arrival time( ns )                15.276

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i8/Q
                                          SLICE_R23C16A   CLK_TO_Q1_DELAY  1.391        12.018  22      
pixel_col[8]                                              NET DELAY        2.808        14.826  1       
vga_driver/h_count_598_add_4_9/C1->vga_driver/h_count_598_add_4_9/S1
                                          SLICE_R23C16A   C1_TO_F1_DELAY   0.450        15.276  1       
vga_driver/n45[8]                                         NET DELAY        0.000        15.276  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i7/Q
Path End         : vga_driver/h_count_598__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 60.4% (route), 39.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.649 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              4.649
-------------------------------------------   ------
End-of-path arrival time( ns )                15.276

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_598__i7/CK   vga_driver/h_count_598__i8/CK}->vga_driver/h_count_598__i7/Q
                                          SLICE_R23C16A   CLK_TO_Q0_DELAY  1.391        12.018  29      
pixel_col[7]                                              NET DELAY        2.808        14.826  1       
vga_driver/h_count_598_add_4_9/C0->vga_driver/h_count_598_add_4_9/S0
                                          SLICE_R23C16A   C0_TO_F0_DELAY   0.450        15.276  1       
vga_driver/n45[7]                                         NET DELAY        0.000        15.276  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_598__i9/Q
Path End         : vga_driver/h_count_598__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 60.4% (route), 39.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.649 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              4.649
-------------------------------------------   ------
End-of-path arrival time( ns )                15.276

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_598__i9/CK->vga_driver/h_count_598__i9/Q
                                          SLICE_R23C16B   CLK_TO_Q0_DELAY  1.391        12.018  20      
pixel_col[9]                                              NET DELAY        2.808        14.826  1       
vga_driver/h_count_598_add_4_11/C0->vga_driver/h_count_598_add_4_11/S0
                                          SLICE_R23C16B   C0_TO_F0_DELAY   0.450        15.276  1       
vga_driver/n45[9]                                         NET DELAY        0.000        15.276  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i0/Q
Path End         : buzzer_clock_597__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_597__i0/CK->buzzer_clock_597__i0/Q
                                          SLICE_R17C30A   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[0]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_1/C1->buzzer_clock_597_add_4_1/S1
                                          SLICE_R17C30A   C1_TO_F1_DELAY   0.450         8.927  1       
n55_adj_1374                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i2/Q
Path End         : buzzer_clock_597__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_597__i1/CK   buzzer_clock_597__i2/CK}->buzzer_clock_597__i2/Q
                                          SLICE_R17C30B   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[2]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_3/C1->buzzer_clock_597_add_4_3/S1
                                          SLICE_R17C30B   C1_TO_F1_DELAY   0.450         8.927  1       
n53                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i1/Q
Path End         : buzzer_clock_597__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_597__i1/CK   buzzer_clock_597__i2/CK}->buzzer_clock_597__i1/Q
                                          SLICE_R17C30B   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[1]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_3/C0->buzzer_clock_597_add_4_3/S0
                                          SLICE_R17C30B   C0_TO_F0_DELAY   0.450         8.927  1       
n54                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i4/Q
Path End         : buzzer_clock_597__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_597__i3/CK   buzzer_clock_597__i4/CK}->buzzer_clock_597__i4/Q
                                          SLICE_R17C30C   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[4]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_5/C1->buzzer_clock_597_add_4_5/S1
                                          SLICE_R17C30C   C1_TO_F1_DELAY   0.450         8.927  1       
n51                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i3/Q
Path End         : buzzer_clock_597__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_597__i3/CK   buzzer_clock_597__i4/CK}->buzzer_clock_597__i3/Q
                                          SLICE_R17C30C   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[3]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_5/C0->buzzer_clock_597_add_4_5/S0
                                          SLICE_R17C30C   C0_TO_F0_DELAY   0.450         8.927  1       
n52                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i6/Q
Path End         : buzzer_clock_597__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_597__i5/CK   buzzer_clock_597__i6/CK}->buzzer_clock_597__i6/Q
                                          SLICE_R17C30D   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[6]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_7/C1->buzzer_clock_597_add_4_7/S1
                                          SLICE_R17C30D   C1_TO_F1_DELAY   0.450         8.927  1       
n49                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i5/Q
Path End         : buzzer_clock_597__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_597__i5/CK   buzzer_clock_597__i6/CK}->buzzer_clock_597__i5/Q
                                          SLICE_R17C30D   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[5]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_7/C0->buzzer_clock_597_add_4_7/S0
                                          SLICE_R17C30D   C0_TO_F0_DELAY   0.450         8.927  1       
n50                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i8/Q
Path End         : buzzer_clock_597__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_597__i7/CK   buzzer_clock_597__i8/CK}->buzzer_clock_597__i8/Q
                                          SLICE_R17C31A   CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[8]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_9/C1->buzzer_clock_597_add_4_9/S1
                                          SLICE_R17C31A   C1_TO_F1_DELAY   0.450         8.927  1       
n47_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i7/Q
Path End         : buzzer_clock_597__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_597__i7/CK   buzzer_clock_597__i8/CK}->buzzer_clock_597__i7/Q
                                          SLICE_R17C31A   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[7]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_9/C0->buzzer_clock_597_add_4_9/S0
                                          SLICE_R17C31A   C0_TO_F0_DELAY   0.450         8.927  1       
n48                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_597__i9/Q
Path End         : buzzer_clock_597__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_597__i9/CK->buzzer_clock_597__i9/Q
                                          SLICE_R17C31B   CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[9]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_597_add_4_11/C0->buzzer_clock_597_add_4_11/S0
                                          SLICE_R17C31B   C0_TO_F0_DELAY   0.450         8.927  1       
n46_adj_1375                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

