<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="test_pll2_sim/test_pll2.vo" type="VERILOG" />
 <topLevel name="test_pll2" />
 <deviceFamily name="cyclonev" />
</simPackage>
