<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/data64.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">data64.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="data64_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2013 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_INSTS_DATA64_HH__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __ARCH_ARM_INSTS_DATA64_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2insts_2static__inst_8hh.html">arch/arm/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXImmOp.html">   48</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataXImmOp.html">DataXImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">   51</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">op1</a>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXImmOp.html#a535b8579a6027304dec60ec5ed778235">   52</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1DataXImmOp.html#a535b8579a6027304dec60ec5ed778235">imm</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXImmOp.html#a0de04660a0bd8af44912f9f9380dacf6">   54</a></span>&#160;    <a class="code" href="classArmISA_1_1DataXImmOp.html#a0de04660a0bd8af44912f9f9380dacf6">DataXImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;               <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, uint64_t _imm) :</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        dest(_dest), op1(_op1), imm(_imm)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    {}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;};</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXImmOnlyOp.html">   64</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataXImmOnlyOp.html">DataXImmOnlyOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXImmOnlyOp.html#a88a2f94fae77cda83212616eedf42ebd">   67</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOnlyOp.html#a88a2f94fae77cda83212616eedf42ebd">dest</a>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXImmOnlyOp.html#abcc581c7badc78d4a7dfe928f3f4fa51">   68</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1DataXImmOnlyOp.html#abcc581c7badc78d4a7dfe928f3f4fa51">imm</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXImmOnlyOp.html#a55451165fe6498ee3447cef710b1c7c7">   70</a></span>&#160;    <a class="code" href="classArmISA_1_1DataXImmOnlyOp.html#a55451165fe6498ee3447cef710b1c7c7">DataXImmOnlyOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, uint64_t _imm) :</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        dest(_dest), imm(_imm)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    {}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;};</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXSRegOp.html">   80</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataXSRegOp.html">DataXSRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXSRegOp.html#a3aaa493a163700d07cd486e018a2ca38">   83</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">op1</a>, <a class="code" href="classArmISA_1_1DataXSRegOp.html#a3aaa493a163700d07cd486e018a2ca38">op2</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXSRegOp.html#ae694afa8a620117a099687163ee763d5">   84</a></span>&#160;    int32_t <a class="code" href="classArmISA_1_1DataXSRegOp.html#ae694afa8a620117a099687163ee763d5">shiftAmt</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXSRegOp.html#a9ca6cdbb8c8b3087d3d24284f9dbd690">   85</a></span>&#160;    <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> <a class="code" href="classArmISA_1_1DataXSRegOp.html#a9ca6cdbb8c8b3087d3d24284f9dbd690">shiftType</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXSRegOp.html#a0945d0d9fd88fa0236d4d487abf4d061">   87</a></span>&#160;    <a class="code" href="classArmISA_1_1DataXSRegOp.html#a0945d0d9fd88fa0236d4d487abf4d061">DataXSRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> _shiftType) :</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        dest(_dest), op1(_op1), op2(_op2),</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        shiftAmt(_shiftAmt), shiftType(_shiftType)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    {}</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;};</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXERegOp.html">   99</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataXERegOp.html">DataXERegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXERegOp.html#af546fcbcde7bf1f9904594c1800196f4">  102</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">op1</a>, <a class="code" href="classArmISA_1_1DataXERegOp.html#af546fcbcde7bf1f9904594c1800196f4">op2</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXERegOp.html#ac528c67286b375951daf383e380a7eb0">  103</a></span>&#160;    <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> <a class="code" href="classArmISA_1_1DataXERegOp.html#ac528c67286b375951daf383e380a7eb0">extendType</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXERegOp.html#a747586d5f49518feff32d15f9e1db9ef">  104</a></span>&#160;    int32_t <a class="code" href="classArmISA_1_1DataXERegOp.html#a747586d5f49518feff32d15f9e1db9ef">shiftAmt</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXERegOp.html#ab93d4e875718a5f72b50dcf82404a398">  106</a></span>&#160;    <a class="code" href="classArmISA_1_1DataXERegOp.html#ab93d4e875718a5f72b50dcf82404a398">DataXERegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                <a class="code" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> _extendType, int32_t _shiftAmt) :</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        dest(_dest), op1(_op1), op2(_op2),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        extendType(_extendType), shiftAmt(_shiftAmt)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    {}</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;};</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1RegOp.html">  118</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataX1RegOp.html">DataX1RegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1RegOp.html#a2c534ad4d3fa0d8f8d12940b7ad82244">  121</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataX1RegOp.html#a2c534ad4d3fa0d8f8d12940b7ad82244">op1</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1RegOp.html#ad8efcb21bcad5b3b37727bb17f9bad93">  123</a></span>&#160;    <a class="code" href="classArmISA_1_1DataX1RegOp.html#ad8efcb21bcad5b3b37727bb17f9bad93">DataX1RegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1) :</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass), dest(_dest), op1(_op1)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    {}</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;};</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1RegImmOp.html">  132</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataX1RegImmOp.html">DataX1RegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1RegImmOp.html#a4e24d7d046099f303c630e2acc8690cd">  135</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataX1RegImmOp.html#a4e24d7d046099f303c630e2acc8690cd">op1</a>;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1RegImmOp.html#a70f05e044f162a8a5b8c042f74390045">  136</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1DataX1RegImmOp.html#a70f05e044f162a8a5b8c042f74390045">imm</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1RegImmOp.html#a16bef445d8a5eb52aa7c54cb382dfaf8">  138</a></span>&#160;    <a class="code" href="classArmISA_1_1DataX1RegImmOp.html#a16bef445d8a5eb52aa7c54cb382dfaf8">DataX1RegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, uint64_t _imm) :</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass), dest(_dest), op1(_op1),</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        imm(_imm)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    {}</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;};</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1Reg2ImmOp.html">  148</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataX1Reg2ImmOp.html">DataX1Reg2ImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1Reg2ImmOp.html#a5f427bb9f10798456b9f5a74c554e59a">  151</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataX1Reg2ImmOp.html#a5f427bb9f10798456b9f5a74c554e59a">op1</a>;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1Reg2ImmOp.html#a26ee2fd3b9453d513cbd6ed380544019">  152</a></span>&#160;    uint64_t imm1, <a class="code" href="classArmISA_1_1DataX1Reg2ImmOp.html#a26ee2fd3b9453d513cbd6ed380544019">imm2</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX1Reg2ImmOp.html#a6d9a08b25a5991929cf20bbc1baff13f">  154</a></span>&#160;    <a class="code" href="classArmISA_1_1DataX1Reg2ImmOp.html#a6d9a08b25a5991929cf20bbc1baff13f">DataX1Reg2ImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, uint64_t _imm1,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                    uint64_t _imm2) :</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass), dest(_dest), op1(_op1),</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        imm1(_imm1), imm2(_imm2)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    {}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;};</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX2RegOp.html">  165</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataX2RegOp.html">DataX2RegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX2RegOp.html#aad5d5addf153cc57ff89b24b3d111d58">  168</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">op1</a>, <a class="code" href="classArmISA_1_1DataX2RegOp.html#aad5d5addf153cc57ff89b24b3d111d58">op2</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX2RegOp.html#a76e12b80a2d266ca78522afdbe776fad">  170</a></span>&#160;    <a class="code" href="classArmISA_1_1DataX2RegOp.html#a76e12b80a2d266ca78522afdbe776fad">DataX2RegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2) :</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        dest(_dest), op1(_op1), op2(_op2)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    {}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;};</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX2RegImmOp.html">  180</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataX2RegImmOp.html">DataX2RegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX2RegImmOp.html#abc27cd0a37802f8d7181c938ad55eb7a">  183</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">op1</a>, <a class="code" href="classArmISA_1_1DataX2RegImmOp.html#abc27cd0a37802f8d7181c938ad55eb7a">op2</a>;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX2RegImmOp.html#afab89e8c0d4135faa78f43b389c070b0">  184</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1DataX2RegImmOp.html#afab89e8c0d4135faa78f43b389c070b0">imm</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX2RegImmOp.html#a055b1af1e840c2dd4ab49a573a307f91">  186</a></span>&#160;    <a class="code" href="classArmISA_1_1DataX2RegImmOp.html#a055b1af1e840c2dd4ab49a573a307f91">DataX2RegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                   uint64_t _imm) :</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        dest(_dest), op1(_op1), op2(_op2), imm(_imm)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    {}</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;};</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX3RegOp.html">  197</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataX3RegOp.html">DataX3RegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX3RegOp.html#a973046f41226902cf2e253e297448de9">  200</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">op1</a>, op2, <a class="code" href="classArmISA_1_1DataX3RegOp.html#a973046f41226902cf2e253e297448de9">op3</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataX3RegOp.html#ab896a67634145b2dfc785c9fe32f1a10">  202</a></span>&#160;    <a class="code" href="classArmISA_1_1DataX3RegOp.html#ab896a67634145b2dfc785c9fe32f1a10">DataX3RegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op3) :</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        dest(_dest), op1(_op1), op2(_op2), op3(_op3)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    {}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;};</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompImmOp.html">  213</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataXCondCompImmOp.html">DataXCondCompImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;{</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompImmOp.html#a5afff0ad9181056264a6ad12b91e70e7">  216</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXCondCompImmOp.html#a5afff0ad9181056264a6ad12b91e70e7">op1</a>;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompImmOp.html#a4a32716872b3fb99db962479d26a49e1">  217</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1DataXCondCompImmOp.html#a4a32716872b3fb99db962479d26a49e1">imm</a>;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompImmOp.html#a6765c58dcdaf098089dbfcffcfe71caf">  218</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> <a class="code" href="classArmISA_1_1DataXCondCompImmOp.html#a6765c58dcdaf098089dbfcffcfe71caf">condCode</a>;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompImmOp.html#af4b7f9fd3a96677cef79f22248f31c45">  219</a></span>&#160;    uint8_t <a class="code" href="classArmISA_1_1DataXCondCompImmOp.html#af4b7f9fd3a96677cef79f22248f31c45">defCc</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompImmOp.html#a5c4a1727ca85245f487f06544ac8b2e9">  221</a></span>&#160;    <a class="code" href="classArmISA_1_1DataXCondCompImmOp.html#a5c4a1727ca85245f487f06544ac8b2e9">DataXCondCompImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                      OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, uint64_t _imm,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                      <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> _condCode, uint8_t _defCc) :</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        op1(_op1), imm(_imm), condCode(_condCode), defCc(_defCc)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    {}</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;};</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompRegOp.html">  232</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataXCondCompRegOp.html">DataXCondCompRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompRegOp.html#a6dcf9efcbbd797b5da9131b6b201b4f5">  235</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">op1</a>, <a class="code" href="classArmISA_1_1DataXCondCompRegOp.html#a6dcf9efcbbd797b5da9131b6b201b4f5">op2</a>;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompRegOp.html#a61510fea909a4c497820279d42998ed0">  236</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> <a class="code" href="classArmISA_1_1DataXCondCompRegOp.html#a61510fea909a4c497820279d42998ed0">condCode</a>;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompRegOp.html#a63db6f0a2b7f7dbdbdb69b4733001588">  237</a></span>&#160;    uint8_t <a class="code" href="classArmISA_1_1DataXCondCompRegOp.html#a63db6f0a2b7f7dbdbdb69b4733001588">defCc</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondCompRegOp.html#a70284a29add73c890ac2f042af6c50e7">  239</a></span>&#160;    <a class="code" href="classArmISA_1_1DataXCondCompRegOp.html#a70284a29add73c890ac2f042af6c50e7">DataXCondCompRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                       OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                       <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> _condCode, uint8_t _defCc) :</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        op1(_op1), op2(_op2), condCode(_condCode), defCc(_defCc)</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    {}</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;};</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondSelOp.html">  250</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1DataXCondSelOp.html">DataXCondSelOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondSelOp.html#ae7c9cb77cfaf6fce9415d2593b08b0ee">  253</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">dest</a>, <a class="code" href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">op1</a>, <a class="code" href="classArmISA_1_1DataXCondSelOp.html#ae7c9cb77cfaf6fce9415d2593b08b0ee">op2</a>;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondSelOp.html#a3cfdd93196d650de2fe57095f231672c">  254</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> <a class="code" href="classArmISA_1_1DataXCondSelOp.html#a3cfdd93196d650de2fe57095f231672c">condCode</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataXCondSelOp.html#a89c4d94a22d6a1490338f5e7e9700f31">  256</a></span>&#160;    <a class="code" href="classArmISA_1_1DataXCondSelOp.html#a89c4d94a22d6a1490338f5e7e9700f31">DataXCondSelOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                   <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> _condCode) :</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        dest(_dest), op1(_op1), op2(_op2), condCode(_condCode)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    {}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    std::string <a class="code" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">generateDisassembly</a>(</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;};</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;}</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif //__ARCH_ARM_INSTS_PREDINST_HH__</span></div><div class="ttc" id="classArmISA_1_1DataXCondSelOp_html_a3cfdd93196d650de2fe57095f231672c"><div class="ttname"><a href="classArmISA_1_1DataXCondSelOp.html#a3cfdd93196d650de2fe57095f231672c">ArmISA::DataXCondSelOp::condCode</a></div><div class="ttdeci">ConditionCode condCode</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00254">data64.hh:254</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOnlyOp_html_a88a2f94fae77cda83212616eedf42ebd"><div class="ttname"><a href="classArmISA_1_1DataXImmOnlyOp.html#a88a2f94fae77cda83212616eedf42ebd">ArmISA::DataXImmOnlyOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00067">data64.hh:67</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX2RegImmOp_html"><div class="ttname"><a href="classArmISA_1_1DataX2RegImmOp.html">ArmISA::DataX2RegImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00180">data64.hh:180</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1RegImmOp_html"><div class="ttname"><a href="classArmISA_1_1DataX1RegImmOp.html">ArmISA::DataX1RegImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00132">data64.hh:132</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXSRegOp_html_ae694afa8a620117a099687163ee763d5"><div class="ttname"><a href="classArmISA_1_1DataXSRegOp.html#ae694afa8a620117a099687163ee763d5">ArmISA::DataXSRegOp::shiftAmt</a></div><div class="ttdeci">int32_t shiftAmt</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00084">data64.hh:84</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1RegImmOp_html_a16bef445d8a5eb52aa7c54cb382dfaf8"><div class="ttname"><a href="classArmISA_1_1DataX1RegImmOp.html#a16bef445d8a5eb52aa7c54cb382dfaf8">ArmISA::DataX1RegImmOp::DataX1RegImmOp</a></div><div class="ttdeci">DataX1RegImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00138">data64.hh:138</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXSRegOp_html"><div class="ttname"><a href="classArmISA_1_1DataXSRegOp.html">ArmISA::DataXSRegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00080">data64.hh:80</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1RegOp_html"><div class="ttname"><a href="classArmISA_1_1DataX1RegOp.html">ArmISA::DataX1RegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00118">data64.hh:118</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompRegOp_html_a63db6f0a2b7f7dbdbdb69b4733001588"><div class="ttname"><a href="classArmISA_1_1DataXCondCompRegOp.html#a63db6f0a2b7f7dbdbdb69b4733001588">ArmISA::DataXCondCompRegOp::defCc</a></div><div class="ttdeci">uint8_t defCc</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00237">data64.hh:237</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondSelOp_html_a89c4d94a22d6a1490338f5e7e9700f31"><div class="ttname"><a href="classArmISA_1_1DataXCondSelOp.html#a89c4d94a22d6a1490338f5e7e9700f31">ArmISA::DataXCondSelOp::DataXCondSelOp</a></div><div class="ttdeci">DataXCondSelOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, ConditionCode _condCode)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00256">data64.hh:256</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXSRegOp_html_a9ca6cdbb8c8b3087d3d24284f9dbd690"><div class="ttname"><a href="classArmISA_1_1DataXSRegOp.html#a9ca6cdbb8c8b3087d3d24284f9dbd690">ArmISA::DataXSRegOp::shiftType</a></div><div class="ttdeci">ArmShiftType shiftType</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00085">data64.hh:85</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX2RegOp_html_a76e12b80a2d266ca78522afdbe776fad"><div class="ttname"><a href="classArmISA_1_1DataX2RegOp.html#a76e12b80a2d266ca78522afdbe776fad">ArmISA::DataX2RegOp::DataX2RegOp</a></div><div class="ttdeci">DataX2RegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00170">data64.hh:170</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondSelOp_html_ae7c9cb77cfaf6fce9415d2593b08b0ee"><div class="ttname"><a href="classArmISA_1_1DataXCondSelOp.html#ae7c9cb77cfaf6fce9415d2593b08b0ee">ArmISA::DataXCondSelOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00253">data64.hh:253</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOnlyOp_html"><div class="ttname"><a href="classArmISA_1_1DataXImmOnlyOp.html">ArmISA::DataXImmOnlyOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00064">data64.hh:64</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1Reg2ImmOp_html_a26ee2fd3b9453d513cbd6ed380544019"><div class="ttname"><a href="classArmISA_1_1DataX1Reg2ImmOp.html#a26ee2fd3b9453d513cbd6ed380544019">ArmISA::DataX1Reg2ImmOp::imm2</a></div><div class="ttdeci">uint64_t imm2</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00152">data64.hh:152</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXERegOp_html"><div class="ttname"><a href="classArmISA_1_1DataXERegOp.html">ArmISA::DataXERegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00099">data64.hh:99</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1RegImmOp_html_a70f05e044f162a8a5b8c042f74390045"><div class="ttname"><a href="classArmISA_1_1DataX1RegImmOp.html#a70f05e044f162a8a5b8c042f74390045">ArmISA::DataX1RegImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00136">data64.hh:136</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX2RegImmOp_html_afab89e8c0d4135faa78f43b389c070b0"><div class="ttname"><a href="classArmISA_1_1DataX2RegImmOp.html#afab89e8c0d4135faa78f43b389c070b0">ArmISA::DataX2RegImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00184">data64.hh:184</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOp_html_a740ab5b3f39b36b19685a420e407c384"><div class="ttname"><a href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">ArmISA::DataXImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="data64_8cc_source.html#l00046">data64.cc:46</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX2RegImmOp_html_abc27cd0a37802f8d7181c938ad55eb7a"><div class="ttname"><a href="classArmISA_1_1DataX2RegImmOp.html#abc27cd0a37802f8d7181c938ad55eb7a">ArmISA::DataX2RegImmOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00183">data64.hh:183</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXERegOp_html_a747586d5f49518feff32d15f9e1db9ef"><div class="ttname"><a href="classArmISA_1_1DataXERegOp.html#a747586d5f49518feff32d15f9e1db9ef">ArmISA::DataXERegOp::shiftAmt</a></div><div class="ttdeci">int32_t shiftAmt</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00104">data64.hh:104</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompRegOp_html_a6dcf9efcbbd797b5da9131b6b201b4f5"><div class="ttname"><a href="classArmISA_1_1DataXCondCompRegOp.html#a6dcf9efcbbd797b5da9131b6b201b4f5">ArmISA::DataXCondCompRegOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00235">data64.hh:235</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOnlyOp_html_abcc581c7badc78d4a7dfe928f3f4fa51"><div class="ttname"><a href="classArmISA_1_1DataXImmOnlyOp.html#abcc581c7badc78d4a7dfe928f3f4fa51">ArmISA::DataXImmOnlyOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00068">data64.hh:68</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOp_html"><div class="ttname"><a href="classArmISA_1_1DataXImmOp.html">ArmISA::DataXImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00048">data64.hh:48</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ArmISA::ConditionCode</a></div><div class="ttdeci">ConditionCode</div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00064">ccregs.hh:64</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXERegOp_html_ab93d4e875718a5f72b50dcf82404a398"><div class="ttname"><a href="classArmISA_1_1DataXERegOp.html#ab93d4e875718a5f72b50dcf82404a398">ArmISA::DataXERegOp::DataXERegOp</a></div><div class="ttdeci">DataXERegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, ArmExtendType _extendType, int32_t _shiftAmt)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00106">data64.hh:106</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1Reg2ImmOp_html"><div class="ttname"><a href="classArmISA_1_1DataX1Reg2ImmOp.html">ArmISA::DataX1Reg2ImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00148">data64.hh:148</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompImmOp_html_a5afff0ad9181056264a6ad12b91e70e7"><div class="ttname"><a href="classArmISA_1_1DataXCondCompImmOp.html#a5afff0ad9181056264a6ad12b91e70e7">ArmISA::DataXCondCompImmOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00216">data64.hh:216</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompImmOp_html"><div class="ttname"><a href="classArmISA_1_1DataXCondCompImmOp.html">ArmISA::DataXCondCompImmOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00213">data64.hh:213</a></div></div>
<div class="ttc" id="arch_2arm_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2arm_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompImmOp_html_af4b7f9fd3a96677cef79f22248f31c45"><div class="ttname"><a href="classArmISA_1_1DataXCondCompImmOp.html#af4b7f9fd3a96677cef79f22248f31c45">ArmISA::DataXCondCompImmOp::defCc</a></div><div class="ttdeci">uint8_t defCc</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00219">data64.hh:219</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompImmOp_html_a5c4a1727ca85245f487f06544ac8b2e9"><div class="ttname"><a href="classArmISA_1_1DataXCondCompImmOp.html#a5c4a1727ca85245f487f06544ac8b2e9">ArmISA::DataXCondCompImmOp::DataXCondCompImmOp</a></div><div class="ttdeci">DataXCondCompImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _op1, uint64_t _imm, ConditionCode _condCode, uint8_t _defCc)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00221">data64.hh:221</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOp_html_aa300b9cda8c84631cf829cfa664360ab"><div class="ttname"><a href="classArmISA_1_1DataXImmOp.html#aa300b9cda8c84631cf829cfa664360ab">ArmISA::DataXImmOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00051">data64.hh:51</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXSRegOp_html_a0945d0d9fd88fa0236d4d487abf4d061"><div class="ttname"><a href="classArmISA_1_1DataXSRegOp.html#a0945d0d9fd88fa0236d4d487abf4d061">ArmISA::DataXSRegOp::DataXSRegOp</a></div><div class="ttdeci">DataXSRegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, int32_t _shiftAmt, ArmShiftType _shiftType)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00087">data64.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondSelOp_html"><div class="ttname"><a href="classArmISA_1_1DataXCondSelOp.html">ArmISA::DataXCondSelOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00250">data64.hh:250</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX2RegOp_html_aad5d5addf153cc57ff89b24b3d111d58"><div class="ttname"><a href="classArmISA_1_1DataX2RegOp.html#aad5d5addf153cc57ff89b24b3d111d58">ArmISA::DataX2RegOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00168">data64.hh:168</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompRegOp_html_a61510fea909a4c497820279d42998ed0"><div class="ttname"><a href="classArmISA_1_1DataXCondCompRegOp.html#a61510fea909a4c497820279d42998ed0">ArmISA::DataXCondCompRegOp::condCode</a></div><div class="ttdeci">ConditionCode condCode</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00236">data64.hh:236</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX3RegOp_html_a973046f41226902cf2e253e297448de9"><div class="ttname"><a href="classArmISA_1_1DataX3RegOp.html#a973046f41226902cf2e253e297448de9">ArmISA::DataX3RegOp::op3</a></div><div class="ttdeci">IntRegIndex op3</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00200">data64.hh:200</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompImmOp_html_a4a32716872b3fb99db962479d26a49e1"><div class="ttname"><a href="classArmISA_1_1DataXCondCompImmOp.html#a4a32716872b3fb99db962479d26a49e1">ArmISA::DataXCondCompImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00217">data64.hh:217</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1RegOp_html_ad8efcb21bcad5b3b37727bb17f9bad93"><div class="ttname"><a href="classArmISA_1_1DataX1RegOp.html#ad8efcb21bcad5b3b37727bb17f9bad93">ArmISA::DataX1RegOp::DataX1RegOp</a></div><div class="ttdeci">DataX1RegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00123">data64.hh:123</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompRegOp_html"><div class="ttname"><a href="classArmISA_1_1DataXCondCompRegOp.html">ArmISA::DataXCondCompRegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00232">data64.hh:232</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompImmOp_html_a6765c58dcdaf098089dbfcffcfe71caf"><div class="ttname"><a href="classArmISA_1_1DataXCondCompImmOp.html#a6765c58dcdaf098089dbfcffcfe71caf">ArmISA::DataXCondCompImmOp::condCode</a></div><div class="ttdeci">ConditionCode condCode</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00218">data64.hh:218</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX3RegOp_html_ab896a67634145b2dfc785c9fe32f1a10"><div class="ttname"><a href="classArmISA_1_1DataX3RegOp.html#ab896a67634145b2dfc785c9fe32f1a10">ArmISA::DataX3RegOp::DataX3RegOp</a></div><div class="ttdeci">DataX3RegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, IntRegIndex _op3)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00202">data64.hh:202</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1Reg2ImmOp_html_a6d9a08b25a5991929cf20bbc1baff13f"><div class="ttname"><a href="classArmISA_1_1DataX1Reg2ImmOp.html#a6d9a08b25a5991929cf20bbc1baff13f">ArmISA::DataX1Reg2ImmOp::DataX1Reg2ImmOp</a></div><div class="ttdeci">DataX1Reg2ImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, uint64_t _imm1, uint64_t _imm2)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00154">data64.hh:154</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX2RegImmOp_html_a055b1af1e840c2dd4ab49a573a307f91"><div class="ttname"><a href="classArmISA_1_1DataX2RegImmOp.html#a055b1af1e840c2dd4ab49a573a307f91">ArmISA::DataX2RegImmOp::DataX2RegImmOp</a></div><div class="ttdeci">DataX2RegImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00186">data64.hh:186</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXERegOp_html_af546fcbcde7bf1f9904594c1800196f4"><div class="ttname"><a href="classArmISA_1_1DataXERegOp.html#af546fcbcde7bf1f9904594c1800196f4">ArmISA::DataXERegOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00102">data64.hh:102</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX2RegOp_html"><div class="ttname"><a href="classArmISA_1_1DataX2RegOp.html">ArmISA::DataX2RegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00165">data64.hh:165</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOp_html_a079bf799ad068ae5253d49ad60733ed2"><div class="ttname"><a href="classArmISA_1_1DataXImmOp.html#a079bf799ad068ae5253d49ad60733ed2">ArmISA::DataXImmOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00051">data64.hh:51</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1RegOp_html_a2c534ad4d3fa0d8f8d12940b7ad82244"><div class="ttname"><a href="classArmISA_1_1DataX1RegOp.html#a2c534ad4d3fa0d8f8d12940b7ad82244">ArmISA::DataX1RegOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00121">data64.hh:121</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOp_html_a535b8579a6027304dec60ec5ed778235"><div class="ttname"><a href="classArmISA_1_1DataXImmOp.html#a535b8579a6027304dec60ec5ed778235">ArmISA::DataXImmOp::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00052">data64.hh:52</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1Reg2ImmOp_html_a5f427bb9f10798456b9f5a74c554e59a"><div class="ttname"><a href="classArmISA_1_1DataX1Reg2ImmOp.html#a5f427bb9f10798456b9f5a74c554e59a">ArmISA::DataX1Reg2ImmOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00151">data64.hh:151</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae824a80e2dd6fde2404cbc0a23624e85"><div class="ttname"><a href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmISA::ArmExtendType</a></div><div class="ttdeci">ArmExtendType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00539">types.hh:539</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXERegOp_html_ac528c67286b375951daf383e380a7eb0"><div class="ttname"><a href="classArmISA_1_1DataXERegOp.html#ac528c67286b375951daf383e380a7eb0">ArmISA::DataXERegOp::extendType</a></div><div class="ttdeci">ArmExtendType extendType</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00103">data64.hh:103</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX3RegOp_html"><div class="ttname"><a href="classArmISA_1_1DataX3RegOp.html">ArmISA::DataX3RegOp</a></div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00197">data64.hh:197</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOp_html_a0de04660a0bd8af44912f9f9380dacf6"><div class="ttname"><a href="classArmISA_1_1DataXImmOp.html#a0de04660a0bd8af44912f9f9380dacf6">ArmISA::DataXImmOp::DataXImmOp</a></div><div class="ttdeci">DataXImmOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00054">data64.hh:54</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXSRegOp_html_a3aaa493a163700d07cd486e018a2ca38"><div class="ttname"><a href="classArmISA_1_1DataXSRegOp.html#a3aaa493a163700d07cd486e018a2ca38">ArmISA::DataXSRegOp::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00083">data64.hh:83</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXImmOnlyOp_html_a55451165fe6498ee3447cef710b1c7c7"><div class="ttname"><a href="classArmISA_1_1DataXImmOnlyOp.html#a55451165fe6498ee3447cef710b1c7c7">ArmISA::DataXImmOnlyOp::DataXImmOnlyOp</a></div><div class="ttdeci">DataXImmOnlyOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00070">data64.hh:70</a></div></div>
<div class="ttc" id="classArmISA_1_1DataX1RegImmOp_html_a4e24d7d046099f303c630e2acc8690cd"><div class="ttname"><a href="classArmISA_1_1DataX1RegImmOp.html#a4e24d7d046099f303c630e2acc8690cd">ArmISA::DataX1RegImmOp::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00135">data64.hh:135</a></div></div>
<div class="ttc" id="classArmISA_1_1DataXCondCompRegOp_html_a70284a29add73c890ac2f042af6c50e7"><div class="ttname"><a href="classArmISA_1_1DataXCondCompRegOp.html#a70284a29add73c890ac2f042af6c50e7">ArmISA::DataXCondCompRegOp::DataXCondCompRegOp</a></div><div class="ttdeci">DataXCondCompRegOp(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _op1, IntRegIndex _op2, ConditionCode _condCode, uint8_t _defCc)</div><div class="ttdef"><b>Definition:</b> <a href="data64_8hh_source.html#l00239">data64.hh:239</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa2f84de7c24134154dbfb1cdab44b329"><div class="ttname"><a href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmISA::ArmShiftType</a></div><div class="ttdeci">ArmShiftType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00531">types.hh:531</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
