// Seed: 1317592761
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wire id_6,
    output wor id_7,
    input wand id_8,
    input tri id_9,
    output uwire id_10 id_25,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    output tri id_16,
    output wor id_17,
    input tri1 id_18,
    output tri id_19,
    output wand id_20
    , id_26,
    output supply1 id_21,
    output wand id_22,
    input wire id_23
);
  id_27(
      .id_0(1), .id_1(1 - id_1), .id_2(1'h0), .id_3(id_3)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri0 id_2
    , id_7,
    output tri0 id_3,
    output wire id_4
    , id_8,
    input  tri0 id_5
);
  always id_3 += id_5;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0,
      id_1,
      id_4,
      id_0,
      id_3,
      id_2,
      id_5,
      id_0,
      id_5,
      id_5,
      id_1,
      id_2,
      id_2,
      id_0,
      id_3,
      id_5,
      id_3,
      id_4,
      id_3,
      id_4,
      id_1
  );
  assign id_0 = 1;
endmodule
