(module IRFTS8342PBF_TSOP_6 (layer F.Cu) (tedit 5577248F)
  (descr Buffer)
  (tags "Logic Gate")
  (fp_text reference TSOP_6 (at 0 0) (layer F.SilkS)
    (effects (font (size 0.50038 0.50038) (thickness 0.0762)))
  )
  (fp_text value VAL (at -1.9 0 90) (layer F.SilkS) hide
    (effects (font (size 0.50038 0.50038) (thickness 0.0762)))
  )
  (fp_line (start -1.54 0.7) (end -1.43 0.81) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.55 0.35) (end -1.05 0.85) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.55 0.45) (end -1.15 0.85) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.55 0.55) (end -1.25 0.85) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.55 0.65) (end -1.35 0.85) (layer F.SilkS) (width 0.15))
  (fp_line (start 1.55 -0.85) (end -1.55 -0.85) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.55 -0.85) (end -1.55 0.85) (layer F.SilkS) (width 0.15))
  (fp_line (start -1.55 0.85) (end 1.55 0.85) (layer F.SilkS) (width 0.15))
  (fp_line (start 1.55 0.85) (end 1.55 -0.85) (layer F.SilkS) (width 0.15))
  (pad D smd oval (at 0 -1.65) (size 0.65 1.27) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.05) (clearance 0.15))
  (pad D smd oval (at -0.95 -1.65) (size 0.65 1.27) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.05) (clearance 0.15))
  (pad S smd oval (at 0.95 -1.65) (size 0.65 1.27) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.05) (clearance 0.15))
  (pad G smd oval (at 0.95 1.65) (size 0.65 1.27) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.05) (clearance 0.15))
  (pad D smd oval (at 0 1.65) (size 0.65 1.27) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.05) (clearance 0.15))
  (pad D smd oval (at -0.95 1.65) (size 0.65 1.27) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.05) (clearance 0.15))
  (model Transistor/Transistor_Mosfet/3D_View/IRFTS8342PBF_TSOP_6.x3d
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)
