
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Dec  4 23:41:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 513.664 ; gain = 200.125
Command: read_checkpoint -auto_incremental -incremental {C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1396.105 ; gain = 447.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/top.vhd:16]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/debounce.vhd:15]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/debounce.vhd:15]
INFO: [Synth 8-638] synthesizing module 'debounce__parameterized0' [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/debounce.vhd:15]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce__parameterized0' (0#1) [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/debounce.vhd:15]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/timer.vhd:19]
	Parameter CLK_PERIOD_CYCLES bound to: 10000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/edge_detector.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (0#1) [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/edge_detector.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/timer.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'timer' (0#1) [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/timer.vhd:19]
INFO: [Synth 8-638] synthesizing module 'blink_timer' [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/blink_timer.vhd:21]
	Parameter BASE_CYCLES bound to: 1000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/blink_timer.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'blink_timer' (0#1) [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/blink_timer.vhd:21]
INFO: [Synth 8-638] synthesizing module 'led_fsm' [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/led_fsm.vhd:20]
	Parameter STATE_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_fsm' (0#1) [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/led_fsm.vhd:20]
INFO: [Synth 8-638] synthesizing module 'pwm_fsm' [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/pwm_fsm.vhd:17]
	Parameter PWM_RESOLUTION bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_fsm' (0#1) [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/pwm_fsm.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/sources_1/new/top.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.457 ; gain = 560.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.457 ; gain = 560.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.457 ; gain = 560.090
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1508.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/constrs_1/new/led_timer.xdc]
Finished Parsing XDC File [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/constrs_1/new/led_timer.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.srcs/constrs_1/new/led_timer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1608.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1608.922 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   3 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP raw_limit_cycles0, operation Mode is: (A:0x989680)*B.
DSP Report: operator raw_limit_cycles0 is absorbed into DSP raw_limit_cycles0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
 Sort Area is  raw_limit_cycles0_0 : 0 0 : 686 686 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|timer       | (A:0x989680)*B | 25     | 10     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|timer       | (A*B)'      | 24     | 7      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   131|
|3     |DSP48E1 |     1|
|4     |LUT1    |    83|
|5     |LUT2    |   181|
|6     |LUT3    |   145|
|7     |LUT4    |   119|
|8     |LUT5    |    40|
|9     |LUT6    |   172|
|10    |FDCE    |   135|
|11    |FDPE    |     9|
|12    |FDRE    |   112|
|13    |IBUF    |     6|
|14    |OBUF    |     3|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1608.922 ; gain = 660.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1608.922 ; gain = 560.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1608.922 ; gain = 660.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1608.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1608.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8bc076e4
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 1608.996 ; gain = 1090.699
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1608.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/joshu/Desktop/Exercise 4/Updatedfile/part_4_buttons/Part_4 _without_Latches/Exe4/Exe4.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  4 23:42:47 2025...
