ModuleName Reg_4x4
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 31
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 64 ,X2: 272 ,Y2: 64
Edge X1: 272 ,Y1: 64 ,X2: 272 ,Y2: 160
Edge X1: 272 ,Y1: 160 ,X2: 272 ,Y2: 240
Edge X1: 272 ,Y1: 160 ,X2: 320 ,Y2: 160
Edge X1: 272 ,Y1: 240 ,X2: 272 ,Y2: 320
Edge X1: 272 ,Y1: 240 ,X2: 320 ,Y2: 240
Edge X1: 272 ,Y1: 320 ,X2: 272 ,Y2: 400
Edge X1: 272 ,Y1: 320 ,X2: 320 ,Y2: 320
Edge X1: 272 ,Y1: 400 ,X2: 272 ,Y2: 424
Edge X1: 272 ,Y1: 400 ,X2: 320 ,Y2: 400
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 80 ,X2: 256 ,Y2: 80
Edge X1: 256 ,Y1: 80 ,X2: 256 ,Y2: 144
Edge X1: 256 ,Y1: 144 ,X2: 256 ,Y2: 224
Edge X1: 256 ,Y1: 144 ,X2: 320 ,Y2: 144
Edge X1: 256 ,Y1: 224 ,X2: 256 ,Y2: 304
Edge X1: 256 ,Y1: 224 ,X2: 320 ,Y2: 224
Edge X1: 256 ,Y1: 304 ,X2: 256 ,Y2: 384
Edge X1: 256 ,Y1: 304 ,X2: 320 ,Y2: 304
Edge X1: 256 ,Y1: 384 ,X2: 256 ,Y2: 424
Edge X1: 256 ,Y1: 384 ,X2: 320 ,Y2: 384
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 96 ,X2: 240 ,Y2: 96
Edge X1: 240 ,Y1: 96 ,X2: 240 ,Y2: 128
Edge X1: 240 ,Y1: 128 ,X2: 240 ,Y2: 208
Edge X1: 240 ,Y1: 128 ,X2: 320 ,Y2: 128
Edge X1: 240 ,Y1: 208 ,X2: 240 ,Y2: 288
Edge X1: 240 ,Y1: 208 ,X2: 320 ,Y2: 208
Edge X1: 240 ,Y1: 288 ,X2: 240 ,Y2: 368
Edge X1: 240 ,Y1: 288 ,X2: 320 ,Y2: 288
Edge X1: 240 ,Y1: 368 ,X2: 240 ,Y2: 424
Edge X1: 240 ,Y1: 368 ,X2: 320 ,Y2: 368
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 296 ,Y1: 352 ,X2: 320 ,Y2: 352
End
Branches
End
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 296 ,Y1: 272 ,X2: 320 ,Y2: 272
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 296 ,Y1: 192 ,X2: 320 ,Y2: 192
End
Branches
End
Wire Name: b6
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 296 ,Y1: 112 ,X2: 320 ,Y2: 112
End
Branches
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 472 ,Y1: 112 ,X2: 488 ,Y2: 112
End
Branches
End
Wire Name: b8
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 472 ,Y1: 192 ,X2: 488 ,Y2: 192
End
Branches
End
Wire Name: b9
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 472 ,Y1: 272 ,X2: 488 ,Y2: 272
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 472 ,Y1: 352 ,X2: 488 ,Y2: 352
End
Branches
End
End
Ports
Port Left: 192 Top: 64 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 192 Top: 80 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 192 Top: 96 ,Orientation: 0
Portname: rw ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 296 Top: 112 ,Orientation: 0
Portname: D1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 296 Top: 192 ,Orientation: 0
Portname: D2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 296 Top: 272 ,Orientation: 0
Portname: D3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 296 Top: 352 ,Orientation: 0
Portname: D4 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 488 Top: 112 ,Orientation: 0
Portname: Dout1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 488 Top: 192 ,Orientation: 0
Portname: Dout2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 488 Top: 272 ,Orientation: 0
Portname: Dout3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 488 Top: 352 ,Orientation: 0
Portname: Dout4 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 344 Top: 104
Name: s0
LibraryName: (NoLibraryName)
IpName: Reg_4bit
SymbolParameters
End
Symbol Left: 344 Top: 184
Name: s1
LibraryName: (NoLibraryName)
IpName: Reg_4bit
SymbolParameters
End
Symbol Left: 344 Top: 264
Name: s2
LibraryName: (NoLibraryName)
IpName: Reg_4bit
SymbolParameters
End
Symbol Left: 344 Top: 344
Name: s3
LibraryName: (NoLibraryName)
IpName: Reg_4bit
SymbolParameters
End
End
Texts
End
Links
End
