============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Dec 18 2025  12:04:47 pm
  Module:                 custom_riscv_core
  Operating conditions:   tt_025C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

  Clock                              Clock    Source     No of   
  Name     Period   Rise    Fall     Domain  Pin/Port  Registers 
-----------------------------------------------------------------
 sys_clk   10000.0   0.0   5000.0   domain_1   clk          2161 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

          Network   Network   Source   Source     Setup        Setup    
 Clock    Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
  Name     Rise      Fall      Rise     Fall       Rise         Fall    
------------------------------------------------------------------------
sys_clk       0.0       0.0      0.0      0.0        500.0        500.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

    From       To      R->R     R->F     F->R     F->F  
--------------------------------------------------------
  sys_clk   sys_clk   9500.0   4500.0   4500.0   9500.0 
