// Seed: 2037745393
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  parameter id_4 = {1, -1, -1, -1'b0, 1};
  assign id_1[-1] = id_2;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd18,
    parameter id_8 = 32'd52
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  output tri id_4;
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 : id_3] _id_8;
  assign id_6[""] = 1'h0;
  always force id_5 = -1;
  wire [-1 : ~  id_8] id_9;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_9
  );
  assign id_4 = 1;
endmodule
