{
    "id": "correct_subsidiary_00051_1",
    "rank": 13,
    "data": {
        "url": "https://www.onscope.com/ipowner/en/owner/ip/1504-cadence-design-systems-inc.html",
        "read_more_link": "",
        "language": "en",
        "title": "Cadence Design Systems, Inc.",
        "top_image": "",
        "meta_img": "",
        "images": [
            "https://www.onscope.com/ipowner/images/ipowner4.png",
            "https://www.onscope.com/ipowner/en/owner/1504/image.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/tm1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/wipo2.png",
            "https://www.onscope.com/ipowner/images/euipo2.png",
            "https://www.onscope.com/ipowner/images/cipo2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/tm1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/tm1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/tm1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png",
            "https://www.onscope.com/ipowner/images/patent1.png",
            "https://www.onscope.com/ipowner/images/uspto2.png"
        ],
        "movies": [],
        "keywords": [],
        "meta_keywords": [
            ""
        ],
        "tags": null,
        "authors": [],
        "publish_date": null,
        "summary": "",
        "meta_description": "",
        "meta_lang": "en",
        "meta_favicon": "",
        "meta_site_name": "",
        "canonical_link": null,
        "text": "1.\n\nClock distribution architecture\n\nApplication Number 17731387 Grant Number 12040798 Status In Force Filing Date 2022-04-28 First Publication Date 2024-07-16 Grant Date 2024-07-16 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nKumar, Vinod\n\nLenka, Prakash Kumar\n\nShakrani, Harsh Anil\n\nAbstract\n\nEmbodiments included herein are directed towards a voltage-temperature drift resistant and power efficient clock distribution circuit. Embodiments may include a current generator and a voltage generator configured to receive an input from the current generator. Embodiments may also include a regulator which may be configured to receive a reference voltage from the voltage generator as an input and to generate regulated voltage as output. The clock distribution path may operate on a regulated voltage, the regulated voltage having a value proportional to a threshold value associated with a plurality of devices included in the clock distribution path.\n\nIPC Classes ?\n\nG11C 11/4076 - Timing circuits\n\nG06F 1/10 - Distribution of clock signals\n\nG11C 11/409 - Read-write [R-W] circuits\n\nH03K 3/011 - Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature\n\nH03K 3/012 - Modifications of generator to improve response time or to decrease power consumption\n\n2.\n\nMethod, product, and system for protocol state graph neural network exploration\n\nApplication Number 17490426 Grant Number 12038477 Status In Force Filing Date 2021-09-30 First Publication Date 2024-07-16 Grant Date 2024-07-16 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nSaba, Shadi\n\nHernandez, Roque Alejandro Arcudia\n\nNguyen, Uyen Huynh Ha\n\nMedeiros, Pedro EugÃªnio Rocha\n\nYing, Claire Liyan\n\nAbstract\n\nThe approach disclosed herein is a new approach to sequence generation in the context of validation that relies on machine learning to explore and identify ways to achieve different states. In particular, the approach uses machine learning models to identify different states and ways to transition from one state to another. Actions are selected by machine learning models as they are being trained using reinforcement learning. This online inference also is likely to result in the discovery of not yet discovered states. Each state that has been identified is then used as a target to train a respective machine learning model. As part of this process a representation of all the states and actions or sequences of actions executed to reach those states is created. This representation, the respective machine learning models, or a combination thereof can then be used to generate different test sequences.\n\nIPC Classes ?\n\nG01R 31/317 - Testing of digital circuits\n\nG06N 3/045 - Combinations of networks\n\nG06N 3/08 - Learning methods\n\n3.\n\nSystems and methods for scan chain stitching\n\nApplication Number 17847421 Grant Number 12007440 Status In Force Filing Date 2022-06-23 First Publication Date 2024-06-11 Grant Date 2024-06-11 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nArora, Puneet\n\nMukherjee, Subhasish\n\nSinghal, Sarthak\n\nPapameletis, Christos\n\nFoutz, Brian\n\nChakravadhanula, Krishna V\n\nBandejia, Ankit\n\nCard, Norman\n\nAbstract\n\nThis disclosure relates scan chain stitching. In one example, scan chain elements from a scan chain element space can be received for a scan chain partition. The scan chain elements can be grouped based on scan chain element grouping criteria to form scan chain groups. Scan chain data identifying a number of scan chains for the scan chain partition can be received. The scan chains can be scan chain balanced across the scan chain groups to assign each scan chain to one of the scan chain groups. The scan chain elements associated with each scan chain of the scan chains can be scan chain element balanced. Scan chain elements for each associated scan chain can be connected to form a scan chain data test path during a generation of scan chain circuitry in response to the scan chain element balancing.\n\nIPC Classes ?\n\nG01R 31/3185 - Reconfiguring for testing, e.g. LSSD, partitioning\n\nG01R 31/317 - Testing of digital circuits\n\nG06F 11/267 - Reconfiguring circuits for testing, e.g. LSSD, partitioning\n\nG06F 30/333 - Design for testability [DFT], e.g. scan chain or built-in self-test [BIST]\n\nG11C 29/32 - Serial access; Scan testing\n\n5.\n\nHigh-speed serial link signal chain\n\nApplication Number 18092756 Grant Number 11979264 Status In Force Filing Date 2023-01-03 First Publication Date 2024-05-07 Grant Date 2024-05-07 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nBiswas, Riju\n\nShrivastava, Abhishek\n\nAbstract\n\nMethods and systems are provided for processing a signal over a serial link. The methods and systems receive, by an adjustable filter, a serial input signal, the adjustable filter configured to set a corner frequency of a channel response and a gain of the channel response, the adjustable filter adding a zero to the channel response before to a pole of the serial input signal. The methods and systems selectively apply, by a bandwidth booster component, compensation to signal attenuation of the serial input signal in a first mode of operation and of one or more test signals in a second mode of operation of a serial link receiver. The methods and systems generate, by one or more continuous time linear equalizers configured to receive on an output of the bandwidth booster, one or more output signals of the receiver based on an output signal from the bandwidth booster component.\n\nIPC Classes ?\n\nH04L 25/03 - Shaping networks in transmitter or receiver, e.g. adaptive shaping networks\n\n7.\n\nMemory view for non-volatile memory module\n\nApplication Number 17863985 Grant Number 11971818 Status In Force Filing Date 2022-07-13 First Publication Date 2024-04-30 Grant Date 2024-04-30 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nGregor, Steven L.\n\nArora, Puneet\n\nAbstract\n\nA memory view generator evaluates a Liberty file characterizing an NVM module to generate a memory view file for the NVM module. The memory view file includes a port alias identifying ports of the NVM module. The port alias for a set of ports of the NVM module characterizes a type of port in the set of ports. The memory view file includes a port action identifying ports of the NVM module that have a static value and a port access identifying ports of the NVM module that have a dynamic value. The memory view file has an address limit characterizing a number of words in the NVM module and an address partition characterizing address bits and data bits. The memory view file includes a read delay that defines a number of clock cycles needed to hold an address bus stable after a strobe port transitions to an inactive state.\n\nIPC Classes ?\n\nG06F 12/08 - Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems\n\nG11C 29/44 - Indication or identification of errors, e.g. for repair\n\nG11C 29/48 - Arrangements in static stores specially adapted for testing by means external to the store, e.g. using direct memory access [DMA] or using auxiliary access paths\n\n8.\n\nControl algorithm generator for non-volatile memory module\n\nApplication Number 17864135 Grant Number 11966633 Status In Force Filing Date 2022-07-13 First Publication Date 2024-04-23 Grant Date 2024-04-23 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nGregor, Steven L.\n\nArora, Puneet\n\nAbstract\n\nAn NVM algorithm generator that evaluates a Liberty file characterizing an NVM module and a memory view of the NVM module that identifies ports and associated operations of the NVM module to generate a control algorithm. The control algorithm includes a read algorithm that includes an order of operations for assigning values to ports of the NVM module to assert a read condition of a strobe port, executing a memory read on the NVM module and setting values to the ports on the NVM module to assert a complement of a program condition. The control algorithm also includes a program algorithm that includes an order of operations for assigning values to ports of the NVM module to assert the program condition of the strobe port, executing a memory write and setting values to the ports on the NVM module to assert the complement of the program condition.\n\nIPC Classes ?\n\nG06F 17/00 - Digital computing or data processing equipment or methods, specially adapted for specific functions\n\nG06F 3/06 - Digital input from, or digital output to, record carriers\n\n9.\n\nSystem and method for poison information propagation in a storage device\n\nApplication Number 17897334 Grant Number 11960351 Status In Force Filing Date 2022-08-29 First Publication Date 2024-04-16 Grant Date 2024-04-16 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nModi, Dipakkumar Trikamlal\n\nBanerjee, Bikram\n\nChaitanya, Maddula Balakrishna\n\nAbstract\n\nSystems and methods for propagating poison information are provided. Embodiments include receiving write data having a poison flag asserted indicating the data to be written to a memory device is erroneous. Embodiments further include converting the write data to a pre-fixed data pattern and generating a parity code, based upon, at least in part, the pre-fixed data pattern. Embodiments may also include injecting a correctable error into the write-data or parity code and writing the write data and parity code into the memory device. The correctable error injection may occur in the data or in the parity code and during the read the comparison may occur accordingly.\n\nIPC Classes ?\n\nG06F 11/07 - Responding to the occurrence of a fault, e.g. fault tolerance\n\nG06F 11/00 - Error detection; Error correction; Monitoring\n\nG06F 11/30 - Monitoring\n\nH03M 13/00 - Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes\n\nH03M 13/11 - Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits\n\n10.\n\nMethod and system to implement a composite, multi-domain model for electro-optical modeling and simulation\n\nApplication Number 17572454 Grant Number 11960809 Status In Force Filing Date 2022-01-10 First Publication Date 2024-04-16 Grant Date 2024-04-16 Owner\n\nANSYS, INC. (USA)\n\nCADENCE DESIGN SYSTEMS, INC. (USA)\n\nInventor\n\nLamant, Gilles Simon Claude\n\nPond, James Frederick\n\nKlein, Jackson\n\nLu, Zeqin\n\nFarsaei, Ahmadreza\n\nAbstract\n\nProvided is an improved method, system, and computer program product to implement simulation for photonic devices. A composite, multi-domain simulation model is disclosed, with connected domain-specific representations that allow the use of the most relevant simulator technology for a given domain. The model has external connection points either expressed as actual ports or virtual ones, embodied by simulator API calls in the model.\n\nIPC Classes ?\n\nG06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods\n\nG06F 21/62 - Protecting access to data via a platform, e.g. using keys or access control rules\n\n11.\n\nTest-point flop sharing with improved testability in a circuit design\n\nApplication Number 17953618 Grant Number 11947887 Status In Force Filing Date 2022-09-27 First Publication Date 2024-04-02 Grant Date 2024-04-02 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nChakravadhanula, Krishna\n\nFoutz, Brian\n\nRai, Prateek Kumar\n\nSinghal, Sarthak\n\nPapameletis, Christos\n\nChickermane, Vivek\n\nAbstract\n\nA system includes a memory that stores instructions and receives a circuit netlist, and includes a processing unit that accesses the memory and executes the instructions. The instructions include an EDA application that includes a test-point flop allocation module that is configured to evaluate the circuit netlist to determine compatibility of the test-point nodes in the circuit netlist. The test-point flop allocation module can further allocate each of the test-point flops to a test-point sharing group comprising a plurality of compatible test-point nodes. The EDA application also includes a circuit layout module configured to generate a circuit layout associated with the circuit design, the circuit layout comprising the functional logic and scan-chains comprising the test-point flops allocated to the test-point sharing groups in response to the circuit netlist. The circuit layout is employable to fabricate an integrated circuit (IC) chip.\n\nIPC Classes ?\n\nG06F 30/333 - Design for testability [DFT], e.g. scan chain or built-in self-test [BIST]\n\nG06F 30/327 - Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist\n\nG01R 31/3185 - Reconfiguring for testing, e.g. LSSD, partitioning\n\n12.\n\nLOW JITTER CLOCK MULTIPLIER CIRCUIT AND METHOD WITH ARBITARY FREQUENCY ACQUISITION\n\nApplication Number 18254522 Status Pending Filing Date 2021-11-25 First Publication Date 2024-03-28 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nYasotharan, Hemesh\n\nYaghini, Navid\n\nLi, Zhuobin\n\nTing, Clifford\n\nWang, Robert\n\nAbstract\n\nA circuit and method are described for generating a low jitter output clock having an arbitrary non-integer divide ratio relative to a high-frequency clock. Integer divide ratios of the high-frequency clock may be achieved by dividing the high-frequency clock by the reference clock and phase locking the output clock to the high-frequency clock. Non-integer divide ratios can be achieved by dividing the high-frequency clock by the nearest integer, rounded down, and then delaying the resultant output clock by the modulus of the division. The delay can then be rotated across to create a clock with a non-integer divide ratio relative to the high-frequency clock. By doing so, a high-frequency clock may be used that is not constrained by having a frequency that is an integer multiple of each desired component-specific output clock signal.\n\nIPC Classes ?\n\nH03L 7/183 - Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number\n\nH03L 7/081 - Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop - Details of the phase-locked loop provided with an additional controlled phase shifter\n\n13.\n\nSystem and method for intelligent intent recognition based electronic design\n\nApplication Number 17665670 Grant Number 11941334 Status In Force Filing Date 2022-02-07 First Publication Date 2024-03-26 Grant Date 2024-03-26 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nGupta, Deepak\n\nKumar, Hitesh Mohan\n\nSingh, Yatinder\n\nAbstract\n\nEmbodiments include herein are directed towards a system and method for intelligent intent recognition based electronic design. Embodiments may include receiving, using a processor, a natural language input from a user at an intent recognition model. Embodiments may also include performing intent recognition on the natural language input at the intent recognition model and providing an output from the intent recognition model to a command generator. Embodiments may further include generating a command based upon, at least in part, the output and executing the command at a target tool environment.\n\nIPC Classes ?\n\nG06F 30/31 - Design entry, e.g. editors specifically adapted for circuit design\n\nG06F 30/39 - Circuit design at the physical level\n\nG06F 40/20 - Natural language analysis\n\n14.\n\nProviding concise data for analyzing checker completeness\n\nApplication Number 17152289 Grant Number 11941335 Status In Force Filing Date 2021-01-19 First Publication Date 2024-03-26 Grant Date 2024-03-26 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nVerma, Amit\n\nMonma, Yumi\n\nSpatafore, David\n\nKumar, Suyash\n\nJain, Devank\n\nAbstract\n\nMethods and systems for providing concise data for analyzing checker completeness, in the context of formal verification analysis of circuit designs. The methods and systems concisely report information useful to a human user (e.g., circuit designer or verification engineer) for efficiently determining what manual action should be taken next to resolve holes in verification coverage. The reported information can include lists of signals on which checkers can be written, which lists can be ranked, can be limited to a subset of interest signals, and can include corresponding cover items for each reported interest signal. The present systems and methods thereby improve on reporting provided to the user, permitting the user to more quickly advance a formal verification process toward full coverage of the relevant portions of a circuit design.\n\nIPC Classes ?\n\nG06F 30/327 - Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist\n\nG06F 30/31 - Design entry, e.g. editors specifically adapted for circuit design\n\n15.\n\nSystem and method for error checking and correction with metadata storage in a memory controller\n\nApplication Number 17952453 Grant Number 11928027 Status In Force Filing Date 2022-09-26 First Publication Date 2024-03-12 Grant Date 2024-03-12 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nTrikamlal, Modi Dipakkumar\n\nChaitanya, Maddula Balakrishna\n\nAbstract\n\nEmbodiments include receiving fixed size error checking and correction data blocks and metadata at a memory controller. Embodiments may include performing data to symbol mapping based upon the fixed size data blocks and providing an output of the data to symbol mapping to a first encoder without metadata configured for full detection correction of single device error and to a second encoder with metadata configured for partial detection correction of single device error. Embodiments may include receiving data at a memory based upon an output from the first encoder and the second encoder and receiving data from the memory at a first decoder without metadata configured for full detection correction of single device error and at a second decoder with metadata configured for partial detection correction. Embodiments may include re-mapping symbol data from the first decoder and the second decoder to actual data and generating output data blocks and metadata.\n\nIPC Classes ?\n\nG06F 11/10 - Adding special bits or symbols to the coded information, e.g. parity check, casting out nines or elevens\n\n16.\n\nSystem and method for non-intrusive debugging at an embedded software breakpoint\n\nApplication Number 17236584 Grant Number 11928045 Status In Force Filing Date 2021-04-21 First Publication Date 2024-03-12 Grant Date 2024-03-12 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nBhattacharya, Bishnupriya\n\nWilmot, Andrew Robert\n\nDuan, Zhiting\n\nBhatnagar, Neeti Khullar\n\nAbstract\n\nThe present disclosure relates to a method for use with an electronic design. Embodiments may include simulating a processor model and a hardware model, each executed with a corresponding simulator thread on a simulation platform. Embodiments may also include simulating embedded software using the processor model. The simulating may include updating a given register of the processor model that stores a value that changes in response to switching between processes within the embedded software. Embodiments may further include setting a simulator breakpoint and a software breakpoint and enabling debugging of both non-virtual and virtual addresses at the software breakpoint without leaving the software breakpoint.\n\nIPC Classes ?\n\nG06F 11/36 - Preventing errors by testing or debugging of software\n\nG06F 9/455 - Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines\n\nG06F 9/48 - Program initiating; Program switching, e.g. by interrupt\n\nG06F 30/30 - Circuit design\n\nG06F 115/10 - Processors\n\n18.\n\nMulti-threaded network routing based on partitioning\n\nApplication Number 17207190 Grant Number 11928500 Status In Force Filing Date 2021-03-19 First Publication Date 2024-03-12 Grant Date 2024-03-12 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nChow, Wing-Kai\n\nYildiz, Mehmet Can\n\nAbstract\n\nVarious embodiments provide for multi-threaded network routing of a circuit design based on partitioning networks of the circuit design, which can enable partitioning routing tasks for the circuit design. More particularly, some embodiments iteratively partition networks of a circuit design into groups of networks, which enable various embodiments to schedule routing tasks for those groups of networks to available threads such that no two networks of the circuit design with overlapping routing regions are routed at the same time, and such that idle time of each thread (e.g., time where thread has no work or is waiting for another thread to finish) can be minimized.\n\nIPC Classes ?\n\nG06F 16/22 - Indexing; Data structures therefor; Storage structures\n\nG06F 9/48 - Program initiating; Program switching, e.g. by interrupt\n\nG06F 30/394 - Routing\n\n19.\n\nSystem, media, and method for deep learning\n\nApplication Number 16237524 Grant Number 11928582 Status In Force Filing Date 2018-12-31 First Publication Date 2024-03-12 Grant Date 2024-03-12 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nPathak, Piyush\n\nYang, Haoyu\n\nGennari, Frank E.\n\nLai, Ya-Chieh\n\nAbstract\n\nEmbodiments of the invention provide a system, media, and method for deep learning applications in physical design verification. Generally, the approach includes maintaining a pattern library for use in training machine learning model(s). The pattern library being generated adaptively and supplemented with new patterns after review of new patterns. In some embodiments, multiple types of information may be included in the pattern library, including validation data, and parameter and anchoring data used to generate the patterns. In some embodiments, the machine learning processes are combined with traditional design rule analysis. The patterns being generated and adapted using a lossless process that encodes the information of a corresponding area of a circuit layout.\n\nIPC Classes ?\n\nG06N 3/08 - Learning methods\n\nG06F 30/392 - Floor-planning or layout, e.g. partitioning or placement\n\nG06N 3/042 - Knowledge-based neural networks; Logical representations of neural networks\n\n20.\n\nEmulation system supporting representation of four-state signals\n\nApplication Number 16212363 Grant Number 11900135 Status In Force Filing Date 2018-12-06 First Publication Date 2024-02-13 Grant Date 2024-02-13 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nPoplack, Mitchell G\n\nHayashi, Yuhei\n\nAbstract\n\nAn emulation processor may be configured to support emulating unknown binary logic based on non-arbitrariness of the unknown binary logic. For example, an unknown binary logic signal may take the finite binary values of 0 and 1. The circuitry in the emulation processor is configured to generate and propagate outputs based on the interactions of known input binary signals with the unknown input binary signals having non-arbitrary states. The emulation processor may support the both combinational and sequential operations associated with the unknown binary logic.\n\nIPC Classes ?\n\nG06F 3/00 - Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements\n\nG06F 9/455 - Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines\n\n21.\n\nMethod and system for debugging metastability in digital circuits\n\nApplication Number 17950983 Grant Number 11892504 Status In Force Filing Date 2022-09-22 First Publication Date 2024-02-06 Grant Date 2024-02-06 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nDrake, Alberto Arias\n\nMittra, Bijitendra\n\nSilvano, Keyliane Da Silva Fernandes\n\nAbstract\n\nSystems and methods of debugging a design under test for metastability issues using formal verification. In one aspect, the method includes determining, by a server, that a functionality of the DUT failed an assertion; generating, by the server, a plurality of first waveforms for a plurality of clock domain crossing (CDC) pairs that are in a cone of influence of the assertion; applying, by the server, a constraint including a condition to the plurality of waveforms; and generating, by the server, one or more second waveforms for a first subset of the plurality of CDC pairs, wherein the first subset of the CDC pairs satisfied the condition.\n\nIPC Classes ?\n\nG01R 31/00 - Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere\n\nG01R 31/317 - Testing of digital circuits\n\n22.\n\nSystem and method for routing in an electronic design\n\nApplication Number 17477855 Grant Number 11893335 Status In Force Filing Date 2021-09-17 First Publication Date 2024-02-06 Grant Date 2024-02-06 Owner Cadence Design Systems, Inc. (USA) Inventor Gustave Ginetti, Arnold Jean Marie\n\nAbstract\n\nEmbodiments include herein are directed towards a method for electronic circuit design. Embodiments may include receiving a selection of an instance associated with an electronic design at an electronic design schematic displayed on a graphical user interface. Embodiments may also include selecting a corresponding instance within an electronic design layout displayed on a graphical user interface. Embodiments may further include receiving a selection of a source topology and routing at the electronic design layout displayed on the graphical user interface, based upon at least in part, the source topology.\n\nIPC Classes ?\n\nG06F 30/394 - Routing\n\nG06F 30/31 - Design entry, e.g. editors specifically adapted for circuit design\n\nG06F 30/392 - Floor-planning or layout, e.g. partitioning or placement\n\nG06F 111/20 - Configuration CAD, e.g. designing by assembling or positioning modules selected from libraries of predesigned modules\n\n23.\n\nUtilizing transition ATPG test patterns to detect multicycle faults and/or defects in an IC chip\n\nApplication Number 17499414 Grant Number 11893336 Status In Force Filing Date 2021-10-12 First Publication Date 2024-02-06 Grant Date 2024-02-06 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nChokhani, Arvind\n\nSwenton, Joseph Michael\n\nAmodeo, Martin Thomas\n\nAbstract\n\nAn IC test engine generates a plurality of two-cycle delay test patterns that target a first set of multicycle faults and/or defects of a fabricated IC chip based on an IC design. Each two-cycle delay test pattern includes a scan-in shift window operating at a test clock frequency, and a capture window with a launch cycle and a capture cycle operating at a functional clock frequency. The IC test engine fault simulates the plurality of two-cycle delay test patterns against a second set of multicycle faults and/or defects in the IC design utilizing sim-shifting, such that a state of the IC design after at least a last two shift clock cycles of a scan-in shift in window of each two-cycle delay test pattern of the plurality of two-cycle delay test patterns are fault simulated to provide two fault initialization cycles for detection of a multicycle delay fault and/or defect.\n\nIPC Classes ?\n\nG06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]\n\nG06F 119/18 - Manufacturability analysis or optimisation for manufacturability\n\nG06F 119/12 - Timing analysis or timing optimisation\n\n24.\n\nDiagnosing multicycle transition faults and/or defects with AT-speed ATPG test patterns\n\nApplication Number 17865104 Grant Number 11892501 Status In Force Filing Date 2022-07-14 First Publication Date 2024-02-06 Grant Date 2024-02-06 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nChokhani, Arvind\n\nSwenton, Joseph M.\n\nAmodeo, Martin\n\nAbstract\n\nAn integrated circuit (IC) test engine generates N-cycle at-speed test patterns for testing for candidate faults and/or defects of a first set of transition faults and/or defects of an IC design. A diagnostics engine that receives test result data characterizing application of the N-cycle at-speed test patterns to a fabricated IC chip based on the IC design by an ATE, in which the test result data includes a set of miscompare values characterizing a difference between an expected result and a result measured by the ATE for a given N-cycle at-speed test pattern. The diagnostics engine employs a fault simulator to fault-simulate the N-cycle at-speed test patterns against a fault model that includes a first set of transition faults and/or defects and fault-simulate a subset of the N-cycle at-speed test patterns against a fault model that includes multicycle transition faults and/or defects utilizing sim-shifting.\n\nIPC Classes ?\n\nG01R 31/28 - Testing of electronic circuits, e.g. by signal tracer\n\n25.\n\nSystems and methods for packing of transaction layer (TL) packets\n\nApplication Number 17375278 Grant Number 11886372 Status In Force Filing Date 2021-07-14 First Publication Date 2024-01-30 Grant Date 2024-01-30 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nYing, Claire Liyan\n\nNguyen, Uyen Huynh Ha\n\nWang, Shu\n\nAbstract\n\nThe present disclosure relates to packing transaction layer (TL) packets at a link layer of a protocol stack. In some examples, channel type data identify a type of message channel for a first TL packet can be generated. A set of slot formats for a slot for packing the first TL packet can be identified based on the channel type data and a slot format database. A respective slot format of the set of slot formats can be selected for the slot based on a message type of the first TL packet, and a message type of a second TL packet. The first TL packet and the second TL packet can be packed into the slot having the selected respective slot format during generation of a link layer packet.\n\nIPC Classes ?\n\nG06F 13/36 - Handling requests for interconnection or transfer for access to common bus or bus system\n\nG06F 13/42 - Bus transfer protocol, e.g. handshake; Synchronisation\n\nG06F 13/38 - Information transfer, e.g. on bus\n\nG06F 13/40 - Bus structure\n\n27.\n\nDynamically updated delay line\n\nApplication Number 17729088 Grant Number 11876521 Status In Force Filing Date 2022-04-26 First Publication Date 2024-01-16 Grant Date 2024-01-16 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nShuaeb Fazeel, Hajee Mohammed\n\nYadav, Jitendra Kumar\n\nWilson, Thomas Evan\n\nAbstract\n\nThe present disclosure relates to dynamically updating a delay line code. A method for updating the delay line code may include receiving a strobe input at a coarse delay line. The method may further include receiving a coarse delay cell code at the coarse delay line. The method may also include generating a first clock path based upon a first chain of interleaved logic gates included within the coarse delay line. The method may additionally include generating a second clock path based upon a second chain of interleaved logic gates included within the coarse delay line. The method may further include receiving the first clock path, and the second clock path, and a fine delay cell code at a fine delay cell. The method may also include generating a strobe delayed output based upon the first clock path, and the second clock path, and the fine delay code.\n\nIPC Classes ?\n\nH03K 5/134 - Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active-delay devices with field-effect transistors\n\nH03L 7/081 - Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop - Details of the phase-locked loop provided with an additional controlled phase shifter\n\nH03K 5/00 - Manipulation of pulses not covered by one of the other main groups of this subclass\n\n28.\n\nContext-aware circuit design layout construct\n\nApplication Number 17541171 Grant Number 11868698 Status In Force Filing Date 2021-12-02 First Publication Date 2024-01-09 Grant Date 2024-01-09 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nTygert, Joshua David\n\nFales, Jonathan R.\n\nSengupta, Rwik\n\nPylant, Timothy H.\n\nAbstract\n\nVarious embodiments provide for context-aware circuit design layout construct, which may be part of electronic design automation (EDA). In particular, some embodiments enable use of a circuit design layout construct with a layout of a circuit design (hereafter, a circuit design layout), where a programmable pattern of layout shapes of the circuit design layout construct can be inserted into a circuit design layout and can be adapted based on context information associated with the location of its placement within the circuit design layout.\n\nIPC Classes ?\n\nG06F 30/392 - Floor-planning or layout, e.g. partitioning or placement\n\nG06F 30/31 - Design entry, e.g. editors specifically adapted for circuit design\n\nG06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]\n\n29.\n\nMethod and system for optimizing a verification test regression\n\nApplication Number 16708597 Grant Number 11868241 Status In Force Filing Date 2019-12-10 First Publication Date 2024-01-09 Grant Date 2024-01-09 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nKinderman, Yael\n\nWatanabe, Yosinori\n\nPetracca, Michele\n\nAvraham, Ido\n\nAbstract\n\nA method for optimizing a verification regression includes obtaining data, by a processor, of previously executed runs of at least one verification regression session; extracting from the data, by the processor, values of one or a plurality of control knobs and values of one or a plurality verification metrics that were recorded during the execution for each of the previously executed runs of said at least one verification regression; finding, by the processor, correlation between said one or a plurality of the control knobs and each said one or a plurality of verification metrics, and generating a set of one or a plurality of control conditions based on the found correlation; and applying, by the processor, the generated set of one or a plurality of control conditions on the verification environment or on the DUT, or on both, to obtain a new verification regression session.\n\nIPC Classes ?\n\nG06F 11/36 - Preventing errors by testing or debugging of software\n\nG06N 20/00 - Machine learning\n\n30.\n\nDriver resizing using a transition-based pin capacitance increase margin\n\nApplication Number 17219730 Grant Number 11868695 Status In Force Filing Date 2021-03-31 First Publication Date 2024-01-09 Grant Date 2024-01-09 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nGao, Jhih-Rong\n\nDing, Yi-Xiao\n\nLi, Zhuo\n\nAbstract\n\nAspects of the present disclosure address systems and methods for driver resizing using a transition-based capacitance increase margin. An integrated circuit (IC) design stored in a database in memory is accessed. The IC design comprises a net comprising a set of driver cells. A capacitance increase margin for resizing an initial driver cell is determined based on a total capacitance of the net and transition time target associated with the initial driver cell. An alternative driver cell is selected from a library to resize the initial driver cell and is used to replace the initial driver cell in the net. The alternative driver is selected such that a pin capacitance of the alternative driver cell exceeds an initial pin capacitance corresponding to the initial driver cell by no more than the capacitance increase margin.\n\nIPC Classes ?\n\nG06F 30/337 - Design optimisation\n\nG06F 16/22 - Indexing; Data structures therefor; Storage structures\n\n31.\n\nSystems and methods for distributed and parallelized emulation processor configuration\n\nApplication Number 17576808 Grant Number 11868786 Status In Force Filing Date 2022-01-14 First Publication Date 2024-01-09 Grant Date 2024-01-09 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nHung, Ngai Ngai William\n\nSatapathy, Amiya Ranjan\n\nAbstract\n\nImplementations may include a method of accelerated modification of an emulation processor system, by loading, by a first emulation processor, a first portion of processor instructions into one or more registers of the first emulation processor, in response to a selection of a first programming mode associated with the first emulation processor, and loading, by a second emulation processor operatively coupled with the first emulation processor, a second portion of the processor instructions into one or more registers of the second emulation processor, in response to a selection of a first programming mode associated with the second emulation processor.\n\nIPC Classes ?\n\nG06F 9/44 - Arrangements for executing specific programs\n\nG06F 9/445 - Program loading or initiating\n\nG06F 9/4401 - Bootstrapping\n\nG06F 9/30 - Arrangements for executing machine instructions, e.g. instruction decode\n\n32.\n\nJASPER\n\nSerial Number 98347734 Status Pending Filing Date 2024-01-08 Owner Cadence Design Systems, Inc. () NICE Classes ? 09 - Scientific and electric apparatus and instruments\n\nGoods & Services\n\nDownloadable computer software for use to automate design and building of integrated circuits, and manuals therewith sold as a unit; Computer hardware and recorded computer software for electronics design; computers, downloadable computer programs and computer software, namely, downloadable computer aided design software for electronics, downloadable computer aided design software for analog electronics, downloadable computer aided design software for radio frequency electronics, downloadable graphical user interface software, downloadable computer aided design software for electromagnetics, downloadable computer aided design software for electronic systems, downloadable computer aided design software for digital electronics, downloadable interfacing software modules for computer aided design software, downloadable computer aided design software for physical objects, namely, mobile phones, mobile network base stations, circuit boards, semiconductor chips, micro-electro-mechanical sensors; Computer hardware and recorded computer software for use in computer-aided design for electronic systems being comprised of one or more semiconductor chips; Computer hardware and recorded computer software for use in computer chip design; downloadable cloud computing software for designing, modeling, emulating, fabricating, simulating, testing, installing, implementing, and verifying electronic circuitry, integrated circuits, semiconductors, printed circuit boards, related electronic products, and electronic systems, and user documentation in the nature of manuals sold as a unit therewith; downloadable cloud computing software for modeling, emulating, fabricating, simulating, testing, implementing, and verifying electronic component design, and user documentation in the nature of manuals sold as a unit therewith; downloadable databases of electronic computer aided design software, downloadable computer software manuals for all of the aforementioned software\n\n33.\n\nMETHOD AND SYSTEM TO FACILITATE REVIEW OF SCHEMATICS FOR AN ELECTRONIC DESIGN\n\nApplication Number 17809898 Status Pending Filing Date 2022-06-30 First Publication Date 2024-01-04 Owner Cadence Design Systems, Inc. (USA) Inventor Ginetti, Arnold\n\nAbstract\n\nDisclosed is a method and system for visualizing schematic changes for an electronic design, where multiple schematic view interfaces are provided such that a first schematic interface displays an older schematic version and a second schematic interface displays a newer schematic version. Coordination is performed between the multiple schematic views such that an element within any of the first or second schematic views is appropriately highlighted based upon a user input.\n\nIPC Classes ?\n\nG06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]\n\nG06F 30/12 - Geometric CAD characterised by design entry means specially adapted for CAD, e.g. graphical user interfaces [GUI] specially adapted for CAD\n\n34.\n\nSystem and method for routing in an electronic design\n\nApplication Number 17477101 Grant Number 11861277 Status In Force Filing Date 2021-09-16 First Publication Date 2024-01-02 Grant Date 2024-01-02 Owner Cadence Design Systems, Inc. (USA) Inventor Singh, Pratul Kumar\n\nAbstract\n\nEmbodiments include herein are directed towards a method for electronic circuit design. Embodiments may include enabling data transmission between plurality of protocol adapters, each of the protocol adapters including one ingress port and one egress port, wherein the ingress port of each of the plurality of protocol adapters maintains an active connection with a single egress port at one time. Embodiments may further include transmitting data between the plurality of protocol adapters using a distributed routing matrix that provides an interface between the plurality of protocol adapters.\n\nIPC Classes ?\n\nG06F 30/327 - Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist\n\nG06F 30/347 - Physical level, e.g. placement or routing\n\nG06F 115/10 - Processors\n\n35.\n\nQuantized softmax layer for neural networks\n\nApplication Number 16443634 Grant Number 11861452 Status In Force Filing Date 2019-06-17 First Publication Date 2024-01-02 Grant Date 2024-01-02 Owner Cadence Design Systems, Inc. (USA) Inventor Hsu, Ming Kai\n\nAbstract\n\nQuantized softmax layers in neural networks are described. Some embodiments involve receiving, at an input to a softmax layer of a neural network from an intermediate layer of the neural network, a non-normalized output comprising a plurality of intermediate network decision values. Then for each intermediate network decision value of the plurality of intermediate network decision values, the embodiment involves: calculating a difference between the intermediate network decision value and a maximum network decision value; requesting, from a lookup table, a corresponding lookup table value using the difference between the intermediate network decision value and the maximum network decision value; and selecting the corresponding lookup table value as a corresponding decision value. A normalized output is then generated comprising the corresponding lookup table value for said each intermediate network decision value of the plurality of intermediate network decision values.\n\nIPC Classes ?\n\nG06N 3/063 - Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means\n\nG10L 25/30 - Speech or voice analysis techniques not restricted to a single one of groups characterised by the analysis technique using neural networks\n\nG06F 17/18 - Complex mathematical operations for evaluating statistical data\n\nG06N 3/047 - Probabilistic or stochastic networks\n\n37.\n\nMethod, product, and system for dynamic design switching for high performance mixed signal simulation\n\nApplication Number 17457017 Grant Number 11847392 Status In Force Filing Date 2021-11-30 First Publication Date 2023-12-19 Grant Date 2023-12-19 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nLin, Qingyu\n\nO'Halloran, Patrick\n\nWang, Xiao\n\nAbstract\n\nAn approach is disclosed herein for dynamic design switching for high performance mixed signal simulation. Disclosed herein is a new approach to simulation processes that allows for different segments of a design to be swapped out without requiring re-elaboration. This is an improvement over current techniques and decreases the amount of time need to simulate a design. In some embodiments, the technique illustrated herein is combined with an automated triggering mechanism that controls the selection of alternate representations for the same element base on those triggers. In some embodiments a new multiplexor structure is provided that is specifically tailored to solving the present issue.\n\nIPC Classes ?\n\nG06F 30/3308 - Design verification, e.g. functional simulation or model checking using simulation\n\nG06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods\n\nG06F 30/38 - Circuit design at the mixed level of analogue and digital signals\n\nG06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]\n\n38.\n\nModel-based simulation result predictor for circuit design\n\nApplication Number 17503001 Grant Number 11842130 Status In Force Filing Date 2021-10-15 First Publication Date 2023-12-12 Grant Date 2023-12-12 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nKhatun, Saleha\n\nVarghese, David\n\nRuehl, Roland\n\nAbstract\n\nVarious embodiments provide for predicting a simulation result for a circuit design using a machine learning model, which can be used as part of a process of an electronic design automation (EDA) system that measures a circuit design (e.g., timing, power, voltage, current, etc.). In particular, various embodiments described herein can enable modeling simulated time measurements of a circuit design, and can enable such modeling with minimal usage of simulation result data.\n\nIPC Classes ?\n\nG06F 30/27 - Design optimisation, verification or simulation using machine learning, e.g. artificial intelligence, neural networks, support vector machines [SVM] or training a model\n\nG06F 30/367 - Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods\n\n39.\n\nLIVE OFFSET CANCELLATION OF THE DECISION FEEDBACK EQUALIZATION DATA SLICERS\n\nApplication Number 18140142 Status Pending Filing Date 2023-04-27 First Publication Date 2023-11-30 Owner CADENCE DESIGN SYSTEMS, INC. (USA) Inventor\n\nJalali, Mohammad Sadegh\n\nVan Ierssel, Marcus\n\nAbstract\n\nA receiver utilizes loop-unrolled decision feedback equalization (DFE). For each sample, two comparators, each configured with different thresholds, sample an input signal. The output of one of these comparators is selected and used as the output of the receiver and may be optionally input to additional DFE circuitry. The output of the other (non-selected) comparator is used to adjust an input offset voltage of that same comparator. Adjustments to the offset voltages of the comparators may be based on a statistical analysis of the respective outputs of the two comparators when not selected. Adjustments to the offset voltages of the comparators may be based on comparisons between the respective outputs of the two comparators when not selected to the outputs of a reference comparator that has been calibrated for minimal or zero offset.\n\nIPC Classes ?\n\nH04L 25/03 - Shaping networks in transmitter or receiver, e.g. adaptive shaping networks\n\n40.\n\nSystem and method for monitoring compliance patterns\n\nApplication Number 17678130 Grant Number 11829276 Status In Force Filing Date 2022-02-23 First Publication Date 2023-11-28 Grant Date 2023-11-28 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nChhabriya, Kunal Amar\n\nArcudia Hernandez, Roque Alejandro\n\nMu, Xin\n\nAbstract\n\nEmbodiments include herein are directed towards a system and method for monitoring compliance patterns. Embodiments may include a re-timer device-under-test configured to transmit a truncated compliance pattern associated with a PCIe compliance mode. Embodiments may further include a BFM monitor configured to receive the truncated compliance pattern and to identify a communication signal associated with the truncated compliance pattern. The BFM monitor may be further configured to discard at least one unexpected symbol on at least one lane associated with the communication signal and to collect compliance patterns on all lanes of the communication signal. The BFM monitor may be further configured to align one or more lane FIFOs based upon skew and to enable one or more compliance pattern checkers.\n\nIPC Classes ?\n\nG06F 11/34 - Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation\n\nG06F 13/42 - Bus transfer protocol, e.g. handshake; Synchronisation\n\nG06F 11/22 - Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing\n\n41.\n\nSystem, method, and computer program product for predicting pin placement in an electronic design\n\nApplication Number 17007023 Grant Number 11829852 Status In Force Filing Date 2020-08-31 First Publication Date 2023-11-28 Grant Date 2023-11-28 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nBhushan, Sai\n\nAhuja, Chirag\n\nAbstract\n\nThe present disclosure relates to a computer-implemented method for automatically determining pin placement associated with an electronic design. Embodiments may include receiving, using at least one processor, at least one layout associated with the electronic design and separating the at least one layout into one or more grids. Embodiments may also include extracting one or more connectivity features from the one or more grids, wherein the one or more connectivity features include instance-pin and pin information. Embodiments may also include training a machine learning model, based upon, at least in part, the one or more connectivity features and receiving the machine learning model and a test layout at a predictor engine. Embodiments may further include providing a user with a pin placement recommendation based upon, at least in part, the machine learning model and the test layout.\n\nIPC Classes ?\n\nG06N 20/00 - Machine learning\n\nH01L 23/00 - SEMICONDUCTOR DEVICES NOT COVERED BY CLASS - Details of semiconductor or other solid state devices\n\nG06F 30/33 - Design verification, e.g. functional simulation or model checking\n\nG06F 18/214 - Generating training patterns; Bootstrap methods, e.g. bagging or boosting\n\n42.\n\nHigh-bandwidth signal driver/receiver\n\nApplication Number 16940679 Grant Number 11831153 Status In Force Filing Date 2020-07-28 First Publication Date 2023-11-28 Grant Date 2023-11-28 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nBala, Phalguni\n\nKarikatti, Manjunath\n\nMishra, Navin Kumar\n\nAbstract\n\nA tuned single-coil inductor is implemented between a signal driver output and external contact of an ESD-protected integrated circuit (IC) die and more specifically between the parasitic capacitances of the signal driver and the contact-coupled ESD (electrostatic discharge) element to form a Pi (Ï) filter that enhances signaling bandwidth at the target signaling rate of the IC die. The signal driver may be implemented with output-stage data serialization circuitry disposed in series between source terminals of a thick-oxide drive transistor and a power rail to avoid explicit level-shifting circuitry between the relatively low core voltage domain and relatively high I/O voltage domain.\n\nIPC Classes ?\n\nH02H 9/04 - Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage\n\nH01L 25/18 - Assemblies consisting of a plurality of individual semiconductor or other solid state devices the devices being of types provided for in two or more different subgroups of the same main group of groups , or in a single subclass of ,\n\nH03H 7/01 - Frequency selective two-port networks\n\n44.\n\nCIRCUIT AND METHOD TO SET DELAY BETWEEN TWO PERIODIC SIGNALS WITH UNKNOWN PHASE RELATIONSHIP\n\nApplication Number 18320384 Status Pending Filing Date 2023-05-19 First Publication Date 2023-11-23 Owner CADENCE DESIGN SYSTEMS, INC. (USA) Inventor\n\nWang, Robert\n\nLi, Zhuobin\n\nYaghini, Navid\n\nYasotharan, Hemesh\n\nTing, Clifford\n\nAbstract\n\nA circuit and method are provided for setting a phase relationship between a first signal and a second signal having a known frequency relationship to a master signal but having an unknown phase relationship to each other. One or more phase signals is generated based on the master signal, the phase signals having different phases from each other. One of these phase signals is selected based on the phase of the first signal and a target phase delay between the first signal and second signal. The second signal is generated based on the phase and frequency of the selected phase signal.\n\nIPC Classes ?\n\nG06F 1/12 - Synchronisation of different clock signals\n\nG06F 1/08 - Clock generators with changeable or programmable clock frequency\n\nG06F 1/10 - Distribution of clock signals\n\n45.\n\nMethod, product, and apparatus for a machine learning process using weight sharing within a systolic array having reduced memory bandwidth\n\nApplication Number 16946670 Grant Number 11823018 Status In Force Filing Date 2020-06-30 First Publication Date 2023-11-21 Grant Date 2023-11-21 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nHung, Ngai Ngai William\n\nLiu, Yong\n\nZimmer, Michael Patrick\n\nAbstract\n\nAn approach is described for a method, product, and apparatus for a machine learning process using weight sharing within a systolic array having reduced memory bandwidth. According to some embodiments, this approach includes providing a systolic array that includes processing elements which each have some number of storage elements for storing weights. For example, the weights can be reused for different data sets by identifying/capturing a current state of the storage elements, generating a plan to transition to a target state of those storage elements, and application of the transition plan such that weights that are already stored in those storage elements can be reused and/or relocate. This lowers the bandwidth requirements for weight memory by allowing weights that have previously been read into the systolic array to be reused.\n\nIPC Classes ?\n\nG06F 17/16 - Matrix or vector computation\n\nG06N 20/00 - Machine learning\n\nG06N 3/08 - Learning methods\n\nG06F 15/80 - Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors\n\n46.\n\nSIGNALING COMPRESSION AND DECOMPRESSION ASSOCIATED WITH A PARTIALLY UNROLLED DECISION FEEDBACK EQUALIZER (DFE)\n\nApplication Number 18142977 Status Pending Filing Date 2023-05-03 First Publication Date 2023-11-09 Owner CADENCE DESIGN SYSTEMS, INC. (USA) Inventor Nir, Ehud\n\nAbstract\n\nTechnologies for signaling compression inside a partially unrolled decision feedback equalizer (DFE) are described. The signaling compression associated with partially unrolled DFE results in multiplexers selecting a 1-bit output value from one of two 1-bit input values, which are decoding the actual multi-bit candidate levels and transforming the selected 1-bit output value to a multi-bit sliced value by adding to it a pointer value of a pulse-amplitude modulation (PAM) level. The signaling compression reduces the power and area of an N-tap DFE, where N is a positive integer.\n\nIPC Classes ?\n\nH04L 25/03 - Shaping networks in transmitter or receiver, e.g. adaptive shaping networks\n\nH04L 27/06 - Demodulator circuits; Receiver circuits\n\n47.\n\nVoltage controlled oscillator (VCO) with adaptive temperature compensation\n\nApplication Number 17983359 Grant Number 11811362 Status In Force Filing Date 2022-11-08 First Publication Date 2023-11-07 Grant Date 2023-11-07 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nBaldisserotto, Alberto\n\nVarzaghani, Aida\n\nAbstract\n\nAspects of the present disclosure include systems and methods for temperature adaptive voltage controlled oscillators. In one example, a voltage controlled oscillator includes a cross junction circuit electrically coupled to a temperature dependent input current, and an inductor circuit electrically coupled to the cross junction circuit. The voltage controlled oscillator additionally includes a capacitor bank circuit electrically coupled to the inductor circuit, and an input node that receives a control voltage. The voltage controlled oscillator further includes an output node configured to provide an oscillation frequency output, wherein the oscillation frequency output is controlled by the control voltage.\n\nIPC Classes ?\n\nH03B 5/04 - Modifications of generator to compensate for variations in physical values, e.g. power supply, load, temperature\n\nH03L 7/099 - Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop - Details of the phase-locked loop concerning mainly the controlled oscillator of the loop\n\nH03L 1/00 - Stabilisation of generator output against variations of physical values, e.g. power supply\n\nH03L 1/02 - Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only\n\n48.\n\nTechnique for Overriding Memory Attributes\n\nApplication Number 17661427 Status Pending Filing Date 2022-04-29 First Publication Date 2023-11-02 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nGolla, Robert T.\n\nWicki, Thomas M.\n\nAbstract\n\nTechniques are disclosed relating to an apparatus that includes a plurality of memory access control registers that are programmable with respective address ranges within an address space. The apparatus further includes a memory access circuit configured to receive a command for performing a memory access, the command specifying an address corresponding to a location in a memory circuit. In response to the address being located within an address range of a particular one of the plurality of memory access control registers, the memory access circuit is configured to perform the command using override memory parameters that have been programmed into the particular memory access control register instead of a default set of attributes for the address space.\n\nIPC Classes ?\n\nG06F 12/0837 - Cache consistency protocols with software control, e.g. non-cacheable data\n\nG06F 12/0877 - Cache access modes\n\nG06F 9/30 - Arrangements for executing machine instructions, e.g. instruction decode\n\n49.\n\nPrefetch Circuit for Cache Memory\n\nApplication Number 17661394 Status Pending Filing Date 2022-04-29 First Publication Date 2023-11-02 Owner Cadence Design Systems, Inc. (USA) Inventor Tvila, Avishai\n\nAbstract\n\nA prefetch circuit coupled to a cache memory circuit includes a storage circuit that stores multiple virtual-to-physical address map entries. In response to receiving an indication of a miss for an access request to the cache memory circuit, the prefetch circuit generates a prefetch address and compares it to a demand address included in the access request. In response to determining that the demand address and the prefetch address are in different memory pages, the prefetch circuit generates a prefetch request using physical page information retrieved from the storage circuit.\n\nIPC Classes ?\n\nG06F 12/0862 - Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch\n\n50.\n\nQueue Circuit For Controlling Access To A Memory Circuit\n\nApplication Number 17661402 Status Pending Filing Date 2022-04-29 First Publication Date 2023-11-02 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nGolla, Robert T.\n\nSmittle, Matthew B.\n\nAbstract\n\nA queue circuit that manages access to a memory circuit in a computer system includes multiple sets of entries for storing access requests. The entries in one set of entries are assigned to corresponding sources that generate access requests to the memory circuit. The entries in the other set of entries are floating entries that can be used to store requests from any of the sources. Upon receiving a request from a particular source, the queue circuit checks the entry assigned to the particular source and, if the entry is unoccupied, the queue circuit stores the request in the entry. If, however, the entry assigned to the particular source is occupied, the queue circuit stores the request in one of the floating entries.\n\nIPC Classes ?\n\nG06F 3/06 - Digital input from, or digital output to, record carriers\n\n51.\n\nMethod and systems for combining neural networks with genetic optimization in the context of electronic component placement\n\nApplication Number 16666941 Grant Number 11803760 Status In Force Filing Date 2019-10-29 First Publication Date 2023-10-31 Grant Date 2023-10-31 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nHogan, Taylor Elsom\n\nZumbo, Zachary Joseph\n\nAbstract\n\nThe present disclosure relates to applying genetic optimization to a routing strategy associated with an electronic design. Embodiments may include receiving pin and net information from an electronic design file and determining a minimum spanning tree for all pins associated with each net. Embodiments may include identifying pairs of connected pins and representing the pins as at least one line segment without layer information. Embodiments may include generating a crossing map based upon the line segments and assigning random layer information to each of the line segments. Embodiments may further include performing crossover and mutation operations to the line segments using hyperparameters and evaluating a fitness of the line segments. Embodiments may also include instantiating vias based upon a layer to which the line segment was assigned.\n\nIPC Classes ?\n\nG06F 30/394 - Routing\n\nG06F 111/20 - Configuration CAD, e.g. designing by assembling or positioning modules selected from libraries of predesigned modules\n\nG06N 3/04 - Architecture, e.g. interconnection topology\n\nG06N 3/086 - Learning methods using evolutionary algorithms, e.g. genetic algorithms or genetic programming\n\n52.\n\nRelative placement by application of layered abstractions\n\nApplication Number 17493550 Grant Number 11803684 Status In Force Filing Date 2021-10-04 First Publication Date 2023-10-31 Grant Date 2023-10-31 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nFales, Jonathan R.\n\nTygert, Joshua David\n\nAbstract\n\nVarious embodiments described herein provide for a method and system for relative placement of components for a circuit layout by retrieving a data structure of a first circuit design, the data structure including a location of each component, determining a component characteristic for each component, and selecting a first group of two or more components having a shared component characteristic. Additionally, the method and system can instantiate a second circuit design and retrieve the data structure after the second circuit design is instantiated. The method and system include, for the second circuit design, calculating a first scaling factor and scaling each of the components of the first group from the first circuit design and placing the first group at a location in the second circuit design corresponding to location of the first group within the first circuit design.\n\nIPC Classes ?\n\nG06F 30/00 - Computer-aided design [CAD]\n\nG06F 30/392 - Floor-planning or layout, e.g. partitioning or placement\n\nG06F 30/3947 - Routing global\n\nG06F 30/39 - Circuit design at the physical level\n\nH04L 41/0897 - Bandwidth or capacity management, i.e. automatically increasing or decreasing capacities by horizontal or vertical scaling of resources, or by migrating entities, e.g. virtual resources or entities\n\nG06T 3/40 - Scaling of a whole image or part thereof\n\n54.\n\nManaging multiple cache memory circuit operations\n\nApplication Number 17660775 Grant Number 11960400 Status In Force Filing Date 2022-04-26 First Publication Date 2023-10-26 Grant Date 2024-04-16 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nGolla, Robert T.\n\nSmittle, Matthew B.\n\nAbstract\n\nA cache memory circuit capable of dealing with multiple conflicting requests to a given cache line is disclosed. In response to receiving an acquire request for the given cache line from a particular lower-level cache memory circuit, the cache memory circuit sends probe requests regarding the given cache line to other lower-level cache memory circuits. In situations where a different lower-level cache memory circuit is simultaneously trying to evict the given cache line at the particular lower-level cache memory circuit is trying to obtain a copy of the cache line, the cache memory circuit performs a series of operations to service both requests and ensure that the particular lower-level cache memory circuit receives a copy of the given cache line that includes any changes in the evicted copy of the given cache line.\n\nIPC Classes ?\n\nG06F 12/0811 - Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies\n\n56.\n\nLoad-store unit dual tags and replays\n\nApplication Number 17659569 Grant Number 11983538 Status In Force Filing Date 2022-04-18 First Publication Date 2023-10-19 Grant Date 2024-05-14 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nGolla, Robert T.\n\nIngle, Ajay A.\n\nAbstract\n\nTechniques are disclosed relating to a processor load-store unit. In some embodiments, the load-store unit is configured to execute load/store instructions in parallel using first and second pipelines and first and second tag memory arrays. In tag write conflict situations, the load-store unit may arbitrate between the first and second pipelines to ensure the first and second tag memory array contents remain identical. In some embodiments, a data cache tag replay scheme is utilized. In some embodiments, executing load/store instructions in parallel with fills, probes, and store-updates, using separate but identical tag memory arrays, may advantageously improve performance.\n\nIPC Classes ?\n\nG06F 9/38 - Concurrent instruction execution, e.g. pipeline, look ahead\n\nG06F 12/0855 - Overlapped cache accessing, e.g. pipeline\n\n57.\n\nSystem and method for routing in an electronic design\n\nApplication Number 17532087 Grant Number 11790147 Status In Force Filing Date 2021-11-22 First Publication Date 2023-10-17 Grant Date 2023-10-17 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nLiu, Hongzhou\n\nMudiarasan, Rahaprian Premavathi\n\nGhosh, Sandipan\n\nXu, Hui\n\nLin, Chris (shyh-Chang)\n\nBaudhuin, Joshua\n\nPyke, Ron\n\nLin, Juno\n\nYou, Allen\n\nLiu, Yu\n\nZhang, Jiulong\n\nRichards, Thomas\n\nAbstract\n\nEmbodiments include herein are directed towards a method for electronic circuit design. Embodiments may include receiving, using a processor, an electronic design library including a plurality of design rules. Embodiments may include generating a routing graph, based upon, at least in part, the plurality of design rules, wherein the routing graph is a virtual representation of all of the available routing space for all routing layers associated with an electronic design. Embodiments may further include dynamically updating the routing graph at a graphical user interface, based upon, at least in part, a creation of a routing segment or a via at the graphical user interface.\n\nIPC Classes ?\n\nG06F 30/3953 - Routing detailed\n\nG06F 30/31 - Design entry, e.g. editors specifically adapted for circuit design\n\nG06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]\n\nG06F 30/3947 - Routing global\n\nG06F 30/394 - Routing\n\n58.\n\nSystem and method for tracing nets across multiple fabrics in an electronic design\n\nApplication Number 17496660 Grant Number 11790149 Status In Force Filing Date 2021-10-07 First Publication Date 2023-10-17 Grant Date 2023-10-17 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nDeshpande, Devendra Ramakant\n\nGustave Ginetti, Arnold Jean Marie\n\nCampana, Fabien\n\nSingh, Harpreet\n\nSingh, Tapan Kumar\n\nAbstract\n\nEmbodiments include herein are directed towards a method for electronic circuit design is provided. Embodiments may include allowing, at a graphical user interface, a user to initiate a co-design mode associated with an electronic design. Embodiments may further include allowing, at the GUI, the user to select a shape to trace connectivity from. Embodiments may also include tracing the connectivity of the shape across one or more overlaps and identifying one or more pins associated with the connectivity. Embodiments may further include determining a correct pin from an instance associated with the connectivity and displaying the connectivity at the GUI.\n\nIPC Classes ?\n\nG06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]\n\nG06F 30/12 - Geometric CAD characterised by design entry means specially adapted for CAD, e.g. graphical user interfaces [GUI] specially adapted for CAD\n\nG06F 30/31 - Design entry, e.g. editors specifically adapted for circuit design\n\nG06F 30/392 - Floor-planning or layout, e.g. partitioning or placement\n\nG06F 30/394 - Routing\n\nG06F 111/02 - CAD in a network environment, e.g. collaborative CAD or distributed simulation\n\n59.\n\nContinuous time linear equalizer with active inductor\n\nApplication Number 17896915 Grant Number 11777491 Status In Force Filing Date 2022-08-26 First Publication Date 2023-10-03 Grant Date 2023-10-03 Owner Cadence Design Systems, Inc. (USA) Inventor Biswas, Riju\n\nAbstract\n\nVarious embodiments provide for a continuous time linear equalizer (CTLE) that includes an active inductor, which can be included in a receiver portion of a circuit. For some embodiments, the CTLE in combination with the active inductor can implement a signal transfer function comprising at least two zeros and two poles.\n\nIPC Classes ?\n\nH03K 17/56 - Electronic switching or gating, i.e. not by contact-making and -breaking characterised by the use of specified components by the use, as active elements, of semiconductor devices\n\nH04L 27/01 - Equalisers\n\n60.\n\nCell instance charge model for delay calculation\n\nApplication Number 17713004 Grant Number 11775719 Status In Force Filing Date 2022-04-04 First Publication Date 2023-10-03 Grant Date 2023-10-03 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nKeller, Igor\n\nDong, Xiaopeng\n\nRajguru, Sourabh\n\nAbstract\n\nVarious embodiments provide a charge model for a cell instance for delay calculation of a circuit design that includes the cell instance, where the charge model can be part of electronic design automation (EDA) and used in timing analysis of a circuit design that includes the cell instance. The charge model generated by an embodiment can predict a charge at an input of a cell instance for an arbitrary input voltage waveform and can address (e.g., reduce or negate) a time delay impact the Miller effect has on the cell instance.\n\nIPC Classes ?\n\nG06F 30/30 - Circuit design\n\nG06F 30/3315 - Design verification, e.g. functional simulation or model checking using static timing analysis [STA]\n\nG06F 119/12 - Timing analysis or timing optimisation\n\n61.\n\nMethods, systems, and computer program products for efficiently implementing a 3D-IC\n\nApplication Number 17364388 Grant Number 11775723 Status In Force Filing Date 2021-06-30 First Publication Date 2023-10-03 Grant Date 2023-10-03 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nChen, Pinhong\n\nDeng, Liqun\n\nZhou, Ximing\n\nYang, Hanqi\n\nYu, Jieqian\n\nLi, Fangfang\n\nAbstract\n\nDisclosed is an improved approach for efficiently implementing a three-dimensional integrated circuit (3D-IC) design with heterogeneous and/or homogeneous dies. A first die design and a second die design in a three-dimensional (3D) electronic design maybe identified, and a wrapper design may be generated for at least a block of circuit component designs in the second die design for concurrent implementation of both the first and the second die designs. Both the first and the second dies of the 3D electronic design are concurrently implemented based at least upon a floorplan that is generated with at least the wrapper design for the 3D electronic design. A first wrapper and a second wrapper may be respectively generated for the first die design and the second die design based at least in part upon a result of the concurrent implementation.\n\nIPC Classes ?\n\nG06F 30/392 - Floor-planning or layout, e.g. partitioning or placement\n\nG06F 30/31 - Design entry, e.g. editors specifically adapted for circuit design\n\nG06F 30/396 - Clock trees\n\n62.\n\nSystem, method, and computer program product for augmented reality circuit design\n\nApplication Number 17145960 Grant Number 11763050 Status In Force Filing Date 2021-01-11 First Publication Date 2023-09-19 Grant Date 2023-09-19 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nWarren, Nicholas Claude\n\nNoseworthy, Matthew\n\nCadigan, Liam\n\nDay, Darryl Frank\n\nShah, Mihir Milan\n\nAbstract\n\nEmbodiments include herein are directed towards a method for use in an electronic design environment is provided. Embodiments may include receiving, at a client electronic device, work instructions corresponding to an electronic circuit. Embodiments may further include displaying a graphical representation of the electronic circuit at a display screen associated with the client electronic device and displaying at least one instruction at the display screen, wherein displaying includes highlighting a component of the electronic circuit at the display screen.\n\nIPC Classes ?\n\nG06F 30/30 - Circuit design\n\nG06F 30/31 - Design entry, e.g. editors specifically adapted for circuit design\n\nG06F 111/02 - CAD in a network environment, e.g. collaborative CAD or distributed simulation\n\nG06F 115/12 - Printed circuit boards [PCB] or multi-chip modules [MCM]\n\nG06F 111/18 - ELECTRIC DIGITAL DATA PROCESSING - Details relating to CAD techniques using virtual or augmented reality\n\n63.\n\nDigital phase-locked loop circuit\n\nApplication Number 17692246 Grant Number 11757458 Status In Force Filing Date 2022-03-11 First Publication Date 2023-09-12 Grant Date 2023-09-12 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nAnavangot, Vineeth\n\nBiswas, Riju\n\nAbstract\n\nIn some examples, a digital phase-locked loop (PLL) circuit can include a switch to provide a reference input signal having a first frequency in response to an output signal having a second frequency that is greater than the first frequency. The circuit includes a comparator to provide a series of bits based on the reference input signal and a comparator reference signal, and proportional accumulator circuits to provide during respective different time intervals a proportional bit based on a respective bit of the series of bits and a previously outputted proportional bit by a respective proportional accumulator circuit. The circuit includes shift registers to shift the respective bit of the series to provide a shifted bit during the respective different time intervals, and a cancellation circuit to output a filtered proportional bit during the respective different time intervals based on the proportional bit and the shifted bit.\n\nIPC Classes ?\n\nH03D 3/24 - Modifications of demodulators to reject or remove amplitude variations by means of locked-in oscillator circuits\n\nH03L 7/18 - Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop\n\nH03L 7/099 - Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop - Details of the phase-locked loop concerning mainly the controlled oscillator of the loop\n\nH04L 7/033 - Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal- generating means, e.g. using a phase-locked loop\n\n64.\n\nConverting analog variable delay in real number modeling code to cycle-driven simulation interface code\n\nApplication Number 15718775 Grant Number 11748539 Status In Force Filing Date 2017-09-28 First Publication Date 2023-09-05 Grant Date 2023-09-05 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nTurbovich, Ophir\n\nWatanabe, Yosinori\n\nAbstract\n\nA method and a system for converting a variable delay in real number modeling code to cycle-driven simulation interface event for digital/mixed signal emulation is provided. The method comprises identifying a variable delay of an analog signal in real number modeling code defining an analog circuit; determining a frequency and a maximum number of cycles for a series of discrete clock cycles, wherein the variable delay corresponds to one cycle in the series of discrete clock cycles; converting the variable delay into a plurality of cycle-driven discrete events based on the series of discrete clock cycles; and generating synthesizable code based on the plurality of cycle-driven discrete events for digital mixed signal emulation. A system and a non-transitory computer readable medium to perform the above method are also provided.\n\nIPC Classes ?\n\nG06F 30/33 - Design verification, e.g. functional simulation or model checking\n\n65.\n\nSignal receiver with skew-tolerant strobe gating\n\nApplication Number 17845034 Grant Number 11749323 Status In Force Filing Date 2022-06-21 First Publication Date 2023-09-05 Grant Date 2023-09-05 Owner CADENCE DESIGN SYSTEMS, INC. (USA) Inventor\n\nPurohit, Neeraj\n\nMishra, Navin\n\nShelke, Anirudha\n\nAbstract\n\nA gating signal for masking overhead transitions in a data-strobe signal is generated adaptively based on timing events in the incoming data-strobe signal itself to yield a gating window that opens and closes deterministically with respect to active edges of the data-strobe signal.\n\nIPC Classes ?\n\nG11C 7/22 - Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management\n\nG11C 7/10 - Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers\n\nH03K 5/135 - Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals\n\n66.\n\nSystem and method for glitch power estimation\n\nApplication Number 17572836 Grant Number 11748534 Status In Force Filing Date 2022-01-11 First Publication Date 2023-09-05 Grant Date 2023-09-05 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nWilcox, Steev\n\nFernandes, Daniel\n\nAbstract\n\nEmbodiments include herein are directed towards a system and method for estimating glitch power associated with an emulation process is provided. Embodiments may include accessing, using a processor, information associated with an electronic design database and generating cycle accurate waveform information at each node of a netlist based upon, at least in part, a portion of the electronic design database. Embodiments may further include generating a probability-based model for a plurality of inputs associated with the netlist and determining one or more partial glitch transitions from each probability-based model. Embodiments may also include combining the one or more partial glitch transitions with the cycle accurate waveform information to obtain a glitch power estimation.\n\nIPC Classes ?\n\nG06F 30/323 - Translation or migration, e.g. logic to logic, hardware description language [HDL] translation or netlist translation\n\nG06F 111/20 - Configuration CAD, e.g. designing by assembling or positioning modules selected from libraries of predesigned modules\n\nG06F 111/08 - Probabilistic or stochastic CAD\n\nG06F 119/06 - Power analysis or power optimisation\n\n67.\n\nMILLENNIUM\n\nSerial Number 98161494 Status Pending Filing Date 2023-09-01 Owner Cadence Design Systems, Inc. () NICE Classes ? 42 - Scientific, technological and industrial services, research and design\n\nGoods & Services\n\nProviding temporary use of non-downloadable computer software for use in analyzing, designing, simulating, optimizing and computing applications across the multiphysics system analysis space; design and development of software and hardware for others for use in connection with the design, development, fabrication, testing and installation of electronic systems; design of new electronics products for others; technical support, namely, troubleshooting of computer software and hardware problems and consultation services in connection therewith; consultation services in the field of electronic product design and design implementation; scientific and technological services, namely, research and design in the field of computer hardware, computer software and software integration, computer chip hardware, microprocessors, semiconductor devices, architecture instruction for computer hardware and microprocessor, and processor and memory architectures; providing technological information in the field of computer hardware, computer processor chip design and architecture, computer technology, software, instruction set architectures, and processor architectures; computer services, namely, semiconductor product modeling, design and implementation; design and development of software and hardware for others for use in connection with the design, development, fabrication, testing and installation of electronic systems; design of new electronics products for others; technical support, namely, troubleshooting of computer software and hardware problems and consultation services in connection therewith; consultation services in the field of electronic product design and design implementation; design and development of cloud software for numerical software platform integrating multiphysics design, simulation and optimization software systems for computational fluid and solid dynamics; design and development of cloud computing software for analyzing, designing, simulating, and optimizing computational fluid and solid dynamics; design and development of cloud computing software for multi-physics and engineering analysis, design, simulation, and optimization; downloadable cloud computing software for non-electronic design automation (EDA) tools, computational fluid dynamics, multiphysics design, and turbomachinery parts\n\n68.\n\nMILLENNIUM\n\nSerial Number 98161501 Status Pending Filing Date 2023-09-01 Owner Cadence Design Systems, Inc. () NICE Classes ? 09 - Scientific and electric apparatus and instruments\n\nGoods & Services\n\nComputer hardware and recorded computer software for electronics design; Computer hardware and recorded computer software for analyzing, designing, simulating, and optimizing computational fluid and solid dynamics; Computer hardware and recorded computer software for multi-physics and engineering analysis, design, simulation, and optimization; downloadable cloud computing software for multi-physics and engineering analysis, design, simulation, and optimization; downloadable cloud computing software for non-electronic design automation (EDA) tools, computational fluid dynamics, multiphysics design, and turbomachinery parts; Computer hardware and recorded computer software for the design, testing, fabrication, and installation of turbomachinery and engines; downloadable cloud computing software for the design, testing, fabrication, and installation of turbomachinery and engines; downloadable computer numerical software platform integrating multiphysics design, simulation and optimization software systems for computational fluid and solid dynamics; downloadable cloud computing software for analyzing, designing, simulating, and optimizing computational fluid and solid dynamics; computers, downloadable computer programs and computer software, namely, downloadable computer aided design software for electronics, downloadable computer aided design software for analog electronics, downloadable computer aided design software for radio frequency electronics, downloadable graphical user interface software, downloadable computer aided design software for electromagnetics, downloadable computer aided design software for electronic systems, downloadable computer aided design software for digital electronics, downloadable interfacing software modules for computer aided design software, downloadable computer aided design software for physical objects, namely, mobile phones, mobile network base stations, circuit boards, semiconductor chips, micro-electro-mechanical sensors; Computer hardware and recorded computer software for use in computer-aided design for electronic systems being comprised of one or more semiconductor chips; Computer hardware and recorded computer software for use in computer chip design; downloadable cloud computing software for designing, modeling, emulating, fabricating, simulating, testing, installing, implementing, and verifying electronic circuitry, integrated circuits, semiconductors, printed circuit boards, related electronic products, and electronic systems, and user documentation in the nature of manuals sold as a unit therewith; downloadable cloud computing software for modeling, emulating, fabricating, simulating, testing, implementing, and verifying electronic component design, and user documentation in the nature of manuals sold as a unit therewith; downloadable databases of electronic computer aided design software, downloadable computer software manuals for all of the aforementioned software\n\n69.\n\nEfficient storage of error correcting code information\n\nApplication Number 18110737 Grant Number 11934269 Status In Force Filing Date 2023-02-16 First Publication Date 2023-08-31 Grant Date 2024-03-19 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nKedia, Amit\n\nKariya, Kartik Dayalal\n\nMenon, Sreeja\n\nWoo, Steven C.\n\nAbstract\n\nMultiple independent point-to-point memory channels are operated, by at least one controller, in parallel to form a wider memory channel. The memory components on these point-to-point channels include the ability to connect to multiple (e.g., 2) instances of these independent memory channels. The controller operates multiple instances of the wider channels with the memory components configured in a clamshell mode. A single memory component is also operated in clamshell mode to provide error correction code information, independently of the other wider channels, to multiple instances of the wider memory channel.\n\nIPC Classes ?\n\nG06F 11/10 - Adding special bits or symbols to the coded information, e.g. parity check, casting out nines or elevens\n\nG06F 11/00 - Error detection; Error correction; Monitoring\n\nG06F 13/00 - Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units\n\nG06F 13/40 - Bus structure\n\n70.\n\nDiagnosing multicycle faults and/or defects with single cycle ATPG test patterns\n\nApplication Number 17366227 Grant Number 11740284 Status In Force Filing Date 2021-07-02 First Publication Date 2023-08-29 Grant Date 2023-08-29 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nChokhani, Arvind\n\nSwenton, Joseph Michael\n\nAmodeo, Martin Thomas\n\nAbstract\n\nAn integrated circuit (IC) test engine generates single cycle test patterns for testing for candidate faults and/or defects of a first set of static faults and/or defects of an IC design. A diagnostics engine receives single cycle test result data characterizing application of the single cycle test patterns to a fabricated IC chip based on the IC design and fault-simulates a subset of the single cycle test patterns against a fault model that includes multicycle faults and/or defects utilizing sim-shifting to diagnose a second set of static faults and/or defects in the fabricated IC chip that are only detectable with multicycle test patterns. The diagnostics engine further scores candidate faults and/or defects in the first set of static faults and/or defects and the second set of static faults and/or defects for applicable test patterns to determine a most likely fault and/or defect present in the fabricated IC chip.\n\nIPC Classes ?\n\nG01R 31/3177 - Testing of logic operation, e.g. by logic analysers\n\nG06F 30/392 - Floor-planning or layout, e.g. partitioning or placement\n\nG06F 30/31 - Design entry, e.g. editors specifically adapted for circuit design\n\n72.\n\nDigitally-controlled quadrature correction loop\n\nApplication Number 17305578 Grant Number 11736230 Status In Force Filing Date 2021-07-09 First Publication Date 2023-08-22 Grant Date 2023-08-22 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nMekky, Rania Hassan Abdellatif Abdelrahim\n\nDelage, Jean-Francois\n\nFortin, Guillaume\n\nAbstract\n\nA method and system for performing a duty cycle correction and quadrature error correction for a quarter-rate architecture TX/RX communication system, including correcting a duty cycle error between a first clock signal and a second clock signal, and correcting a quadrature error between a third clock signal and a fourth clock signal.\n\nIPC Classes ?\n\nH04L 1/00 - Arrangements for detecting or preventing errors in the information received\n\nH03K 19/017 - Modifications for accelerating switching in field-effect transistor circuits\n\nH03K 19/0185 - Coupling arrangements; Interface arrangements using field-effect transistors only\n\nH03K 19/21 - EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical\n\nH04L 7/00 - Arrangements for synchronising receiver with transmitter\n\nH04L 27/38 - Demodulator circuits; Receiver circuits\n\nH04L 1/1607 - Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals - Details of the supervisory signal\n\nH04L 7/033 - Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal- generating means, e.g. using a phase-locked loop\n\nH04L 27/00 - Modulated-carrier systems\n\n73.\n\nRouting congestion based on fractional via cost and via density\n\nApplication Number 17314932 Grant Number 11734485 Status In Force Filing Date 2021-05-07 First Publication Date 2023-08-22 Grant Date 2023-08-22 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nPosser, Gracieli\n\nLiu, Derong\n\nYildiz, Mehmet Can\n\nLi, Zhuo\n\nAbstract\n\nVarious embodiments provide for routing a circuit design using routing congestion based on fractional via cost, via density, or both in view of one or more design rules. For instance, some embodiments model via cost based on one or more design rules to determine routing congestion, where routing demand (e.g., routing capacity occupied by) of a via is fractional to the amount of the track blocked by the via. Additionally, some embodiments apply via density modeling based on one or more design rules to determine a routing demand of a via for routing congestion.\n\nIPC Classes ?\n\nG06F 30/394 - Routing\n\nG06F 30/392 - Floor-planning or layout, e.g. partitioning or placement\n\nG06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]\n\n74.\n\nMethod and system for saving and restoring of initialization actions on dut and corresponding test environment\n\nApplication Number 17076850 Grant Number 11719749 Status In Force Filing Date 2020-10-22 First Publication Date 2023-08-08 Grant Date 2023-08-08 Owner CADENCE DESIGN SYSTEMS, INC. (USA) Inventor\n\nAnnepu, Tirumala Surya Prasad\n\nFuss, Shai\n\nKirshenbaum, Zeev\n\nAbstract\n\nA computer implemented method may include executing a first simulation test for testing a device under test (DUT) and a corresponding test environment; saving a snapshot image of the DUT and of the corresponding test environment upon completion of initialization actions included in the first simulation test to configure the DUT; compiling a DUT part of a second simulation test into the saved snapshot image of the DUT to obtain a restore image for the DUT; loading the restore image of the DUT and restoring the snapshot image of the test environment; loading a test environment part of the second simulation test; and executing the second simulation test on the DUT and corresponding test environment.\n\nIPC Classes ?\n\nG01R 31/317 - Testing of digital circuits\n\nG06F 30/20 - Design optimisation, verification or simulation\n\nG06F 9/4401 - Bootstrapping\n\n75.\n\nSystem and method for memory management\n\nApplication Number 17536440 Grant Number 11720287 Status In Force Filing Date 2021-11-29 First Publication Date 2023-08-08 Grant Date 2023-08-08 Owner Cadence Design Systems, Inc. (USA) Inventor Maclaren, John Michael\n\nAbstract\n\nEmbodiments include herein are directed towards a double data rate (âDDRâ) controller system. Embodiments may include a plurality of read data buffers, wherein each of the plurality of read data buffers is configured for read data storage and is of a same size. Embodiments may further include a port read response queue that stores information corresponding to an incoming read and a command queue configured to receive read data buffer state information from the port read response queue. Embodiments may also include a read data buffer allocation tracker configured to track a state of each of the plurality of read data buffers.\n\nIPC Classes ?\n\nG06F 3/06 - Digital input from, or digital output to, record carriers\n\n76.\n\nDevice and method for low-latency and encrypted hardware layer communication\n\nApplication Number 17399953 Grant Number 11722291 Status In Force Filing Date 2021-08-11 First Publication Date 2023-08-08 Grant Date 2023-08-08 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nHo, Steven\n\nKrishnamurthy, Gopi\n\nMathew, Anish\n\nAbstract\n\nA method of low-latency and encrypted hardware layer communication includes calculating, by an encryption circuit of a communication bridge controller, a pre-calculated encryption keys corresponding to a block encryptor of the encryption circuit, each block encryptor configured to use a corresponding pre-calculated encryption key to encrypt a corresponding unencrypted data block of a data transmission having one or more unencrypted data blocks, storing the one or more pre-calculated encryption keys in an encryption key memory associated with the communication bridge, for each unecrypted data block, encrypting the unencrypted data block using the corresponding pre-calculated encryption key to generate an encrypted data block and an authentication code block for the unencrypted data block, aggregating one or more encrypted data blocks into an encrypted data transmission, and generating an authenticated code corresponding to the encrypted data transmission based upon each of the authentication code blocks of each of the encrypted data blocks.\n\nIPC Classes ?\n\nH04L 9/06 - Arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for blockwise coding, e.g. D.E.S. systems\n\nH04L 9/08 - Key distribution\n\n77.\n\nSystem and method for consolidating and applying manufacturing constraints\n\nApplication Number 17160687 Grant Number 11714948 Status In Force Filing Date 2021-01-28 First Publication Date 2023-08-01 Grant Date 2023-08-01 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nBhattacharyya, Utpal\n\nLawson, Randall Scott\n\nAcheson, Edward Brian\n\nSharma, Amit\n\nAbstract\n\nThe present disclosure relates to a system and method for use in an electronic circuit design. Embodiments may include receiving, using a processor, one or more DFM rules files from at least one PCB fabricator and importing the one or more DFM rules files to a DFM rule aggregator database. Embodiments may also include grouping one or more rules associated with the one or more DFM rules files using an automated or manual operation. Embodiments may further include performing automatic or manual rule aggregation on the grouped rules based upon, at least in part, rules aggregation information including a DFM template file.\n\nIPC Classes ?\n\nG06F 7/50 - Adding; Subtracting\n\nG06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]\n\nG06F 30/3323 - Design verification, e.g. functional simulation or model checking using formal methods, e.g. equivalence checking or property checking\n\nG06F 115/12 - Printed circuit boards [PCB] or multi-chip modules [MCM]\n\nG06F 111/16 - Customisation or personalisation\n\nG06F 111/04 - Constraint-based CAD\n\n78.\n\nPattern detection based parameter adaptation\n\nApplication Number 18096661 Grant Number 11881883 Status In Force Filing Date 2023-01-13 First Publication Date 2023-07-20 Grant Date 2024-01-23 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nWang, Nanyan\n\nVan Ierssel, Marcus\n\nAbstract\n\nAn integrated circuit that includes a feedback loop to adapt receiver parameters. The feedback loop includes a receiver to sample a signal and produce a sampled signal sequence. The feedback loop also includes a first pattern counter to detect and count occurrences of a first pattern in the sampled signal sequence, and a second pattern counter to detect and count occurrences of a second pattern in the sampled signal sequence. Control circuitry coupled to the receiver adapts a parameter value of the receiver to minimize a difference between a first ratio and a second ratio. The first ratio is a target ratio. The second ratio is between a first counted number of occurrences of the first pattern in the sampled signal sequence and a second counted number of occurrences of the second pattern in the sample signal sequence.\n\nIPC Classes ?\n\nH04B 1/16 - Circuits\n\n79.\n\nMethod, product, and system for automated, guided, and region-based layer density balancing\n\nApplication Number 17219675 Grant Number 11687694 Status In Force Filing Date 2021-03-31 First Publication Date 2023-06-27 Grant Date 2023-06-27 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nLin, Yu-Chen\n\nChang, Yi-Ning\n\nLockman, Tyler James\n\nAbstract\n\nAn approach is disclosed herein for balancing layer densities in using an automated process. The approach disclosed herein operates on a region-by-region and layer-by-layer basis to perform parameterized layer balancing. In some embodiments, the process comprises determining densities of respective layers in respective regions, evaluating each layer and region to determine whether operations need to be taken to balance those layers in the corresponding regions, determining what those actions should be, and then implementing those actions. Additionally, in some embodiments, the process may operate in different orders and may be associated with a looping flow until a layout being processed has been balanced.\n\nIPC Classes ?\n\nG06F 30/392 - Floor-planning or layout, e.g. partitioning or placement\n\nG06F 30/398 - Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]\n\n80.\n\nMethod, product, and apparatus for a multidimensional processing array for hardware acceleration of convolutional neural network inference\n\nApplication Number 16946674 Grant Number 11687831 Status In Force Filing Date 2020-06-30 First Publication Date 2023-06-27 Grant Date 2023-06-27 Owner Cadence Design Systems, Inc. (USA) Inventor\n\nHung, Ngai Ngai William\n\nGoswami, Dhiraj\n\nZimmer, Michael Patrick\n\nLiu, Yong\n\nAbstract\n\nAn approach includes receiving a machine learning processing job, executing the machine learning processing job using parallel processing of multiple output pixels each cycle by wal"
    }
}