
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.140419                       # Number of seconds simulated
sim_ticks                                1140419227000                       # Number of ticks simulated
final_tick                               1640752198500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204837                       # Simulator instruction rate (inst/s)
host_op_rate                                   204837                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77866726                       # Simulator tick rate (ticks/s)
host_mem_usage                                2202144                       # Number of bytes of host memory used
host_seconds                                 14645.78                       # Real time elapsed on the host
sim_insts                                  3000000007                       # Number of instructions simulated
sim_ops                                    3000000007                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       108928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             110080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        95296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst         1010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        95516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 96526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         1010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             1010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           83562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                83562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           83562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         1010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        95516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               180088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1720                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1489                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      1720                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1489                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                     110080                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   95296                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd               110080                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                95296                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 114                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 140                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  63                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                 125                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                  88                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 219                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 121                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 133                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 145                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                 104                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 53                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 77                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 98                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                100                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 77                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 63                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                 102                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 119                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  55                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                 114                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  80                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 174                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  97                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 121                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 141                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  94                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 41                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 59                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 79                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 88                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 65                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 60                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1136797572500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  1720                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1489                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    1646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.573120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.467001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.921181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64            1419     84.01%     84.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             82      4.85%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             30      1.78%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             18      1.07%     91.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             10      0.59%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             18      1.07%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             21      1.24%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             17      1.01%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576             12      0.71%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640             10      0.59%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704             11      0.65%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              7      0.41%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              8      0.47%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              4      0.24%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              4      0.24%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             1      0.06%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             4      0.24%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152             1      0.06%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             5      0.30%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      0.06%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.06%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             1      0.06%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             2      0.12%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600             1      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048             1      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1689                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     35243000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                76251750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    8600000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  32408750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     20490.12                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18842.30                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                44332.41                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.10                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.08                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.10                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.08                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.62                       # Average write queue length over time
system.mem_ctrls.readRowHits                     1360                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     143                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 9.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  354252905.11                       # Average gap between requests
system.membus.throughput                       180088                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 338                       # Transaction distribution
system.membus.trans_dist::ReadResp                338                       # Transaction distribution
system.membus.trans_dist::Writeback              1489                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1382                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1382                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4929                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       205376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              205376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 205376                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             7560500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8151250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       922011123                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    904561323                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     90979939                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    561931213                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       561547303                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.931680                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        15529618                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          338                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            997724943                       # DTB read hits
system.switch_cpus.dtb.read_misses            8701565                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1006426508                       # DTB read accesses
system.switch_cpus.dtb.write_hits           130536809                       # DTB write hits
system.switch_cpus.dtb.write_misses            846202                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       131383011                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1128261752                       # DTB hits
system.switch_cpus.dtb.data_misses            9547767                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1137809519                       # DTB accesses
system.switch_cpus.itb.fetch_hits           870467383                       # ITB hits
system.switch_cpus.itb.fetch_misses              1546                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       870468929                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2280838454                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    919185422                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             5429668932                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           922011123                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    577076921                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1003047769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       440001131                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       11578102                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        10627                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         870467383                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      37714917                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2280832430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.380565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.124881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1277784661     56.02%     56.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        101867920      4.47%     60.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         84083245      3.69%     64.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         13907943      0.61%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         99331804      4.36%     69.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        249506907     10.94%     80.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         77624628      3.40%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6501402      0.29%     83.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        370223920     16.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2280832430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.404242                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.380558                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        969651561                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       9522188                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         951633620                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3015002                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      347010058                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      1687595                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           370                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     5171666438                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           394                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      347010058                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1018819776                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1321822                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        90448                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         905122654                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       8467671                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4911708893                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           249                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          28115                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       8089355                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3901916317                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7077553170                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   7077470704                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        82466                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643231                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       2318273033                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3341                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3003                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          29064577                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1187319786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    160123615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     28366062                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       297311                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4396028383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3648397315                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     15678686                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2337264353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1340163487                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2409                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2280832430                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.599590                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.715837                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    963402355     42.24%     42.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    250448873     10.98%     53.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    369137998     16.18%     69.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    349105699     15.31%     84.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    190536812      8.35%     93.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    111270718      4.88%     97.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     35939982      1.58%     99.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9705325      0.43%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1284668      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2280832430                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1039374     16.94%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5078293     82.78%     99.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16673      0.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2438797897     66.85%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         7995      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18777      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13422      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7184      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1072493750     29.40%     96.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    137058290      3.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3648397315                       # Type of FU issued
system.switch_cpus.iq.rate                   1.599586                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             6134341                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001681                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   9599344477                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   6733223390                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3337443431                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        95606                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        82228                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        44802                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3654483853                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           47803                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2206829                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    638880613                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        26326                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9340                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     85380808                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1005409                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      347010058                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           15783                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          9727                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4397116912                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2242389                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1187319786                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    160123615                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2760                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           8883                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9340                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     76989227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     44604793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    121594020                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3507681099                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1006426555                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    140716212                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               1084112                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1137809573                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        474960967                       # Number of branches executed
system.switch_cpus.iew.exec_stores          131383018                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.537891                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3400823301                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3337488233                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2520138477                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2947469630                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.463273                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.855018                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2346173397                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     90979581                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1933822372                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.034540                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.915284                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1190710345     61.57%     61.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    345289353     17.86%     79.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    145551391      7.53%     86.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     29970575      1.55%     88.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     89692552      4.64%     93.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30810285      1.59%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19668962      1.02%     95.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     13554657      0.70%     96.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     68574252      3.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1933822372                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615880                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615880                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181967                       # Number of memory references committed
system.switch_cpus.commit.loads             548439160                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856070                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      68574252                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           6193520249                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9045326445                       # The number of ROB writes
system.switch_cpus.timesIdled                      49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    6024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.140419                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.140419                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.876871                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.876871                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       5069278613                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2786043030                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42070                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41204                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 5                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 5                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.000153                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000153                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 3281504385                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         7625345.268470                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          7625345.268470                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             389.277000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1720                       # number of replacements
system.l2.tags.tagsinuse                 32741.475489                       # Cycle average of tags in use
system.l2.tags.total_refs                    61628211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34462                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1788.294672                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7197.475044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    14.984835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   150.444271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         54.756605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      25323.814735                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.219650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.004591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.772821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999191                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     30292573                       # number of ReadReq hits
system.l2.ReadReq_hits::total                30292573                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         19652326                       # number of Writeback hits
system.l2.Writeback_hits::total              19652326                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       286222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                286222                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      30578795                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30578795                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     30578795                       # number of overall hits
system.l2.overall_hits::total                30578795                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           18                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          320                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   338                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1382                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1382                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1702                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1720                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           18                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1702                       # number of overall misses
system.l2.overall_misses::total                  1720                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1338000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     29343500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        30681500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    108312750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     108312750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1338000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    137656250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        138994250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1338000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    137656250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       138994250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           18                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     30292893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            30292911                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     19652326                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          19652326                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       287604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287604                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     30580497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30580515                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     30580497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30580515                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000011                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.004805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004805                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000056                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000056                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 74333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91698.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90773.668639                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 78373.914616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78373.914616                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 74333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 80879.112808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80810.610465                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 74333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 80879.112808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80810.610465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1489                       # number of writebacks
system.l2.writebacks::total                      1489                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          320                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              338                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1382                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1720                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1720                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1131000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     25664500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     26795500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     92456250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     92456250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    118120750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    119251750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    118120750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    119251750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000011                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.004805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004805                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000056                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80201.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 79276.627219                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 66900.325615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66900.325615                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 62833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 69401.145711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69332.412791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 62833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 69401.145711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69332.412791                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2819052632                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           30292911                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          30292911                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         19652326                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287604                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     80813320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              80813356                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3214900672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         3214901824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            3214901824                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        44768746500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             31500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45871145250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3281504396                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 21935777.697921                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  21935777.697921                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           834.923797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1870943087                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2219386.817319                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    16.514964                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   818.408832                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.016128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.799227                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815355                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    870467354                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       870467354                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    870467354                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        870467354                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    870467354                       # number of overall hits
system.cpu.icache.overall_hits::total       870467354                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           29                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           29                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           29                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1985250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1985250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1985250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1985250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1985250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1985250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    870467383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    870467383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    870467383                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    870467383                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    870467383                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    870467383                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68456.896552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68456.896552                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68456.896552                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68456.896552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68456.896552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68456.896552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1357000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1357000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1357000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 75388.888889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75388.888889                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 75388.888889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75388.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 75388.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75388.888889                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           43                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.041992                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         3281504397                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 22454524.279970                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  22454524.279970                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      12.584000                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          30580497                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1029241546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          30581521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.655669                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.681284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.318716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    940458806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       940458806                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74421571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74421571                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          814                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          814                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1014880377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1014880377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1014880377                       # number of overall hits
system.cpu.dcache.overall_hits::total      1014880377                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     54060341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      54060341                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       320229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       320229                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          283                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          283                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     54380570                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       54380570                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     54380570                       # number of overall misses
system.cpu.dcache.overall_misses::total      54380570                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 411484096500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 411484096500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3115813384                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3115813384                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2264500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2264500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 414599909884                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 414599909884                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 414599909884                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 414599909884                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    994519147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    994519147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1069260947                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1069260947                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1069260947                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1069260947                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.054358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054358                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004284                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004284                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.257976                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.257976                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.050858                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050858                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.050858                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050858                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7611.570495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7611.570495                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  9729.953827                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9729.953827                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  8001.766784                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8001.766784                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7624.044946                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7624.044946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7624.044946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7624.044946                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2905071                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        26247                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            809013                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.590883                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   937.392857                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     19652326                       # number of writebacks
system.cpu.dcache.writebacks::total          19652326                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     23767724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     23767724                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        32631                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32631                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     23800355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23800355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     23800355                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23800355                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     30292617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     30292617                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       287598                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287598                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          283                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          283                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     30580215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     30580215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     30580215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     30580215                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 184893455500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 184893455500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1843281672                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1843281672                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1698500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1698500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 186736737172                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 186736737172                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 186736737172                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 186736737172                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003848                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003848                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.257976                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.257976                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.028599                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028599                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.028599                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028599                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  6103.581460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6103.581460                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6409.229800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6409.229800                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  6001.766784                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6001.766784                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  6106.455994                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  6106.455994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  6106.455994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  6106.455994                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
