

================================================================
== Vitis HLS Report for 'compute_all_scores'
================================================================
* Date:           Wed Nov  3 22:44:58 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.724 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  0.344 us|  0.344 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1_VITIS_LOOP_90_2  |       84|       84|        10|          1|          1|    76|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.72>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 13 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 14 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V_0, i28 %all_scores_V_1, i28 %all_scores_V_2, i28 %all_scores_V_3, i28 %all_scores_V_4, i28 %all_scores_V_5, i28 %all_scores_V_6, i28 %all_scores_V_7, i28 %all_scores_V_8, i28 %all_scores_V_9, i28 %all_scores_V_10, i28 %all_scores_V_11, i28 %all_scores_V_12, i28 %all_scores_V_13, i28 %all_scores_V_14, i28 %all_scores_V_15, i28 %all_scores_V_16, i28 %all_scores_V_17, i28 %all_scores_V_18, void @all_scores_V_19, void @all_scores_V_20, void @all_scores_V_21, void @all_scores_V_22, void @all_scores_V_23, void @all_scores_V_24, void @all_scores_V_25, void @all_scores_V_26, void @all_scores_V_27, void @all_scores_V_28, void @all_scores_V_29, void @all_scores_V_30, void @all_scores_V_31, void @all_scores_V_32, void @all_scores_V_33, void @all_scores_V_34, void @all_scores_V_35, void @all_scores_V_36, void @all_scores_V_37, void @all_scores_V_38, void @all_scores_V_39, void @all_scores_V_40, void @all_scores_V_41, void @all_scores_V_42, void @all_scores_V_43, void @all_scores_V_44, void @all_scores_V_45, void @all_scores_V_46, void @all_scores_V_47, void @all_scores_V_48, void @all_scores_V_49, void @all_scores_V_50, void @all_scores_V_51, void @all_scores_V_52, void @all_scores_V_53, void @all_scores_V_54, void @all_scores_V_55, void @all_scores_V_56, void @all_scores_V_57, void @all_scores_V_58, void @all_scores_V_59, void @all_scores_V_60, void @all_scores_V_61, void @all_scores_V_62, void @all_scores_V_63, void @all_scores_V_64, void @all_scores_V_65, void @all_scores_V_66, void @all_scores_V_67, void @all_scores_V_68, void @all_scores_V_69, void @all_scores_V_70, void @all_scores_V_71, void @all_scores_V_72, void @all_scores_V_73, void @all_scores_V_74, void @all_scores_V_75, void @all_scores_V_76, void @all_scores_V_77, void @all_scores_V_78, void @all_scores_V_79, void @all_scores_V_80, void @all_scores_V_81, void @all_scores_V_82, void @all_scores_V_83, void @all_scores_V_84, void @all_scores_V_85, void @all_scores_V_86, void @all_scores_V_87, void @all_scores_V_88, void @all_scores_V_89, void @all_scores_V_90, void @all_scores_V_91, void @all_scores_V_92, void @all_scores_V_93, void @all_scores_V_94, void @all_scores_V_95, void @all_scores_V_96, void @all_scores_V_97, void @all_scores_V_98, void @all_scores_V_99, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_target_V_0, i28 %scores_target_V_1, i28 %scores_target_V_2, i28 %scores_target_V_3, i28 %scores_target_V_4, i28 %scores_target_V_5, i28 %scores_target_V_6, i28 %scores_target_V_7, i28 %scores_target_V_8, i28 %scores_target_V_9, i28 %scores_target_V_10, i28 %scores_target_V_11, i28 %scores_target_V_12, i28 %scores_target_V_13, i28 %scores_target_V_14, i28 %scores_target_V_15, i28 %scores_target_V_16, i28 %scores_target_V_17, i28 %scores_target_V_18, void @scores_target_V_19, void @scores_target_V_20, void @scores_target_V_21, void @scores_target_V_22, void @scores_target_V_23, void @scores_target_V_24, void @scores_target_V_25, void @scores_target_V_26, void @scores_target_V_27, void @scores_target_V_28, void @scores_target_V_29, void @scores_target_V_30, void @scores_target_V_31, void @scores_target_V_32, void @scores_target_V_33, void @scores_target_V_34, void @scores_target_V_35, void @scores_target_V_36, void @scores_target_V_37, void @scores_target_V_38, void @scores_target_V_39, void @scores_target_V_40, void @scores_target_V_41, void @scores_target_V_42, void @scores_target_V_43, void @scores_target_V_44, void @scores_target_V_45, void @scores_target_V_46, void @scores_target_V_47, void @scores_target_V_48, void @scores_target_V_49, void @scores_target_V_50, void @scores_target_V_51, void @scores_target_V_52, void @scores_target_V_53, void @scores_target_V_54, void @scores_target_V_55, void @scores_target_V_56, void @scores_target_V_57, void @scores_target_V_58, void @scores_target_V_59, void @scores_target_V_60, void @scores_target_V_61, void @scores_target_V_62, void @scores_target_V_63, void @scores_target_V_64, void @scores_target_V_65, void @scores_target_V_66, void @scores_target_V_67, void @scores_target_V_68, void @scores_target_V_69, void @scores_target_V_70, void @scores_target_V_71, void @scores_target_V_72, void @scores_target_V_73, void @scores_target_V_74, void @scores_target_V_75, void @scores_target_V_76, void @scores_target_V_77, void @scores_target_V_78, void @scores_target_V_79, void @scores_target_V_80, void @scores_target_V_81, void @scores_target_V_82, void @scores_target_V_83, void @scores_target_V_84, void @scores_target_V_85, void @scores_target_V_86, void @scores_target_V_87, void @scores_target_V_88, void @scores_target_V_89, void @scores_target_V_90, void @scores_target_V_91, void @scores_target_V_92, void @scores_target_V_93, void @scores_target_V_94, void @scores_target_V_95, void @scores_target_V_96, void @scores_target_V_97, void @scores_target_V_98, void @scores_target_V_99, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_source_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln89 = store i7 0, i7 %indvar_flatten" [GAT_compute.cc:89]   --->   Operation 19 'store' 'store_ln89' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln89 = store i3 0, i3 %nh" [GAT_compute.cc:89]   --->   Operation 20 'store' 'store_ln89' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln89 = store i5 0, i5 %n1" [GAT_compute.cc:89]   --->   Operation 21 'store' 'store_ln89' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [GAT_compute.cc:89]   --->   Operation 22 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [GAT_compute.cc:89]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln89 = icmp_eq  i7 %indvar_flatten_load, i7 76" [GAT_compute.cc:89]   --->   Operation 25 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.89ns)   --->   "%add_ln89_1 = add i7 %indvar_flatten_load, i7 1" [GAT_compute.cc:89]   --->   Operation 26 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split3, void" [GAT_compute.cc:89]   --->   Operation 27 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n1_load = load i5 %n1" [GAT_compute.cc:90]   --->   Operation 28 'load' 'n1_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nh_load = load i3 %nh" [GAT_compute.cc:89]   --->   Operation 29 'load' 'nh_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.74ns)   --->   "%add_ln89 = add i3 %nh_load, i3 1" [GAT_compute.cc:89]   --->   Operation 30 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.87ns)   --->   "%icmp_ln90 = icmp_eq  i5 %n1_load, i5 19" [GAT_compute.cc:90]   --->   Operation 31 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i5 0, i5 %n1_load" [GAT_compute.cc:89]   --->   Operation 32 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln89_2 = select i1 %icmp_ln90, i3 %add_ln89, i3 %nh_load" [GAT_compute.cc:89]   --->   Operation 33 'select' 'select_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln712_23 = zext i3 %select_ln89_2"   --->   Operation 34 'zext' 'zext_ln712_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 35 [3/3] (1.08ns) (grouped into DSP with root node add_ln95)   --->   "%mul_ln712 = mul i9 %zext_ln712_23, i9 100"   --->   Operation 35 'mul' 'mul_ln712' <Predicate = (!icmp_ln89)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.87ns)   --->   "%add_ln90 = add i5 %select_ln89, i5 1" [GAT_compute.cc:90]   --->   Operation 36 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln89 = store i7 %add_ln89_1, i7 %indvar_flatten" [GAT_compute.cc:89]   --->   Operation 37 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln89 = store i3 %select_ln89_2, i3 %nh" [GAT_compute.cc:89]   --->   Operation 38 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln90 = store i5 %add_ln90, i5 %n1" [GAT_compute.cc:90]   --->   Operation 39 'store' 'store_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 40 [2/3] (1.08ns) (grouped into DSP with root node add_ln95)   --->   "%mul_ln712 = mul i9 %zext_ln712_23, i9 100"   --->   Operation 40 'mul' 'mul_ln712' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node add_ln95)   --->   "%mul_ln712 = mul i9 %zext_ln712_23, i9 100"   --->   Operation 41 'mul' 'mul_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %select_ln89" [GAT_compute.cc:95]   --->   Operation 42 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln95 = add i9 %mul_ln712, i9 %zext_ln95" [GAT_compute.cc:95]   --->   Operation 43 'add' 'add_ln95' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i3 %select_ln89_2" [GAT_compute.cc:89]   --->   Operation 44 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%scores_target_V_0_addr = getelementptr i28 %scores_target_V_0, i64 0, i64 %zext_ln89"   --->   Operation 45 'getelementptr' 'scores_target_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (1.35ns)   --->   "%scores_target_V_0_load = load i2 %scores_target_V_0_addr" [GAT_compute.cc:89]   --->   Operation 46 'load' 'scores_target_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%scores_target_V_1_addr = getelementptr i28 %scores_target_V_1, i64 0, i64 %zext_ln89"   --->   Operation 47 'getelementptr' 'scores_target_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.35ns)   --->   "%scores_target_V_1_load = load i2 %scores_target_V_1_addr" [GAT_compute.cc:89]   --->   Operation 48 'load' 'scores_target_V_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%scores_target_V_2_addr = getelementptr i28 %scores_target_V_2, i64 0, i64 %zext_ln89"   --->   Operation 49 'getelementptr' 'scores_target_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (1.35ns)   --->   "%scores_target_V_2_load = load i2 %scores_target_V_2_addr" [GAT_compute.cc:89]   --->   Operation 50 'load' 'scores_target_V_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%scores_target_V_3_addr = getelementptr i28 %scores_target_V_3, i64 0, i64 %zext_ln89"   --->   Operation 51 'getelementptr' 'scores_target_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.35ns)   --->   "%scores_target_V_3_load = load i2 %scores_target_V_3_addr" [GAT_compute.cc:89]   --->   Operation 52 'load' 'scores_target_V_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%scores_target_V_4_addr = getelementptr i28 %scores_target_V_4, i64 0, i64 %zext_ln89"   --->   Operation 53 'getelementptr' 'scores_target_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (1.35ns)   --->   "%scores_target_V_4_load = load i2 %scores_target_V_4_addr" [GAT_compute.cc:89]   --->   Operation 54 'load' 'scores_target_V_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%scores_target_V_5_addr = getelementptr i28 %scores_target_V_5, i64 0, i64 %zext_ln89"   --->   Operation 55 'getelementptr' 'scores_target_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (1.35ns)   --->   "%scores_target_V_5_load = load i2 %scores_target_V_5_addr" [GAT_compute.cc:89]   --->   Operation 56 'load' 'scores_target_V_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%scores_target_V_6_addr = getelementptr i28 %scores_target_V_6, i64 0, i64 %zext_ln89"   --->   Operation 57 'getelementptr' 'scores_target_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%scores_target_V_6_load = load i2 %scores_target_V_6_addr" [GAT_compute.cc:89]   --->   Operation 58 'load' 'scores_target_V_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%scores_target_V_7_addr = getelementptr i28 %scores_target_V_7, i64 0, i64 %zext_ln89"   --->   Operation 59 'getelementptr' 'scores_target_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (1.35ns)   --->   "%scores_target_V_7_load = load i2 %scores_target_V_7_addr" [GAT_compute.cc:89]   --->   Operation 60 'load' 'scores_target_V_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%scores_target_V_8_addr = getelementptr i28 %scores_target_V_8, i64 0, i64 %zext_ln89"   --->   Operation 61 'getelementptr' 'scores_target_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (1.35ns)   --->   "%scores_target_V_8_load = load i2 %scores_target_V_8_addr" [GAT_compute.cc:89]   --->   Operation 62 'load' 'scores_target_V_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%scores_target_V_9_addr = getelementptr i28 %scores_target_V_9, i64 0, i64 %zext_ln89"   --->   Operation 63 'getelementptr' 'scores_target_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.35ns)   --->   "%scores_target_V_9_load = load i2 %scores_target_V_9_addr" [GAT_compute.cc:89]   --->   Operation 64 'load' 'scores_target_V_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%scores_target_V_10_addr = getelementptr i28 %scores_target_V_10, i64 0, i64 %zext_ln89"   --->   Operation 65 'getelementptr' 'scores_target_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (1.35ns)   --->   "%scores_target_V_10_load = load i2 %scores_target_V_10_addr" [GAT_compute.cc:89]   --->   Operation 66 'load' 'scores_target_V_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%scores_target_V_11_addr = getelementptr i28 %scores_target_V_11, i64 0, i64 %zext_ln89"   --->   Operation 67 'getelementptr' 'scores_target_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.35ns)   --->   "%scores_target_V_11_load = load i2 %scores_target_V_11_addr" [GAT_compute.cc:89]   --->   Operation 68 'load' 'scores_target_V_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%scores_target_V_12_addr = getelementptr i28 %scores_target_V_12, i64 0, i64 %zext_ln89"   --->   Operation 69 'getelementptr' 'scores_target_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.35ns)   --->   "%scores_target_V_12_load = load i2 %scores_target_V_12_addr" [GAT_compute.cc:89]   --->   Operation 70 'load' 'scores_target_V_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%scores_target_V_13_addr = getelementptr i28 %scores_target_V_13, i64 0, i64 %zext_ln89"   --->   Operation 71 'getelementptr' 'scores_target_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (1.35ns)   --->   "%scores_target_V_13_load = load i2 %scores_target_V_13_addr" [GAT_compute.cc:89]   --->   Operation 72 'load' 'scores_target_V_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%scores_target_V_14_addr = getelementptr i28 %scores_target_V_14, i64 0, i64 %zext_ln89"   --->   Operation 73 'getelementptr' 'scores_target_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (1.35ns)   --->   "%scores_target_V_14_load = load i2 %scores_target_V_14_addr" [GAT_compute.cc:89]   --->   Operation 74 'load' 'scores_target_V_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%scores_target_V_15_addr = getelementptr i28 %scores_target_V_15, i64 0, i64 %zext_ln89"   --->   Operation 75 'getelementptr' 'scores_target_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (1.35ns)   --->   "%scores_target_V_15_load = load i2 %scores_target_V_15_addr" [GAT_compute.cc:89]   --->   Operation 76 'load' 'scores_target_V_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%scores_target_V_16_addr = getelementptr i28 %scores_target_V_16, i64 0, i64 %zext_ln89"   --->   Operation 77 'getelementptr' 'scores_target_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (1.35ns)   --->   "%scores_target_V_16_load = load i2 %scores_target_V_16_addr" [GAT_compute.cc:89]   --->   Operation 78 'load' 'scores_target_V_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%scores_target_V_17_addr = getelementptr i28 %scores_target_V_17, i64 0, i64 %zext_ln89"   --->   Operation 79 'getelementptr' 'scores_target_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (1.35ns)   --->   "%scores_target_V_17_load = load i2 %scores_target_V_17_addr" [GAT_compute.cc:89]   --->   Operation 80 'load' 'scores_target_V_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%scores_target_V_18_addr = getelementptr i28 %scores_target_V_18, i64 0, i64 %zext_ln89"   --->   Operation 81 'getelementptr' 'scores_target_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (1.35ns)   --->   "%scores_target_V_18_load = load i2 %scores_target_V_18_addr" [GAT_compute.cc:89]   --->   Operation 82 'load' 'scores_target_V_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_4 : Operation 83 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln95 = add i9 %mul_ln712, i9 %zext_ln95" [GAT_compute.cc:95]   --->   Operation 83 'add' 'add_ln95' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i9 %add_ln95" [GAT_compute.cc:95]   --->   Operation 84 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%scores_source_V_addr = getelementptr i28 %scores_source_V, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 85 'getelementptr' 'scores_source_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (1.35ns)   --->   "%scores_source_V_load = load i9 %scores_source_V_addr" [GAT_compute.cc:95]   --->   Operation 86 'load' 'scores_source_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>

State 5 <SV = 4> <Delay = 2.50>
ST_5 : Operation 87 [1/2] (1.35ns)   --->   "%scores_target_V_0_load = load i2 %scores_target_V_0_addr" [GAT_compute.cc:89]   --->   Operation 87 'load' 'scores_target_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 88 [1/2] (1.35ns)   --->   "%scores_target_V_1_load = load i2 %scores_target_V_1_addr" [GAT_compute.cc:89]   --->   Operation 88 'load' 'scores_target_V_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 89 [1/2] (1.35ns)   --->   "%scores_target_V_2_load = load i2 %scores_target_V_2_addr" [GAT_compute.cc:89]   --->   Operation 89 'load' 'scores_target_V_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 90 [1/2] (1.35ns)   --->   "%scores_target_V_3_load = load i2 %scores_target_V_3_addr" [GAT_compute.cc:89]   --->   Operation 90 'load' 'scores_target_V_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 91 [1/2] (1.35ns)   --->   "%scores_target_V_4_load = load i2 %scores_target_V_4_addr" [GAT_compute.cc:89]   --->   Operation 91 'load' 'scores_target_V_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 92 [1/2] (1.35ns)   --->   "%scores_target_V_5_load = load i2 %scores_target_V_5_addr" [GAT_compute.cc:89]   --->   Operation 92 'load' 'scores_target_V_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 93 [1/2] (1.35ns)   --->   "%scores_target_V_6_load = load i2 %scores_target_V_6_addr" [GAT_compute.cc:89]   --->   Operation 93 'load' 'scores_target_V_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 94 [1/2] (1.35ns)   --->   "%scores_target_V_7_load = load i2 %scores_target_V_7_addr" [GAT_compute.cc:89]   --->   Operation 94 'load' 'scores_target_V_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 95 [1/2] (1.35ns)   --->   "%scores_target_V_8_load = load i2 %scores_target_V_8_addr" [GAT_compute.cc:89]   --->   Operation 95 'load' 'scores_target_V_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 96 [1/2] (1.35ns)   --->   "%scores_target_V_9_load = load i2 %scores_target_V_9_addr" [GAT_compute.cc:89]   --->   Operation 96 'load' 'scores_target_V_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 97 [1/2] (1.35ns)   --->   "%scores_target_V_10_load = load i2 %scores_target_V_10_addr" [GAT_compute.cc:89]   --->   Operation 97 'load' 'scores_target_V_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 98 [1/2] (1.35ns)   --->   "%scores_target_V_11_load = load i2 %scores_target_V_11_addr" [GAT_compute.cc:89]   --->   Operation 98 'load' 'scores_target_V_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 99 [1/2] (1.35ns)   --->   "%scores_target_V_12_load = load i2 %scores_target_V_12_addr" [GAT_compute.cc:89]   --->   Operation 99 'load' 'scores_target_V_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 100 [1/2] (1.35ns)   --->   "%scores_target_V_13_load = load i2 %scores_target_V_13_addr" [GAT_compute.cc:89]   --->   Operation 100 'load' 'scores_target_V_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 101 [1/2] (1.35ns)   --->   "%scores_target_V_14_load = load i2 %scores_target_V_14_addr" [GAT_compute.cc:89]   --->   Operation 101 'load' 'scores_target_V_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 102 [1/2] (1.35ns)   --->   "%scores_target_V_15_load = load i2 %scores_target_V_15_addr" [GAT_compute.cc:89]   --->   Operation 102 'load' 'scores_target_V_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 103 [1/2] (1.35ns)   --->   "%scores_target_V_16_load = load i2 %scores_target_V_16_addr" [GAT_compute.cc:89]   --->   Operation 103 'load' 'scores_target_V_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 104 [1/2] (1.35ns)   --->   "%scores_target_V_17_load = load i2 %scores_target_V_17_addr" [GAT_compute.cc:89]   --->   Operation 104 'load' 'scores_target_V_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 105 [1/2] (1.35ns)   --->   "%scores_target_V_18_load = load i2 %scores_target_V_18_addr" [GAT_compute.cc:89]   --->   Operation 105 'load' 'scores_target_V_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 4> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i28 %scores_target_V_0_load" [GAT_compute.cc:89]   --->   Operation 106 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i28 %scores_target_V_1_load" [GAT_compute.cc:89]   --->   Operation 107 'trunc' 'trunc_ln89_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = trunc i28 %scores_target_V_2_load" [GAT_compute.cc:89]   --->   Operation 108 'trunc' 'trunc_ln89_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln89_3 = trunc i28 %scores_target_V_3_load" [GAT_compute.cc:89]   --->   Operation 109 'trunc' 'trunc_ln89_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln89_4 = trunc i28 %scores_target_V_4_load" [GAT_compute.cc:89]   --->   Operation 110 'trunc' 'trunc_ln89_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln89_5 = trunc i28 %scores_target_V_5_load" [GAT_compute.cc:89]   --->   Operation 111 'trunc' 'trunc_ln89_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln89_6 = trunc i28 %scores_target_V_6_load" [GAT_compute.cc:89]   --->   Operation 112 'trunc' 'trunc_ln89_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln89_7 = trunc i28 %scores_target_V_7_load" [GAT_compute.cc:89]   --->   Operation 113 'trunc' 'trunc_ln89_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln89_8 = trunc i28 %scores_target_V_8_load" [GAT_compute.cc:89]   --->   Operation 114 'trunc' 'trunc_ln89_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln89_9 = trunc i28 %scores_target_V_9_load" [GAT_compute.cc:89]   --->   Operation 115 'trunc' 'trunc_ln89_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln89_10 = trunc i28 %scores_target_V_10_load" [GAT_compute.cc:89]   --->   Operation 116 'trunc' 'trunc_ln89_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln89_11 = trunc i28 %scores_target_V_11_load" [GAT_compute.cc:89]   --->   Operation 117 'trunc' 'trunc_ln89_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln89_12 = trunc i28 %scores_target_V_12_load" [GAT_compute.cc:89]   --->   Operation 118 'trunc' 'trunc_ln89_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln89_13 = trunc i28 %scores_target_V_13_load" [GAT_compute.cc:89]   --->   Operation 119 'trunc' 'trunc_ln89_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln89_14 = trunc i28 %scores_target_V_14_load" [GAT_compute.cc:89]   --->   Operation 120 'trunc' 'trunc_ln89_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln89_15 = trunc i28 %scores_target_V_15_load" [GAT_compute.cc:89]   --->   Operation 121 'trunc' 'trunc_ln89_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln89_16 = trunc i28 %scores_target_V_16_load" [GAT_compute.cc:89]   --->   Operation 122 'trunc' 'trunc_ln89_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln89_17 = trunc i28 %scores_target_V_17_load" [GAT_compute.cc:89]   --->   Operation 123 'trunc' 'trunc_ln89_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln89_18 = trunc i28 %scores_target_V_18_load" [GAT_compute.cc:89]   --->   Operation 124 'trunc' 'trunc_ln89_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (1.35ns)   --->   "%scores_source_V_load = load i9 %scores_source_V_addr" [GAT_compute.cc:95]   --->   Operation 125 'load' 'scores_source_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i28 %scores_source_V_load"   --->   Operation 126 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.15ns)   --->   "%add_ln712 = add i28 %scores_target_V_0_load, i28 %scores_source_V_load"   --->   Operation 127 'add' 'add_ln712' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.14ns)   --->   "%add_ln1548 = add i27 %trunc_ln89, i27 %trunc_ln712"   --->   Operation 128 'add' 'add_ln1548' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712, i32 27"   --->   Operation 129 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.15ns)   --->   "%add_ln712_37 = add i28 %scores_target_V_1_load, i28 %scores_source_V_load"   --->   Operation 130 'add' 'add_ln712_37' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.14ns)   --->   "%add_ln1548_1 = add i27 %trunc_ln89_1, i27 %trunc_ln712"   --->   Operation 131 'add' 'add_ln1548_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_37, i32 27"   --->   Operation 132 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.15ns)   --->   "%add_ln712_38 = add i28 %scores_target_V_2_load, i28 %scores_source_V_load"   --->   Operation 133 'add' 'add_ln712_38' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.14ns)   --->   "%add_ln1548_2 = add i27 %trunc_ln89_2, i27 %trunc_ln712"   --->   Operation 134 'add' 'add_ln1548_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_38, i32 27"   --->   Operation 135 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.15ns)   --->   "%add_ln712_39 = add i28 %scores_target_V_3_load, i28 %scores_source_V_load"   --->   Operation 136 'add' 'add_ln712_39' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.14ns)   --->   "%add_ln1548_3 = add i27 %trunc_ln89_3, i27 %trunc_ln712"   --->   Operation 137 'add' 'add_ln1548_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_39, i32 27"   --->   Operation 138 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.15ns)   --->   "%add_ln712_40 = add i28 %scores_target_V_4_load, i28 %scores_source_V_load"   --->   Operation 139 'add' 'add_ln712_40' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.14ns)   --->   "%add_ln1548_4 = add i27 %trunc_ln89_4, i27 %trunc_ln712"   --->   Operation 140 'add' 'add_ln1548_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_40, i32 27"   --->   Operation 141 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (1.15ns)   --->   "%add_ln712_41 = add i28 %scores_target_V_5_load, i28 %scores_source_V_load"   --->   Operation 142 'add' 'add_ln712_41' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.14ns)   --->   "%add_ln1548_5 = add i27 %trunc_ln89_5, i27 %trunc_ln712"   --->   Operation 143 'add' 'add_ln1548_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_41, i32 27"   --->   Operation 144 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.15ns)   --->   "%add_ln712_42 = add i28 %scores_target_V_6_load, i28 %scores_source_V_load"   --->   Operation 145 'add' 'add_ln712_42' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.14ns)   --->   "%add_ln1548_6 = add i27 %trunc_ln89_6, i27 %trunc_ln712"   --->   Operation 146 'add' 'add_ln1548_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_42, i32 27"   --->   Operation 147 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.15ns)   --->   "%add_ln712_43 = add i28 %scores_target_V_7_load, i28 %scores_source_V_load"   --->   Operation 148 'add' 'add_ln712_43' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (1.14ns)   --->   "%add_ln1548_7 = add i27 %trunc_ln89_7, i27 %trunc_ln712"   --->   Operation 149 'add' 'add_ln1548_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_43, i32 27"   --->   Operation 150 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (1.15ns)   --->   "%add_ln712_44 = add i28 %scores_target_V_8_load, i28 %scores_source_V_load"   --->   Operation 151 'add' 'add_ln712_44' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (1.14ns)   --->   "%add_ln1548_8 = add i27 %trunc_ln89_8, i27 %trunc_ln712"   --->   Operation 152 'add' 'add_ln1548_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_44, i32 27"   --->   Operation 153 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.15ns)   --->   "%add_ln712_45 = add i28 %scores_target_V_9_load, i28 %scores_source_V_load"   --->   Operation 154 'add' 'add_ln712_45' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (1.14ns)   --->   "%add_ln1548_9 = add i27 %trunc_ln89_9, i27 %trunc_ln712"   --->   Operation 155 'add' 'add_ln1548_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_45, i32 27"   --->   Operation 156 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.15ns)   --->   "%add_ln712_46 = add i28 %scores_target_V_10_load, i28 %scores_source_V_load"   --->   Operation 157 'add' 'add_ln712_46' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.14ns)   --->   "%add_ln1548_10 = add i27 %trunc_ln89_10, i27 %trunc_ln712"   --->   Operation 158 'add' 'add_ln1548_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_46, i32 27"   --->   Operation 159 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (1.15ns)   --->   "%add_ln712_47 = add i28 %scores_target_V_11_load, i28 %scores_source_V_load"   --->   Operation 160 'add' 'add_ln712_47' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.14ns)   --->   "%add_ln1548_11 = add i27 %trunc_ln89_11, i27 %trunc_ln712"   --->   Operation 161 'add' 'add_ln1548_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_47, i32 27"   --->   Operation 162 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.15ns)   --->   "%add_ln712_48 = add i28 %scores_target_V_12_load, i28 %scores_source_V_load"   --->   Operation 163 'add' 'add_ln712_48' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (1.14ns)   --->   "%add_ln1548_12 = add i27 %trunc_ln89_12, i27 %trunc_ln712"   --->   Operation 164 'add' 'add_ln1548_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_48, i32 27"   --->   Operation 165 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (1.15ns)   --->   "%add_ln712_49 = add i28 %scores_target_V_13_load, i28 %scores_source_V_load"   --->   Operation 166 'add' 'add_ln712_49' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (1.14ns)   --->   "%add_ln1548_13 = add i27 %trunc_ln89_13, i27 %trunc_ln712"   --->   Operation 167 'add' 'add_ln1548_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_49, i32 27"   --->   Operation 168 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.15ns)   --->   "%add_ln712_50 = add i28 %scores_target_V_14_load, i28 %scores_source_V_load"   --->   Operation 169 'add' 'add_ln712_50' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.14ns)   --->   "%add_ln1548_14 = add i27 %trunc_ln89_14, i27 %trunc_ln712"   --->   Operation 170 'add' 'add_ln1548_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_50, i32 27"   --->   Operation 171 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.15ns)   --->   "%add_ln712_51 = add i28 %scores_target_V_15_load, i28 %scores_source_V_load"   --->   Operation 172 'add' 'add_ln712_51' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (1.14ns)   --->   "%add_ln1548_15 = add i27 %trunc_ln89_15, i27 %trunc_ln712"   --->   Operation 173 'add' 'add_ln1548_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_51, i32 27"   --->   Operation 174 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (1.15ns)   --->   "%add_ln712_52 = add i28 %scores_target_V_16_load, i28 %scores_source_V_load"   --->   Operation 175 'add' 'add_ln712_52' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (1.14ns)   --->   "%add_ln1548_16 = add i27 %trunc_ln89_16, i27 %trunc_ln712"   --->   Operation 176 'add' 'add_ln1548_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_52, i32 27"   --->   Operation 177 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (1.15ns)   --->   "%add_ln712_53 = add i28 %scores_target_V_17_load, i28 %scores_source_V_load"   --->   Operation 178 'add' 'add_ln712_53' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.14ns)   --->   "%add_ln1548_17 = add i27 %trunc_ln89_17, i27 %trunc_ln712"   --->   Operation 179 'add' 'add_ln1548_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_53, i32 27"   --->   Operation 180 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (1.15ns)   --->   "%add_ln712_54 = add i28 %scores_target_V_18_load, i28 %scores_source_V_load"   --->   Operation 181 'add' 'add_ln712_54' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.14ns)   --->   "%add_ln1548_18 = add i27 %trunc_ln89_18, i27 %trunc_ln712"   --->   Operation 182 'add' 'add_ln1548_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln712_54, i32 27"   --->   Operation 183 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.10>
ST_6 : Operation 184 [1/1] (1.04ns)   --->   "%icmp_ln1548 = icmp_sgt  i28 %add_ln712, i28 0"   --->   Operation 184 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.40ns)   --->   "%select_ln94 = select i1 %tmp, i28 %add_ln712, i28 0" [GAT_compute.cc:94]   --->   Operation 185 'select' 'select_ln94' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %select_ln94"   --->   Operation 186 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171 = mul i45 %sext_ln1171, i45 52428"   --->   Operation 187 'mul' 'mul_ln1171' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [1/1] (1.04ns)   --->   "%icmp_ln1548_1 = icmp_sgt  i28 %add_ln712_37, i28 0"   --->   Operation 188 'icmp' 'icmp_ln1548_1' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.40ns)   --->   "%select_ln94_1 = select i1 %tmp_21, i28 %add_ln712_37, i28 0" [GAT_compute.cc:94]   --->   Operation 189 'select' 'select_ln94_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i28 %select_ln94_1"   --->   Operation 190 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_49 = mul i45 %sext_ln1171_49, i45 52428"   --->   Operation 191 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/1] (1.04ns)   --->   "%icmp_ln1548_2 = icmp_sgt  i28 %add_ln712_38, i28 0"   --->   Operation 192 'icmp' 'icmp_ln1548_2' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.40ns)   --->   "%select_ln94_2 = select i1 %tmp_22, i28 %add_ln712_38, i28 0" [GAT_compute.cc:94]   --->   Operation 193 'select' 'select_ln94_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i28 %select_ln94_2"   --->   Operation 194 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_50 = mul i45 %sext_ln1171_50, i45 52428"   --->   Operation 195 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [1/1] (1.04ns)   --->   "%icmp_ln1548_3 = icmp_sgt  i28 %add_ln712_39, i28 0"   --->   Operation 196 'icmp' 'icmp_ln1548_3' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.40ns)   --->   "%select_ln94_3 = select i1 %tmp_23, i28 %add_ln712_39, i28 0" [GAT_compute.cc:94]   --->   Operation 197 'select' 'select_ln94_3' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i28 %select_ln94_3"   --->   Operation 198 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_51 = mul i45 %sext_ln1171_51, i45 52428"   --->   Operation 199 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 200 [1/1] (1.04ns)   --->   "%icmp_ln1548_4 = icmp_sgt  i28 %add_ln712_40, i28 0"   --->   Operation 200 'icmp' 'icmp_ln1548_4' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.40ns)   --->   "%select_ln94_4 = select i1 %tmp_24, i28 %add_ln712_40, i28 0" [GAT_compute.cc:94]   --->   Operation 201 'select' 'select_ln94_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i28 %select_ln94_4"   --->   Operation 202 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_52 = mul i45 %sext_ln1171_52, i45 52428"   --->   Operation 203 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (1.04ns)   --->   "%icmp_ln1548_5 = icmp_sgt  i28 %add_ln712_41, i28 0"   --->   Operation 204 'icmp' 'icmp_ln1548_5' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.40ns)   --->   "%select_ln94_5 = select i1 %tmp_25, i28 %add_ln712_41, i28 0" [GAT_compute.cc:94]   --->   Operation 205 'select' 'select_ln94_5' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i28 %select_ln94_5"   --->   Operation 206 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_53 = mul i45 %sext_ln1171_53, i45 52428"   --->   Operation 207 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [1/1] (1.04ns)   --->   "%icmp_ln1548_6 = icmp_sgt  i28 %add_ln712_42, i28 0"   --->   Operation 208 'icmp' 'icmp_ln1548_6' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.40ns)   --->   "%select_ln94_6 = select i1 %tmp_26, i28 %add_ln712_42, i28 0" [GAT_compute.cc:94]   --->   Operation 209 'select' 'select_ln94_6' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i28 %select_ln94_6"   --->   Operation 210 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_54 = mul i45 %sext_ln1171_54, i45 52428"   --->   Operation 211 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/1] (1.04ns)   --->   "%icmp_ln1548_7 = icmp_sgt  i28 %add_ln712_43, i28 0"   --->   Operation 212 'icmp' 'icmp_ln1548_7' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.40ns)   --->   "%select_ln94_7 = select i1 %tmp_27, i28 %add_ln712_43, i28 0" [GAT_compute.cc:94]   --->   Operation 213 'select' 'select_ln94_7' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i28 %select_ln94_7"   --->   Operation 214 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_55 = mul i45 %sext_ln1171_55, i45 52428"   --->   Operation 215 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/1] (1.04ns)   --->   "%icmp_ln1548_8 = icmp_sgt  i28 %add_ln712_44, i28 0"   --->   Operation 216 'icmp' 'icmp_ln1548_8' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.40ns)   --->   "%select_ln94_8 = select i1 %tmp_28, i28 %add_ln712_44, i28 0" [GAT_compute.cc:94]   --->   Operation 217 'select' 'select_ln94_8' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i28 %select_ln94_8"   --->   Operation 218 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_56 = mul i45 %sext_ln1171_56, i45 52428"   --->   Operation 219 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 220 [1/1] (1.04ns)   --->   "%icmp_ln1548_9 = icmp_sgt  i28 %add_ln712_45, i28 0"   --->   Operation 220 'icmp' 'icmp_ln1548_9' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.40ns)   --->   "%select_ln94_9 = select i1 %tmp_29, i28 %add_ln712_45, i28 0" [GAT_compute.cc:94]   --->   Operation 221 'select' 'select_ln94_9' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i28 %select_ln94_9"   --->   Operation 222 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_57 = mul i45 %sext_ln1171_57, i45 52428"   --->   Operation 223 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/1] (1.04ns)   --->   "%icmp_ln1548_10 = icmp_sgt  i28 %add_ln712_46, i28 0"   --->   Operation 224 'icmp' 'icmp_ln1548_10' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.40ns)   --->   "%select_ln94_10 = select i1 %tmp_30, i28 %add_ln712_46, i28 0" [GAT_compute.cc:94]   --->   Operation 225 'select' 'select_ln94_10' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i28 %select_ln94_10"   --->   Operation 226 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_58 = mul i45 %sext_ln1171_58, i45 52428"   --->   Operation 227 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [1/1] (1.04ns)   --->   "%icmp_ln1548_11 = icmp_sgt  i28 %add_ln712_47, i28 0"   --->   Operation 228 'icmp' 'icmp_ln1548_11' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.40ns)   --->   "%select_ln94_11 = select i1 %tmp_31, i28 %add_ln712_47, i28 0" [GAT_compute.cc:94]   --->   Operation 229 'select' 'select_ln94_11' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i28 %select_ln94_11"   --->   Operation 230 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_59 = mul i45 %sext_ln1171_59, i45 52428"   --->   Operation 231 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [1/1] (1.04ns)   --->   "%icmp_ln1548_12 = icmp_sgt  i28 %add_ln712_48, i28 0"   --->   Operation 232 'icmp' 'icmp_ln1548_12' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.40ns)   --->   "%select_ln94_12 = select i1 %tmp_32, i28 %add_ln712_48, i28 0" [GAT_compute.cc:94]   --->   Operation 233 'select' 'select_ln94_12' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i28 %select_ln94_12"   --->   Operation 234 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_60 = mul i45 %sext_ln1171_60, i45 52428"   --->   Operation 235 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [1/1] (1.04ns)   --->   "%icmp_ln1548_13 = icmp_sgt  i28 %add_ln712_49, i28 0"   --->   Operation 236 'icmp' 'icmp_ln1548_13' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.40ns)   --->   "%select_ln94_13 = select i1 %tmp_33, i28 %add_ln712_49, i28 0" [GAT_compute.cc:94]   --->   Operation 237 'select' 'select_ln94_13' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i28 %select_ln94_13"   --->   Operation 238 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_61 = mul i45 %sext_ln1171_61, i45 52428"   --->   Operation 239 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 240 [1/1] (1.04ns)   --->   "%icmp_ln1548_14 = icmp_sgt  i28 %add_ln712_50, i28 0"   --->   Operation 240 'icmp' 'icmp_ln1548_14' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.40ns)   --->   "%select_ln94_14 = select i1 %tmp_34, i28 %add_ln712_50, i28 0" [GAT_compute.cc:94]   --->   Operation 241 'select' 'select_ln94_14' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i28 %select_ln94_14"   --->   Operation 242 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_62 = mul i45 %sext_ln1171_62, i45 52428"   --->   Operation 243 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/1] (1.04ns)   --->   "%icmp_ln1548_15 = icmp_sgt  i28 %add_ln712_51, i28 0"   --->   Operation 244 'icmp' 'icmp_ln1548_15' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.40ns)   --->   "%select_ln94_15 = select i1 %tmp_35, i28 %add_ln712_51, i28 0" [GAT_compute.cc:94]   --->   Operation 245 'select' 'select_ln94_15' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i28 %select_ln94_15"   --->   Operation 246 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_63 = mul i45 %sext_ln1171_63, i45 52428"   --->   Operation 247 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/1] (1.04ns)   --->   "%icmp_ln1548_16 = icmp_sgt  i28 %add_ln712_52, i28 0"   --->   Operation 248 'icmp' 'icmp_ln1548_16' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.40ns)   --->   "%select_ln94_16 = select i1 %tmp_36, i28 %add_ln712_52, i28 0" [GAT_compute.cc:94]   --->   Operation 249 'select' 'select_ln94_16' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i28 %select_ln94_16"   --->   Operation 250 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_64 = mul i45 %sext_ln1171_64, i45 52428"   --->   Operation 251 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [1/1] (1.04ns)   --->   "%icmp_ln1548_17 = icmp_sgt  i28 %add_ln712_53, i28 0"   --->   Operation 252 'icmp' 'icmp_ln1548_17' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.40ns)   --->   "%select_ln94_17 = select i1 %tmp_37, i28 %add_ln712_53, i28 0" [GAT_compute.cc:94]   --->   Operation 253 'select' 'select_ln94_17' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i28 %select_ln94_17"   --->   Operation 254 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_65 = mul i45 %sext_ln1171_65, i45 52428"   --->   Operation 255 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/1] (1.04ns)   --->   "%icmp_ln1548_18 = icmp_sgt  i28 %add_ln712_54, i28 0"   --->   Operation 256 'icmp' 'icmp_ln1548_18' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.40ns)   --->   "%select_ln94_18 = select i1 %tmp_38, i28 %add_ln712_54, i28 0" [GAT_compute.cc:94]   --->   Operation 257 'select' 'select_ln94_18' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i28 %select_ln94_18"   --->   Operation 258 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_66 = mul i45 %sext_ln1171_66, i45 52428"   --->   Operation 259 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 260 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171 = mul i45 %sext_ln1171, i45 52428"   --->   Operation 260 'mul' 'mul_ln1171' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 261 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_49 = mul i45 %sext_ln1171_49, i45 52428"   --->   Operation 261 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 262 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_50 = mul i45 %sext_ln1171_50, i45 52428"   --->   Operation 262 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 263 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_51 = mul i45 %sext_ln1171_51, i45 52428"   --->   Operation 263 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 264 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_52 = mul i45 %sext_ln1171_52, i45 52428"   --->   Operation 264 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 265 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_53 = mul i45 %sext_ln1171_53, i45 52428"   --->   Operation 265 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 266 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_54 = mul i45 %sext_ln1171_54, i45 52428"   --->   Operation 266 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 267 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_55 = mul i45 %sext_ln1171_55, i45 52428"   --->   Operation 267 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 268 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_56 = mul i45 %sext_ln1171_56, i45 52428"   --->   Operation 268 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 269 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_57 = mul i45 %sext_ln1171_57, i45 52428"   --->   Operation 269 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 270 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_58 = mul i45 %sext_ln1171_58, i45 52428"   --->   Operation 270 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 271 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_59 = mul i45 %sext_ln1171_59, i45 52428"   --->   Operation 271 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 272 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_60 = mul i45 %sext_ln1171_60, i45 52428"   --->   Operation 272 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 273 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_61 = mul i45 %sext_ln1171_61, i45 52428"   --->   Operation 273 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 274 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_62 = mul i45 %sext_ln1171_62, i45 52428"   --->   Operation 274 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 275 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_63 = mul i45 %sext_ln1171_63, i45 52428"   --->   Operation 275 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 276 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_64 = mul i45 %sext_ln1171_64, i45 52428"   --->   Operation 276 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 277 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_65 = mul i45 %sext_ln1171_65, i45 52428"   --->   Operation 277 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 278 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_66 = mul i45 %sext_ln1171_66, i45 52428"   --->   Operation 278 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 279 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171 = mul i45 %sext_ln1171, i45 52428"   --->   Operation 279 'mul' 'mul_ln1171' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 280 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_49 = mul i45 %sext_ln1171_49, i45 52428"   --->   Operation 280 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 281 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_50 = mul i45 %sext_ln1171_50, i45 52428"   --->   Operation 281 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 282 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_51 = mul i45 %sext_ln1171_51, i45 52428"   --->   Operation 282 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_52 = mul i45 %sext_ln1171_52, i45 52428"   --->   Operation 283 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 284 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_53 = mul i45 %sext_ln1171_53, i45 52428"   --->   Operation 284 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 285 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_54 = mul i45 %sext_ln1171_54, i45 52428"   --->   Operation 285 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 286 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_55 = mul i45 %sext_ln1171_55, i45 52428"   --->   Operation 286 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 287 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_56 = mul i45 %sext_ln1171_56, i45 52428"   --->   Operation 287 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 288 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_57 = mul i45 %sext_ln1171_57, i45 52428"   --->   Operation 288 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 289 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_58 = mul i45 %sext_ln1171_58, i45 52428"   --->   Operation 289 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 290 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_59 = mul i45 %sext_ln1171_59, i45 52428"   --->   Operation 290 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 291 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_60 = mul i45 %sext_ln1171_60, i45 52428"   --->   Operation 291 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 292 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_61 = mul i45 %sext_ln1171_61, i45 52428"   --->   Operation 292 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 293 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_62 = mul i45 %sext_ln1171_62, i45 52428"   --->   Operation 293 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 294 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_63 = mul i45 %sext_ln1171_63, i45 52428"   --->   Operation 294 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 295 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_64 = mul i45 %sext_ln1171_64, i45 52428"   --->   Operation 295 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 296 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_65 = mul i45 %sext_ln1171_65, i45 52428"   --->   Operation 296 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 297 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln1171_66 = mul i45 %sext_ln1171_66, i45 52428"   --->   Operation 297 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.25>
ST_9 : Operation 298 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171 = mul i45 %sext_ln1171, i45 52428"   --->   Operation 298 'mul' 'mul_ln1171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245)   --->   "%select_ln93 = select i1 %icmp_ln1548, i27 %add_ln1548, i27 0" [GAT_compute.cc:93]   --->   Operation 299 'select' 'select_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245)   --->   "%shl_ln = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93, i18 0"   --->   Operation 300 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245)   --->   "%zext_ln712_5 = zext i45 %shl_ln"   --->   Operation 301 'zext' 'zext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245)   --->   "%sext_ln712 = sext i45 %mul_ln1171"   --->   Operation 302 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245 = add i46 %zext_ln712_5, i46 %sext_ln712"   --->   Operation 303 'add' 'add_ln1245' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45"   --->   Operation 304 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_49 = mul i45 %sext_ln1171_49, i45 52428"   --->   Operation 305 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_46)   --->   "%select_ln93_1 = select i1 %icmp_ln1548_1, i27 %add_ln1548_1, i27 0" [GAT_compute.cc:93]   --->   Operation 306 'select' 'select_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_46)   --->   "%shl_ln737_s = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_1, i18 0"   --->   Operation 307 'bitconcatenate' 'shl_ln737_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_46)   --->   "%zext_ln712 = zext i45 %shl_ln737_s"   --->   Operation 308 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_46)   --->   "%sext_ln712_1 = sext i45 %mul_ln1171_49"   --->   Operation 309 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_46 = add i46 %zext_ln712, i46 %sext_ln712_1"   --->   Operation 310 'add' 'add_ln1245_46' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_46, i32 18, i32 45"   --->   Operation 311 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_50 = mul i45 %sext_ln1171_50, i45 52428"   --->   Operation 312 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_47)   --->   "%select_ln93_2 = select i1 %icmp_ln1548_2, i27 %add_ln1548_2, i27 0" [GAT_compute.cc:93]   --->   Operation 313 'select' 'select_ln93_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_47)   --->   "%shl_ln737_43 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_2, i18 0"   --->   Operation 314 'bitconcatenate' 'shl_ln737_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_47)   --->   "%zext_ln712_6 = zext i45 %shl_ln737_43"   --->   Operation 315 'zext' 'zext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_47)   --->   "%sext_ln712_2 = sext i45 %mul_ln1171_50"   --->   Operation 316 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_47 = add i46 %zext_ln712_6, i46 %sext_ln712_2"   --->   Operation 317 'add' 'add_ln1245_47' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_47, i32 18, i32 45"   --->   Operation 318 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_51 = mul i45 %sext_ln1171_51, i45 52428"   --->   Operation 319 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_48)   --->   "%select_ln93_3 = select i1 %icmp_ln1548_3, i27 %add_ln1548_3, i27 0" [GAT_compute.cc:93]   --->   Operation 320 'select' 'select_ln93_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_48)   --->   "%shl_ln737_44 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_3, i18 0"   --->   Operation 321 'bitconcatenate' 'shl_ln737_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_48)   --->   "%zext_ln712_7 = zext i45 %shl_ln737_44"   --->   Operation 322 'zext' 'zext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_48)   --->   "%sext_ln712_3 = sext i45 %mul_ln1171_51"   --->   Operation 323 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_48 = add i46 %zext_ln712_7, i46 %sext_ln712_3"   --->   Operation 324 'add' 'add_ln1245_48' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_48, i32 18, i32 45"   --->   Operation 325 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_52 = mul i45 %sext_ln1171_52, i45 52428"   --->   Operation 326 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_49)   --->   "%select_ln93_4 = select i1 %icmp_ln1548_4, i27 %add_ln1548_4, i27 0" [GAT_compute.cc:93]   --->   Operation 327 'select' 'select_ln93_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_49)   --->   "%shl_ln737_45 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_4, i18 0"   --->   Operation 328 'bitconcatenate' 'shl_ln737_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_49)   --->   "%zext_ln712_8 = zext i45 %shl_ln737_45"   --->   Operation 329 'zext' 'zext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_49)   --->   "%sext_ln712_4 = sext i45 %mul_ln1171_52"   --->   Operation 330 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_49 = add i46 %zext_ln712_8, i46 %sext_ln712_4"   --->   Operation 331 'add' 'add_ln1245_49' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_49, i32 18, i32 45"   --->   Operation 332 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_53 = mul i45 %sext_ln1171_53, i45 52428"   --->   Operation 333 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_50)   --->   "%select_ln93_5 = select i1 %icmp_ln1548_5, i27 %add_ln1548_5, i27 0" [GAT_compute.cc:93]   --->   Operation 334 'select' 'select_ln93_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_50)   --->   "%shl_ln737_46 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_5, i18 0"   --->   Operation 335 'bitconcatenate' 'shl_ln737_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_50)   --->   "%zext_ln712_9 = zext i45 %shl_ln737_46"   --->   Operation 336 'zext' 'zext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_50)   --->   "%sext_ln712_5 = sext i45 %mul_ln1171_53"   --->   Operation 337 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_50 = add i46 %zext_ln712_9, i46 %sext_ln712_5"   --->   Operation 338 'add' 'add_ln1245_50' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_50, i32 18, i32 45"   --->   Operation 339 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_54 = mul i45 %sext_ln1171_54, i45 52428"   --->   Operation 340 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_51)   --->   "%select_ln93_6 = select i1 %icmp_ln1548_6, i27 %add_ln1548_6, i27 0" [GAT_compute.cc:93]   --->   Operation 341 'select' 'select_ln93_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_51)   --->   "%shl_ln737_47 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_6, i18 0"   --->   Operation 342 'bitconcatenate' 'shl_ln737_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_51)   --->   "%zext_ln712_10 = zext i45 %shl_ln737_47"   --->   Operation 343 'zext' 'zext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_51)   --->   "%sext_ln712_6 = sext i45 %mul_ln1171_54"   --->   Operation 344 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_51 = add i46 %zext_ln712_10, i46 %sext_ln712_6"   --->   Operation 345 'add' 'add_ln1245_51' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_51, i32 18, i32 45"   --->   Operation 346 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_55 = mul i45 %sext_ln1171_55, i45 52428"   --->   Operation 347 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_52)   --->   "%select_ln93_7 = select i1 %icmp_ln1548_7, i27 %add_ln1548_7, i27 0" [GAT_compute.cc:93]   --->   Operation 348 'select' 'select_ln93_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_52)   --->   "%shl_ln737_48 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_7, i18 0"   --->   Operation 349 'bitconcatenate' 'shl_ln737_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_52)   --->   "%zext_ln712_11 = zext i45 %shl_ln737_48"   --->   Operation 350 'zext' 'zext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_52)   --->   "%sext_ln712_7 = sext i45 %mul_ln1171_55"   --->   Operation 351 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_52 = add i46 %zext_ln712_11, i46 %sext_ln712_7"   --->   Operation 352 'add' 'add_ln1245_52' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_52, i32 18, i32 45"   --->   Operation 353 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_56 = mul i45 %sext_ln1171_56, i45 52428"   --->   Operation 354 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_53)   --->   "%select_ln93_8 = select i1 %icmp_ln1548_8, i27 %add_ln1548_8, i27 0" [GAT_compute.cc:93]   --->   Operation 355 'select' 'select_ln93_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_53)   --->   "%shl_ln737_49 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_8, i18 0"   --->   Operation 356 'bitconcatenate' 'shl_ln737_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_53)   --->   "%zext_ln712_12 = zext i45 %shl_ln737_49"   --->   Operation 357 'zext' 'zext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_53)   --->   "%sext_ln712_8 = sext i45 %mul_ln1171_56"   --->   Operation 358 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_53 = add i46 %zext_ln712_12, i46 %sext_ln712_8"   --->   Operation 359 'add' 'add_ln1245_53' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_53, i32 18, i32 45"   --->   Operation 360 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_57 = mul i45 %sext_ln1171_57, i45 52428"   --->   Operation 361 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_54)   --->   "%select_ln93_9 = select i1 %icmp_ln1548_9, i27 %add_ln1548_9, i27 0" [GAT_compute.cc:93]   --->   Operation 362 'select' 'select_ln93_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_54)   --->   "%shl_ln737_50 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_9, i18 0"   --->   Operation 363 'bitconcatenate' 'shl_ln737_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_54)   --->   "%zext_ln712_13 = zext i45 %shl_ln737_50"   --->   Operation 364 'zext' 'zext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_54)   --->   "%sext_ln712_9 = sext i45 %mul_ln1171_57"   --->   Operation 365 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_54 = add i46 %zext_ln712_13, i46 %sext_ln712_9"   --->   Operation 366 'add' 'add_ln1245_54' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_54, i32 18, i32 45"   --->   Operation 367 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_58 = mul i45 %sext_ln1171_58, i45 52428"   --->   Operation 368 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_55)   --->   "%select_ln93_10 = select i1 %icmp_ln1548_10, i27 %add_ln1548_10, i27 0" [GAT_compute.cc:93]   --->   Operation 369 'select' 'select_ln93_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_55)   --->   "%shl_ln737_51 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_10, i18 0"   --->   Operation 370 'bitconcatenate' 'shl_ln737_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_55)   --->   "%zext_ln712_14 = zext i45 %shl_ln737_51"   --->   Operation 371 'zext' 'zext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_55)   --->   "%sext_ln712_10 = sext i45 %mul_ln1171_58"   --->   Operation 372 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_55 = add i46 %zext_ln712_14, i46 %sext_ln712_10"   --->   Operation 373 'add' 'add_ln1245_55' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_55, i32 18, i32 45"   --->   Operation 374 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_59 = mul i45 %sext_ln1171_59, i45 52428"   --->   Operation 375 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_56)   --->   "%select_ln93_11 = select i1 %icmp_ln1548_11, i27 %add_ln1548_11, i27 0" [GAT_compute.cc:93]   --->   Operation 376 'select' 'select_ln93_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_56)   --->   "%shl_ln737_52 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_11, i18 0"   --->   Operation 377 'bitconcatenate' 'shl_ln737_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_56)   --->   "%zext_ln712_15 = zext i45 %shl_ln737_52"   --->   Operation 378 'zext' 'zext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_56)   --->   "%sext_ln712_11 = sext i45 %mul_ln1171_59"   --->   Operation 379 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_56 = add i46 %zext_ln712_15, i46 %sext_ln712_11"   --->   Operation 380 'add' 'add_ln1245_56' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln717_10 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_56, i32 18, i32 45"   --->   Operation 381 'partselect' 'trunc_ln717_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_60 = mul i45 %sext_ln1171_60, i45 52428"   --->   Operation 382 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_57)   --->   "%select_ln93_12 = select i1 %icmp_ln1548_12, i27 %add_ln1548_12, i27 0" [GAT_compute.cc:93]   --->   Operation 383 'select' 'select_ln93_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_57)   --->   "%shl_ln737_53 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_12, i18 0"   --->   Operation 384 'bitconcatenate' 'shl_ln737_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_57)   --->   "%zext_ln712_16 = zext i45 %shl_ln737_53"   --->   Operation 385 'zext' 'zext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_57)   --->   "%sext_ln712_12 = sext i45 %mul_ln1171_60"   --->   Operation 386 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_57 = add i46 %zext_ln712_16, i46 %sext_ln712_12"   --->   Operation 387 'add' 'add_ln1245_57' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln717_11 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_57, i32 18, i32 45"   --->   Operation 388 'partselect' 'trunc_ln717_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_61 = mul i45 %sext_ln1171_61, i45 52428"   --->   Operation 389 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_58)   --->   "%select_ln93_13 = select i1 %icmp_ln1548_13, i27 %add_ln1548_13, i27 0" [GAT_compute.cc:93]   --->   Operation 390 'select' 'select_ln93_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_58)   --->   "%shl_ln737_54 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_13, i18 0"   --->   Operation 391 'bitconcatenate' 'shl_ln737_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_58)   --->   "%zext_ln712_17 = zext i45 %shl_ln737_54"   --->   Operation 392 'zext' 'zext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_58)   --->   "%sext_ln712_13 = sext i45 %mul_ln1171_61"   --->   Operation 393 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_58 = add i46 %zext_ln712_17, i46 %sext_ln712_13"   --->   Operation 394 'add' 'add_ln1245_58' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln717_12 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_58, i32 18, i32 45"   --->   Operation 395 'partselect' 'trunc_ln717_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_62 = mul i45 %sext_ln1171_62, i45 52428"   --->   Operation 396 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_59)   --->   "%select_ln93_14 = select i1 %icmp_ln1548_14, i27 %add_ln1548_14, i27 0" [GAT_compute.cc:93]   --->   Operation 397 'select' 'select_ln93_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_59)   --->   "%shl_ln737_55 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_14, i18 0"   --->   Operation 398 'bitconcatenate' 'shl_ln737_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_59)   --->   "%zext_ln712_18 = zext i45 %shl_ln737_55"   --->   Operation 399 'zext' 'zext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_59)   --->   "%sext_ln712_14 = sext i45 %mul_ln1171_62"   --->   Operation 400 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_59 = add i46 %zext_ln712_18, i46 %sext_ln712_14"   --->   Operation 401 'add' 'add_ln1245_59' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln717_13 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_59, i32 18, i32 45"   --->   Operation 402 'partselect' 'trunc_ln717_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_63 = mul i45 %sext_ln1171_63, i45 52428"   --->   Operation 403 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_60)   --->   "%select_ln93_15 = select i1 %icmp_ln1548_15, i27 %add_ln1548_15, i27 0" [GAT_compute.cc:93]   --->   Operation 404 'select' 'select_ln93_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_60)   --->   "%shl_ln737_56 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_15, i18 0"   --->   Operation 405 'bitconcatenate' 'shl_ln737_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_60)   --->   "%zext_ln712_19 = zext i45 %shl_ln737_56"   --->   Operation 406 'zext' 'zext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_60)   --->   "%sext_ln712_15 = sext i45 %mul_ln1171_63"   --->   Operation 407 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_60 = add i46 %zext_ln712_19, i46 %sext_ln712_15"   --->   Operation 408 'add' 'add_ln1245_60' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln717_14 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_60, i32 18, i32 45"   --->   Operation 409 'partselect' 'trunc_ln717_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 410 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_64 = mul i45 %sext_ln1171_64, i45 52428"   --->   Operation 410 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_61)   --->   "%select_ln93_16 = select i1 %icmp_ln1548_16, i27 %add_ln1548_16, i27 0" [GAT_compute.cc:93]   --->   Operation 411 'select' 'select_ln93_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_61)   --->   "%shl_ln737_57 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_16, i18 0"   --->   Operation 412 'bitconcatenate' 'shl_ln737_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_61)   --->   "%zext_ln712_20 = zext i45 %shl_ln737_57"   --->   Operation 413 'zext' 'zext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_61)   --->   "%sext_ln712_16 = sext i45 %mul_ln1171_64"   --->   Operation 414 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_61 = add i46 %zext_ln712_20, i46 %sext_ln712_16"   --->   Operation 415 'add' 'add_ln1245_61' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln717_15 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_61, i32 18, i32 45"   --->   Operation 416 'partselect' 'trunc_ln717_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 417 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_65 = mul i45 %sext_ln1171_65, i45 52428"   --->   Operation 417 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_62)   --->   "%select_ln93_17 = select i1 %icmp_ln1548_17, i27 %add_ln1548_17, i27 0" [GAT_compute.cc:93]   --->   Operation 418 'select' 'select_ln93_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_62)   --->   "%shl_ln737_58 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_17, i18 0"   --->   Operation 419 'bitconcatenate' 'shl_ln737_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_62)   --->   "%zext_ln712_21 = zext i45 %shl_ln737_58"   --->   Operation 420 'zext' 'zext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_62)   --->   "%sext_ln712_17 = sext i45 %mul_ln1171_65"   --->   Operation 421 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_62 = add i46 %zext_ln712_21, i46 %sext_ln712_17"   --->   Operation 422 'add' 'add_ln1245_62' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln717_16 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_62, i32 18, i32 45"   --->   Operation 423 'partselect' 'trunc_ln717_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 424 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171_66 = mul i45 %sext_ln1171_66, i45 52428"   --->   Operation 424 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_63)   --->   "%select_ln93_18 = select i1 %icmp_ln1548_18, i27 %add_ln1548_18, i27 0" [GAT_compute.cc:93]   --->   Operation 425 'select' 'select_ln93_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_63)   --->   "%shl_ln737_59 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln93_18, i18 0"   --->   Operation 426 'bitconcatenate' 'shl_ln737_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_63)   --->   "%zext_ln712_22 = zext i45 %shl_ln737_59"   --->   Operation 427 'zext' 'zext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245_63)   --->   "%sext_ln712_18 = sext i45 %mul_ln1171_66"   --->   Operation 428 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (1.25ns) (out node of the LUT)   --->   "%add_ln1245_63 = add i46 %zext_ln712_22, i46 %sext_ln712_18"   --->   Operation 429 'add' 'add_ln1245_63' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln717_17 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_63, i32 18, i32 45"   --->   Operation 430 'partselect' 'trunc_ln717_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [GAT_compute.cc:99]   --->   Operation 474 'ret' 'ret_ln99' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.35>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_1_VITIS_LOOP_90_2_str"   --->   Operation 431 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76, i64 76, i64 76"   --->   Operation 432 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 433 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 434 [1/1] (0.00ns)   --->   "%all_scores_V_0_addr = getelementptr i28 %all_scores_V_0, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 434 'getelementptr' 'all_scores_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%all_scores_V_1_addr = getelementptr i28 %all_scores_V_1, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 435 'getelementptr' 'all_scores_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 436 [1/1] (0.00ns)   --->   "%all_scores_V_10_addr = getelementptr i28 %all_scores_V_10, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 436 'getelementptr' 'all_scores_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "%all_scores_V_11_addr = getelementptr i28 %all_scores_V_11, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 437 'getelementptr' 'all_scores_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%all_scores_V_12_addr = getelementptr i28 %all_scores_V_12, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 438 'getelementptr' 'all_scores_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%all_scores_V_13_addr = getelementptr i28 %all_scores_V_13, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 439 'getelementptr' 'all_scores_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%all_scores_V_14_addr = getelementptr i28 %all_scores_V_14, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 440 'getelementptr' 'all_scores_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%all_scores_V_15_addr = getelementptr i28 %all_scores_V_15, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 441 'getelementptr' 'all_scores_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "%all_scores_V_16_addr = getelementptr i28 %all_scores_V_16, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 442 'getelementptr' 'all_scores_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%all_scores_V_17_addr = getelementptr i28 %all_scores_V_17, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 443 'getelementptr' 'all_scores_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%all_scores_V_18_addr = getelementptr i28 %all_scores_V_18, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 444 'getelementptr' 'all_scores_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 445 [1/1] (0.00ns)   --->   "%all_scores_V_2_addr = getelementptr i28 %all_scores_V_2, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 445 'getelementptr' 'all_scores_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 446 [1/1] (0.00ns)   --->   "%all_scores_V_3_addr = getelementptr i28 %all_scores_V_3, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 446 'getelementptr' 'all_scores_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "%all_scores_V_4_addr = getelementptr i28 %all_scores_V_4, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 447 'getelementptr' 'all_scores_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 448 [1/1] (0.00ns)   --->   "%all_scores_V_5_addr = getelementptr i28 %all_scores_V_5, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 448 'getelementptr' 'all_scores_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%all_scores_V_6_addr = getelementptr i28 %all_scores_V_6, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 449 'getelementptr' 'all_scores_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 450 [1/1] (0.00ns)   --->   "%all_scores_V_7_addr = getelementptr i28 %all_scores_V_7, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 450 'getelementptr' 'all_scores_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 451 [1/1] (0.00ns)   --->   "%all_scores_V_8_addr = getelementptr i28 %all_scores_V_8, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 451 'getelementptr' 'all_scores_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%all_scores_V_9_addr = getelementptr i28 %all_scores_V_9, i64 0, i64 %zext_ln95_1" [GAT_compute.cc:95]   --->   Operation 452 'getelementptr' 'all_scores_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [GAT_compute.cc:90]   --->   Operation 453 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 454 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln, i9 %all_scores_V_0_addr" [GAT_compute.cc:95]   --->   Operation 454 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 455 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_1, i9 %all_scores_V_1_addr" [GAT_compute.cc:95]   --->   Operation 455 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 456 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_2, i9 %all_scores_V_2_addr" [GAT_compute.cc:95]   --->   Operation 456 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 457 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_3, i9 %all_scores_V_3_addr" [GAT_compute.cc:95]   --->   Operation 457 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 458 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_4, i9 %all_scores_V_4_addr" [GAT_compute.cc:95]   --->   Operation 458 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 459 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_5, i9 %all_scores_V_5_addr" [GAT_compute.cc:95]   --->   Operation 459 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 460 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_6, i9 %all_scores_V_6_addr" [GAT_compute.cc:95]   --->   Operation 460 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 461 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_7, i9 %all_scores_V_7_addr" [GAT_compute.cc:95]   --->   Operation 461 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 462 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_8, i9 %all_scores_V_8_addr" [GAT_compute.cc:95]   --->   Operation 462 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 463 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_9, i9 %all_scores_V_9_addr" [GAT_compute.cc:95]   --->   Operation 463 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 464 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_s, i9 %all_scores_V_10_addr" [GAT_compute.cc:95]   --->   Operation 464 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 465 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_10, i9 %all_scores_V_11_addr" [GAT_compute.cc:95]   --->   Operation 465 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 466 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_11, i9 %all_scores_V_12_addr" [GAT_compute.cc:95]   --->   Operation 466 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 467 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_12, i9 %all_scores_V_13_addr" [GAT_compute.cc:95]   --->   Operation 467 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 468 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_13, i9 %all_scores_V_14_addr" [GAT_compute.cc:95]   --->   Operation 468 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 469 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_14, i9 %all_scores_V_15_addr" [GAT_compute.cc:95]   --->   Operation 469 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 470 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_15, i9 %all_scores_V_16_addr" [GAT_compute.cc:95]   --->   Operation 470 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 471 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_16, i9 %all_scores_V_17_addr" [GAT_compute.cc:95]   --->   Operation 471 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 472 [1/1] (1.35ns)   --->   "%store_ln95 = store i28 %trunc_ln717_17, i9 %all_scores_V_18_addr" [GAT_compute.cc:95]   --->   Operation 472 'store' 'store_ln95' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 473 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.72ns
The critical path consists of the following:
	'alloca' operation ('n1') [40]  (0 ns)
	'load' operation ('n1_load', GAT_compute.cc:90) on local variable 'n1' [57]  (0 ns)
	'icmp' operation ('icmp_ln90', GAT_compute.cc:90) [62]  (0.877 ns)
	'select' operation ('select_ln89', GAT_compute.cc:89) [63]  (0.48 ns)
	'add' operation ('add_ln90', GAT_compute.cc:90) [418]  (0.878 ns)
	'store' operation ('store_ln90', GAT_compute.cc:90) of variable 'add_ln90', GAT_compute.cc:90 on local variable 'n1' [421]  (0.489 ns)

 <State 2>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[127] ('mul_ln712') [67]  (1.09 ns)

 <State 3>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[127] ('mul_ln712') [67]  (0 ns)
	'add' operation of DSP[127] ('add_ln95', GAT_compute.cc:95) [127]  (0.831 ns)

 <State 4>: 2.18ns
The critical path consists of the following:
	'add' operation of DSP[127] ('add_ln95', GAT_compute.cc:95) [127]  (0.831 ns)
	'getelementptr' operation ('scores_source_V_addr', GAT_compute.cc:95) [148]  (0 ns)
	'load' operation ('scores_source_V_load', GAT_compute.cc:95) on array 'scores_source_V' [150]  (1.35 ns)

 <State 5>: 2.51ns
The critical path consists of the following:
	'load' operation ('scores_target_V_0_load', GAT_compute.cc:89) on array 'scores_target_V_0' [69]  (1.35 ns)
	'add' operation ('add_ln712') [152]  (1.16 ns)

 <State 6>: 1.1ns
The critical path consists of the following:
	'select' operation ('select_ln94', GAT_compute.cc:94) [156]  (0.405 ns)
	'mul' operation of DSP[158] ('mul_ln1171') [158]  (0.698 ns)

 <State 7>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[158] ('mul_ln1171') [158]  (0.698 ns)

 <State 8>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[158] ('mul_ln1171') [158]  (0.698 ns)

 <State 9>: 1.26ns
The critical path consists of the following:
	'mul' operation of DSP[158] ('mul_ln1171') [158]  (0 ns)
	'add' operation ('add_ln1245') [163]  (1.26 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('all_scores_V_0_addr', GAT_compute.cc:95) [129]  (0 ns)
	'store' operation ('store_ln95', GAT_compute.cc:95) of variable 'trunc_ln' on array 'all_scores_V_0' [165]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
