<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86ISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">X86ISelLowering.h</div></div>
</div><!--header-->
<div class="contents">
<a href="X86ISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- X86ISelLowering.h - X86 DAG Lowering Interface ----------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file defines the interfaces that X86 uses to lower LLVM code into a</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// selection DAG.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>  <span class="keyword">class </span>X86Subtarget;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>  <span class="keyword">class </span>X86TargetMachine;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html">   26</a></span>  <span class="keyword">namespace </span>X86ISD {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <span class="comment">// X86 Specific DAG Nodes</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76a">   28</a></span>    <span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76a">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>      <span class="comment">// Start the numbering where the builtin ops leave off.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21644bb1fecd89fe8aef108bd866cb59">   30</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21644bb1fecd89fe8aef108bd866cb59">FIRST_NUMBER</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"></span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">      /// Bit scan forward.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5919ad05b126b2a4c57f822c6521d77">   33</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5919ad05b126b2a4c57f822c6521d77">BSF</a>,<span class="comment"></span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">      /// Bit scan reverse.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3eb8cf555013535c83a18858c5c4d5e3">   35</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3eb8cf555013535c83a18858c5c4d5e3">BSR</a>,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"></span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">      /// Double shift instructions. These correspond to</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">      /// X86::SHLDxx and X86::SHRDxx instructions.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaefea16eb3d51a2a27bf5d0afa93280b">   39</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaefea16eb3d51a2a27bf5d0afa93280b">SHLD</a>,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae40475c758aabcc9f9f2383e538fe015">   40</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae40475c758aabcc9f9f2383e538fe015">SHRD</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"></span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">      /// Bitwise logical AND of floating point values. This corresponds</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">      /// to X86::ANDPS or X86::ANDPD.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2">   44</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2">FAND</a>,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"></span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">      /// Bitwise logical OR of floating point values. This corresponds</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">      /// to X86::ORPS or X86::ORPD.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c">   48</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c">FOR</a>,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">      /// Bitwise logical XOR of floating point values. This corresponds</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">      /// to X86::XORPS or X86::XORPD.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d">   52</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d">FXOR</a>,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"></span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">      ///  Bitwise logical ANDNOT of floating point values. This</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">      /// corresponds to X86::ANDNPS or X86::ANDNPD.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a">   56</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a">FANDN</a>,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"></span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">      /// These operations represent an abstract X86 call</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">      /// instruction, which includes a bunch of information.  In particular the</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">      /// operands of these node are:</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">      ///     #0 - The incoming token chain</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">      ///     #1 - The callee</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">      ///     #2 - The number of arg bytes the caller pushes on the stack.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">      ///     #3 - The number of arg bytes the callee pops off the stack.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">      ///     #4 - The value to pass in AL/AX/EAX (optional)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">      ///     #5 - The value to pass in DL/DX/EDX (optional)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">      /// The result values of these nodes are:</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">      ///     #0 - The outgoing token chain</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">      ///     #1 - The first register result value (optional)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">      ///     #2 - The second register result value (optional)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">      ///</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e74b6dccfb024d3f1f6dc71554e5513">   75</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e74b6dccfb024d3f1f6dc71554e5513">CALL</a>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"></span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">      /// Same as call except it adds the NoTrack prefix.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfb44d4457297705eda018ce456f2a08">   78</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfb44d4457297705eda018ce456f2a08">NT_CALL</a>,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"></span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">      /// X86 compare and logical compare instructions.</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa23260aedef0a54d543d227e57955c652">   81</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa23260aedef0a54d543d227e57955c652">CMP</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ecbcb7b3e43614532f37958e9f2d478">COMI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa59887cd94d252432c1d81f048a6615b9">UCOMI</a>,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"></span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">      /// X86 bit-test instructions.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1">   84</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1">BT</a>,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"></span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">      /// X86 SetCC. Operand 0 is condition code, and operand 1 is the EFLAGS</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">      /// operand, usually produced by a CMP instruction.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54">   88</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54">SETCC</a>,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"></span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">      /// X86 Select</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa662b452dbcf89005c6cfa88be806ee9b">   91</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa662b452dbcf89005c6cfa88be806ee9b">SELECTS</a>,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>      <span class="comment">// Same as SETCC except it&#39;s materialized with a sbb and the value is all</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>      <span class="comment">// one&#39;s or all zero&#39;s.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd6a532536216924183465a65e0585b7">   95</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd6a532536216924183465a65e0585b7">SETCC_CARRY</a>,  <span class="comment">// R = carry_bit ? ~0 : 0</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"></span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">      /// X86 FP SETCC, implemented with CMP{cc}SS/CMP{cc}SD.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">      /// Operands are two FP values to compare; result is a mask of</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">      /// 0s or 1s.  Generally DTRT for C/C++ with NaNs.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b0a95242bc129e654632fbc83ecc472">  100</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b0a95242bc129e654632fbc83ecc472">FSETCC</a>,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"></span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">      /// X86 FP SETCC, similar to above, but with output as an i1 mask and</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">      /// and a version with SAE.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa665753f9d5107a9344271ae055935ddb">  104</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa665753f9d5107a9344271ae055935ddb">FSETCCM</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9def2a528ac0c4dcfe0d53e973ee73b">FSETCCM_SAE</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"></span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">      /// X86 conditional moves. Operand 0 and operand 1 are the two values</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">      /// to select from. Operand 2 is the condition code, and operand 3 is the</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">      /// flag operand produced by a CMP or TEST instruction.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728">  109</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728">CMOV</a>,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"></span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">      /// X86 conditional branches. Operand 0 is the chain operand, operand 1</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">      /// is the block to branch if condition is true, operand 2 is the</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">      /// condition code, and operand 3 is the flag operand produced by a CMP</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">      /// or TEST instruction.</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa788e2bf6afec57a73a4118be1cc7af3e">  115</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa788e2bf6afec57a73a4118be1cc7af3e">BRCOND</a>,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"></span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">      /// BRIND node with NoTrack prefix. Operand 0 is the chain operand and</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">      /// operand 1 is the target address.</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5913fb8adc3c04ec97f2069e6df3ffa1">  119</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5913fb8adc3c04ec97f2069e6df3ffa1">NT_BRIND</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"></span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">      /// Return with a flag operand. Operand 0 is the chain operand, operand</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">      /// 1 is the number of bytes of stack to pop.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1e69224f1f56f29a27a07858fb7cc74">  123</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1e69224f1f56f29a27a07858fb7cc74">RET_FLAG</a>,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"></span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">      /// Return from interrupt. Operand 0 is the number of bytes to pop.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3fe478f754d5761df437300f6a8bbf2a">  126</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3fe478f754d5761df437300f6a8bbf2a">IRET</a>,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"></span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">      /// Repeat fill, corresponds to X86::REP_STOSx.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7fc250aeeb22d10e6a7752671df796ab">  129</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7fc250aeeb22d10e6a7752671df796ab">REP_STOS</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"></span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">      /// Repeat move, corresponds to X86::REP_MOVSx.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa04dbe44e07f24ce17ff84e1dcf424c11">  132</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa04dbe44e07f24ce17ff84e1dcf424c11">REP_MOVS</a>,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"></span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">      /// On Darwin, this node represents the result of the popl</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">      /// at function entry, used for PIC code.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9f2e4e1e83010173fe9361ecfa60faef">  136</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9f2e4e1e83010173fe9361ecfa60faef">GlobalBaseReg</a>,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"></span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">      /// A wrapper node for TargetConstantPool, TargetJumpTable,</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">      /// TargetExternalSymbol, TargetGlobalAddress, TargetGlobalTLSAddress,</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">      /// MCSymbol and TargetBlockAddress.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac52ade4e38c09090c08d423e886cb4b2">  141</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac52ade4e38c09090c08d423e886cb4b2">Wrapper</a>,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"></span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">      /// Special wrapper used under X86-64 PIC mode for RIP</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">      /// relative displacements.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9b840077b4580ddbfd3bf992fe359eb">  145</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9b840077b4580ddbfd3bf992fe359eb">WrapperRIP</a>,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"></span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">      /// Copies a 64-bit value from the low word of an XMM vector</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">      /// to an MMX vector.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd5701bb43afc4c3b3c13bf989a03cd1">  149</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd5701bb43afc4c3b3c13bf989a03cd1">MOVDQ2Q</a>,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"></span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">      /// Copies a 32-bit value from the low word of a MMX</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">      /// vector to a GPR.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad3385085c4af3524215765245e0422d7">  153</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad3385085c4af3524215765245e0422d7">MMX_MOVD2W</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"></span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">      /// Copies a GPR into the low 32-bit word of a MMX vector</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">      /// and zero out the high word.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac35c5dfd3dcced61622fbacc9fa1ab93">  157</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac35c5dfd3dcced61622fbacc9fa1ab93">MMX_MOVW2D</a>,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"></span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">      /// Extract an 8-bit value from a vector and zero extend it to</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">      /// i32, corresponds to X86::PEXTRB.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71fe63f40efcc073f1a5dd6df6efc550">  161</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71fe63f40efcc073f1a5dd6df6efc550">PEXTRB</a>,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"></span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">      /// Extract a 16-bit value from a vector and zero extend it to</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">      /// i32, corresponds to X86::PEXTRW.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c57aafe37f470b4b146ea8307983228">  165</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c57aafe37f470b4b146ea8307983228">PEXTRW</a>,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"></span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">      /// Insert any element of a 4 x float vector into any element</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">      /// of a destination 4 x floatvector.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa87f757077dbefa56b1172c1d7c05da53">  169</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa87f757077dbefa56b1172c1d7c05da53">INSERTPS</a>,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"></span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">      /// Insert the lower 8-bits of a 32-bit value to a vector,</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">      /// corresponds to X86::PINSRB.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7d9a2bb887ffdd3c85b7eb7215b891db">  173</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7d9a2bb887ffdd3c85b7eb7215b891db">PINSRB</a>,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"></span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">      /// Insert the lower 16-bits of a 32-bit value to a vector,</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">      /// corresponds to X86::PINSRW.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac851454bb8c0c576e53b3d993d9c2acf">  177</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac851454bb8c0c576e53b3d993d9c2acf">PINSRW</a>,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"></span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">      /// Shuffle 16 8-bit values within a vector.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a421b1832302b5097a94b81ed579170">  180</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a421b1832302b5097a94b81ed579170">PSHUFB</a>,</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"></span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">      /// Compute Sum of Absolute Differences.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa69270d771a472e5b86c11370dc0330">  183</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa69270d771a472e5b86c11370dc0330">PSADBW</a>,<span class="comment"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">      /// Compute Double Block Packed Sum-Absolute-Differences</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac0b1faf88e3c4a4ebfc407bd17f645c8">  185</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac0b1faf88e3c4a4ebfc407bd17f645c8">DBPSADBW</a>,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"></span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">      /// Bitwise Logical AND NOT of Packed FP values.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852">  188</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852">ANDNP</a>,</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"></span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">      /// Blend where the selector is an immediate.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380">  191</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380">BLENDI</a>,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"></span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">      /// Dynamic (non-constant condition) vector blend where only the sign bits</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">      /// of the condition elements are used. This is used to enforce that the</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">      /// condition mask is not valid for generic VSELECT optimizations. This</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">      /// is also used to implement the intrinsics.</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">      /// Operands are in VSELECT order: MASK, TRUE, FALSE</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa249e11d47119ca5c2666008857b3b534">  198</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa249e11d47119ca5c2666008857b3b534">BLENDV</a>,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"></span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">      /// Combined add and sub on an FP vector.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d">  201</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d">ADDSUB</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>      <span class="comment">//  FP vector ops with rounding mode.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad039095a3b18fb119e3929dcf949ae6c">  204</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad039095a3b18fb119e3929dcf949ae6c">FADD_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849">FADDS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa067363685eda80921daed7993066bbc7">FADDS_RND</a>,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9d613b4288ba64169c6f2ff90babdd4">  205</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9d613b4288ba64169c6f2ff90babdd4">FSUB_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa4a172e5849a0b1f80e5e6d3cf949f3c">FSUBS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaffef8d647f109c19bfd14555e0e87877">FSUBS_RND</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ad31e11c96722823903ac255ae32b">  206</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ad31e11c96722823903ac255ae32b">FMUL_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489">FMULS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79ed16d103bea9f4676a49664dc90a26">FMULS_RND</a>,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28d3778b305e9cd8452a3b036ba0578e">  207</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28d3778b305e9cd8452a3b036ba0578e">FDIV_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa16ba91b20629c6e48a27c7965368fc57">FDIVS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9186dba0b89b0c8bf2c2f531fc2f41">FDIVS_RND</a>,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad2bdc2914d21b659d4f2bf2ac6cfd1fb">  208</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad2bdc2914d21b659d4f2bf2ac6cfd1fb">FMAX_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc546cd25a305869670d4174f0fb10a">FMAXS_SAE</a>,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa95c31a8450db82864c351f9c36df54f3">  209</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa95c31a8450db82864c351f9c36df54f3">FMIN_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa180049595cef360c0596f95548bc03d">FMINS_SAE</a>,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41f21265309401dee0d414fb2e2ee255">  210</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41f21265309401dee0d414fb2e2ee255">FSQRT_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5ed8031749f99840b23a9eebd7f2d903">FSQRTS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa216afc93c7bde60ee5793bdf213aa546">FSQRTS_RND</a>,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>      <span class="comment">// FP vector get exponent.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2e2bdd7a118eba1b817d42388b6896e1">  213</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2e2bdd7a118eba1b817d42388b6896e1">FGETEXP</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa562ba3f47b99cd3bb249504ea3d02d51">FGETEXP_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7dde8ec5661ebe9358d997cb23fb8fb6">FGETEXPS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa74e3b6bdc0045d389b98b5b31692721">FGETEXPS_SAE</a>,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>      <span class="comment">// Extract Normalized Mantissas.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5072511395458f5fe7d4cc27572abc1c">  215</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5072511395458f5fe7d4cc27572abc1c">VGETMANT</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aade887b13dfe529aefd13567e249de176">VGETMANT_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa297e24c8feac1bac6ed692acf3e4f485">VGETMANTS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6fd46692289cc6584c6fb6d3ca692082">VGETMANTS_SAE</a>,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>      <span class="comment">// FP Scale.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6beb8e11551cc9f18bbb68c31f840f45">  217</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6beb8e11551cc9f18bbb68c31f840f45">SCALEF</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9517faa6d410438f4fe1933e903c82d">SCALEF_RND</a>,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2ce7ee11eeeaa6641bd7d78c1505e907">  218</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2ce7ee11eeeaa6641bd7d78c1505e907">SCALEFS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aada1ec746d8e7647f1c2cc9a53aa3734f">SCALEFS_RND</a>,</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>      <span class="comment">// Unsigned Integer average.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa15fada3ff3fd219af1101b03d5dce19c">  221</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa15fada3ff3fd219af1101b03d5dce19c">AVG</a>,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"></span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">      /// Integer horizontal add/sub.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4ce46b34ac79f389d475fa6745463e">  224</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4ce46b34ac79f389d475fa6745463e">HADD</a>,</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf02f5b8c1cc25ab0a8e6cd8e5364332f">  225</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf02f5b8c1cc25ab0a8e6cd8e5364332f">HSUB</a>,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"></span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">      /// Floating point horizontal add/sub.</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a702f9706acfd0711a2ef618e764eb9">  228</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a702f9706acfd0711a2ef618e764eb9">FHADD</a>,</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab2f2aa57f37dc2b9c616ce720e6b8ea">  229</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab2f2aa57f37dc2b9c616ce720e6b8ea">FHSUB</a>,</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>      <span class="comment">// Detect Conflicts Within a Vector</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7952a7e629684de1c61fe7245bfaaa6e">  232</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7952a7e629684de1c61fe7245bfaaa6e">CONFLICT</a>,</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"></span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">      /// Floating point max and min.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f">  235</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f">FMAX</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529">FMIN</a>,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"></span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">      /// Commutative FMIN and FMAX.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa24b80a5be93b9ddfa62446ced71b68e">  238</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa24b80a5be93b9ddfa62446ced71b68e">FMAXC</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafb454d19747fe081325da96a69373f82">FMINC</a>,</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"></span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">      /// Scalar intrinsic floating point max and min.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a7ade0eaf12aa0843f485208618255b">  241</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a7ade0eaf12aa0843f485208618255b">FMAXS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5f201c0525e49f4d2c7a057ec30bfe6">FMINS</a>,</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"></span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">      /// Floating point reciprocal-sqrt and reciprocal approximation.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">      /// Note that these typically require refinement</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">      /// in order to obtain suitable precision.</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacd28a0d5248d37cbf2d4449434a70a98">  246</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaff7f55bae98701a821d0529a64932088">FRSQRT</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacd28a0d5248d37cbf2d4449434a70a98">FRCP</a>,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>      <span class="comment">// AVX-512 reciprocal approximations with a little more precision.</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa922028714f0d0d6899869165be3b00b8">  249</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21b59cc5ca5ded1817c314f5b97d3aeb">RSQRT14</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9facf214845bf370af9f19b94044b58">RSQRT14S</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa922028714f0d0d6899869165be3b00b8">RCP14</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2610620b0e8119a44f46ca42f3cd1b94">RCP14S</a>,</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>      <span class="comment">// Thread Local Storage.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7f49707613da7903f31628aa4937a6f">  252</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7f49707613da7903f31628aa4937a6f">TLSADDR</a>,</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>      <span class="comment">// Thread Local Storage. A call to get the start address</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>      <span class="comment">// of the TLS block for the current module.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c656a3bd0b9b4c50b7df6d8a5d74c95">  256</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c656a3bd0b9b4c50b7df6d8a5d74c95">TLSBASEADDR</a>,</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>      <span class="comment">// Thread Local Storage.  When calling to an OS provided</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>      <span class="comment">// thunk at the address from an earlier relocation.</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab3bdd022c4bbd31d548975d4ddee3209">  260</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab3bdd022c4bbd31d548975d4ddee3209">TLSCALL</a>,</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      <span class="comment">// Exception Handling helpers.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace8521ad98fb024aee02f065b73590bc">  263</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace8521ad98fb024aee02f065b73590bc">EH_RETURN</a>,</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>      <span class="comment">// SjLj exception handling setjmp.</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e9c72799b70329f6a0935d8747c59d2">  266</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e9c72799b70329f6a0935d8747c59d2">EH_SJLJ_SETJMP</a>,</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>      <span class="comment">// SjLj exception handling longjmp.</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9dc7fa6ef54f761457981b9852d361f7">  269</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9dc7fa6ef54f761457981b9852d361f7">EH_SJLJ_LONGJMP</a>,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>      <span class="comment">// SjLj exception handling dispatch.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacad0dbbf36bfadb4214f411ba415d854">  272</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacad0dbbf36bfadb4214f411ba415d854">EH_SJLJ_SETUP_DISPATCH</a>,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"></span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">      /// Tail call return. See X86TargetLowering::LowerCall for</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">      /// the list of operands.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa37a4cc02090ea86d2448dc9d967d75">  276</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa37a4cc02090ea86d2448dc9d967d75">TC_RETURN</a>,</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>      <span class="comment">// Vector move to low scalar and zero higher vector elements.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1356801ab44d90ec9c7643ac8ff0770c">  279</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1356801ab44d90ec9c7643ac8ff0770c">VZEXT_MOVL</a>,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>      <span class="comment">// Vector integer truncate.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb0879a5b12d023b74697191612bddaa">  282</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb0879a5b12d023b74697191612bddaa">VTRUNC</a>,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>      <span class="comment">// Vector integer truncate with unsigned/signed saturation.</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa192681cddd79867e5a6924bbcf453965">  284</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3b2fdb13adfdfd71f723a38073cb43f0">VTRUNCUS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa192681cddd79867e5a6924bbcf453965">VTRUNCS</a>,</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>      <span class="comment">// Masked version of the above. Used when less than a 128-bit result is</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>      <span class="comment">// produced since the mask only applies to the lower elements and can&#39;t</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>      <span class="comment">// be represented by a select.</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>      <span class="comment">// SRC, PASSTHRU, MASK</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac22543849609d3caeb0512a0e5c5262a">  290</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac22543849609d3caeb0512a0e5c5262a">VMTRUNC</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa02585b0d1a0db91ca9ccd66eb04746a8">VMTRUNCUS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa77dfd27220e9b2f57ddf703bc778a582">VMTRUNCS</a>,</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>      <span class="comment">// Vector FP extend.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa31b0c916aeabfacd2542a2a447470ced">  293</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa31b0c916aeabfacd2542a2a447470ced">VFPEXT</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2dbffd930f9f8858e33d32e511c8b651">VFPEXT_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa44a11b6f6f7a9acbf638b7b1a3263c3f">VFPEXTS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6db142daa44ca48a2b60e62c0e16d3ed">VFPEXTS_SAE</a>,</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      <span class="comment">// Vector FP round.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa931754702331756731a26916aebb794c">  296</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa931754702331756731a26916aebb794c">VFPROUND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0adb8ee8a556d467a329a64c10233b6a">VFPROUND_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad56756310253b2495db1bae128a851b1">VFPROUNDS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad5528253199b00f693c4786aa1a7a40c">VFPROUNDS_RND</a>,</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      <span class="comment">// Masked version of above. Used for v2f64-&gt;v4f32.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>      <span class="comment">// SRC, PASSTHRU, MASK</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d1e3a8e02ddc590b8c60205884b32d4">  300</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d1e3a8e02ddc590b8c60205884b32d4">VMFPROUND</a>,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      <span class="comment">// 128-bit vector logical left / right shift</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7e968cfe56e1cef0e04fc1537d5a5219">  303</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7e968cfe56e1cef0e04fc1537d5a5219">VSHLDQ</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa671bbc2a9353cf20bbfb8af47aa237ab">VSRLDQ</a>,</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>      <span class="comment">// Vector shift elements</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4c0d35627a076e5424b6de3804613ec6">  306</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4c0d35627a076e5424b6de3804613ec6">VSHL</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f740b2d7ea674677c7e8073453f8814">VSRL</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa751ccb36d27604bba1151ef84cd98510">VSRA</a>,</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>      <span class="comment">// Vector variable shift</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a2fc33ce2fe41ef2d20854eda49a4f6">  309</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a2fc33ce2fe41ef2d20854eda49a4f6">VSHLV</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e837f978c72eafaf138c1b0a7b6cddf">VSRLV</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b2c246cb3a5d3513041dab6a32b2901">VSRAV</a>,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>      <span class="comment">// Vector shift elements by immediate</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf5db7ecddd15a88ac103ef566d0b2180">  312</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf5db7ecddd15a88ac103ef566d0b2180">VSHLI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa88145107ca3ab31b2e96b5e99bf5b517">VSRLI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa53a1bf88056b37006ab9ba3b83f1f6ae">VSRAI</a>,</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>      <span class="comment">// Shifts of mask registers.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa00eeeadc9b5bc4170585af2c864b0080">  315</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa00eeeadc9b5bc4170585af2c864b0080">KSHIFTL</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa990193ae17623553503589ce732d6d9d">KSHIFTR</a>,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>      <span class="comment">// Bit rotate by immediate</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">  318</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">VROTLI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7523f4161dc4fb59fdb57c1660970b17">VROTRI</a>,</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>      <span class="comment">// Vector packed double/float comparison.</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4605a7e5bb3cda3e1e3f6b05c08c46">  321</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4605a7e5bb3cda3e1e3f6b05c08c46">CMPP</a>,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>      <span class="comment">// Vector integer comparisons.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e6b692f93aee762231d7221e5730598">  324</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e6b692f93aee762231d7221e5730598">PCMPEQ</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf1366c70ee0fa95a076fe683d900e9f9">PCMPGT</a>,</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      <span class="comment">// v8i16 Horizontal minimum and position.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa38ba196e1b29c1704ec66c3b4859b670">  327</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa38ba196e1b29c1704ec66c3b4859b670">PHMINPOS</a>,</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa301b53c316c4e29eae3ce69e0b8a67bf">  329</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa301b53c316c4e29eae3ce69e0b8a67bf">MULTISHIFT</a>,</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"></span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">      /// Vector comparison generating mask bits for fp and</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">      /// integer signed and unsigned data types.</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa05d9c829463eaf8b091ad6a9c87c88d6">  333</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa05d9c829463eaf8b091ad6a9c87c88d6">CMPM</a>,</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>      <span class="comment">// Vector comparison with SAE for FP values</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa46ea7eed0ec435ab72eb4e354e9b0320">  335</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa46ea7eed0ec435ab72eb4e354e9b0320">CMPM_SAE</a>,</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      <span class="comment">// Arithmetic operations with FLAGS results.</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72deaddfd41882e7ddf09409d9528bc8">  338</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf42ecbf82f3dcbf52c109ee0e3f5838">ADD</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4affb47abdfdd54079d5a2f8c1d3e628">SUB</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72deaddfd41882e7ddf09409d9528bc8">ADC</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5d99076d052295315dc1e2dd067d2ad7">SBB</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ae4b4652e07c1ad3ff57c36e3f04f89">SMUL</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac459a26428cf593d442a86904673b560">UMUL</a>,</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8957fd90a0c765af6746fb0849ee1a8a">  339</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf362e78ded62dc71fd125ff7f8099475">OR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa483bad339c6126c64687d14c10979979">XOR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8957fd90a0c765af6746fb0849ee1a8a">AND</a>,</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>      <span class="comment">// Bit field extract.</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ead8df5cf10d5f87e8c19b6f7d34ad6">  342</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ead8df5cf10d5f87e8c19b6f7d34ad6">BEXTR</a>,</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>      <span class="comment">// Zero High Bits Starting with Specified Bit Position.</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf20c535f7b902c26c1b25bd507b473e7">  345</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf20c535f7b902c26c1b25bd507b473e7">BZHI</a>,</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>      <span class="comment">// X86-specific multiply by immediate.</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42a00cd9b29370e08759eeed0673c0a">  348</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42a00cd9b29370e08759eeed0673c0a">MUL_IMM</a>,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>      <span class="comment">// Vector sign bit extraction.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5b943cbe99c34600de83e0c7c0046e18">  351</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5b943cbe99c34600de83e0c7c0046e18">MOVMSK</a>,</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>      <span class="comment">// Vector bitwise comparisons.</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadae3cae50736994b3df8afc2e3cb0e63">  354</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadae3cae50736994b3df8afc2e3cb0e63">PTEST</a>,</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>      <span class="comment">// Vector packed fp sign bitwise comparisons.</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71996007c100b1c370ffc2444bc680a3">  357</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71996007c100b1c370ffc2444bc680a3">TESTP</a>,</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>      <span class="comment">// OR/AND test for masks.</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb8899e3583836cf58a89eeefc1efda0">  360</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb8899e3583836cf58a89eeefc1efda0">KORTEST</a>,</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24c4d2d0c589d3b38776e776335f51df">  361</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24c4d2d0c589d3b38776e776335f51df">KTEST</a>,</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>      <span class="comment">// ADD for masks.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa34a17ff22deb585364ba42c95a8849ee">  364</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa34a17ff22deb585364ba42c95a8849ee">KADD</a>,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>      <span class="comment">// Several flavors of instructions with vector shuffle behaviors.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>      <span class="comment">// Saturated signed/unnsigned packing.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">  368</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">PACKSS</a>,</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">  369</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">PACKUS</a>,</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>      <span class="comment">// Intra-lane alignr.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbc8832d51cd514c75c2be6b65f0ac82">  371</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbc8832d51cd514c75c2be6b65f0ac82">PALIGNR</a>,</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>      <span class="comment">// AVX512 inter-lane alignr.</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc975c428af9c770fddc2a81ddbce015">  373</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc975c428af9c770fddc2a81ddbce015">VALIGN</a>,</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa182b063ab7dd0842ce968cef5f981e92">  374</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa182b063ab7dd0842ce968cef5f981e92">PSHUFD</a>,</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafce56cb4ce3db03407437c4ae07d4103">  375</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafce56cb4ce3db03407437c4ae07d4103">PSHUFHW</a>,</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c444c7b1be0ea32c7e2c92fbc40388a">  376</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c444c7b1be0ea32c7e2c92fbc40388a">PSHUFLW</a>,</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24d6477bb4120ec6b6517ca5e272da9c">  377</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24d6477bb4120ec6b6517ca5e272da9c">SHUFP</a>,</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>      <span class="comment">// VBMI2 Concat &amp; Shift.</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa82bb8ac1e1f2a963db85670fbaee715b">  379</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa82bb8ac1e1f2a963db85670fbaee715b">VSHLD</a>,</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3de35096170c042afd35bee9db4e8b7c">  380</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3de35096170c042afd35bee9db4e8b7c">VSHRD</a>,</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa25ea339c7f2bfdf4cd8eb5ab7c217abb">  381</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa25ea339c7f2bfdf4cd8eb5ab7c217abb">VSHLDV</a>,</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa199fa92ce65208d6f17d763eb7e3f54">  382</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa199fa92ce65208d6f17d763eb7e3f54">VSHRDV</a>,</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>      <span class="comment">//Shuffle Packed Values at 128-bit granularity.</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79877458fe9ec4fc94c68f40e2b54fe0">  384</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79877458fe9ec4fc94c68f40e2b54fe0">SHUF128</a>,</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ce5ecc4640f78a2ecbe9acb4e3908de">  385</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ce5ecc4640f78a2ecbe9acb4e3908de">MOVDDUP</a>,</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaccebcd9a853dde6b119f0ce7ba968c50">  386</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaccebcd9a853dde6b119f0ce7ba968c50">MOVSHDUP</a>,</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabedb442ee692bfea01853044734e5ae1">  387</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabedb442ee692bfea01853044734e5ae1">MOVSLDUP</a>,</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1c741c364406fb0b9958fdbba2c7be66">  388</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1c741c364406fb0b9958fdbba2c7be66">MOVLHPS</a>,</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa607fe97a2d1c7d13eec1b620df6ab05a">  389</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa607fe97a2d1c7d13eec1b620df6ab05a">MOVHLPS</a>,</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac1ce5c2b00e728bf0dd6b84f67f418ea">  390</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac1ce5c2b00e728bf0dd6b84f67f418ea">MOVSD</a>,</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf6eab04fa10f5f7e89800dacfbe2dd2c">  391</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf6eab04fa10f5f7e89800dacfbe2dd2c">MOVSS</a>,</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa000697f31e57d54cd3ae43a2568c36ca">  392</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa000697f31e57d54cd3ae43a2568c36ca">UNPCKL</a>,</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa03a9611e6b354e10a8c3809f49b61eac">  393</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa03a9611e6b354e10a8c3809f49b61eac">UNPCKH</a>,</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac98989ae74d479c77e8ac37cf95f3f22">  394</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac98989ae74d479c77e8ac37cf95f3f22">VPERMILPV</a>,</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbf48e1eda461f1db91b138d32c7e8d5">  395</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbf48e1eda461f1db91b138d32c7e8d5">VPERMILPI</a>,</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8bc7868b5b5c49adff7e1b701e2f6daf">  396</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8bc7868b5b5c49adff7e1b701e2f6daf">VPERMI</a>,</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad57ffc99b9cbbf690e9ac199fc06573d">  397</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad57ffc99b9cbbf690e9ac199fc06573d">VPERM2X128</a>,</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>      <span class="comment">// Variable Permute (VPERM).</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>      <span class="comment">// Res = VPERMV MaskV, V0</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab250ea084b009cb311b1617f5f527c35">  401</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab250ea084b009cb311b1617f5f527c35">VPERMV</a>,</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      <span class="comment">// 3-op Variable Permute (VPERMT2).</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>      <span class="comment">// Res = VPERMV3 V0, MaskV, V1</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab63fa0a5c1888e275635edaaf3ffa3ed">  405</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab63fa0a5c1888e275635edaaf3ffa3ed">VPERMV3</a>,</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>      <span class="comment">// Bitwise ternary logic.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2a83b0801da091b55c27832f5ad62959">  408</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2a83b0801da091b55c27832f5ad62959">VPTERNLOG</a>,</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>      <span class="comment">// Fix Up Special Packed Float32/64 values.</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa516f7bb97176eac5c7a3f38e3597ee9c">  410</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa516f7bb97176eac5c7a3f38e3597ee9c">VFIXUPIMM</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4cf2967fcccf1cbd62151463b26d8e51">VFIXUPIMM_SAE</a>,</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab240bafad0a1cf9d7838d667c95fac6f">  411</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab240bafad0a1cf9d7838d667c95fac6f">VFIXUPIMMS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b0b67403e508af6f31b4ee5fce9aae4">VFIXUPIMMS_SAE</a>,</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>      <span class="comment">// Range Restriction Calculation For Packed Pairs of Float32/64 values.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf101718a8e7287ad3696b436dc943fc">  413</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf101718a8e7287ad3696b436dc943fc">VRANGE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4afdc36a30470fb3f832738efac285e6">VRANGE_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa63db9eb5097f5cfd28f0ac7e2157d481">VRANGES</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf3d48c079fad95deebcd93f52004de0f">VRANGES_SAE</a>,</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>      <span class="comment">// Reduce - Perform Reduction Transformation on scalar\packed FP.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabffa032eefb42c52ff22ba390b07c8d2">  415</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabffa032eefb42c52ff22ba390b07c8d2">VREDUCE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa644490f76951b1e6c9ce41db673fbbeb">VREDUCE_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaebb47def1a8ecfc0aecb45275d23dd4a">VREDUCES</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6337c2357d0b910456eca0807645e534">VREDUCES_SAE</a>,</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      <span class="comment">// RndScale - Round FP Values To Include A Given Number Of Fraction Bits.</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>      <span class="comment">// Also used by the legacy (V)ROUND intrinsics where we mask out the</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>      <span class="comment">// scaling part of the immediate.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa13b769dd360fbb653f40a94a006bc4">  419</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa13b769dd360fbb653f40a94a006bc4">VRNDSCALE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf19e3446029942e26d64a6b1d60725f5">VRNDSCALE_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab246d9e41099c9d3a8e449d3cf3f9e59">VRNDSCALES</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa32432bf8053f0712c3b8ef4ebc36e6ee">VRNDSCALES_SAE</a>,</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>      <span class="comment">// Tests Types Of a FP Values for packed types.</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d77910a4bbb88e5fbdcdd8dd8a44592">  421</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d77910a4bbb88e5fbdcdd8dd8a44592">VFPCLASS</a>,</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>      <span class="comment">// Tests Types Of a FP Values for scalar types.</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c22ee97f4017a0ba64f984609726513">  423</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c22ee97f4017a0ba64f984609726513">VFPCLASSS</a>,</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>      <span class="comment">// Broadcast (splat) scalar or element 0 of a vector. If the operand is</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>      <span class="comment">// a vector, this node may change the vector length as part of the splat.</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac3bc043916fd84786c2ac451e0a3cd24">  427</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac3bc043916fd84786c2ac451e0a3cd24">VBROADCAST</a>,</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>      <span class="comment">// Broadcast mask to vector.</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa869088ddb6de16553217214a72041351">  429</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa869088ddb6de16553217214a72041351">VBROADCASTM</a>,</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>      <span class="comment">// Broadcast subvector to vector.</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf441bb441ab78664542108b2a97501ea">  431</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf441bb441ab78664542108b2a97501ea">SUBV_BROADCAST</a>,</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"></span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">      /// SSE4A Extraction and Insertion.</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa39d334524059c9dfadbdc28394139b2">  434</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa39d334524059c9dfadbdc28394139b2">EXTRQI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace7867675de7ee0798a8fec222fe3a7b">INSERTQI</a>,</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>      <span class="comment">// XOP arithmetic/logical shifts.</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaece0f87e173b1f5b36990e9ac4aa5ae5">  437</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaece0f87e173b1f5b36990e9ac4aa5ae5">VPSHA</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab0d78bdd53f75f09beb712341df5660">VPSHL</a>,</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      <span class="comment">// XOP signed/unsigned integer comparisons.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadcca882e85abfd81e17c1dba55d05e1a">  439</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadcca882e85abfd81e17c1dba55d05e1a">VPCOM</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3be4201d9ac120bd22b241cb6062f558">VPCOMU</a>,</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>      <span class="comment">// XOP packed permute bytes.</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa223d75974bc37f644ce46f5a8684ab9e">  441</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa223d75974bc37f644ce46f5a8684ab9e">VPPERM</a>,</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>      <span class="comment">// XOP two source permutation.</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa359935c9a800c36fd9429fa8691c98f">  443</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa359935c9a800c36fd9429fa8691c98f">VPERMIL2</a>,</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>      <span class="comment">// Vector multiply packed unsigned doubleword integers.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7f0c379fa7f4b37235504936c56ae486">  446</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7f0c379fa7f4b37235504936c56ae486">PMULUDQ</a>,</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>      <span class="comment">// Vector multiply packed signed doubleword integers.</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac42bb75fe0307f14264032e6db521de2">  448</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac42bb75fe0307f14264032e6db521de2">PMULDQ</a>,</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>      <span class="comment">// Vector Multiply Packed UnsignedIntegers with Round and Scale.</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e5191d0825333d06789828dbf59f4e2">  450</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e5191d0825333d06789828dbf59f4e2">MULHRS</a>,</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>      <span class="comment">// Multiply and Add Packed Integers.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab02310456415907ec1be4ceae53d48a9">  453</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab02310456415907ec1be4ceae53d48a9">VPMADDUBSW</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa90d5ada6e2cf83b82e077c35702f2fc3">VPMADDWD</a>,</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>      <span class="comment">// AVX512IFMA multiply and add.</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>      <span class="comment">// NOTE: These are different than the instruction and perform</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>      <span class="comment">// op0 x op1 + op2.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0a886b39a599413aab2fe1e4c03278f8">  458</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad670fb5b06e9318973006f77bd5d483e">VPMADD52L</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0a886b39a599413aab2fe1e4c03278f8">VPMADD52H</a>,</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>      <span class="comment">// VNNI</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b5d567a96d6f2fb18520983409598c1">  461</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b5d567a96d6f2fb18520983409598c1">VPDPBUSD</a>,</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae331d34ee769883576fdda6f841eb646">  462</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae331d34ee769883576fdda6f841eb646">VPDPBUSDS</a>,</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa946b1be843e180fc4e11e56960986cd5">  463</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa946b1be843e180fc4e11e56960986cd5">VPDPWSSD</a>,</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8cadaea018465e8e4de867b43111e34a">  464</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8cadaea018465e8e4de867b43111e34a">VPDPWSSDS</a>,</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>      <span class="comment">// FMA nodes.</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>      <span class="comment">// We use the target independent ISD::FMA for the non-inverted case.</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa367039352ad0788f23a2ce9bcd493f2a">  468</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa367039352ad0788f23a2ce9bcd493f2a">FNMADD</a>,</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8ad87414cdc8a0416b4c94957c1775">  469</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8ad87414cdc8a0416b4c94957c1775">FMSUB</a>,</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5366e83be28759f315637517f6d3f369">  470</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5366e83be28759f315637517f6d3f369">FNMSUB</a>,</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">  471</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">FMADDSUB</a>,</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">  472</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">FMSUBADD</a>,</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>      <span class="comment">// FMA with rounding mode.</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5c55557d6753435f3b5b6d9678dfacc">  475</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5c55557d6753435f3b5b6d9678dfacc">FMADD_RND</a>,</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa60f697da41de26a8822eeea8b508404c">  476</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa60f697da41de26a8822eeea8b508404c">FNMADD_RND</a>,</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa865d34b939542df305710438eb9a8d2f">  477</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa865d34b939542df305710438eb9a8d2f">FMSUB_RND</a>,</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6adc5233cdab66da1ea6f13370a00570">  478</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6adc5233cdab66da1ea6f13370a00570">FNMSUB_RND</a>,</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2877f0d6e51388d3a93a7b407289ae70">  479</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2877f0d6e51388d3a93a7b407289ae70">FMADDSUB_RND</a>,</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa255d13dedbd0510f453bd5927ed80c31">  480</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa255d13dedbd0510f453bd5927ed80c31">FMSUBADD_RND</a>,</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>      <span class="comment">// Compress and expand.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae15cf1828833984eef9d968c615e6138">  483</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae15cf1828833984eef9d968c615e6138">COMPRESS</a>,</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac60182f40cd78eacf11f5fdd693d5e7e">  484</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac60182f40cd78eacf11f5fdd693d5e7e">EXPAND</a>,</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>      <span class="comment">// Bits shuffle</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaae0ff7afe174b3d7204996bc4c43552e">  487</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaae0ff7afe174b3d7204996bc4c43552e">VPSHUFBITQMB</a>,</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>      <span class="comment">// Convert Unsigned/Integer to Floating-Point Value with rounding mode.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa547e3a838c6b30d76d00fc496c29ee3">  490</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa547e3a838c6b30d76d00fc496c29ee3">SINT_TO_FP_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa319b27184731b63dc4b39ff6accc9691">UINT_TO_FP_RND</a>,</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa407337747b5113a53385b50c0a597a48">  491</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa407337747b5113a53385b50c0a597a48">SCALAR_SINT_TO_FP</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa340f7e03b1e3c8ee7be2477ca74ebfe3">SCALAR_UINT_TO_FP</a>,</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8392877cff1235b95d6cb7cb1455d9">  492</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8392877cff1235b95d6cb7cb1455d9">SCALAR_SINT_TO_FP_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6d8aeee598a8004dcefbfaa51933c1e3">SCALAR_UINT_TO_FP_RND</a>,</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>      <span class="comment">// Vector float/double to signed/unsigned integer.</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3d9c4511648f4aeb6cdc39851c6b4759">  495</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3d9c4511648f4aeb6cdc39851c6b4759">CVTP2SI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5af26ba107d346037ecbd751de03de5d">CVTP2UI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa18d00f87be06fee47378f202c35468c1">CVTP2SI_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa698f316756f4e7c1baf0a06a4599a083">CVTP2UI_RND</a>,</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>      <span class="comment">// Scalar float/double to signed/unsigned integer.</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa545539a5bbdd377269a6d299a4be73fe">  497</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa545539a5bbdd377269a6d299a4be73fe">CVTS2SI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaced1fc5ce4b98f7ef9204075ce905021">CVTS2UI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0ac7d42bb27453d6dc820fac679ba014">CVTS2SI_RND</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b22addc6d55b1bf7ff3470c44fd1711">CVTS2UI_RND</a>,</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>      <span class="comment">// Vector float/double to signed/unsigned integer with truncation.</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873eda45cff31b9f5fe7af33ed2ec407">  500</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873eda45cff31b9f5fe7af33ed2ec407">CVTTP2SI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac6c8013c7f060d7023eb23cb32fc14c8">CVTTP2UI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51c6f5c47733cecb1988af29d95be353">CVTTP2SI_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94956dcc08eac4c0e590704a1221d45d">CVTTP2UI_SAE</a>,</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>      <span class="comment">// Scalar float/double to signed/unsigned integer with truncation.</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaefa3cb39beba178ca2b864fadb5bb83e">  502</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaefa3cb39beba178ca2b864fadb5bb83e">CVTTS2SI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaca3af1442dc41a3731d484050a697a22">CVTTS2UI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae85f531aa16b24a15dc5e8a4cc16d69e">CVTTS2SI_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6526af58299b0a822638d6c86ac68716">CVTTS2UI_SAE</a>,</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>      <span class="comment">// Vector signed/unsigned integer to float/double.</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf64444ca786d0cddde2bc8628f324e3e">  505</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf64444ca786d0cddde2bc8628f324e3e">CVTSI2P</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7821643340a91702a2540ac9a3e6ab53">CVTUI2P</a>,</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>      <span class="comment">// Masked versions of above. Used for v2f64-&gt;v4f32.</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>      <span class="comment">// SRC, PASSTHRU, MASK</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9fc9cf61fd9db57b6e139ba9faa632ce">  509</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9fc9cf61fd9db57b6e139ba9faa632ce">MCVTP2SI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa73d8b03b224b357896577a0b4df66be4">MCVTP2UI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e58653f8830ab73ca1b46538568aafc">MCVTTP2SI</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5cffc707d7313cf293e1101acd35a609">MCVTTP2UI</a>,</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae2925d7ff6b5400012986018a81ecaa2">  510</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae2925d7ff6b5400012986018a81ecaa2">MCVTSI2P</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafe9aa5f2f459e64cb14518d17481ad3f">MCVTUI2P</a>,</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>      <span class="comment">// Vector float to bfloat16.</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>      <span class="comment">// Convert TWO packed single data to one packed BF16 data</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa049d7df7379995f8bd77b791173b9031">  514</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa049d7df7379995f8bd77b791173b9031">CVTNE2PS2BF16</a>, </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>      <span class="comment">// Convert packed single data to packed BF16 data</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8106cde91dc7605229698a79d0b0437a">  516</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8106cde91dc7605229698a79d0b0437a">CVTNEPS2BF16</a>,</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>      <span class="comment">// Masked version of above.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>      <span class="comment">// SRC, PASSTHRU, MASK</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf77396da05a782a1761d0da51bcfde0e">  519</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf77396da05a782a1761d0da51bcfde0e">MCVTNEPS2BF16</a>,</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>      <span class="comment">// Dot product of BF16 pairs to accumulated into</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>      <span class="comment">// packed single precision.</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab7a2dc90351bdda2d00ca3cc02f3fb76">  523</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab7a2dc90351bdda2d00ca3cc02f3fb76">DPBF16PS</a>,</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>      <span class="comment">// Save xmm argument registers to the stack, according to %al. An operator</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>      <span class="comment">// is needed so that this can be expanded with control flow.</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa85e3eaca3021f7b1c78eb4105d281445">  527</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa85e3eaca3021f7b1c78eb4105d281445">VASTART_SAVE_XMM_REGS</a>,</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>      <span class="comment">// Windows&#39;s _chkstk call to do stack probing.</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa574a32413f7fd17e18fcba7d808b15d3">  530</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa574a32413f7fd17e18fcba7d808b15d3">WIN_ALLOCA</a>,</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>      <span class="comment">// For allocating variable amounts of stack space when using</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>      <span class="comment">// segmented stacks. Check if the current stacklet has enough space, and</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>      <span class="comment">// falls back to heap allocation if not.</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5403a695e5b22104bb387fd57a8d63ad">  535</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5403a695e5b22104bb387fd57a8d63ad">SEG_ALLOCA</a>,</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>      <span class="comment">// Memory barriers.</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac6c2b4fdd31cc726ddb1da69132c686a">  538</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac6c2b4fdd31cc726ddb1da69132c686a">MEMBARRIER</a>,</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f">  539</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f">MFENCE</a>,</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>      <span class="comment">// Store FP status word into i16 register.</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf53d70e1193053ef31414968ff7a2df1">  542</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf53d70e1193053ef31414968ff7a2df1">FNSTSW16r</a>,</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>      <span class="comment">// Store contents of %ah into %eflags.</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1c144ca8b2dd76619bf0368b4d7b24f1">  545</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1c144ca8b2dd76619bf0368b4d7b24f1">SAHF</a>,</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>      <span class="comment">// Get a random integer and indicate whether it is valid in CF.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad6c69380bc79b951347c7ee83004605e">  548</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad6c69380bc79b951347c7ee83004605e">RDRAND</a>,</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>      <span class="comment">// Get a NIST SP800-90B &amp; C compliant random integer and</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>      <span class="comment">// indicate whether it is valid in CF.</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1b4dab672befc47006283fa37d529fc">  552</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1b4dab672befc47006283fa37d529fc">RDSEED</a>,</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>      <span class="comment">// Protection keys</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>      <span class="comment">// RDPKRU - Operand 0 is chain. Operand 1 is value for ECX.</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>      <span class="comment">// WRPKRU - Operand 0 is chain. Operand 1 is value for EDX. Operand 2 is</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>      <span class="comment">// value for ECX.</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9147f32d52c21215196994ef54041183">  558</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9147f32d52c21215196994ef54041183">RDPKRU</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac7fcc7e016484307f4a0f1a578d0835a">WRPKRU</a>,</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>      <span class="comment">// SSE42 string comparisons.</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>      <span class="comment">// These nodes produce 3 results, index, mask, and flags. X86ISelDAGToDAG</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>      <span class="comment">// will emit one or two instructions based on which results are used. If</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>      <span class="comment">// flags and index/mask this allows us to use a single instruction since</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>      <span class="comment">// we won&#39;t have to pick and opcode for flags. Instead we can rely on the</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>      <span class="comment">// DAG to CSE everything and decide at isel.</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa31e2fe326f1bbdf7ad6711d5f05a12e">  566</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa31e2fe326f1bbdf7ad6711d5f05a12e">PCMPISTR</a>,</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9ad9e95fc1723ed3c9e58743d106e28d">  567</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9ad9e95fc1723ed3c9e58743d106e28d">PCMPESTR</a>,</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>      <span class="comment">// Test if in transactional execution.</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa66c4a04f53c729b0b2d750bb41a9141e">  570</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa66c4a04f53c729b0b2d750bb41a9141e">XTEST</a>,</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>      <span class="comment">// ERI instructions.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51057cba24a530a4932d7a794b6b2fa6">  573</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51057cba24a530a4932d7a794b6b2fa6">RSQRT28</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28735a02188169c048939c46be82e2b6">RSQRT28_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5c89a8ea23079828ba331da0b18aeb51">RSQRT28S</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1510bc4d38e31bd1d5b4466ecd10c403">RSQRT28S_SAE</a>,</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9081f016469c374beff0958df097c0d2">  574</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa47415ddcbfa6b300a8e716e2ccfd3472">RCP28</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa985022ec9ed8a348e635c728bb4694a9">RCP28_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad519c227e0221402e86b5a7eaa19c77c">RCP28S</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42b8019b5aba7dc860827aabc563b6e">RCP28S_SAE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9081f016469c374beff0958df097c0d2">EXP2</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c65bc9fb71daca3982b855962b08843">EXP2_SAE</a>,</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>      <span class="comment">// Conversions between float and half-float.</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94c00be07b5a7475ca1ae4b1e1676fff">  577</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fec5162852502da5a2832321f9c1012">CVTPS2PH</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94c00be07b5a7475ca1ae4b1e1676fff">CVTPH2PS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc220961118a7c2f036a42985f288c7">CVTPH2PS_SAE</a>,</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>      <span class="comment">// Masked version of above.</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <span class="comment">// SRC, RND, PASSTHRU, MASK</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1bdf811a50ebc4ef297a426ff53509c2">  581</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1bdf811a50ebc4ef297a426ff53509c2">MCVTPS2PH</a>,</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>      <span class="comment">// Galois Field Arithmetic Instructions</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6236fd616da35e18597c6610b1931c12">  584</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6236fd616da35e18597c6610b1931c12">GF2P8AFFINEINVQB</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa09a2f82b73ba8c6396e7a03211b72a2d">GF2P8AFFINEQB</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa07fdebcf8f923d22b160d09ae5959a43">GF2P8MULB</a>,</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>      <span class="comment">// LWP insert record.</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4bf29741f01b0d622546776b4f80beae">  587</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4bf29741f01b0d622546776b4f80beae">LWPINS</a>,</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>      <span class="comment">// User level wait</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9c058e34b3f26561a4943a108a47f02f">  590</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8d26c89d55b54b179e9fe918f4046fe9">UMWAIT</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9c058e34b3f26561a4943a108a47f02f">TPAUSE</a>,</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>      <span class="comment">// Enqueue Stores Instructions</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3ca6e1f278f4463bf12a0ed620eedbff">  593</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3ca6e1f278f4463bf12a0ed620eedbff">ENQCMD</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0b751e2781acc00275a1a4599e571c5c">ENQCMDS</a>,</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>      <span class="comment">// For avx512-vp2intersect</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9b885ded18161ab3fbcc821ddf87877c">  596</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9b885ded18161ab3fbcc821ddf87877c">VP2INTERSECT</a>,</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>      <span class="comment">// Compare and swap.</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9a4c263c8adc3a587ba2ec396b2e56">  599</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9a4c263c8adc3a587ba2ec396b2e56">LCMPXCHG_DAG</a> = <a class="code hl_variable" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d2a298fcfba10ab50983efa354ebcb6">  600</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d2a298fcfba10ab50983efa354ebcb6">LCMPXCHG8_DAG</a>,</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb1887e4cd15e006f28a5f75a691a620">  601</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb1887e4cd15e006f28a5f75a691a620">LCMPXCHG16_DAG</a>,</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d632d5729ff2e68b1d2a5fcc747c165">  602</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d632d5729ff2e68b1d2a5fcc747c165">LCMPXCHG8_SAVE_EBX_DAG</a>,</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab4e25ab99584790282db2a9592159ce5">  603</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab4e25ab99584790282db2a9592159ce5">LCMPXCHG16_SAVE_RBX_DAG</a>,</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"></span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">      /// LOCK-prefixed arithmetic read-modify-write instructions.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">      /// EFLAGS, OUTCHAIN = LADD(INCHAIN, PTR, RHS)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab8c48043da28b0059034ddfe36e1e2c1">  607</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab8c48043da28b0059034ddfe36e1e2c1">LADD</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacb817f4013cbb43f97d5a23c3868c390">LSUB</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa12eff13d69c745a9d52ef4a184585f27">LOR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa735b26fdeac5e6ddba04dfcb39c18980">LXOR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa35eb2233e71afe64505425d29d360e03">LAND</a>,</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>      <span class="comment">// Load, scalar_to_vector, and zero extend.</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41663b0542b9ae893f5c9122a7b1ce4c">  610</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41663b0542b9ae893f5c9122a7b1ce4c">VZEXT_LOAD</a>,</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>      <span class="comment">// extract_vector_elt, store.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb84460d683f07195940fd88ff366cf2">  613</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb84460d683f07195940fd88ff366cf2">VEXTRACT_STORE</a>,</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>      <span class="comment">// Store FP control world into i16 memory.</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa250bc85789f2fe4cbb3262f24b9eac0f">  616</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa250bc85789f2fe4cbb3262f24b9eac0f">FNSTCW16m</a>,</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"></span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">      /// This instruction implements FP_TO_SINT with the</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">      /// integer destination in memory and a FP reg source.  This corresponds</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">      /// to the X86::FIST*m instructions and the rounding mode change stuff. It</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">      /// has two inputs (token chain and address) and two outputs (int value</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">      /// and token chain). Memory VT specifies the type to store to.</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab820cab376b5f1282419c6cfc7e812b4">  623</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab820cab376b5f1282419c6cfc7e812b4">FP_TO_INT_IN_MEM</a>,</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"></span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">      /// This instruction implements SINT_TO_FP with the</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">      /// integer source in memory and FP reg result.  This corresponds to the</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">      /// X86::FILD*m instructions. It has two inputs (token chain and address)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">      /// and two outputs (FP value and token chain). FILD_FLAG also produces a</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">      /// flag). The integer source type is specified by the memory VT.</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc5e8eb45f3fff639c5f0edefe64f641">  630</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc5e8eb45f3fff639c5f0edefe64f641">FILD</a>,</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae09dc618c4dfcac4354ba459f8d27f15">  631</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae09dc618c4dfcac4354ba459f8d27f15">FILD_FLAG</a>,</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"></span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">      /// This instruction implements a fp-&gt;int store from FP stack</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">      /// slots. This corresponds to the fist instruction. It takes a</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">      /// chain operand, value to store, address, and glue. The memory VT</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">      /// specifies the type to store as.</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab76ad9f323bc617cfce12a9df044441f">  637</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab76ad9f323bc617cfce12a9df044441f">FIST</a>,</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"></span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">      /// This instruction implements an extending load to FP stack slots.</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">      /// This corresponds to the X86::FLD32m / X86::FLD64m. It takes a chain</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">      /// operand, and ptr to load from. The memory VT specifies the type to</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">      /// load from.</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa84fca900d9cdc9761f9e0f00d386b1e">  643</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa84fca900d9cdc9761f9e0f00d386b1e">FLD</a>,</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"></span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">      /// This instruction implements a truncating store from FP stack</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">      /// slots. This corresponds to the X86::FST32m / X86::FST64m. It takes a</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">      /// chain operand, value to store, address, and glue. The memory VT</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">      /// specifies the type to store as.</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa01d97a3473a8e41bf1dcc6ba3ea8c7eb">  649</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa01d97a3473a8e41bf1dcc6ba3ea8c7eb">FST</a>,</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"></span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">      /// This instruction grabs the address of the next argument</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">      /// from a va_list. (reads and modifies the va_list in memory)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed54019ccab3d2b3d28b3eae73a57d98">  653</a></span><span class="comment"></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed54019ccab3d2b3d28b3eae73a57d98">VAARG_64</a>,</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>      <span class="comment">// Vector truncating store with unsigned/signed saturation</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2">  656</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8adef190fdf91a221cd7c481c1589980">VTRUNCSTOREUS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2">VTRUNCSTORES</a>,</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>      <span class="comment">// Vector truncating masked store with unsigned/signed saturation</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37">  658</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873ea178137a32bd3665fadd64a54547">VMTRUNCSTOREUS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37">VMTRUNCSTORES</a>,</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>      <span class="comment">// X86 specific gather and scatter</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">  661</a></span>      <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">MGATHER</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c">MSCATTER</a>,</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>      <span class="comment">// WARNING: Do not add anything in the end unless you want the node to</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>      <span class="comment">// have memop! In fact, starting from FIRST_TARGET_MEMORY_OPCODE all</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>      <span class="comment">// opcodes will be thought as target memory ops!</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>    };</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  } <span class="comment">// end namespace X86ISD</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"></span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">  /// Define some predicates that are used for node matching.</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"></span>  <span class="keyword">namespace </span>X86 {<span class="comment"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">    /// Returns true if Elt is a constant zero or floating point constant +0.0.</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1X86.html#a43e102a1c33f2dffc750026a05828f52">isZeroNode</a>(SDValue Elt);</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"></span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">    /// Returns true of the given offset can be</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">    /// fit into displacement field of the instruction.</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1X86.html#ae5984c5a9dcd61726daafd12afb541d4">isOffsetSuitableForCodeModel</a>(int64_t Offset, <a class="code hl_enumeration" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8df">CodeModel::Model</a> M,</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>                                      <span class="keywordtype">bool</span> hasSymbolicDisplacement = <span class="keyword">true</span>);</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"></span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">    /// Determines whether the callee is required to pop its</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">    /// own arguments. Callee pop is necessary to support tail calls.</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1X86.html#a98bec313edd88412de74ae369ce47005">isCalleePop</a>(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallingConv,</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>                     <span class="keywordtype">bool</span> <a class="code hl_function" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, <span class="keywordtype">bool</span> IsVarArg, <span class="keywordtype">bool</span> GuaranteeTCO);</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  } <span class="comment">// end namespace X86</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="comment">//  X86 Implementation of the TargetLowering interface</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html">  688</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1X86TargetLowering.html">X86TargetLowering</a> final : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    <span class="keyword">explicit</span> <a class="code hl_class" href="classllvm_1_1X86TargetLowering.html">X86TargetLowering</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86TargetMachine.html">X86TargetMachine</a> &amp;TM,</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI);</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a14ba729e50c70d2bff3f12c884209140">getJumpTableEncoding</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a3a2c182f696ccea7f69622fb51c70a3f">useSoftFloat</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aa7fcaa7855f4688864e1315a38ab3694">markLibCallAttributes</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <span class="keywordtype">unsigned</span> CC,</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>                               <a class="code hl_typedef" href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">ArgListTy</a> &amp;Args) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a4c9434966be55f571aeedb8a356b5b1c">  699</a></span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a4c9434966be55f571aeedb8a356b5b1c">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    }</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCExpr.html">MCExpr</a> *</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>    <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#af3e16079a117749c3a3ab03753982e0e">LowerCustomJumpTableEntry</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *MJTI,</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <span class="keywordtype">unsigned</span> uid,</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>                              <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"></span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">    /// Returns relocation base for the given PIC jumptable.</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"></span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a0b5f9da7c8b5d244b67be30f07debf6c">getPICJumpTableRelocBase</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Table,</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>                                     <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCExpr.html">MCExpr</a> *</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a424abc19654b712885d63747e7f5b4db">getPICJumpTableRelocBaseExpr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF,</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>                                 <span class="keywordtype">unsigned</span> JTI, <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"></span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">    /// Return the desired alignment for ByVal aggregate</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">    /// function arguments in the caller parameter area. For X86, aggregates</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">    /// that contains are placed at 16-byte boundaries while the rest are at</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">    /// 4-byte boundaries.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a5270b2fcc09ef6f3bf6ea4e9b9694ede">getByValTypeAlignment</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"></span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">    /// Returns the target specific optimal type for load</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">    /// and store operations as a result of memset, memcpy, and memmove</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">    /// lowering. If DstAlign is zero that means it&#39;s safe to destination</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">    /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">    /// means there isn&#39;t a need to check it against alignment requirement,</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">    /// probably because the source does not need to be loaded. If &#39;IsMemset&#39; is</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">    /// true, that means it&#39;s expanding a memset. If &#39;ZeroMemset&#39; is true, that</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">    /// means it&#39;s a memset of zero. &#39;MemcpyStrSrc&#39; indicates whether the memcpy</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">    /// source is constant so it does not need to be loaded.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">    /// It returns EVT::Other if the type should be determined using generic</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">    /// target-independent logic.</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"></span>    <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#abf6baf1dc0d2a53b3ba665e2bac1862e">getOptimalMemOpType</a>(uint64_t <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign,</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>                            <span class="keywordtype">bool</span> IsMemset, <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"></span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">    /// Returns true if it&#39;s safe to use load / store of the</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">    /// specified type to expand memcpy / memset inline. This is mostly true</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">    /// for all types except for some special cases. For example, on X86</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">    /// targets without SSE2 f64 load / store are done with fldl / fstpl which</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">    /// also does type conversion. Note the specified type doesn&#39;t have to be</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">    /// legal as the hook is used before type legalization.</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a4458afa9d4b40fe7c439f81cd5481366">isSafeMemOpType</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"></span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">    /// Returns true if the target allows unaligned memory accesses of the</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">    /// specified type. Returns whether it is &quot;fast&quot; in the last argument.</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ae53bdea10fa0ed8845aacd52dce00ff9">allowsMisalignedMemoryAccesses</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AS, <span class="keywordtype">unsigned</span> Align,</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>                                        <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>                                        <span class="keywordtype">bool</span> *Fast) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"></span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">    /// Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">    ///</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"></span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a3d437e0047c2e5a049151f46d9dd2d09">LowerOperation</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"></span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">    /// Places new result values for the node in Results (their number</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">    /// and types must exactly match those of the original return values of</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">    /// the node), or leaves Results empty, which indicates that the node is not</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">    /// to be custom lowered after all.</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ac03b901ef46c4a35305daa2e4aabce29">LowerOperationWrapper</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>                               <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>                               <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"></span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">    /// Replace the results of node with an illegal result</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">    /// type with new values built out of custom code.</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">    ///</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#af77fd362607d101a7080481254ee2fe3">ReplaceNodeResults</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a>&amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>                            <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a0a91c61d0657477fe6583b566dca7fb7">PerformDAGCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    <span class="comment">// Return true if it is profitable to combine a BUILD_VECTOR with a</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>    <span class="comment">// stride-pattern to a shuffle and a truncate.</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    <span class="comment">// Example of such a combine:</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <span class="comment">// v4i32 build_vector((extract_elt V, 1),</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>    <span class="comment">//                    (extract_elt V, 3),</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>    <span class="comment">//                    (extract_elt V, 5),</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>    <span class="comment">//                    (extract_elt V, 7))</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>    <span class="comment">//  --&gt;</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>    <span class="comment">// v4i32 truncate (bitcast (shuffle&lt;1,u,3,u,4,u,5,u,6,u,7,u&gt; V, u) to</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>    <span class="comment">// v4i64)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ab24056c95ceabdacc18e7308acf9df10">isDesirableToCombineBuildVectorToShuffleTruncate</a>(</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>        <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> ShuffleMask, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> TruncVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"></span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">    /// Return true if the target has native support for</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">    /// the specified value type and it is &#39;desirable&#39; to use the type for the</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">    /// given node type. e.g. On x86 i16 is legal, but undesirable since i16</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">    /// instruction encodings are longer and some i16 instructions are slow.</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a4217293101179a3839b8afb1fafb2e0d">isTypeDesirableForOp</a>(<span class="keywordtype">unsigned</span> Opc, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"></span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">    /// Return true if the target has native support for the</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">    /// specified value type and it is &#39;desirable&#39; to use the type. e.g. On x86</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">    /// i16 is legal, but undesirable since i16 instruction encodings are longer</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">    /// and some i16 instructions are slow.</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ae344bf38282de26bb4d5783114a65eaf">IsDesirableToPromoteOp</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> &amp;PVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a5fd231b7f6dc1db67a2bb2f48bf5f342">EmitInstrWithCustomInserter</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>                                <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"></span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">    /// This method returns the name of a target specific DAG node.</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ab3547e3af4263fb24bac33b211aa07fb">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"></span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">    /// Do not merge vector stores after legalization because that may conflict</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">    /// with x86-specific store splitting optimizations.</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#ad6940a3eec597c799eeee15cb0f7e808">  805</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ad6940a3eec597c799eeee15cb0f7e808">mergeStoresAfterLegalization</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>      <span class="keywordflow">return</span> !MemVT.<a class="code hl_function" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>();</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>    }</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a4d87af17bac585c7a34a95f4283995a2">canMergeStoresTo</a>(<span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a06890bba9d515431f706fccc68f25e7d">isCheapToSpeculateCttz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a43493c148cce485c7e998ce19110f0b9">isCheapToSpeculateCtlz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a4252a7b10bf920be7bc1da185d9c43b8">isCtlzFast</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a5d24bde3ca72f2a7fcf12c902bf0d1e7">  818</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a5d24bde3ca72f2a7fcf12c902bf0d1e7">hasBitPreservingFPLogic</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>      <span class="keywordflow">return</span> VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || VT.<a class="code hl_function" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>();</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    }</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a1134e24a9f51b06d69b66aaede5eb422">  822</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a1134e24a9f51b06d69b66aaede5eb422">isMultiStoresCheaperThanBitsMerge</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> LTy, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> HTy)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>      <span class="comment">// If the pair to store is a mixture of float and int values, we will</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>      <span class="comment">// save two bitwise instructions and one float-to-int instruction and</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>      <span class="comment">// increase one store instruction. There is potentially a more</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>      <span class="comment">// significant benefit because it avoids the float-&gt;int domain switch</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>      <span class="comment">// for input value. So It is more likely a win.</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>      <span class="keywordflow">if</span> ((LTy.<a class="code hl_function" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>() &amp;&amp; HTy.<a class="code hl_function" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>()) ||</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>          (LTy.<a class="code hl_function" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp; HTy.<a class="code hl_function" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()))</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>      <span class="comment">// If the pair only contains int values, we will save two bitwise</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>      <span class="comment">// instructions and increase one store instruction (costing one more</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>      <span class="comment">// store buffer). Since the benefit is more blurred so we leave</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      <span class="comment">// such pair out until we get testcase to prove it is a win.</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    }</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#af88464d58b1b70362b8ab991b0db2dbb">isMaskAndCmp0FoldingBeneficial</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a8e8d15fa57104d892b14366c39fafa77">hasAndNotCompare</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a69fbe6a7969fadd37ebea537ba3041e3">hasAndNot</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a85fb0d7e000c96b972014b0405aa9c88">shouldFoldConstantShiftPairToMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>                                           <a class="code hl_enumeration" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#adaff89efc72db02240bc69c44c8f0691">shouldFoldMaskToVariableShiftPair</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a193b8c17079133af40829a1fef4adf6c">  850</a></span>    <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a193b8c17079133af40829a1fef4adf6c">shouldTransformSignedTruncationCheck</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> XVT,</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>                                         <span class="keywordtype">unsigned</span> KeptBits)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>      <span class="comment">// For vectors, we don&#39;t have a preference..</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>      <span class="keywordflow">if</span> (XVT.<a class="code hl_function" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>      <span class="keyword">auto</span> VTIsOk = [](<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) -&gt; <span class="keywordtype">bool</span> {</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>        <span class="keywordflow">return</span> VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ||</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>               VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>      };</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>      <span class="comment">// We are ok with KeptBitsVT being byte/word/dword, what MOVS supports.</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>      <span class="comment">// XVT will be larger than KeptBitsVT.</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>      <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> KeptBitsVT = <a class="code hl_function" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(KeptBits);</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>      <span class="keywordflow">return</span> VTIsOk(XVT) &amp;&amp; VTIsOk(KeptBitsVT);</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>    }</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a31b1f4c4d8cb837eb14b1df553d372d1">shouldExpandShift</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a51cb60d8c2758ff018c35468453c7eeb">shouldSplatInsEltVarIndex</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#abba0e811da8d1436a96fda0e356a6d24">  871</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#abba0e811da8d1436a96fda0e356a6d24">convertSetCCLogicToBitwiseLogic</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>      <span class="keywordflow">return</span> VT.<a class="code hl_function" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>    }</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"></span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">    /// Vector-sized comparisons are fast using PCMPEQ + PMOVMSK or PTEST.</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"></span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a52fdaa4464a4080f3b2883856462f6a7">hasFastEqualityCompare</a>(<span class="keywordtype">unsigned</span> NumBits) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"></span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">    /// Return the value type to use for ISD::SETCC.</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"></span>    <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ae93a1ba51c086441ec1b9ea4cdca853a">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>                           <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ab5b38aec5336f4fd5d1d42d94bb866bf">targetShrinkDemandedConstant</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded,</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>                                      TargetLoweringOpt &amp;TLO) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"></span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">    /// Determine which of the bits specified in Mask are known to be either</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">    /// zero or one and return them in the KnownZero/KnownOne bitsets.</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ae0caaab3a18e77b9f48dc88b3b757dd6">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>                                       <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>                                       <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"></span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">    /// Determine the number of bits in the operation that are sign bits.</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aa734719767b4f7faea1f7b40554f30be">ComputeNumSignBitsForTargetNode</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>                                             <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a1a1dd27d36e829a2de3225991dac9c3e">SimplifyDemandedVectorEltsForTargetNode</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>                                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>                                                 <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef,</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>                                                 <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero,</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>                                                 TargetLoweringOpt &amp;TLO,</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>                                                 <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a6fafb0a04f81d44e034566f1a758ea39">SimplifyDemandedBitsForTargetNode</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DemandedBits.html">DemandedBits</a>,</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>                                           <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>                                           TargetLoweringOpt &amp;TLO,</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#af23897e28e2e84966892e512317b6acc">getTargetConstantFromLoad</a>(<a class="code hl_class" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LD) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ae6da32121a396476129bc7577db0aad2">unwrapAddress</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#adc0b03138cc7b455d625146b7091345d">getReturnAddressFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a687e754bf03f8d135bc899b49db74472">ExpandInlineAsm</a>(<a class="code hl_class" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>    <a class="code hl_enumeration" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a370d811aff2e392f420421995d439701">getConstraintType</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"></span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">    /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">    /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"></span>    <a class="code hl_enumeration" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>      <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a74c09385a35d121b167e4941bf3e6a77">getSingleConstraintMatchWeight</a>(AsmOperandInfo &amp;<a class="code hl_variable" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>,</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>                                     <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span> </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a2aa47f16031986718a30310f73c8c90c">LowerXConstraint</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"></span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">    /// Lower the specified operand into the Ops vector. If it is invalid, don&#39;t</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">    /// add anything to Ops. If hasMemory is true it means one of the asm</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">    /// constraint of the inline asm instruction being processed is &#39;m&#39;.</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a3c76068964f59903e2d9128c4360b8de">LowerAsmOperandForConstraint</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>                                      std::string &amp;Constraint,</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>                                      std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>                                      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>    <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a70a23a5faf9d301094f7386bc583e12c">  940</a></span>    <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a70a23a5faf9d301094f7386bc583e12c">getInlineAsmMemConstraint</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>      <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;i&quot;</span>)</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a1373d3da1ea9a51741b14a48972468bf">InlineAsm::Constraint_i</a>;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;o&quot;</span>)</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a09bcc77f427e8a0891897bca81efba7b">InlineAsm::Constraint_o</a>;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;v&quot;</span>)</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a1a9eab8705881de7137058a34888046f">InlineAsm::Constraint_v</a>;</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;X&quot;</span>)</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6ae8d548e0d4abada9b891bbac5ef72ac1">InlineAsm::Constraint_X</a>;</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>    }</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"></span> </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">    /// Handle Lowering flag assembly outputs.</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"></span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a238e2f1f6f8258ecfca503e4643f1f66">LowerAsmOutputForConstraint</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Flag, <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>                                        <span class="keyword">const</span> AsmOperandInfo &amp;Constraint,</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>                                        <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"></span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">    /// Given a physical register constraint</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">    /// (e.g. {edx}), return the register number and the register class for the</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">    /// register.  This should only be used for C_Register constraints.  On</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">    /// error, this returns a register number of 0.</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"></span>    std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>    <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a7a7237cd5cb35f9159b32a96f4b14541">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>                                 <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"></span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">    /// Return true if the addressing mode represented</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">    /// by AM is legal for this target, for a load/store of the specified type.</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ad1a79970217e7be886648d06d5fded3c">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <span class="keyword">const</span> <a class="code hl_enumeration" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM,</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>                               <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty, <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>                               <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"></span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">    /// Return true if the specified immediate is legal</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">    /// icmp immediate, that is the target has icmp instructions which can</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">    /// compare a register against the immediate without having to materialize</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a5b29ba68187b5f5d44c6fc584b658d06">isLegalICmpImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"></span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">    /// Return true if the specified immediate is legal</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">    /// add immediate, that is the target has add instructions which can</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">    /// add a register and the immediate without having to materialize</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a092cc6666d98dc58d90d67082beda499">isLegalAddImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a3e4a60b1f1249061764cf8d334c8e162">isLegalStoreImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"></span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">    /// Return the cost of the scaling factor used in the addressing</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">    /// mode represented by AM for this target, for a load/store</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">    /// of the specified type.</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">    /// If the AM is supported, the return value must be &gt;= 0.</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">    /// If the AM is not supported, it returns a negative value.</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"></span>    <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#affc4e20829bbf52830768c1c9cd12ff4">getScalingFactorCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <span class="keyword">const</span> <a class="code hl_enumeration" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>                             <span class="keywordtype">unsigned</span> AS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a3b02c5554d564491242c6e5d2388cc69">isVectorShiftByScalarCheap</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"></span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">    /// Add x86-specific opcodes to the default list.</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ae174548699928fd09f1b90077dfc2a48">isBinOp</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"></span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">    /// Returns true if the opcode is a commutative binary operation.</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ab0ee342efbe8b2fe6cf2b0bcfdf2619a">isCommutativeBinOp</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"></span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">    /// Return true if it&#39;s free to truncate a value of</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">    /// type Ty1 to type Ty2. e.g. On x86 it&#39;s free to truncate a i32 value in</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">    /// register EAX to i16 by referencing its sub-register AX.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aabf943e7fc68b0048d5278b5a35da3a9">isTruncateFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aabf943e7fc68b0048d5278b5a35da3a9">isTruncateFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a9c91bde4107b00ee5520f121253437ef">allowTruncateForTailCall</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"></span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">    /// Return true if any actual instruction that defines a</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">    /// value of type Ty1 implicit zero-extends the value to Ty2 in the result</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">    /// register. This does not necessarily include registers defined in</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">    /// unknown ways, such as incoming arguments, or copies from unknown</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">    /// virtual registers. Also, if isTruncateFree(Ty2, Ty1) is true, this</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">    /// does not necessarily apply to truncate instructions. e.g. on x86-64,</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">    /// all instructions that define 32-bit values implicit zero-extend the</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">    /// result out to 64 bits.</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">isZExtFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"></span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">    /// Return true if folding a vector load into ExtVal (a sign, zero, or any</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">    /// extend node) is profitable.</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aec5602ebffe4f185bb771a7ea328ad31">isVectorLoadExtDesirable</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"></span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">    /// Return true if an FMA operation is faster than a pair of fmul and fadd</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">    /// instructions. fmuladd intrinsics will be expanded to FMAs when this</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">    /// method returns true, otherwise fmuladd is expanded to fmul + fadd.</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a95cff6aec4cb00f9b845c5018783e5b4">isFMAFasterThanFMulAndFAdd</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"></span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">    /// Return true if it&#39;s profitable to narrow</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">    /// operations of type VT1 to VT2. e.g. on x86, it&#39;s profitable to narrow</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">    /// from i32 to i8 but not from i32 to i16.</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a166f2f266a1047407535230feeedea47">isNarrowingProfitable</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"></span> </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">    /// Given an intrinsic, checks if on the target the intrinsic will need to map</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">    /// to a MemIntrinsicNode (touches memory). If this is the case, it returns</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">    /// true and stores the intrinsic information into the IntrinsicInfo that was</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">    /// passed to the function.</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aed6a89a13d6da0fb09c283664b86ccd0">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>                            <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>                            <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"></span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">    /// Returns true if the target can instruction select the</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">    /// specified FP immediate natively. If false, the legalizer will</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">    /// materialize the FP immediate as a load from a constant pool.</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a8394d225b325663032c0b724ce2e43bf">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>                      <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment"></span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">    /// Targets can use this to indicate that they only support *some*</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">    /// VECTOR_SHUFFLE operations, those with specific masks. By default, if a</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">    /// target supports the VECTOR_SHUFFLE node, all mask values are assumed to</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">    /// be legal.</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a9fdafe65d9378c70d936af1019040b0f">isShuffleMaskLegal</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> Mask, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"></span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">    /// Similar to isShuffleMaskLegal. Targets can use this to indicate if there</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">    /// is a suitable VECTOR_SHUFFLE that can be used to replace a VAND with a</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">    /// constant pool entry.</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#abf24a843e4c14485213d45230de71898">isVectorClearMaskLegal</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> Mask, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"></span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">    /// Returns true if lowering to a jump table is allowed.</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aaf07f4afc0dc648abf4f548e2db2b7c8">areJTsAllowed</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> *Fn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment"></span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">    /// If true, then instruction selection should</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">    /// seek to shrink the FP constant of the specified type to a smaller type</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">    /// in order to save space and / or reduce runtime.</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#ad6bf6dc6db7c8617904baf7eb1013602"> 1066</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ad6bf6dc6db7c8617904baf7eb1013602">ShouldShrinkFPConstant</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>      <span class="comment">// Don&#39;t shrink FP constpool if SSE2 is available since cvtss2sd is more</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>      <span class="comment">// expensive than a straight movsd. On the other hand, it&#39;s important to</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>      <span class="comment">// shrink long double fp constant since fldt is very slow.</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>      <span class="keywordflow">return</span> !X86ScalarSSEf64 || VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691">MVT::f80</a>;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    }</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"></span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment">    /// Return true if we believe it is correct and profitable to reduce the</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment">    /// load node to a smaller type.</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a6ad23b58059ffd91df6a2dddf30c5d71">shouldReduceLoadWidth</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load, <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy,</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>                               <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> NewVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"></span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">    /// Return true if the specified scalar FP type is computed in an SSE</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">    /// register, not on the X87 floating point stack.</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a07c4533a9f4bb2e7db79d96579202d73"> 1080</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a07c4533a9f4bb2e7db79d96579202d73">isScalarFPTypeInSSEReg</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>      <span class="keywordflow">return</span> (VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> &amp;&amp; X86ScalarSSEf64) || <span class="comment">// f64 is when SSE2</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>             (VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; X86ScalarSSEf32);   <span class="comment">// f32 is when SSE1</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>    }</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"></span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">    /// Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">    /// to just the constant itself.</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a711da9c348c7a96e4d79942afa0af105">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>                                           <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aaba8f198510218f7eb232dc99cded017">reduceSelectOfFPConstantLoads</a>(<span class="keywordtype">bool</span> IsFPSetCC) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a35f30c99560e45f1031fe1855c73b02c">convertSelectOfConstantsToMath</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a07eb9aa97d698648ec9932bd1d2df927">decomposeMulByConstant</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span> </div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a19ef6b800602f67a2bb0a68dc9fe0e13">shouldUseStrictFP_TO_INT</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> FpVT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> IntVT,</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>                                  <span class="keywordtype">bool</span> IsSigned) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment"></span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">    /// Return true if EXTRACT_SUBVECTOR is cheap for this result type</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">    /// with this index.</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ab75bfa0d750449f745ed10dba2f81e31">isExtractSubvectorCheap</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>                                 <span class="keywordtype">unsigned</span> Index) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"></span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">    /// Scalar ops always have equal or better analysis/performance/power than</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment">    /// the vector equivalent, so this always makes sense if the scalar op is</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment">    /// supported.</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aa74ba35350fae122acd7284555740ba5">shouldScalarizeBinop</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"></span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">    /// Extract of a scalar FP value from index 0 of a vector is free.</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#afee5e52fd75b2906a16655fa264ee3d5"> 1110</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#afee5e52fd75b2906a16655fa264ee3d5">isExtractVecEltCheap</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> Index)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>      <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> EltVT = VT.<a class="code hl_function" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>      <span class="keywordflow">return</span> (EltVT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || EltVT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>) &amp;&amp; Index == 0;</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>    }</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"></span> </div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">    /// Overflow nodes should get combined/lowered to optimal instructions</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment">    /// (they should allow eliminating explicit compares by getting flags from</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">    /// math ops).</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a93ed619281b89f14bf9b995990967f35">shouldFormOverflowOp</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span> </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#acd0586c4345528a1503f6d080febe417"> 1120</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#acd0586c4345528a1503f6d080febe417">storeOfVectorConstantIsCheap</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT, <span class="keywordtype">unsigned</span> NumElem,</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>                                      <span class="keywordtype">unsigned</span> AddrSpace)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>      <span class="comment">// If we can replace more than 2 scalar stores, there will be a reduction</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>      <span class="comment">// in instructions even after we add a vector constant load.</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>      <span class="keywordflow">return</span> NumElem &gt; 2;</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>    }</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a8ab3eaadf7f52ab7ca677e6c545e6508">isLoadBitCastBeneficial</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> LoadVT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> BitcastVT,</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"></span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">    /// Intel processors have a unified instruction and data cache</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a98e1ce2159bb4b228b0915541f1fd1b9"> 1132</a></span><span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> * <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a98e1ce2159bb4b228b0915541f1fd1b9">getClearCacheBuiltinName</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; <span class="comment">// nothing to do, move along.</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>    }</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span> </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a9709698d3cc0f15bbff6bb2b8dba13f4">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>                               <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"></span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">    /// exception address on entry to an EH pad.</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"></span>    <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>    <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a2c97de9dd41475211e56f1396aba2ee1">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"></span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">    /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment"></span>    <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a4c2539c3f6f8e76653c0330cbcd7d10e">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#afb9746b385314bc07403f471b1931a61">needsFixedCatchObjects</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"></span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">    /// This method returns a target specific FastISel object,</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">    /// or null if the target does not support &quot;fast&quot; ISel.</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"></span>    <a class="code hl_class" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ae0a481e8df0f6d0d536fa71fa5c5f3d9">createFastISel</a>(<a class="code hl_class" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"></span> </div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment">    /// If the target has a standard location for the stack protector cookie,</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">    /// returns the address of that location. Otherwise, returns nullptr.</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment"></span>    <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a06b5cc3a2d51f760265cbd9fa4c9dfae">getIRStackGuard</a>(<a class="code hl_class" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a8ded0b1f034f8a92574b4135b8625e0a">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aa25a7920eb37572630745203c9c50731">useStackGuardXorFP</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#af30042e4c09138928b477e3834f0a13e">insertSSPDeclarations</a>(<a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>    <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a8f631e7cc44c1035e858c667b345ec78">getSDagStackGuard</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>    <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> *<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a79b927c27465f57caae75ac35b49409f">getSSPStackGuardCheck</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ad4b65d0fe3e7a2dd0eed89a2c22d23bd">emitStackGuardXorFP</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Val,</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment"></span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">    /// Return true if the target stores SafeStack pointer at a fixed offset in</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">    /// some non-standard address space, and populates the address space and</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">    /// offset as appropriate.</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"></span>    <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aae2c810e98ee665fee9005aa1da867f1">getSafeStackPointerLocation</a>(<a class="code hl_class" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#af0965aa899b9c1c25813214d7bb4ed84">BuildFILD</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> StackSlot,</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>                      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ade8fe12181372c3b5799226556cd05ec">isNoopAddrSpaceCast</a>(<span class="keywordtype">unsigned</span> SrcAS, <span class="keywordtype">unsigned</span> DestAS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"></span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">    /// Customize the preferred legalization strategy for certain types.</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment"></span>    <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ac812947e59d1a47c994bc61bb372c743">getPreferredVectorAction</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a7c19f0fe8ae2a12ed0c5cf142a520522">getRegisterTypeForCallingConv</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC,</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>                                      <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#aba30f84d7fd0dd3361ff92fe1e53d9ca">getNumRegistersForCallingConv</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>                                           <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC,</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>                                           <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ac7a7243ff0d08f8e17239f3fab12a20f">isIntDivCheap</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code hl_class" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span> </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">supportSwiftError</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span> </div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>    <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a52ad8f0d52fd0670f0e8209bc7223347">getStackProbeSymbolName</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a37a095f9415bab8babe92997bd9bc863"> 1195</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a37a095f9415bab8babe92997bd9bc863">hasVectorBlend</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a8b0b7687cd51e781f5b3851d9dcc10a6"> 1197</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a8b0b7687cd51e781f5b3851d9dcc10a6">getMaxSupportedInterleaveFactor</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 4; }</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"></span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">    /// Lower interleaved load(s) into target specific</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">    /// instructions/intrinsics.</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a9157e4aca11eca217c5c6d2c6a2eadbf">lowerInterleavedLoad</a>(<a class="code hl_class" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI,</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>                              <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;ShuffleVectorInst *&gt;</a> Shuffles,</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>                              <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices,</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>                              <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"></span> </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">    /// Lower interleaved store(s) into target specific</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">    /// instructions/intrinsics.</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#ab5881269962ffb5a6c2d4c5be45efbce">lowerInterleavedStore</a>(<a class="code hl_class" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI, <a class="code hl_class" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI,</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>                               <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>    <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a956dea3cd0d545cdafcbc765a28f6c87">expandIndirectJTBranch</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a>&amp; dl, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>                                   <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Addr, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>                                   <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span> </div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  <span class="keyword">protected</span>:</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>    std::pair&lt;const TargetRegisterClass *, uint8_t&gt;</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    <a class="code hl_function" href="classllvm_1_1X86TargetLowering.html#a08569892769aa5e49c2bf954082e9be5">findRepresentativeClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>                            <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  <span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">    /// Keep a reference to the X86Subtarget around so that we can</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">    /// make the right decision when generating code for different targets.</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget;</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"></span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">    /// Select between SSE or x87 floating point ops.</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">    /// When SSE is available, use it for f32 operations.</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment">    /// When SSE2 is available, use it for f64 operations.</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment"></span>    <span class="keywordtype">bool</span> X86ScalarSSEf32;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>    <span class="keywordtype">bool</span> X86ScalarSSEf64;</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"></span> </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment">    /// A list of legal FP immediates.</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"></span>    std::vector&lt;APFloat&gt; LegalFPImmediates;</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"></span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">    /// Indicate that this x86 target can instruction</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">    /// select the specified FP immediate natively.</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment"></span>    <span class="keywordtype">void</span> addLegalFPImmediate(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a>&amp; Imm) {</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>      LegalFPImmediates.push_back(Imm);</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    }</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span> </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>    SDValue LowerCallResult(SDValue Chain, SDValue InFlag,</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>                            <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>                            <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>                            <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>                            SmallVectorImpl&lt;SDValue&gt; &amp;InVals,</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>                            <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *RegMask) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>    SDValue LowerMemArgument(SDValue Chain, <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;ArgInfo,</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>                             <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>                             <span class="keyword">const</span> CCValAssign &amp;VA, MachineFrameInfo &amp;MFI,</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>                             <span class="keywordtype">unsigned</span> i) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    SDValue LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>,</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>                             <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>                             <span class="keyword">const</span> CCValAssign &amp;VA,</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>                             ISD::ArgFlagsTy Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>    <span class="comment">// Call lowering helpers.</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment"></span> </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">    /// Check whether the call is eligible for tail call optimization. Targets</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">    /// that want to do tail call optimization should implement this function.</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"></span>    <span class="keywordtype">bool</span> IsEligibleForTailCallOptimization(SDValue <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>,</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>                                           <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC,</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>                                           <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>                                           <span class="keywordtype">bool</span> isCalleeStructRet,</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>                                           <span class="keywordtype">bool</span> isCallerStructRet,</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>                                           Type *<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#ae9e8b37f293199ceac2a52f811e26a3e">RetTy</a>,</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>                                    <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>                                    <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>                                    <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>                                           SelectionDAG&amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>    SDValue EmitTailCallLoadRetAddr(SelectionDAG &amp;DAG, SDValue &amp;OutRetAddr,</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>                                    SDValue Chain, <span class="keywordtype">bool</span> IsTailCall,</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>                                    <span class="keywordtype">bool</span> Is64Bit, <span class="keywordtype">int</span> FPDiff,</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>                                    <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>    <span class="keywordtype">unsigned</span> GetAlignedArgumentStackSize(<span class="keywordtype">unsigned</span> StackSize,</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>                                         SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>    <span class="keywordtype">unsigned</span> getAddressSpace(<span class="keywordtype">void</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    SDValue FP_TO_INTHelper(SDValue Op, SelectionDAG &amp;DAG, <span class="keywordtype">bool</span> isSigned) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>    SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>    SDValue LowerVSELECT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>    SDValue LowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>    SDValue LowerINSERT_VECTOR_ELT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span> </div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>    <span class="keywordtype">unsigned</span> getGlobalWrapperKind(<span class="keyword">const</span> GlobalValue *GV = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>                                  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> OpFlags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>    SDValue LowerConstantPool(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>    SDValue LowerBlockAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>    SDValue LowerGlobalAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>    SDValue LowerGlobalTLSAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    SDValue LowerExternalSymbol(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"></span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">    /// Creates target global address or external symbol nodes for calls or</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">    /// other uses.</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment"></span>    SDValue LowerGlobalOrExternal(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>                                  <span class="keywordtype">bool</span> ForCall) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>    SDValue LowerSINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>    SDValue LowerUINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>    SDValue LowerTRUNCATE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>    SDValue LowerFP_TO_INT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>    SDValue LowerSETCC(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>    SDValue LowerSETCCCARRY(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>    SDValue LowerSELECT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>    SDValue LowerBRCOND(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>    SDValue LowerJumpTable(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>    SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>    SDValue LowerVASTART(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>    SDValue LowerVAARG(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>    SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    SDValue LowerADDROFRETURNADDR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>    SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>    SDValue LowerFRAME_TO_ARGS_OFFSET(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>    SDValue LowerEH_RETURN(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>    SDValue lowerEH_SJLJ_SETJMP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>    SDValue lowerEH_SJLJ_LONGJMP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>    SDValue lowerEH_SJLJ_SETUP_DISPATCH(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>    SDValue LowerINIT_TRAMPOLINE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>    SDValue LowerFLT_ROUNDS_(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>    SDValue LowerWin64_i128OP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>    SDValue LowerGC_TRANSITION_START(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>    SDValue LowerGC_TRANSITION_END(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>    SDValue LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span> </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>    SDValue</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>    LowerFormalArguments(SDValue Chain, <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>                         <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;Ins,</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>                         <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>                         SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>    SDValue LowerCall(CallLoweringInfo &amp;CLI,</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>                      SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span> </div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>    SDValue LowerReturn(SDValue Chain, <a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>                        <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>                        <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>    <span class="keywordtype">bool</span> supportSplitCSR(MachineFunction *MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>      <span class="keywordflow">return</span> MF-&gt;getFunction().getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>          MF-&gt;getFunction().hasFnAttribute(Attribute::NoUnwind);</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>    }</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <span class="keywordtype">void</span> initializeSplitCSR(MachineBasicBlock *Entry) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>    <span class="keywordtype">void</span> insertCopiesSplitCSR(</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>      MachineBasicBlock *Entry,</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>      <span class="keyword">const</span> SmallVectorImpl&lt;MachineBasicBlock *&gt; &amp;Exits) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>    <span class="keywordtype">bool</span> isUsedByReturnOnly(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;Chain) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span> </div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>    <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<span class="keyword">const</span> CallInst *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>    EVT getTypeForExtReturn(LLVMContext &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, EVT VT,</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>                            <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> ExtendKind) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span> </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>    <span class="keywordtype">bool</span> CanLowerReturn(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, MachineFunction &amp;MF,</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>                        <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>                        LLVMContext &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>    <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *getScratchRegisters(<a class="code hl_typedef" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>    <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>    shouldExpandAtomicLoadInIR(LoadInst *SI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>    <span class="keywordtype">bool</span> shouldExpandAtomicStoreInIR(StoreInst *SI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>    <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>    shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>    LoadInst *</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>    lowerIdempotentRMWIntoFencedLoad(AtomicRMWInst *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span> </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>    <span class="keywordtype">bool</span> needsCmpXchgNb(Type *MemType) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span> </div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>    <span class="keywordtype">void</span> SetupEntryBlockForSjLj(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineBasicBlock *MBB,</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>                                MachineBasicBlock *DispatchBB, <span class="keywordtype">int</span> FI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>    <span class="comment">// Utility function to emit the low-level va_arg code for X86-64.</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>    MachineBasicBlock *</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>    EmitVAARG64WithCustomInserter(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>                                  MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment"></span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">    /// Utility function to emit the xmm reg save portion of va_start.</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment"></span>    MachineBasicBlock *</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    EmitVAStartSaveXMMRegsWithCustomInserter(MachineInstr &amp;BInstr,</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>                                             MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span> </div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>    MachineBasicBlock *EmitLoweredCascadedSelect(MachineInstr &amp;MI1,</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>                                                 MachineInstr &amp;MI2,</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>                                                 MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span> </div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>    MachineBasicBlock *EmitLoweredSelect(MachineInstr &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>                                         MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>    MachineBasicBlock *EmitLoweredAtomicFP(MachineInstr &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>                                           MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>    MachineBasicBlock *EmitLoweredCatchRet(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>                                           MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span> </div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>    MachineBasicBlock *EmitLoweredCatchPad(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>                                           MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>    MachineBasicBlock *EmitLoweredSegAlloca(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>                                            MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span> </div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>    MachineBasicBlock *EmitLoweredTLSAddr(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>                                          MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>    MachineBasicBlock *EmitLoweredTLSCall(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>                                          MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>    MachineBasicBlock *EmitLoweredRetpoline(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>                                            MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span> </div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    MachineBasicBlock *emitEHSjLjSetJmp(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>                                        MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span> </div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>    <span class="keywordtype">void</span> emitSetJmpShadowStackFix(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>                                  MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>    MachineBasicBlock *emitEHSjLjLongJmp(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>                                         MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>    MachineBasicBlock *emitLongJmpShadowStackFix(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>                                                 MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>    MachineBasicBlock *emitFMA3Instr(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>                                     MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>    MachineBasicBlock *EmitSjLjDispatchBlock(MachineInstr &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>                                             MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment"></span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">    /// Emit nodes that will be selected as &quot;cmp Op0,Op1&quot;, or something</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">    /// equivalent, for use with the given x86 condition code.</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"></span>    SDValue EmitCmp(SDValue Op0, SDValue Op1, <span class="keywordtype">unsigned</span> X86CC, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>                    SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"></span> </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">    /// Convert a comparison if required by the subtarget.</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment"></span>    SDValue ConvertCmpIfNecessary(SDValue Cmp, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment"></span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">    /// Emit flags for the given setcc condition and operands. Also returns the</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">    /// corresponding X86 condition code constant in X86CC.</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment"></span>    SDValue emitFlagsForSetcc(SDValue Op0, SDValue Op1,</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>                              <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>                              SelectionDAG &amp;DAG,</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>                              SDValue &amp;X86CC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment"></span> </div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">    /// Check if replacement of SQRT with RSQRT should be disabled.</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"></span>    <span class="keywordtype">bool</span> isFsqrtCheap(SDValue Operand, SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment"></span> </div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment">    /// Use rsqrt* to speed up sqrt calculations.</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment"></span>    SDValue getSqrtEstimate(SDValue Operand, SelectionDAG &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>                            <span class="keywordtype">int</span> &amp;RefinementSteps, <span class="keywordtype">bool</span> &amp;UseOneConstNR,</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>                            <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment"></span> </div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">    /// Use rcp* to speed up fdiv calculations.</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment"></span>    SDValue getRecipEstimate(SDValue Operand, SelectionDAG &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>                             <span class="keywordtype">int</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"></span> </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment">    /// Reassociate floating point divisions into multiply by reciprocal.</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment"></span>    <span class="keywordtype">unsigned</span> combineRepeatedFPDivisors() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  };</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span> </div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  <span class="keyword">namespace </span><a class="code hl_enumvalue" href="namespacellvm_1_1WinEH.html#a1c8d8103d6b914c2ade85873cb97f6d9afd1a4608b5b463bc7a41d86a1662d3b7">X86</a> {</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>    FastISel *<a class="code hl_function" href="namespacellvm_1_1X86.html#ac370a59c2440ede047ceeea4ac9e9f77">createFastISel</a>(FunctionLoweringInfo &amp;funcInfo,</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>                             <span class="keyword">const</span> TargetLibraryInfo *libInfo);</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  } <span class="comment">// end namespace X86</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  <span class="comment">// Base class for all X86 non-masked store operations.</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="classllvm_1_1X86StoreSDNode.html"> 1470</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1X86StoreSDNode.html">X86StoreSDNode</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MemSDNode.html">MemSDNode</a> {</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="classllvm_1_1X86StoreSDNode.html#a9da4f54d1c1082ef57efd2a5b87b297d"> 1472</a></span>    <a class="code hl_function" href="classllvm_1_1X86StoreSDNode.html#a9da4f54d1c1082ef57efd2a5b87b297d">X86StoreSDNode</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> Order, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl,</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>                   <a class="code hl_struct" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>                   <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>)</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>      :<a class="code hl_class" href="classllvm_1_1MemSDNode.html">MemSDNode</a>(Opcode, Order, dl, VTs, MemVT, <a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>) {}</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="classllvm_1_1X86StoreSDNode.html#a2fa7c0b8c3e7be4b41681cf28e75901f"> 1476</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86StoreSDNode.html#a2fa7c0b8c3e7be4b41681cf28e75901f">getValue</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(1); }</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="classllvm_1_1X86StoreSDNode.html#ab654150f211985cbbf2b410002be04e2"> 1477</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86StoreSDNode.html#ab654150f211985cbbf2b410002be04e2">getBasePtr</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(2); }</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span> </div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="classllvm_1_1X86StoreSDNode.html#a3cea91c0308fc7ac90f514189f81e300"> 1479</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86StoreSDNode.html#a3cea91c0308fc7ac90f514189f81e300">classof</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2">X86ISD::VTRUNCSTORES</a> ||</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>        <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8adef190fdf91a221cd7c481c1589980">X86ISD::VTRUNCSTOREUS</a>;</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    }</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  };</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span> </div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>  <span class="comment">// Base class for all X86 masked store operations.</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>  <span class="comment">// The class has the same order of operands as MaskedStoreSDNode for</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>  <span class="comment">// convenience.</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedStoreSDNode.html"> 1488</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1X86MaskedStoreSDNode.html">X86MaskedStoreSDNode</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MemSDNode.html">MemSDNode</a> {</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedStoreSDNode.html#a021279a0c49ed36326adbe2c5f9b8f4e"> 1490</a></span>    <a class="code hl_function" href="classllvm_1_1X86MaskedStoreSDNode.html#a021279a0c49ed36326adbe2c5f9b8f4e">X86MaskedStoreSDNode</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> Order,</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="code hl_struct" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>                         <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>)</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>      : <a class="code hl_class" href="classllvm_1_1MemSDNode.html">MemSDNode</a>(Opcode, Order, dl, VTs, MemVT, <a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>) {}</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span> </div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedStoreSDNode.html#a24136fd9658888a78f2471cb519f11a2"> 1495</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86MaskedStoreSDNode.html#a24136fd9658888a78f2471cb519f11a2">getValue</a>()<span class="keyword">   const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(1); }</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedStoreSDNode.html#ad30b095ba12a7609101f94b2545c16f3"> 1496</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86MaskedStoreSDNode.html#ad30b095ba12a7609101f94b2545c16f3">getBasePtr</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(2); }</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedStoreSDNode.html#a3bc3b67f05d5b08867299462377c6ca5"> 1497</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86MaskedStoreSDNode.html#a3bc3b67f05d5b08867299462377c6ca5">getMask</a>()<span class="keyword">    const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(3); }</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span> </div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedStoreSDNode.html#ac4180cae09692c73cc69452f61a2d2c3"> 1499</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86MaskedStoreSDNode.html#ac4180cae09692c73cc69452f61a2d2c3">classof</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37">X86ISD::VMTRUNCSTORES</a> ||</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>        <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873ea178137a32bd3665fadd64a54547">X86ISD::VMTRUNCSTOREUS</a>;</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>    }</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>  };</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span> </div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <span class="comment">// X86 Truncating Store with Signed saturation.</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="classllvm_1_1TruncSStoreSDNode.html"> 1506</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1TruncSStoreSDNode.html">TruncSStoreSDNode</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1X86StoreSDNode.html">X86StoreSDNode</a> {</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="classllvm_1_1TruncSStoreSDNode.html#aa1587f28a8d2143b70a2ef3af3d75a3a"> 1508</a></span>    <a class="code hl_function" href="classllvm_1_1TruncSStoreSDNode.html#aa1587f28a8d2143b70a2ef3af3d75a3a">TruncSStoreSDNode</a>(<span class="keywordtype">unsigned</span> Order, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl,</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>                        <a class="code hl_struct" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>)</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>      : <a class="code hl_class" href="classllvm_1_1X86StoreSDNode.html">X86StoreSDNode</a>(X86ISD::VTRUNCSTORES, Order, dl, VTs, MemVT, <a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>) {}</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span> </div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="classllvm_1_1TruncSStoreSDNode.html#a5f88657f22ea5976d25bd2e32baa7a6a"> 1512</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TruncSStoreSDNode.html#a5f88657f22ea5976d25bd2e32baa7a6a">classof</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2">X86ISD::VTRUNCSTORES</a>;</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>    }</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>  };</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span> </div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>  <span class="comment">// X86 Truncating Store with Unsigned saturation.</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="classllvm_1_1TruncUSStoreSDNode.html"> 1518</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1TruncUSStoreSDNode.html">TruncUSStoreSDNode</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1X86StoreSDNode.html">X86StoreSDNode</a> {</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="classllvm_1_1TruncUSStoreSDNode.html#abdda8d5493bdd771db99848a668cb527"> 1520</a></span>    <a class="code hl_function" href="classllvm_1_1TruncUSStoreSDNode.html#abdda8d5493bdd771db99848a668cb527">TruncUSStoreSDNode</a>(<span class="keywordtype">unsigned</span> Order, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl,</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>                      <a class="code hl_struct" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>)</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>      : <a class="code hl_class" href="classllvm_1_1X86StoreSDNode.html">X86StoreSDNode</a>(X86ISD::VTRUNCSTOREUS, Order, dl, VTs, MemVT, <a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>) {}</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="classllvm_1_1TruncUSStoreSDNode.html#abfb40358452a058fcdbc67950ccc6e37"> 1524</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TruncUSStoreSDNode.html#abfb40358452a058fcdbc67950ccc6e37">classof</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8adef190fdf91a221cd7c481c1589980">X86ISD::VTRUNCSTOREUS</a>;</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>    }</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  };</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span> </div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>  <span class="comment">// X86 Truncating Masked Store with Signed saturation.</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="classllvm_1_1MaskedTruncSStoreSDNode.html"> 1530</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MaskedTruncSStoreSDNode.html">MaskedTruncSStoreSDNode</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1X86MaskedStoreSDNode.html">X86MaskedStoreSDNode</a> {</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="classllvm_1_1MaskedTruncSStoreSDNode.html#a810c4348e7b687716fb6d68fa1cd8294"> 1532</a></span>    <a class="code hl_function" href="classllvm_1_1MaskedTruncSStoreSDNode.html#a810c4348e7b687716fb6d68fa1cd8294">MaskedTruncSStoreSDNode</a>(<span class="keywordtype">unsigned</span> Order,</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="code hl_struct" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>                         <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>)</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>      : <a class="code hl_class" href="classllvm_1_1X86MaskedStoreSDNode.html">X86MaskedStoreSDNode</a>(X86ISD::VMTRUNCSTORES, Order, dl, VTs, MemVT, <a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>) {}</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span> </div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="classllvm_1_1MaskedTruncSStoreSDNode.html#a5b38de9fc9806fa019b615c7da95a182"> 1537</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MaskedTruncSStoreSDNode.html#a5b38de9fc9806fa019b615c7da95a182">classof</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37">X86ISD::VMTRUNCSTORES</a>;</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>    }</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  };</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span> </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  <span class="comment">// X86 Truncating Masked Store with Unsigned saturation.</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="classllvm_1_1MaskedTruncUSStoreSDNode.html"> 1543</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1MaskedTruncUSStoreSDNode.html">MaskedTruncUSStoreSDNode</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1X86MaskedStoreSDNode.html">X86MaskedStoreSDNode</a> {</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="classllvm_1_1MaskedTruncUSStoreSDNode.html#aa5c7a8af6e8aa057d8f7cb88cf14bcd5"> 1545</a></span>    <a class="code hl_function" href="classllvm_1_1MaskedTruncUSStoreSDNode.html#aa5c7a8af6e8aa057d8f7cb88cf14bcd5">MaskedTruncUSStoreSDNode</a>(<span class="keywordtype">unsigned</span> Order,</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="code hl_struct" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>                            <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>)</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>      : <a class="code hl_class" href="classllvm_1_1X86MaskedStoreSDNode.html">X86MaskedStoreSDNode</a>(X86ISD::VMTRUNCSTOREUS, Order, dl, VTs, MemVT, <a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>) {}</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span> </div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="classllvm_1_1MaskedTruncUSStoreSDNode.html#af349dba34b7e3a18bc7a3f9710ff9a62"> 1550</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1MaskedTruncUSStoreSDNode.html#af349dba34b7e3a18bc7a3f9710ff9a62">classof</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873ea178137a32bd3665fadd64a54547">X86ISD::VMTRUNCSTOREUS</a>;</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>    }</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  };</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>  <span class="comment">// X86 specific Gather/Scatter nodes.</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>  <span class="comment">// The class has the same order of operands as MaskedGatherScatterSDNode for</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>  <span class="comment">// convenience.</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html"> 1558</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1X86MaskedGatherScatterSDNode.html">X86MaskedGatherScatterSDNode</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MemSDNode.html">MemSDNode</a> {</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a40cb34804b83198d04bb2edfd3d07d40"> 1560</a></span>    <a class="code hl_function" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a40cb34804b83198d04bb2edfd3d07d40">X86MaskedGatherScatterSDNode</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> Order,</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="code hl_struct" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>                                 <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>)</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>        : <a class="code hl_class" href="classllvm_1_1MemSDNode.html">MemSDNode</a>(Opc, Order, dl, VTs, MemVT, <a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>) {}</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span> </div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a0c5fac1e666cab274da583b96f480c21"> 1565</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a0c5fac1e666cab274da583b96f480c21">getBasePtr</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(3); }</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#af269dcd95d67ab2e06e3bdc02733551c"> 1566</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#af269dcd95d67ab2e06e3bdc02733551c">getIndex</a>()<span class="keyword">   const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(4); }</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#adb1f451b03c08ed49f5669f2a8c68fe4"> 1567</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#adb1f451b03c08ed49f5669f2a8c68fe4">getMask</a>()<span class="keyword">    const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(2); }</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a50a01979338ef47bfba4d9bbfffd6ee5"> 1568</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a50a01979338ef47bfba4d9bbfffd6ee5">getScale</a>()<span class="keyword">   const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(5); }</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a7daf9f3812c996181c43010a320e7977"> 1570</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a7daf9f3812c996181c43010a320e7977">classof</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">X86ISD::MGATHER</a> ||</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>             <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c">X86ISD::MSCATTER</a>;</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>    }</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>  };</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span> </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherSDNode.html"> 1576</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1X86MaskedGatherSDNode.html">X86MaskedGatherSDNode</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1X86MaskedGatherScatterSDNode.html">X86MaskedGatherScatterSDNode</a> {</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherSDNode.html#a2277cc3258a1a5d3cc61ea5f979cec53"> 1578</a></span>    <a class="code hl_function" href="classllvm_1_1X86MaskedGatherSDNode.html#a2277cc3258a1a5d3cc61ea5f979cec53">X86MaskedGatherSDNode</a>(<span class="keywordtype">unsigned</span> Order, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="code hl_struct" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs,</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>                          <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>)</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>        : <a class="code hl_class" href="classllvm_1_1X86MaskedGatherScatterSDNode.html">X86MaskedGatherScatterSDNode</a>(X86ISD::MGATHER, Order, dl, VTs, MemVT,</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>                                       <a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>) {}</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span> </div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherSDNode.html#a20f34b83ba66a4fda8d0ed5dc1ed78e9"> 1583</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86MaskedGatherSDNode.html#a20f34b83ba66a4fda8d0ed5dc1ed78e9">getPassThru</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(1); }</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedGatherSDNode.html#ad73daeec770128341744f249be5a7a39"> 1585</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86MaskedGatherSDNode.html#ad73daeec770128341744f249be5a7a39">classof</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">X86ISD::MGATHER</a>;</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>    }</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  };</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span> </div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedScatterSDNode.html"> 1590</a></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1X86MaskedScatterSDNode.html">X86MaskedScatterSDNode</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1X86MaskedGatherScatterSDNode.html">X86MaskedGatherScatterSDNode</a> {</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedScatterSDNode.html#ae69ae492c9f2f11f2fe4dd962001f8b7"> 1592</a></span>    <a class="code hl_function" href="classllvm_1_1X86MaskedScatterSDNode.html#ae69ae492c9f2f11f2fe4dd962001f8b7">X86MaskedScatterSDNode</a>(<span class="keywordtype">unsigned</span> Order, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="code hl_struct" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs,</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>                           <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>)</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>        : <a class="code hl_class" href="classllvm_1_1X86MaskedGatherScatterSDNode.html">X86MaskedGatherScatterSDNode</a>(X86ISD::MSCATTER, Order, dl, VTs, MemVT,</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>                                       <a class="code hl_variable" href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">MMO</a>) {}</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span> </div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedScatterSDNode.html#a0ec27b2fe75d2efb55f453add0f9cedd"> 1597</a></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_function" href="classllvm_1_1X86MaskedScatterSDNode.html#a0ec27b2fe75d2efb55f453add0f9cedd">getValue</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">getOperand</a>(1); }</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span> </div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="classllvm_1_1X86MaskedScatterSDNode.html#a60f149c0e80fffba2e513f12a6184150"> 1599</a></span>    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1X86MaskedScatterSDNode.html#a60f149c0e80fffba2e513f12a6184150">classof</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>      <span class="keywordflow">return</span> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;getOpcode() == <a class="code hl_enumvalue" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c">X86ISD::MSCATTER</a>;</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>    }</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>  };</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment"></span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">  /// Generate unpacklo/unpackhi shuffle mask.</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment"></span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T = <span class="keywordtype">int</span>&gt;</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab212ae1c38243ebee7d7439c09c2b66c"> 1606</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#ab212ae1c38243ebee7d7439c09c2b66c">createUnpackShuffleMask</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;T&gt;</a> &amp;Mask, <span class="keywordtype">bool</span> Lo,</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>                               <span class="keywordtype">bool</span> Unary) {</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Mask.empty() &amp;&amp; <span class="stringliteral">&quot;Expected an empty shuffle mask vector&quot;</span>);</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>    <span class="keywordtype">int</span> NumElts = VT.<a class="code hl_function" href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">getVectorNumElements</a>();</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>    <span class="keywordtype">int</span> NumEltsInLane = 128 / VT.<a class="code hl_function" href="classllvm_1_1MVT.html#a5afb869dd66a93cbc6ed183e72b8cce8">getScalarSizeInBits</a>();</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; NumElts; ++i) {</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>      <span class="keywordtype">unsigned</span> LaneStart = (i / NumEltsInLane) * NumEltsInLane;</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>      <span class="keywordtype">int</span> Pos = (i % NumEltsInLane) / 2 + LaneStart;</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>      Pos += (Unary ? 0 : NumElts * (i % 2));</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>      Pos += (Lo ? 0 : NumEltsInLane / 2);</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>      Mask.push_back(Pos);</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>    }</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>  }</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment"></span> </div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment">  /// Helper function to scale a shuffle or target shuffle mask, replacing each</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">  /// mask index with the scaled sequential indices for an equivalent narrowed</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">  /// mask. This is the reverse process to canWidenShuffleElements, but can</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">  /// always succeed.</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment"></span>  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="namespacellvm.html#af6ecd1074f03df4294275265f4081471"> 1625</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm.html#af6ecd1074f03df4294275265f4081471">scaleShuffleMask</a>(<span class="keywordtype">int</span> Scale, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;T&gt;</a> Mask,</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>                        <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;T&gt;</a> &amp;ScaledMask) {</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(0 &lt; Scale &amp;&amp; <span class="stringliteral">&quot;Unexpected scaling factor&quot;</span>);</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>    <span class="keywordtype">size_t</span> NumElts = Mask.size();</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>    ScaledMask.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#a4943d1e13963a8e89d9b1a7429e50a50">assign</a>(NumElts * Scale, -1);</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span> </div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i != (int)NumElts; ++i) {</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>      <span class="keywordtype">int</span> M = Mask[i];</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>      <span class="comment">// Repeat sentinel values in every mask element.</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>      <span class="keywordflow">if</span> (M &lt; 0) {</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> s = 0; s != Scale; ++s)</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>          ScaledMask[(Scale * i) + s] = M;</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>      }</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>      <span class="comment">// Scale mask element and increment across each mask element.</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> s = 0; s != Scale; ++s)</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>        ScaledMask[(Scale * i) + s] = (Scale * M) + s;</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>    }</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  }</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span> </div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</span></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00230">AMDGPULibCalls.cpp:230</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00230">AMDGPULibCalls.cpp:230</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00765">AliasAnalysis.cpp:765</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00021">CSEInfo.cpp:21</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_ae9e8b37f293199ceac2a52f811e26a3e"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#ae9e8b37f293199ceac2a52f811e26a3e">RetTy</a></div><div class="ttdeci">else return RetTy</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00351">DeadArgumentElimination.cpp:351</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00054">LazyValueInfo.cpp:54</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00146">MSP430Disassembler.cpp:146</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00071">NVVMIntrRange.cpp:71</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_a93c84752b140ee7b31646fc34cfa0dc2"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code.</div></div>
<div class="ttc" id="aTargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="aX86DisassemblerDecoder_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8cpp_source.html#l00831">X86DisassemblerDecoder.cpp:831</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00684">APFloat.h:684</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00336">Attributes.h:336</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01394">Instructions.h:1394</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DemandedBits_html"><div class="ttname"><a href="classllvm_1_1DemandedBits.html">llvm::DemandedBits</a></div><div class="ttdef"><b>Definition:</b> <a href="DemandedBits_8h_source.html#l00040">DemandedBits.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn't support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00053">FunctionLoweringInfo.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilder_html"><div class="ttname"><a href="classllvm_1_1IRBuilder.html">llvm::IRBuilder</a></div><div class="ttdoc">This provides a uniform API for creating instructions and inserting them into a basic block: either a...</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00779">IRBuilder.h:779</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6a09bcc77f427e8a0891897bca81efba7b"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a09bcc77f427e8a0891897bca81efba7b">llvm::InlineAsm::Constraint_o</a></div><div class="ttdeci">@ Constraint_o</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00245">InlineAsm.h:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6a1373d3da1ea9a51741b14a48972468bf"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a1373d3da1ea9a51741b14a48972468bf">llvm::InlineAsm::Constraint_i</a></div><div class="ttdeci">@ Constraint_i</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00243">InlineAsm.h:243</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6a1a9eab8705881de7137058a34888046f"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a1a9eab8705881de7137058a34888046f">llvm::InlineAsm::Constraint_v</a></div><div class="ttdeci">@ Constraint_v</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00246">InlineAsm.h:246</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6ae8d548e0d4abada9b891bbac5ef72ac1"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6ae8d548e0d4abada9b891bbac5ef72ac1">llvm::InlineAsm::Constraint_X</a></div><div class="ttdeci">@ Constraint_X</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00259">InlineAsm.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00064">LLVMContext.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00167">Instructions.h:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdoc">This class is used to represent ISD::LOAD nodes.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02211">SelectionDAGNodes.h:2211</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00064">MCContext.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing.</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdeci">@ f32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00050">MachineValueType.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691">llvm::MVT::f80</a></div><div class="ttdeci">@ f80</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00052">MachineValueType.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdeci">@ i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdeci">@ i16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdeci">@ f64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdeci">@ i8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00040">MachineValueType.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a3a371e99982e3168caf644d82298fcac"><div class="ttname"><a href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">llvm::MVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00549">MachineValueType.h:549</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a5afb869dd66a93cbc6ed183e72b8cce8"><div class="ttname"><a href="classllvm_1_1MVT.html#a5afb869dd66a93cbc6ed183e72b8cce8">llvm::MVT::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00818">MachineValueType.h:818</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_aded931e298cfa08b5038ca2b63c06bb8"><div class="ttname"><a href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">llvm::MVT::getIntegerVT</a></div><div class="ttdeci">static MVT getIntegerVT(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00871">MachineValueType.h:871</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html">llvm::MachineJumpTableInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineJumpTableInfo_8h_source.html#l00042">MachineJumpTableInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00129">MachineMemOperand.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1MaskedTruncSStoreSDNode_html"><div class="ttname"><a href="classllvm_1_1MaskedTruncSStoreSDNode.html">llvm::MaskedTruncSStoreSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01530">X86ISelLowering.h:1530</a></div></div>
<div class="ttc" id="aclassllvm_1_1MaskedTruncSStoreSDNode_html_a5b38de9fc9806fa019b615c7da95a182"><div class="ttname"><a href="classllvm_1_1MaskedTruncSStoreSDNode.html#a5b38de9fc9806fa019b615c7da95a182">llvm::MaskedTruncSStoreSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01537">X86ISelLowering.h:1537</a></div></div>
<div class="ttc" id="aclassllvm_1_1MaskedTruncSStoreSDNode_html_a810c4348e7b687716fb6d68fa1cd8294"><div class="ttname"><a href="classllvm_1_1MaskedTruncSStoreSDNode.html#a810c4348e7b687716fb6d68fa1cd8294">llvm::MaskedTruncSStoreSDNode::MaskedTruncSStoreSDNode</a></div><div class="ttdeci">MaskedTruncSStoreSDNode(unsigned Order, const DebugLoc &amp;dl, SDVTList VTs, EVT MemVT, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01532">X86ISelLowering.h:1532</a></div></div>
<div class="ttc" id="aclassllvm_1_1MaskedTruncUSStoreSDNode_html"><div class="ttname"><a href="classllvm_1_1MaskedTruncUSStoreSDNode.html">llvm::MaskedTruncUSStoreSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01543">X86ISelLowering.h:1543</a></div></div>
<div class="ttc" id="aclassllvm_1_1MaskedTruncUSStoreSDNode_html_aa5c7a8af6e8aa057d8f7cb88cf14bcd5"><div class="ttname"><a href="classllvm_1_1MaskedTruncUSStoreSDNode.html#aa5c7a8af6e8aa057d8f7cb88cf14bcd5">llvm::MaskedTruncUSStoreSDNode::MaskedTruncUSStoreSDNode</a></div><div class="ttdeci">MaskedTruncUSStoreSDNode(unsigned Order, const DebugLoc &amp;dl, SDVTList VTs, EVT MemVT, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01545">X86ISelLowering.h:1545</a></div></div>
<div class="ttc" id="aclassllvm_1_1MaskedTruncUSStoreSDNode_html_af349dba34b7e3a18bc7a3f9710ff9a62"><div class="ttname"><a href="classllvm_1_1MaskedTruncUSStoreSDNode.html#af349dba34b7e3a18bc7a3f9710ff9a62">llvm::MaskedTruncUSStoreSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01550">X86ISelLowering.h:1550</a></div></div>
<div class="ttc" id="aclassllvm_1_1MemSDNode_html"><div class="ttname"><a href="classllvm_1_1MemSDNode.html">llvm::MemSDNode</a></div><div class="ttdoc">This is an abstract virtual class for memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01284">SelectionDAGNodes.h:1284</a></div></div>
<div class="ttc" id="aclassllvm_1_1MemSDNode_html_a22cf4b7941bcfec9f5f5fe04d55627df"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a22cf4b7941bcfec9f5f5fe04d55627df">llvm::MemSDNode::MMO</a></div><div class="ttdeci">MachineMemOperand * MMO</div><div class="ttdoc">Memory reference information.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01291">SelectionDAGNodes.h:1291</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01116">SelectionDAGNodes.h:1116</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00494">SelectionDAGNodes.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html_a8388f666d6e735f35837ad03ed1f7a7a"><div class="ttname"><a href="classllvm_1_1SDNode.html#a8388f666d6e735f35837ad03ed1f7a7a">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00940">SelectionDAGNodes.h:940</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00123">SelectionDAGNodes.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1ShuffleVectorInst_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html">llvm::ShuffleVectorInst</a></div><div class="ttdoc">This instruction constructs a fixed permutation of two input vectors.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01967">Instructions.h:1967</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_a4943d1e13963a8e89d9b1a7429e50a50"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a4943d1e13963a8e89d9b1a7429e50a50">llvm::SmallVectorImpl::assign</a></div><div class="ttdeci">void assign(size_type NumElts, const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00412">SmallVector.h:412</a></div></div>
<div class="ttc" id="aclassllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdoc">An instruction for storing to memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00320">Instructions.h:320</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00206">TargetLibraryInfo.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdeci">@ Enabled</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00349">TargetLowering.h:348</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00121">TargetLowering.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00158">TargetLowering.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_ae4ac6bc14db22dbd7b94a3b1bd276796"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">llvm::TargetLoweringBase::ArgListTy</a></div><div class="ttdeci">std::vector&lt; ArgListEntry &gt; ArgListTy</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00204">TargetLowering.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02885">TargetLowering.h:2885</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03664">TargetLowering.h:3664</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03673">TargetLowering.h:3673</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a81c2ce31f2561bc76682f4a76f1ba0f0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03765">TargetLowering.h:3765</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TruncSStoreSDNode_html"><div class="ttname"><a href="classllvm_1_1TruncSStoreSDNode.html">llvm::TruncSStoreSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01506">X86ISelLowering.h:1506</a></div></div>
<div class="ttc" id="aclassllvm_1_1TruncSStoreSDNode_html_a5f88657f22ea5976d25bd2e32baa7a6a"><div class="ttname"><a href="classllvm_1_1TruncSStoreSDNode.html#a5f88657f22ea5976d25bd2e32baa7a6a">llvm::TruncSStoreSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01512">X86ISelLowering.h:1512</a></div></div>
<div class="ttc" id="aclassllvm_1_1TruncSStoreSDNode_html_aa1587f28a8d2143b70a2ef3af3d75a3a"><div class="ttname"><a href="classllvm_1_1TruncSStoreSDNode.html#aa1587f28a8d2143b70a2ef3af3d75a3a">llvm::TruncSStoreSDNode::TruncSStoreSDNode</a></div><div class="ttdeci">TruncSStoreSDNode(unsigned Order, const DebugLoc &amp;dl, SDVTList VTs, EVT MemVT, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01508">X86ISelLowering.h:1508</a></div></div>
<div class="ttc" id="aclassllvm_1_1TruncUSStoreSDNode_html"><div class="ttname"><a href="classllvm_1_1TruncUSStoreSDNode.html">llvm::TruncUSStoreSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01518">X86ISelLowering.h:1518</a></div></div>
<div class="ttc" id="aclassllvm_1_1TruncUSStoreSDNode_html_abdda8d5493bdd771db99848a668cb527"><div class="ttname"><a href="classllvm_1_1TruncUSStoreSDNode.html#abdda8d5493bdd771db99848a668cb527">llvm::TruncUSStoreSDNode::TruncUSStoreSDNode</a></div><div class="ttdeci">TruncUSStoreSDNode(unsigned Order, const DebugLoc &amp;dl, SDVTList VTs, EVT MemVT, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01520">X86ISelLowering.h:1520</a></div></div>
<div class="ttc" id="aclassllvm_1_1TruncUSStoreSDNode_html_abfb40358452a058fcdbc67950ccc6e37"><div class="ttname"><a href="classllvm_1_1TruncUSStoreSDNode.html#abfb40358452a058fcdbc67950ccc6e37">llvm::TruncUSStoreSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01524">X86ISelLowering.h:1524</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00072">Value.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherSDNode_html"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherSDNode.html">llvm::X86MaskedGatherSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01576">X86ISelLowering.h:1576</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherSDNode_html_a20f34b83ba66a4fda8d0ed5dc1ed78e9"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherSDNode.html#a20f34b83ba66a4fda8d0ed5dc1ed78e9">llvm::X86MaskedGatherSDNode::getPassThru</a></div><div class="ttdeci">const SDValue &amp; getPassThru() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01583">X86ISelLowering.h:1583</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherSDNode_html_a2277cc3258a1a5d3cc61ea5f979cec53"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherSDNode.html#a2277cc3258a1a5d3cc61ea5f979cec53">llvm::X86MaskedGatherSDNode::X86MaskedGatherSDNode</a></div><div class="ttdeci">X86MaskedGatherSDNode(unsigned Order, const DebugLoc &amp;dl, SDVTList VTs, EVT MemVT, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01578">X86ISelLowering.h:1578</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherSDNode_html_ad73daeec770128341744f249be5a7a39"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherSDNode.html#ad73daeec770128341744f249be5a7a39">llvm::X86MaskedGatherSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01585">X86ISelLowering.h:1585</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html">llvm::X86MaskedGatherScatterSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01558">X86ISelLowering.h:1558</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_a0c5fac1e666cab274da583b96f480c21"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a0c5fac1e666cab274da583b96f480c21">llvm::X86MaskedGatherScatterSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01565">X86ISelLowering.h:1565</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_a40cb34804b83198d04bb2edfd3d07d40"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a40cb34804b83198d04bb2edfd3d07d40">llvm::X86MaskedGatherScatterSDNode::X86MaskedGatherScatterSDNode</a></div><div class="ttdeci">X86MaskedGatherScatterSDNode(unsigned Opc, unsigned Order, const DebugLoc &amp;dl, SDVTList VTs, EVT MemVT, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01560">X86ISelLowering.h:1560</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_a50a01979338ef47bfba4d9bbfffd6ee5"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a50a01979338ef47bfba4d9bbfffd6ee5">llvm::X86MaskedGatherScatterSDNode::getScale</a></div><div class="ttdeci">const SDValue &amp; getScale() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01568">X86ISelLowering.h:1568</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_a7daf9f3812c996181c43010a320e7977"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#a7daf9f3812c996181c43010a320e7977">llvm::X86MaskedGatherScatterSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01570">X86ISelLowering.h:1570</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_adb1f451b03c08ed49f5669f2a8c68fe4"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#adb1f451b03c08ed49f5669f2a8c68fe4">llvm::X86MaskedGatherScatterSDNode::getMask</a></div><div class="ttdeci">const SDValue &amp; getMask() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01567">X86ISelLowering.h:1567</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedGatherScatterSDNode_html_af269dcd95d67ab2e06e3bdc02733551c"><div class="ttname"><a href="classllvm_1_1X86MaskedGatherScatterSDNode.html#af269dcd95d67ab2e06e3bdc02733551c">llvm::X86MaskedGatherScatterSDNode::getIndex</a></div><div class="ttdeci">const SDValue &amp; getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01566">X86ISelLowering.h:1566</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedScatterSDNode_html"><div class="ttname"><a href="classllvm_1_1X86MaskedScatterSDNode.html">llvm::X86MaskedScatterSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01590">X86ISelLowering.h:1590</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedScatterSDNode_html_a0ec27b2fe75d2efb55f453add0f9cedd"><div class="ttname"><a href="classllvm_1_1X86MaskedScatterSDNode.html#a0ec27b2fe75d2efb55f453add0f9cedd">llvm::X86MaskedScatterSDNode::getValue</a></div><div class="ttdeci">const SDValue &amp; getValue() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01597">X86ISelLowering.h:1597</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedScatterSDNode_html_a60f149c0e80fffba2e513f12a6184150"><div class="ttname"><a href="classllvm_1_1X86MaskedScatterSDNode.html#a60f149c0e80fffba2e513f12a6184150">llvm::X86MaskedScatterSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01599">X86ISelLowering.h:1599</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedScatterSDNode_html_ae69ae492c9f2f11f2fe4dd962001f8b7"><div class="ttname"><a href="classllvm_1_1X86MaskedScatterSDNode.html#ae69ae492c9f2f11f2fe4dd962001f8b7">llvm::X86MaskedScatterSDNode::X86MaskedScatterSDNode</a></div><div class="ttdeci">X86MaskedScatterSDNode(unsigned Order, const DebugLoc &amp;dl, SDVTList VTs, EVT MemVT, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01592">X86ISelLowering.h:1592</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedStoreSDNode_html"><div class="ttname"><a href="classllvm_1_1X86MaskedStoreSDNode.html">llvm::X86MaskedStoreSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01488">X86ISelLowering.h:1488</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedStoreSDNode_html_a021279a0c49ed36326adbe2c5f9b8f4e"><div class="ttname"><a href="classllvm_1_1X86MaskedStoreSDNode.html#a021279a0c49ed36326adbe2c5f9b8f4e">llvm::X86MaskedStoreSDNode::X86MaskedStoreSDNode</a></div><div class="ttdeci">X86MaskedStoreSDNode(unsigned Opcode, unsigned Order, const DebugLoc &amp;dl, SDVTList VTs, EVT MemVT, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01490">X86ISelLowering.h:1490</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedStoreSDNode_html_a24136fd9658888a78f2471cb519f11a2"><div class="ttname"><a href="classllvm_1_1X86MaskedStoreSDNode.html#a24136fd9658888a78f2471cb519f11a2">llvm::X86MaskedStoreSDNode::getValue</a></div><div class="ttdeci">const SDValue &amp; getValue() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01495">X86ISelLowering.h:1495</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedStoreSDNode_html_a3bc3b67f05d5b08867299462377c6ca5"><div class="ttname"><a href="classllvm_1_1X86MaskedStoreSDNode.html#a3bc3b67f05d5b08867299462377c6ca5">llvm::X86MaskedStoreSDNode::getMask</a></div><div class="ttdeci">const SDValue &amp; getMask() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01497">X86ISelLowering.h:1497</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedStoreSDNode_html_ac4180cae09692c73cc69452f61a2d2c3"><div class="ttname"><a href="classllvm_1_1X86MaskedStoreSDNode.html#ac4180cae09692c73cc69452f61a2d2c3">llvm::X86MaskedStoreSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01499">X86ISelLowering.h:1499</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86MaskedStoreSDNode_html_ad30b095ba12a7609101f94b2545c16f3"><div class="ttname"><a href="classllvm_1_1X86MaskedStoreSDNode.html#ad30b095ba12a7609101f94b2545c16f3">llvm::X86MaskedStoreSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01496">X86ISelLowering.h:1496</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86StoreSDNode_html"><div class="ttname"><a href="classllvm_1_1X86StoreSDNode.html">llvm::X86StoreSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01470">X86ISelLowering.h:1470</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86StoreSDNode_html_a2fa7c0b8c3e7be4b41681cf28e75901f"><div class="ttname"><a href="classllvm_1_1X86StoreSDNode.html#a2fa7c0b8c3e7be4b41681cf28e75901f">llvm::X86StoreSDNode::getValue</a></div><div class="ttdeci">const SDValue &amp; getValue() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01476">X86ISelLowering.h:1476</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86StoreSDNode_html_a3cea91c0308fc7ac90f514189f81e300"><div class="ttname"><a href="classllvm_1_1X86StoreSDNode.html#a3cea91c0308fc7ac90f514189f81e300">llvm::X86StoreSDNode::classof</a></div><div class="ttdeci">static bool classof(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01479">X86ISelLowering.h:1479</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86StoreSDNode_html_a9da4f54d1c1082ef57efd2a5b87b297d"><div class="ttname"><a href="classllvm_1_1X86StoreSDNode.html#a9da4f54d1c1082ef57efd2a5b87b297d">llvm::X86StoreSDNode::X86StoreSDNode</a></div><div class="ttdeci">X86StoreSDNode(unsigned Opcode, unsigned Order, const DebugLoc &amp;dl, SDVTList VTs, EVT MemVT, MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01472">X86ISelLowering.h:1472</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86StoreSDNode_html_ab654150f211985cbbf2b410002be04e2"><div class="ttname"><a href="classllvm_1_1X86StoreSDNode.html#ab654150f211985cbbf2b410002be04e2">llvm::X86StoreSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01477">X86ISelLowering.h:1477</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00052">X86Subtarget.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html">llvm::X86TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00688">X86ISelLowering.h:688</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a06890bba9d515431f706fccc68f25e7d"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a06890bba9d515431f706fccc68f25e7d">llvm::X86TargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04942">X86ISelLowering.cpp:4942</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a06b5cc3a2d51f760265cbd9fa4c9dfae"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a06b5cc3a2d51f760265cbd9fa4c9dfae">llvm::X86TargetLowering::getIRStackGuard</a></div><div class="ttdeci">Value * getIRStackGuard(IRBuilder&lt;&gt; &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the stack protector cookie, returns the address of that loc...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02264">X86ISelLowering.cpp:2264</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a07c4533a9f4bb2e7db79d96579202d73"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a07c4533a9f4bb2e7db79d96579202d73">llvm::X86TargetLowering::isScalarFPTypeInSSEReg</a></div><div class="ttdeci">bool isScalarFPTypeInSSEReg(EVT VT) const</div><div class="ttdoc">Return true if the specified scalar FP type is computed in an SSE register, not on the X87 floating p...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01080">X86ISelLowering.h:1080</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a07eb9aa97d698648ec9932bd1d2df927"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a07eb9aa97d698648ec9932bd1d2df927">llvm::X86TargetLowering::decomposeMulByConstant</a></div><div class="ttdeci">bool decomposeMulByConstant(EVT VT, SDValue C) const override</div><div class="ttdoc">Return true if it is profitable to transform an integer multiplication-by-constant into simpler opera...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04877">X86ISelLowering.cpp:4877</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a08569892769aa5e49c2bf954082e9be5"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a08569892769aa5e49c2bf954082e9be5">llvm::X86TargetLowering::findRepresentativeClass</a></div><div class="ttdeci">std::pair&lt; const TargetRegisterClass *, uint8_t &gt; findRepresentativeClass(const TargetRegisterInfo *TRI, MVT VT) const override</div><div class="ttdoc">Return the largest legal super-reg register class of the register class for the specified type and it...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02220">X86ISelLowering.cpp:2220</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a092cc6666d98dc58d90d67082beda499"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a092cc6666d98dc58d90d67082beda499">llvm::X86TargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal add immediate, that is the target has add instruction...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28709">X86ISelLowering.cpp:28709</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a0a91c61d0657477fe6583b566dca7fb7"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a0a91c61d0657477fe6583b566dca7fb7">llvm::X86TargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44215">X86ISelLowering.cpp:44215</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a0b5f9da7c8b5d244b67be30f07debf6c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a0b5f9da7c8b5d244b67be30f07debf6c">llvm::X86TargetLowering::getPICJumpTableRelocBase</a></div><div class="ttdeci">SDValue getPICJumpTableRelocBase(SDValue Table, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns relocation base for the given PIC jumptable.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02196">X86ISelLowering.cpp:2196</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a1134e24a9f51b06d69b66aaede5eb422"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a1134e24a9f51b06d69b66aaede5eb422">llvm::X86TargetLowering::isMultiStoresCheaperThanBitsMerge</a></div><div class="ttdeci">bool isMultiStoresCheaperThanBitsMerge(EVT LTy, EVT HTy) const override</div><div class="ttdoc">Return true if it is cheaper to split the store of a merged int val from a pair of smaller values int...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00822">X86ISelLowering.h:822</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a14ba729e50c70d2bff3f12c884209140"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a14ba729e50c70d2bff3f12c884209140">llvm::X86TargetLowering::getJumpTableEncoding</a></div><div class="ttdeci">unsigned getJumpTableEncoding() const override</div><div class="ttdoc">Return the entry encoding for a jump table in the current function.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02142">X86ISelLowering.cpp:2142</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a166f2f266a1047407535230feeedea47"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a166f2f266a1047407535230feeedea47">llvm::X86TargetLowering::isNarrowingProfitable</a></div><div class="ttdeci">bool isNarrowingProfitable(EVT VT1, EVT VT2) const override</div><div class="ttdoc">Return true if it's profitable to narrow operations of type VT1 to VT2.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28791">X86ISelLowering.cpp:28791</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a193b8c17079133af40829a1fef4adf6c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a193b8c17079133af40829a1fef4adf6c">llvm::X86TargetLowering::shouldTransformSignedTruncationCheck</a></div><div class="ttdeci">bool shouldTransformSignedTruncationCheck(EVT XVT, unsigned KeptBits) const override</div><div class="ttdoc">Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be trun...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00850">X86ISelLowering.h:850</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a19ef6b800602f67a2bb0a68dc9fe0e13"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a19ef6b800602f67a2bb0a68dc9fe0e13">llvm::X86TargetLowering::shouldUseStrictFP_TO_INT</a></div><div class="ttdeci">bool shouldUseStrictFP_TO_INT(EVT FpVT, EVT IntVT, bool IsSigned) const override</div><div class="ttdoc">Return true if it is more correct/profitable to use strict FP_TO_INT conversion operations - canonica...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04896">X86ISelLowering.cpp:4896</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a1a1dd27d36e829a2de3225991dac9c3e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a1a1dd27d36e829a2de3225991dac9c3e">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode</a></div><div class="ttdeci">bool SimplifyDemandedVectorEltsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, APInt &amp;KnownUndef, APInt &amp;KnownZero, TargetLoweringOpt &amp;TLO, unsigned Depth) const override</div><div class="ttdoc">Attempt to simplify any target nodes based on the demanded vector elements, returning true on success...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l33948">X86ISelLowering.cpp:33948</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a238e2f1f6f8258ecfca503e4643f1f66"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a238e2f1f6f8258ecfca503e4643f1f66">llvm::X86TargetLowering::LowerAsmOutputForConstraint</a></div><div class="ttdeci">SDValue LowerAsmOutputForConstraint(SDValue &amp;Chain, SDValue &amp;Flag, SDLoc DL, const AsmOperandInfo &amp;Constraint, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Handle Lowering flag assembly outputs.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44907">X86ISelLowering.cpp:44907</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a2aa47f16031986718a30310f73c8c90c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a2aa47f16031986718a30310f73c8c90c">llvm::X86TargetLowering::LowerXConstraint</a></div><div class="ttdeci">const char * LowerXConstraint(EVT ConstraintVT) const override</div><div class="ttdoc">Try to replace an X constraint, which matches anything, with another that has more specific requireme...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44892">X86ISelLowering.cpp:44893</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a2c97de9dd41475211e56f1396aba2ee1"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a2c97de9dd41475211e56f1396aba2ee1">llvm::X86TargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">unsigned getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l23806">X86ISelLowering.cpp:23806</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a31b1f4c4d8cb837eb14b1df553d372d1"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a31b1f4c4d8cb837eb14b1df553d372d1">llvm::X86TargetLowering::shouldExpandShift</a></div><div class="ttdeci">bool shouldExpandShift(SelectionDAG &amp;DAG, SDNode *N) const override</div><div class="ttdoc">Return true if SHIFT instructions should be expanded to SHIFT_PARTS instructions, and false if a libr...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05062">X86ISelLowering.cpp:5062</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a35f30c99560e45f1031fe1855c73b02c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a35f30c99560e45f1031fe1855c73b02c">llvm::X86TargetLowering::convertSelectOfConstantsToMath</a></div><div class="ttdeci">bool convertSelectOfConstantsToMath(EVT VT) const override</div><div class="ttdoc">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04868">X86ISelLowering.cpp:4868</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a370d811aff2e392f420421995d439701"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a370d811aff2e392f420421995d439701">llvm::X86TargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">Given a constraint letter, return the type of constraint for this target.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44675">X86ISelLowering.cpp:44675</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a37a095f9415bab8babe92997bd9bc863"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a37a095f9415bab8babe92997bd9bc863">llvm::X86TargetLowering::hasVectorBlend</a></div><div class="ttdeci">bool hasVectorBlend() const override</div><div class="ttdoc">Return true if the target has a vector blend instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01195">X86ISelLowering.h:1195</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3a2c182f696ccea7f69622fb51c70a3f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3a2c182f696ccea7f69622fb51c70a3f">llvm::X86TargetLowering::useSoftFloat</a></div><div class="ttdeci">bool useSoftFloat() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02152">X86ISelLowering.cpp:2152</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3b02c5554d564491242c6e5d2388cc69"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3b02c5554d564491242c6e5d2388cc69">llvm::X86TargetLowering::isVectorShiftByScalarCheap</a></div><div class="ttdeci">bool isVectorShiftByScalarCheap(Type *Ty) const override</div><div class="ttdoc">Return true if it's significantly cheaper to shift a vector by a uniform scalar than by an amount whi...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28624">X86ISelLowering.cpp:28624</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3c76068964f59903e2d9128c4360b8de"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3c76068964f59903e2d9128c4360b8de">llvm::X86TargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44934">X86ISelLowering.cpp:44934</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3d437e0047c2e5a049151f46d9dd2d09"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3d437e0047c2e5a049151f46d9dd2d09">llvm::X86TargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Provide custom lowering hooks for some operations.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l27185">X86ISelLowering.cpp:27185</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a3e4a60b1f1249061764cf8d334c8e162"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3e4a60b1f1249061764cf8d334c8e162">llvm::X86TargetLowering::isLegalStoreImmediate</a></div><div class="ttdeci">bool isLegalStoreImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal for the value input of a store instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28714">X86ISelLowering.cpp:28714</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4217293101179a3839b8afb1fafb2e0d"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4217293101179a3839b8afb1fafb2e0d">llvm::X86TargetLowering::isTypeDesirableForOp</a></div><div class="ttdeci">bool isTypeDesirableForOp(unsigned Opc, EVT VT) const override</div><div class="ttdoc">Return true if the target has native support for the specified value type and it is 'desirable' to us...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44360">X86ISelLowering.cpp:44360</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a424abc19654b712885d63747e7f5b4db"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a424abc19654b712885d63747e7f5b4db">llvm::X86TargetLowering::getPICJumpTableRelocBaseExpr</a></div><div class="ttdeci">const MCExpr * getPICJumpTableRelocBaseExpr(const MachineFunction *MF, unsigned JTI, MCContext &amp;Ctx) const override</div><div class="ttdoc">This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02208">X86ISelLowering.cpp:2209</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4252a7b10bf920be7bc1da185d9c43b8"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4252a7b10bf920be7bc1da185d9c43b8">llvm::X86TargetLowering::isCtlzFast</a></div><div class="ttdeci">bool isCtlzFast() const override</div><div class="ttdoc">Return true if ctlz instruction is fast.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04988">X86ISelLowering.cpp:4988</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a43493c148cce485c7e998ce19110f0b9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a43493c148cce485c7e998ce19110f0b9">llvm::X86TargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04947">X86ISelLowering.cpp:4947</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4458afa9d4b40fe7c439f81cd5481366"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4458afa9d4b40fe7c439f81cd5481366">llvm::X86TargetLowering::isSafeMemOpType</a></div><div class="ttdeci">bool isSafeMemOpType(MVT VT) const override</div><div class="ttdoc">Returns true if it's safe to use load / store of the specified type to expand memcpy / memset inline.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02099">X86ISelLowering.cpp:2099</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4c2539c3f6f8e76653c0330cbcd7d10e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4c2539c3f6f8e76653c0330cbcd7d10e">llvm::X86TargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">unsigned getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l23814">X86ISelLowering.cpp:23814</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4c9434966be55f571aeedb8a356b5b1c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4c9434966be55f571aeedb8a356b5b1c">llvm::X86TargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;, EVT VT) const override</div><div class="ttdoc">EVT is not used in-tree, but is used by out-of-tree target.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00699">X86ISelLowering.h:699</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4d29a6154e85b01c7a17d09e23e71eca"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4d29a6154e85b01c7a17d09e23e71eca">llvm::X86TargetLowering::supportSwiftError</a></div><div class="ttdeci">bool supportSwiftError() const override</div><div class="ttdoc">Return true if the target supports swifterror attribute.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l45533">X86ISelLowering.cpp:45533</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a4d87af17bac585c7a34a95f4283995a2"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4d87af17bac585c7a34a95f4283995a2">llvm::X86TargetLowering::canMergeStoresTo</a></div><div class="ttdeci">bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, const SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns if it's reasonable to merge stores to MemVT size.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04970">X86ISelLowering.cpp:4970</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a51cb60d8c2758ff018c35468453c7eeb"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a51cb60d8c2758ff018c35468453c7eeb">llvm::X86TargetLowering::shouldSplatInsEltVarIndex</a></div><div class="ttdeci">bool shouldSplatInsEltVarIndex(EVT VT) const override</div><div class="ttdoc">Return true if inserting a scalar into a variable element of an undef vector is more efficiently hand...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05070">X86ISelLowering.cpp:5070</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a5270b2fcc09ef6f3bf6ea4e9b9694ede"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5270b2fcc09ef6f3bf6ea4e9b9694ede">llvm::X86TargetLowering::getByValTypeAlignment</a></div><div class="ttdeci">unsigned getByValTypeAlignment(Type *Ty, const DataLayout &amp;DL) const override</div><div class="ttdoc">Return the desired alignment for ByVal aggregate function arguments in the caller parameter area.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02026">X86ISelLowering.cpp:2026</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a52ad8f0d52fd0670f0e8209bc7223347"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a52ad8f0d52fd0670f0e8209bc7223347">llvm::X86TargetLowering::getStackProbeSymbolName</a></div><div class="ttdeci">StringRef getStackProbeSymbolName(MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns the name of the symbol used to emit stack probes or the empty string if not applicable.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l45540">X86ISelLowering.cpp:45540</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a52fdaa4464a4080f3b2883856462f6a7"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a52fdaa4464a4080f3b2883856462f6a7">llvm::X86TargetLowering::hasFastEqualityCompare</a></div><div class="ttdeci">MVT hasFastEqualityCompare(unsigned NumBits) const override</div><div class="ttdoc">Vector-sized comparisons are fast using PCMPEQ + PMOVMSK or PTEST.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05076">X86ISelLowering.cpp:5076</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a5b29ba68187b5f5d44c6fc584b658d06"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5b29ba68187b5f5d44c6fc584b658d06">llvm::X86TargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructi...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28705">X86ISelLowering.cpp:28705</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a5d24bde3ca72f2a7fcf12c902bf0d1e7"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5d24bde3ca72f2a7fcf12c902bf0d1e7">llvm::X86TargetLowering::hasBitPreservingFPLogic</a></div><div class="ttdeci">bool hasBitPreservingFPLogic(EVT VT) const override</div><div class="ttdoc">Return true if it is safe to transform an integer-domain bitwise operation into the equivalent floati...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00818">X86ISelLowering.h:818</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a5fd231b7f6dc1db67a2bb2f48bf5f342"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5fd231b7f6dc1db67a2bb2f48bf5f342">llvm::X86TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l30828">X86ISelLowering.cpp:30828</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a687e754bf03f8d135bc899b49db74472"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a687e754bf03f8d135bc899b49db74472">llvm::X86TargetLowering::ExpandInlineAsm</a></div><div class="ttdeci">bool ExpandInlineAsm(CallInst *CI) const override</div><div class="ttdoc">This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44563">X86ISelLowering.cpp:44563</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a69fbe6a7969fadd37ebea537ba3041e3"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a69fbe6a7969fadd37ebea537ba3041e3">llvm::X86TargetLowering::hasAndNot</a></div><div class="ttdeci">bool hasAndNot(SDValue Y) const override</div><div class="ttdoc">Return true if the target has a bitwise and-not operation: X = ~A &amp; B This can be used to simplify se...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05013">X86ISelLowering.cpp:5013</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a6ad23b58059ffd91df6a2dddf30c5d71"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a6ad23b58059ffd91df6a2dddf30c5d71">llvm::X86TargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, EVT NewVT) const override</div><div class="ttdoc">Return true if we believe it is correct and profitable to reduce the load node to a smaller type.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04816">X86ISelLowering.cpp:4816</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a6fafb0a04f81d44e034566f1a758ea39"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a6fafb0a04f81d44e034566f1a758ea39">llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode</a></div><div class="ttdeci">bool SimplifyDemandedBitsForTargetNode(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, KnownBits &amp;Known, TargetLoweringOpt &amp;TLO, unsigned Depth) const override</div><div class="ttdoc">Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l34313">X86ISelLowering.cpp:34313</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a70a23a5faf9d301094f7386bc583e12c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a70a23a5faf9d301094f7386bc583e12c">llvm::X86TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00940">X86ISelLowering.h:940</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a711da9c348c7a96e4d79942afa0af105"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a711da9c348c7a96e4d79942afa0af105">llvm::X86TargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04850">X86ISelLowering.cpp:4850</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a74c09385a35d121b167e4941bf3e6a77"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a74c09385a35d121b167e4941bf3e6a77">llvm::X86TargetLowering::getSingleConstraintMatchWeight</a></div><div class="ttdeci">ConstraintWeight getSingleConstraintMatchWeight(AsmOperandInfo &amp;info, const char *constraint) const override</div><div class="ttdoc">Examine constraint string and operand type and determine a weight value.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44743">X86ISelLowering.cpp:44743</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a79b927c27465f57caae75ac35b49409f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a79b927c27465f57caae75ac35b49409f">llvm::X86TargetLowering::getSSPStackGuardCheck</a></div><div class="ttdeci">Function * getSSPStackGuardCheck(const Module &amp;M) const override</div><div class="ttdoc">If the target has a standard stack protection check function that performs validation and error handl...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02316">X86ISelLowering.cpp:2316</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a7a7237cd5cb35f9159b32a96f4b14541"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a7a7237cd5cb35f9159b32a96f4b14541">llvm::X86TargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l45109">X86ISelLowering.cpp:45109</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a7c19f0fe8ae2a12ed0c5cf142a520522"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a7c19f0fe8ae2a12ed0c5cf142a520522">llvm::X86TargetLowering::getRegisterTypeForCallingConv</a></div><div class="ttdeci">MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain combinations of ABIs, Targets and features require that types are legal for some operations a...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01950">X86ISelLowering.cpp:1950</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8394d225b325663032c0b724ce2e43bf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8394d225b325663032c0b724ce2e43bf">llvm::X86TargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04807">X86ISelLowering.cpp:4807</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a85fb0d7e000c96b972014b0405aa9c88"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a85fb0d7e000c96b972014b0405aa9c88">llvm::X86TargetLowering::shouldFoldConstantShiftPairToMask</a></div><div class="ttdeci">bool shouldFoldConstantShiftPairToMask(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to fold a pair of shifts into a mask.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05030">X86ISelLowering.cpp:5030</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8ab3eaadf7f52ab7ca677e6c545e6508"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8ab3eaadf7f52ab7ca677e6c545e6508">llvm::X86TargetLowering::isLoadBitCastBeneficial</a></div><div class="ttdeci">bool isLoadBitCastBeneficial(EVT LoadVT, EVT BitcastVT, const SelectionDAG &amp;DAG, const MachineMemOperand &amp;MMO) const override</div><div class="ttdoc">Return true if the following transform is beneficial: fold (conv (load x)) -&gt; (load (conv*)x) On arch...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04952">X86ISelLowering.cpp:4952</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8b0b7687cd51e781f5b3851d9dcc10a6"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8b0b7687cd51e781f5b3851d9dcc10a6">llvm::X86TargetLowering::getMaxSupportedInterleaveFactor</a></div><div class="ttdeci">unsigned getMaxSupportedInterleaveFactor() const override</div><div class="ttdoc">Get the maximum supported factor for interleaved memory accesses.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01197">X86ISelLowering.h:1197</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8ded0b1f034f8a92574b4135b8625e0a"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8ded0b1f034f8a92574b4135b8625e0a">llvm::X86TargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdoc">If this function returns true, SelectionDAGBuilder emits a LOAD_STACK_GUARD node when it is lowering ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01920">X86ISelLowering.cpp:1920</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8e8d15fa57104d892b14366c39fafa77"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8e8d15fa57104d892b14366c39fafa77">llvm::X86TargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue Y) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y —&gt; (~X &amp; Y) == 0 (X &amp; Y) !...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04997">X86ISelLowering.cpp:4997</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a8f631e7cc44c1035e858c667b345ec78"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8f631e7cc44c1035e858c667b345ec78">llvm::X86TargetLowering::getSDagStackGuard</a></div><div class="ttdeci">Value * getSDagStackGuard(const Module &amp;M) const override</div><div class="ttdoc">Return the variable that's previously inserted by insertSSPDeclarations, if any, otherwise return nul...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02307">X86ISelLowering.cpp:2307</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a9157e4aca11eca217c5c6d2c6a2eadbf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9157e4aca11eca217c5c6d2c6a2eadbf">llvm::X86TargetLowering::lowerInterleavedLoad</a></div><div class="ttdeci">bool lowerInterleavedLoad(LoadInst *LI, ArrayRef&lt; ShuffleVectorInst * &gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</div><div class="ttdoc">Lower interleaved load(s) into target specific instructions/intrinsics.</div><div class="ttdef"><b>Definition:</b> <a href="X86InterleavedAccess_8cpp_source.html#l00806">X86InterleavedAccess.cpp:806</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a93ed619281b89f14bf9b995990967f35"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a93ed619281b89f14bf9b995990967f35">llvm::X86TargetLowering::shouldFormOverflowOp</a></div><div class="ttdeci">bool shouldFormOverflowOp(unsigned Opcode, EVT VT) const override</div><div class="ttdoc">Overflow nodes should get combined/lowered to optimal instructions (they should allow eliminating exp...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04935">X86ISelLowering.cpp:4935</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a956dea3cd0d545cdafcbc765a28f6c87"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a956dea3cd0d545cdafcbc765a28f6c87">llvm::X86TargetLowering::expandIndirectJTBranch</a></div><div class="ttdeci">SDValue expandIndirectJTBranch(const SDLoc &amp;dl, SDValue Value, SDValue Addr, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Expands target specific indirect branch for the case of JumpTable expanasion.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44406">X86ISelLowering.cpp:44406</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a95cff6aec4cb00f9b845c5018783e5b4"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a95cff6aec4cb00f9b845c5018783e5b4">llvm::X86TargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28771">X86ISelLowering.cpp:28771</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a9709698d3cc0f15bbff6bb2b8dba13f4"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9709698d3cc0f15bbff6bb2b8dba13f4">llvm::X86TargetLowering::getRegisterByName</a></div><div class="ttdeci">unsigned getRegisterByName(const char *RegName, EVT VT, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Return the register ID of the name passed in.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l23767">X86ISelLowering.cpp:23767</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a98e1ce2159bb4b228b0915541f1fd1b9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a98e1ce2159bb4b228b0915541f1fd1b9">llvm::X86TargetLowering::getClearCacheBuiltinName</a></div><div class="ttdeci">const char * getClearCacheBuiltinName() const override</div><div class="ttdoc">Intel processors have a unified instruction and data cache.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01132">X86ISelLowering.h:1132</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a9c91bde4107b00ee5520f121253437ef"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9c91bde4107b00ee5520f121253437ef">llvm::X86TargetLowering::allowTruncateForTailCall</a></div><div class="ttdeci">bool allowTruncateForTailCall(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28691">X86ISelLowering.cpp:28691</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_a9fdafe65d9378c70d936af1019040b0f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9fdafe65d9378c70d936af1019040b0f">llvm::X86TargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; Mask, EVT VT) const override</div><div class="ttdoc">Targets can use this to indicate that they only support some VECTOR_SHUFFLE operations,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28800">X86ISelLowering.cpp:28800</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aa25a7920eb37572630745203c9c50731"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aa25a7920eb37572630745203c9c50731">llvm::X86TargetLowering::useStackGuardXorFP</a></div><div class="ttdeci">bool useStackGuardXorFP() const override</div><div class="ttdoc">If this function returns true, stack protection checks should XOR the frame pointer (or whichever poi...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01924">X86ISelLowering.cpp:1924</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aa734719767b4f7faea1f7b40554f30be"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aa734719767b4f7faea1f7b40554f30be">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">Determine the number of bits in the operation that are sign bits.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l31322">X86ISelLowering.cpp:31322</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aa74ba35350fae122acd7284555740ba5"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aa74ba35350fae122acd7284555740ba5">llvm::X86TargetLowering::shouldScalarizeBinop</a></div><div class="ttdeci">bool shouldScalarizeBinop(SDValue) const override</div><div class="ttdoc">Scalar ops always have equal or better analysis/performance/power than the vector equivalent,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04916">X86ISelLowering.cpp:4916</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aa7fcaa7855f4688864e1315a38ab3694"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aa7fcaa7855f4688864e1315a38ab3694">llvm::X86TargetLowering::markLibCallAttributes</a></div><div class="ttdeci">void markLibCallAttributes(MachineFunction *MF, unsigned CC, ArgListTy &amp;Args) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02156">X86ISelLowering.cpp:2156</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aaba8f198510218f7eb232dc99cded017"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aaba8f198510218f7eb232dc99cded017">llvm::X86TargetLowering::reduceSelectOfFPConstantLoads</a></div><div class="ttdeci">bool reduceSelectOfFPConstantLoads(bool IsFPSetCC) const override</div><div class="ttdoc">Return true if it is profitable to convert a select of FP constants into a constant pool load whose a...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04860">X86ISelLowering.cpp:4860</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aabf943e7fc68b0048d5278b5a35da3a9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aabf943e7fc68b0048d5278b5a35da3a9">llvm::X86TargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type Ty1 to type Ty2.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28683">X86ISelLowering.cpp:28683</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aae2c810e98ee665fee9005aa1da867f1"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aae2c810e98ee665fee9005aa1da867f1">llvm::X86TargetLowering::getSafeStackPointerLocation</a></div><div class="ttdeci">Value * getSafeStackPointerLocation(IRBuilder&lt;&gt; &amp;IRB) const override</div><div class="ttdoc">Return true if the target stores SafeStack pointer at a fixed offset in some non-standard address spa...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02325">X86ISelLowering.cpp:2325</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aaf07f4afc0dc648abf4f548e2db2b7c8"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aaf07f4afc0dc648abf4f548e2db2b7c8">llvm::X86TargetLowering::areJTsAllowed</a></div><div class="ttdeci">bool areJTsAllowed(const Function *Fn) const override</div><div class="ttdoc">Returns true if lowering to a jump table is allowed.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28829">X86ISelLowering.cpp:28829</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab0ee342efbe8b2fe6cf2b0bcfdf2619a"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab0ee342efbe8b2fe6cf2b0bcfdf2619a">llvm::X86TargetLowering::isCommutativeBinOp</a></div><div class="ttdeci">bool isCommutativeBinOp(unsigned Opcode) const override</div><div class="ttdoc">Returns true if the opcode is a commutative binary operation.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28666">X86ISelLowering.cpp:28666</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab24056c95ceabdacc18e7308acf9df10"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab24056c95ceabdacc18e7308acf9df10">llvm::X86TargetLowering::isDesirableToCombineBuildVectorToShuffleTruncate</a></div><div class="ttdeci">bool isDesirableToCombineBuildVectorToShuffleTruncate(ArrayRef&lt; int &gt; ShuffleMask, EVT SrcVT, EVT TruncVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44503">X86ISelLowering.cpp:44504</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab3547e3af4263fb24bac33b211aa07fb"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab3547e3af4263fb24bac33b211aa07fb">llvm::X86TargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28222">X86ISelLowering.cpp:28222</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab5881269962ffb5a6c2d4c5be45efbce"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab5881269962ffb5a6c2d4c5be45efbce">llvm::X86TargetLowering::lowerInterleavedStore</a></div><div class="ttdeci">bool lowerInterleavedStore(StoreInst *SI, ShuffleVectorInst *SVI, unsigned Factor) const override</div><div class="ttdoc">Lower interleaved store(s) into target specific instructions/intrinsics.</div><div class="ttdef"><b>Definition:</b> <a href="X86InterleavedAccess_8cpp_source.html#l00823">X86InterleavedAccess.cpp:823</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab5b38aec5336f4fd5d1d42d94bb866bf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab5b38aec5336f4fd5d1d42d94bb866bf">llvm::X86TargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;Demanded, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l31087">X86ISelLowering.cpp:31087</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ab75bfa0d750449f745ed10dba2f81e31"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab75bfa0d750449f745ed10dba2f81e31">llvm::X86TargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for this result type with this index.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04902">X86ISelLowering.cpp:4902</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aba30f84d7fd0dd3361ff92fe1e53d9ca"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aba30f84d7fd0dd3361ff92fe1e53d9ca">llvm::X86TargetLowering::getNumRegistersForCallingConv</a></div><div class="ttdeci">unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain targets require unusual breakdowns of certain types.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01958">X86ISelLowering.cpp:1958</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_abba0e811da8d1436a96fda0e356a6d24"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#abba0e811da8d1436a96fda0e356a6d24">llvm::X86TargetLowering::convertSetCCLogicToBitwiseLogic</a></div><div class="ttdeci">bool convertSetCCLogicToBitwiseLogic(EVT VT) const override</div><div class="ttdoc">Use bitwise logic to make pairs of compares more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00871">X86ISelLowering.h:871</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_abf24a843e4c14485213d45230de71898"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#abf24a843e4c14485213d45230de71898">llvm::X86TargetLowering::isVectorClearMaskLegal</a></div><div class="ttdeci">bool isVectorClearMaskLegal(ArrayRef&lt; int &gt; Mask, EVT VT) const override</div><div class="ttdoc">Similar to isShuffleMaskLegal.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28817">X86ISelLowering.cpp:28817</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_abf6baf1dc0d2a53b3ba665e2bac1862e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#abf6baf1dc0d2a53b3ba665e2bac1862e">llvm::X86TargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">Returns the target specific optimal type for load and store operations as a result of memset,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02055">X86ISelLowering.cpp:2055</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ac03b901ef46c4a35305daa2e4aabce29"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac03b901ef46c4a35305daa2e4aabce29">llvm::X86TargetLowering::LowerOperationWrapper</a></div><div class="ttdeci">void LowerOperationWrapper(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Places new result values for the node in Results (their number and types must exactly match those of ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l27311">X86ISelLowering.cpp:27311</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ac7a7243ff0d08f8e17239f3fab12a20f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac7a7243ff0d08f8e17239f3fab12a20f">llvm::X86TargetLowering::isIntDivCheap</a></div><div class="ttdeci">bool isIntDivCheap(EVT VT, AttributeList Attr) const override</div><div class="ttdoc">Return true if integer divide is usually cheaper than a sequence of several shifts,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l45471">X86ISelLowering.cpp:45471</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ac812947e59d1a47c994bc61bb372c743"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac812947e59d1a47c994bc61bb372c743">llvm::X86TargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">Customize the preferred legalization strategy for certain types.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01938">X86ISelLowering.cpp:1938</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_acb13111bbf0c82193529692fd4017679"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">llvm::X86TargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if any actual instruction that defines a value of type Ty1 implicit zero-extends the valu...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28726">X86ISelLowering.cpp:28726</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_acd0586c4345528a1503f6d080febe417"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#acd0586c4345528a1503f6d080febe417">llvm::X86TargetLowering::storeOfVectorConstantIsCheap</a></div><div class="ttdeci">bool storeOfVectorConstantIsCheap(EVT MemVT, unsigned NumElem, unsigned AddrSpace) const override</div><div class="ttdoc">Return true if it is expected to be cheaper to do a store of a non-zero vector constant with the give...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01120">X86ISelLowering.h:1120</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad1a79970217e7be886648d06d5fded3c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad1a79970217e7be886648d06d5fded3c">llvm::X86TargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28572">X86ISelLowering.cpp:28572</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad4b65d0fe3e7a2dd0eed89a2c22d23bd"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad4b65d0fe3e7a2dd0eed89a2c22d23bd">llvm::X86TargetLowering::emitStackGuardXorFP</a></div><div class="ttdeci">SDValue emitStackGuardXorFP(SelectionDAG &amp;DAG, SDValue Val, const SDLoc &amp;DL) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01929">X86ISelLowering.cpp:1929</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad6940a3eec597c799eeee15cb0f7e808"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad6940a3eec597c799eeee15cb0f7e808">llvm::X86TargetLowering::mergeStoresAfterLegalization</a></div><div class="ttdeci">bool mergeStoresAfterLegalization(EVT MemVT) const override</div><div class="ttdoc">Do not merge vector stores after legalization because that may conflict with x86-specific store split...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00805">X86ISelLowering.h:805</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ad6bf6dc6db7c8617904baf7eb1013602"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad6bf6dc6db7c8617904baf7eb1013602">llvm::X86TargetLowering::ShouldShrinkFPConstant</a></div><div class="ttdeci">bool ShouldShrinkFPConstant(EVT VT) const override</div><div class="ttdoc">If true, then instruction selection should seek to shrink the FP constant of the specified type to a ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01066">X86ISelLowering.h:1066</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_adaff89efc72db02240bc69c44c8f0691"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#adaff89efc72db02240bc69c44c8f0691">llvm::X86TargetLowering::shouldFoldMaskToVariableShiftPair</a></div><div class="ttdeci">bool shouldFoldMaskToVariableShiftPair(SDValue Y) const override</div><div class="ttdoc">There are two ways to clear extreme bits (either low or high): Mask: x &amp; (-1 &lt;&lt; y) (the instcombine c...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05048">X86ISelLowering.cpp:5048</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_adc0b03138cc7b455d625146b7091345d"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#adc0b03138cc7b455d625146b7091345d">llvm::X86TargetLowering::getReturnAddressFrameIndex</a></div><div class="ttdeci">SDValue getReturnAddressFrameIndex(SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04539">X86ISelLowering.cpp:4539</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ade8fe12181372c3b5799226556cd05ec"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ade8fe12181372c3b5799226556cd05ec">llvm::X86TargetLowering::isNoopAddrSpaceCast</a></div><div class="ttdeci">bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override</div><div class="ttdoc">Returns true if a cast between SrcAS and DestAS is a noop.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02348">X86ISelLowering.cpp:2348</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae0a481e8df0f6d0d536fa71fa5c5f3d9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae0a481e8df0f6d0d536fa71fa5c5f3d9">llvm::X86TargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override</div><div class="ttdoc">This method returns a target specific FastISel object, or null if the target does not support &quot;fast&quot; ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04456">X86ISelLowering.cpp:4456</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae0caaab3a18e77b9f48dc88b3b757dd6"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae0caaab3a18e77b9f48dc88b3b757dd6">llvm::X86TargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l31145">X86ISelLowering.cpp:31145</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae174548699928fd09f1b90077dfc2a48"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae174548699928fd09f1b90077dfc2a48">llvm::X86TargetLowering::isBinOp</a></div><div class="ttdeci">bool isBinOp(unsigned Opcode) const override</div><div class="ttdoc">Add x86-specific opcodes to the default list.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28651">X86ISelLowering.cpp:28651</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae344bf38282de26bb4d5783114a65eaf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae344bf38282de26bb4d5783114a65eaf">llvm::X86TargetLowering::IsDesirableToPromoteOp</a></div><div class="ttdeci">bool IsDesirableToPromoteOp(SDValue Op, EVT &amp;PVT) const override</div><div class="ttdoc">Return true if the target has native support for the specified value type and it is 'desirable' to us...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l44422">X86ISelLowering.cpp:44422</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae53bdea10fa0ed8845aacd52dce00ff9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae53bdea10fa0ed8845aacd52dce00ff9">llvm::X86TargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS, unsigned Align, MachineMemOperand::Flags Flags, bool *Fast) const override</div><div class="ttdoc">Returns true if the target allows unaligned memory accesses of the specified type.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02107">X86ISelLowering.cpp:2107</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae6da32121a396476129bc7577db0aad2"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae6da32121a396476129bc7577db0aad2">llvm::X86TargetLowering::unwrapAddress</a></div><div class="ttdeci">SDValue unwrapAddress(SDValue N) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l31460">X86ISelLowering.cpp:31460</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_ae93a1ba51c086441ec1b9ea4cdca853a"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae93a1ba51c086441ec1b9ea4cdca853a">llvm::X86TargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the value type to use for ISD::SETCC.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01966">X86ISelLowering.cpp:1966</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aec5602ebffe4f185bb771a7ea328ad31"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aec5602ebffe4f185bb771a7ea328ad31">llvm::X86TargetLowering::isVectorLoadExtDesirable</a></div><div class="ttdeci">bool isVectorLoadExtDesirable(SDValue) const override</div><div class="ttdoc">Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l28760">X86ISelLowering.cpp:28760</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_aed6a89a13d6da0fb09c283664b86ccd0"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aed6a89a13d6da0fb09c283664b86ccd0">llvm::X86TargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04740">X86ISelLowering.cpp:4740</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af0965aa899b9c1c25813214d7bb4ed84"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af0965aa899b9c1c25813214d7bb4ed84">llvm::X86TargetLowering::BuildFILD</a></div><div class="ttdeci">SDValue BuildFILD(SDValue Op, EVT SrcVT, SDValue Chain, SDValue StackSlot, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l18036">X86ISelLowering.cpp:18036</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af23897e28e2e84966892e512317b6acc"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af23897e28e2e84966892e512317b6acc">llvm::X86TargetLowering::getTargetConstantFromLoad</a></div><div class="ttdeci">const Constant * getTargetConstantFromLoad(LoadSDNode *LD) const override</div><div class="ttdoc">This method returns the constant pool value that will be loaded by LD.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05829">X86ISelLowering.cpp:5829</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af30042e4c09138928b477e3834f0a13e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af30042e4c09138928b477e3834f0a13e">llvm::X86TargetLowering::insertSSPDeclarations</a></div><div class="ttdeci">void insertSSPDeclarations(Module &amp;M) const override</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02283">X86ISelLowering.cpp:2283</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af3e16079a117749c3a3ab03753982e0e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af3e16079a117749c3a3ab03753982e0e">llvm::X86TargetLowering::LowerCustomJumpTableEntry</a></div><div class="ttdeci">const MCExpr * LowerCustomJumpTableEntry(const MachineJumpTableInfo *MJTI, const MachineBasicBlock *MBB, unsigned uid, MCContext &amp;Ctx) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02185">X86ISelLowering.cpp:2185</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af77fd362607d101a7080481254ee2fe3"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af77fd362607d101a7080481254ee2fe3">llvm::X86TargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Replace the results of node with an illegal result type with new values built out of custom code.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l27338">X86ISelLowering.cpp:27338</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_af88464d58b1b70362b8ab991b0db2dbb"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af88464d58b1b70362b8ab991b0db2dbb">llvm::X86TargetLowering::isMaskAndCmp0FoldingBeneficial</a></div><div class="ttdeci">bool isMaskAndCmp0FoldingBeneficial(const Instruction &amp;AndI) const override</div><div class="ttdoc">Return if the target supports combining a chain like:</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04992">X86ISelLowering.cpp:4992</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_afb9746b385314bc07403f471b1931a61"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#afb9746b385314bc07403f471b1931a61">llvm::X86TargetLowering::needsFixedCatchObjects</a></div><div class="ttdeci">virtual bool needsFixedCatchObjects() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l23821">X86ISelLowering.cpp:23821</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_afee5e52fd75b2906a16655fa264ee3d5"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#afee5e52fd75b2906a16655fa264ee3d5">llvm::X86TargetLowering::isExtractVecEltCheap</a></div><div class="ttdeci">bool isExtractVecEltCheap(EVT VT, unsigned Index) const override</div><div class="ttdoc">Extract of a scalar FP value from index 0 of a vector is free.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01110">X86ISelLowering.h:1110</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetLowering_html_affc4e20829bbf52830768c1c9cd12ff4"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#affc4e20829bbf52830768c1c9cd12ff4">llvm::X86TargetLowering::getScalingFactorCost</a></div><div class="ttdeci">int getScalingFactorCost(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS) const override</div><div class="ttdoc">Return the cost of the scaling factor used in the addressing mode represented by AM for this target,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l45443">X86ISelLowering.cpp:45443</a></div></div>
<div class="ttc" id="aclassllvm_1_1X86TargetMachine_html"><div class="ttname"><a href="classllvm_1_1X86TargetMachine.html">llvm::X86TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="X86TargetMachine_8h_source.html#l00030">X86TargetMachine.h:30</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0a75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdeci">@ CXX_FAST_TLS</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00076">CallingConv.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8df"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8df">llvm::CodeModel::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">ISD::NodeType enum - This enum defines the target-independent operators for a SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00038">ISDOpcodes.h:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00914">ISDOpcodes.h:913</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00920">ISDOpcodes.h:920</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00995">ISDOpcodes.h:995</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00970">ISDOpcodes.h:970</a></div></div>
<div class="ttc" id="anamespacellvm_1_1WinEH_html_a1c8d8103d6b914c2ade85873cb97f6d9afd1a4608b5b463bc7a41d86a1662d3b7"><div class="ttname"><a href="namespacellvm_1_1WinEH.html#a1c8d8103d6b914c2ade85873cb97f6d9afd1a4608b5b463bc7a41d86a1662d3b7">llvm::WinEH::EncodingType::X86</a></div><div class="ttdeci">@ X86</div><div class="ttdoc">Windows x64, Windows Itanium (IA-64)</div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76a">llvm::X86ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00028">X86ISelLowering.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa000697f31e57d54cd3ae43a2568c36ca"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa000697f31e57d54cd3ae43a2568c36ca">llvm::X86ISD::UNPCKL</a></div><div class="ttdeci">@ UNPCKL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00392">X86ISelLowering.h:392</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa00eeeadc9b5bc4170585af2c864b0080"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa00eeeadc9b5bc4170585af2c864b0080">llvm::X86ISD::KSHIFTL</a></div><div class="ttdeci">@ KSHIFTL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00315">X86ISelLowering.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa01d97a3473a8e41bf1dcc6ba3ea8c7eb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa01d97a3473a8e41bf1dcc6ba3ea8c7eb">llvm::X86ISD::FST</a></div><div class="ttdeci">@ FST</div><div class="ttdoc">This instruction implements a truncating store from FP stack slots.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00649">X86ISelLowering.h:649</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa02585b0d1a0db91ca9ccd66eb04746a8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa02585b0d1a0db91ca9ccd66eb04746a8">llvm::X86ISD::VMTRUNCUS</a></div><div class="ttdeci">@ VMTRUNCUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00290">X86ISelLowering.h:290</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa03a9611e6b354e10a8c3809f49b61eac"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa03a9611e6b354e10a8c3809f49b61eac">llvm::X86ISD::UNPCKH</a></div><div class="ttdeci">@ UNPCKH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00393">X86ISelLowering.h:393</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa049d7df7379995f8bd77b791173b9031"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa049d7df7379995f8bd77b791173b9031">llvm::X86ISD::CVTNE2PS2BF16</a></div><div class="ttdeci">@ CVTNE2PS2BF16</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00514">X86ISelLowering.h:514</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa04dbe44e07f24ce17ff84e1dcf424c11"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa04dbe44e07f24ce17ff84e1dcf424c11">llvm::X86ISD::REP_MOVS</a></div><div class="ttdeci">@ REP_MOVS</div><div class="ttdoc">Repeat move, corresponds to X86::REP_MOVSx.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00132">X86ISelLowering.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa05d9c829463eaf8b091ad6a9c87c88d6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa05d9c829463eaf8b091ad6a9c87c88d6">llvm::X86ISD::CMPM</a></div><div class="ttdeci">@ CMPM</div><div class="ttdoc">Vector comparison generating mask bits for fp and integer signed and unsigned data types.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00333">X86ISelLowering.h:333</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa067363685eda80921daed7993066bbc7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa067363685eda80921daed7993066bbc7">llvm::X86ISD::FADDS_RND</a></div><div class="ttdeci">@ FADDS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00204">X86ISelLowering.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa07fdebcf8f923d22b160d09ae5959a43"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa07fdebcf8f923d22b160d09ae5959a43">llvm::X86ISD::GF2P8MULB</a></div><div class="ttdeci">@ GF2P8MULB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00584">X86ISelLowering.h:584</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f">llvm::X86ISD::FMAX</a></div><div class="ttdeci">@ FMAX</div><div class="ttdoc">Floating point max and min.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00235">X86ISelLowering.h:235</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa081ad31e11c96722823903ac255ae32b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ad31e11c96722823903ac255ae32b">llvm::X86ISD::FMUL_RND</a></div><div class="ttdeci">@ FMUL_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00206">X86ISelLowering.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1">llvm::X86ISD::BT</a></div><div class="ttdeci">@ BT</div><div class="ttdoc">X86 bit-test instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00084">X86ISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa09a2f82b73ba8c6396e7a03211b72a2d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa09a2f82b73ba8c6396e7a03211b72a2d">llvm::X86ISD::GF2P8AFFINEQB</a></div><div class="ttdeci">@ GF2P8AFFINEQB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00584">X86ISelLowering.h:584</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0a886b39a599413aab2fe1e4c03278f8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0a886b39a599413aab2fe1e4c03278f8">llvm::X86ISD::VPMADD52H</a></div><div class="ttdeci">@ VPMADD52H</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00458">X86ISelLowering.h:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0ac7d42bb27453d6dc820fac679ba014"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0ac7d42bb27453d6dc820fac679ba014">llvm::X86ISD::CVTS2SI_RND</a></div><div class="ttdeci">@ CVTS2SI_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00497">X86ISelLowering.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0adb8ee8a556d467a329a64c10233b6a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0adb8ee8a556d467a329a64c10233b6a">llvm::X86ISD::VFPROUND_RND</a></div><div class="ttdeci">@ VFPROUND_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00296">X86ISelLowering.h:296</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0b751e2781acc00275a1a4599e571c5c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0b751e2781acc00275a1a4599e571c5c">llvm::X86ISD::ENQCMDS</a></div><div class="ttdeci">@ ENQCMDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00593">X86ISelLowering.h:593</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">llvm::X86ISD::PACKSS</a></div><div class="ttdeci">@ PACKSS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00368">X86ISelLowering.h:368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0f4605a7e5bb3cda3e1e3f6b05c08c46"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4605a7e5bb3cda3e1e3f6b05c08c46">llvm::X86ISD::CMPP</a></div><div class="ttdeci">@ CMPP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00321">X86ISelLowering.h:321</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0f4ce46b34ac79f389d475fa6745463e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f4ce46b34ac79f389d475fa6745463e">llvm::X86ISD::HADD</a></div><div class="ttdeci">@ HADD</div><div class="ttdoc">Integer horizontal add/sub.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00224">X86ISelLowering.h:224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa0f740b2d7ea674677c7e8073453f8814"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0f740b2d7ea674677c7e8073453f8814">llvm::X86ISD::VSRL</a></div><div class="ttdeci">@ VSRL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00306">X86ISelLowering.h:306</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa12eff13d69c745a9d52ef4a184585f27"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa12eff13d69c745a9d52ef4a184585f27">llvm::X86ISD::LOR</a></div><div class="ttdeci">@ LOR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00607">X86ISelLowering.h:607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380">llvm::X86ISD::BLENDI</a></div><div class="ttdeci">@ BLENDI</div><div class="ttdoc">Blend where the selector is an immediate.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00191">X86ISelLowering.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1356801ab44d90ec9c7643ac8ff0770c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1356801ab44d90ec9c7643ac8ff0770c">llvm::X86ISD::VZEXT_MOVL</a></div><div class="ttdeci">@ VZEXT_MOVL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00279">X86ISelLowering.h:279</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1510bc4d38e31bd1d5b4466ecd10c403"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1510bc4d38e31bd1d5b4466ecd10c403">llvm::X86ISD::RSQRT28S_SAE</a></div><div class="ttdeci">@ RSQRT28S_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00573">X86ISelLowering.h:573</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa15fada3ff3fd219af1101b03d5dce19c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa15fada3ff3fd219af1101b03d5dce19c">llvm::X86ISD::AVG</a></div><div class="ttdeci">@ AVG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00221">X86ISelLowering.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa16ba91b20629c6e48a27c7965368fc57"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa16ba91b20629c6e48a27c7965368fc57">llvm::X86ISD::FDIVS</a></div><div class="ttdeci">@ FDIVS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00207">X86ISelLowering.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa182b063ab7dd0842ce968cef5f981e92"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa182b063ab7dd0842ce968cef5f981e92">llvm::X86ISD::PSHUFD</a></div><div class="ttdeci">@ PSHUFD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00374">X86ISelLowering.h:374</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa18d00f87be06fee47378f202c35468c1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa18d00f87be06fee47378f202c35468c1">llvm::X86ISD::CVTP2SI_RND</a></div><div class="ttdeci">@ CVTP2SI_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00495">X86ISelLowering.h:495</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa192681cddd79867e5a6924bbcf453965"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa192681cddd79867e5a6924bbcf453965">llvm::X86ISD::VTRUNCS</a></div><div class="ttdeci">@ VTRUNCS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00284">X86ISelLowering.h:284</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1bdf811a50ebc4ef297a426ff53509c2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1bdf811a50ebc4ef297a426ff53509c2">llvm::X86ISD::MCVTPS2PH</a></div><div class="ttdeci">@ MCVTPS2PH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00581">X86ISelLowering.h:581</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1c144ca8b2dd76619bf0368b4d7b24f1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1c144ca8b2dd76619bf0368b4d7b24f1">llvm::X86ISD::SAHF</a></div><div class="ttdeci">@ SAHF</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00545">X86ISelLowering.h:545</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1c741c364406fb0b9958fdbba2c7be66"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1c741c364406fb0b9958fdbba2c7be66">llvm::X86ISD::MOVLHPS</a></div><div class="ttdeci">@ MOVLHPS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00388">X86ISelLowering.h:388</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1e837f978c72eafaf138c1b0a7b6cddf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e837f978c72eafaf138c1b0a7b6cddf">llvm::X86ISD::VSRLV</a></div><div class="ttdeci">@ VSRLV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00309">X86ISelLowering.h:309</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1e9c72799b70329f6a0935d8747c59d2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1e9c72799b70329f6a0935d8747c59d2">llvm::X86ISD::EH_SJLJ_SETJMP</a></div><div class="ttdeci">@ EH_SJLJ_SETJMP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00266">X86ISelLowering.h:266</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fb173ccbbe141aa5c819ba36cf87849">llvm::X86ISD::FADDS</a></div><div class="ttdeci">@ FADDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00204">X86ISelLowering.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa1fec5162852502da5a2832321f9c1012"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa1fec5162852502da5a2832321f9c1012">llvm::X86ISD::CVTPS2PH</a></div><div class="ttdeci">@ CVTPS2PH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00577">X86ISelLowering.h:577</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa21644bb1fecd89fe8aef108bd866cb59"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21644bb1fecd89fe8aef108bd866cb59">llvm::X86ISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00030">X86ISelLowering.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa216afc93c7bde60ee5793bdf213aa546"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa216afc93c7bde60ee5793bdf213aa546">llvm::X86ISD::FSQRTS_RND</a></div><div class="ttdeci">@ FSQRTS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00210">X86ISelLowering.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa21b59cc5ca5ded1817c314f5b97d3aeb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa21b59cc5ca5ded1817c314f5b97d3aeb">llvm::X86ISD::RSQRT14</a></div><div class="ttdeci">@ RSQRT14</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00249">X86ISelLowering.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa223d75974bc37f644ce46f5a8684ab9e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa223d75974bc37f644ce46f5a8684ab9e">llvm::X86ISD::VPPERM</a></div><div class="ttdeci">@ VPPERM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00441">X86ISelLowering.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa23260aedef0a54d543d227e57955c652"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa23260aedef0a54d543d227e57955c652">llvm::X86ISD::CMP</a></div><div class="ttdeci">@ CMP</div><div class="ttdoc">X86 compare and logical compare instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00081">X86ISelLowering.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa249e11d47119ca5c2666008857b3b534"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa249e11d47119ca5c2666008857b3b534">llvm::X86ISD::BLENDV</a></div><div class="ttdeci">@ BLENDV</div><div class="ttdoc">Dynamic (non-constant condition) vector blend where only the sign bits of the condition elements are ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00198">X86ISelLowering.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa24c4d2d0c589d3b38776e776335f51df"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24c4d2d0c589d3b38776e776335f51df">llvm::X86ISD::KTEST</a></div><div class="ttdeci">@ KTEST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00361">X86ISelLowering.h:361</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa24d6477bb4120ec6b6517ca5e272da9c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa24d6477bb4120ec6b6517ca5e272da9c">llvm::X86ISD::SHUFP</a></div><div class="ttdeci">@ SHUFP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00377">X86ISelLowering.h:377</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa250bc85789f2fe4cbb3262f24b9eac0f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa250bc85789f2fe4cbb3262f24b9eac0f">llvm::X86ISD::FNSTCW16m</a></div><div class="ttdeci">@ FNSTCW16m</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00616">X86ISelLowering.h:616</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa255d13dedbd0510f453bd5927ed80c31"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa255d13dedbd0510f453bd5927ed80c31">llvm::X86ISD::FMSUBADD_RND</a></div><div class="ttdeci">@ FMSUBADD_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00480">X86ISelLowering.h:480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa25ea339c7f2bfdf4cd8eb5ab7c217abb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa25ea339c7f2bfdf4cd8eb5ab7c217abb">llvm::X86ISD::VSHLDV</a></div><div class="ttdeci">@ VSHLDV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00381">X86ISelLowering.h:381</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2610620b0e8119a44f46ca42f3cd1b94"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2610620b0e8119a44f46ca42f3cd1b94">llvm::X86ISD::RCP14S</a></div><div class="ttdeci">@ RCP14S</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00249">X86ISelLowering.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d">llvm::X86ISD::ADDSUB</a></div><div class="ttdeci">@ ADDSUB</div><div class="ttdoc">Combined add and sub on an FP vector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00201">X86ISelLowering.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa28735a02188169c048939c46be82e2b6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28735a02188169c048939c46be82e2b6">llvm::X86ISD::RSQRT28_SAE</a></div><div class="ttdeci">@ RSQRT28_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00573">X86ISelLowering.h:573</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2877f0d6e51388d3a93a7b407289ae70"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2877f0d6e51388d3a93a7b407289ae70">llvm::X86ISD::FMADDSUB_RND</a></div><div class="ttdeci">@ FMADDSUB_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00479">X86ISelLowering.h:479</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa28d3778b305e9cd8452a3b036ba0578e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa28d3778b305e9cd8452a3b036ba0578e">llvm::X86ISD::FDIV_RND</a></div><div class="ttdeci">@ FDIV_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00207">X86ISelLowering.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa297e24c8feac1bac6ed692acf3e4f485"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa297e24c8feac1bac6ed692acf3e4f485">llvm::X86ISD::VGETMANTS</a></div><div class="ttdeci">@ VGETMANTS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00215">X86ISelLowering.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2a83b0801da091b55c27832f5ad62959"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2a83b0801da091b55c27832f5ad62959">llvm::X86ISD::VPTERNLOG</a></div><div class="ttdeci">@ VPTERNLOG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00408">X86ISelLowering.h:408</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2ce7ee11eeeaa6641bd7d78c1505e907"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2ce7ee11eeeaa6641bd7d78c1505e907">llvm::X86ISD::SCALEFS</a></div><div class="ttdeci">@ SCALEFS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00218">X86ISelLowering.h:218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2dbffd930f9f8858e33d32e511c8b651"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2dbffd930f9f8858e33d32e511c8b651">llvm::X86ISD::VFPEXT_SAE</a></div><div class="ttdeci">@ VFPEXT_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00293">X86ISelLowering.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa2e2bdd7a118eba1b817d42388b6896e1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa2e2bdd7a118eba1b817d42388b6896e1">llvm::X86ISD::FGETEXP</a></div><div class="ttdeci">@ FGETEXP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00213">X86ISelLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa301b53c316c4e29eae3ce69e0b8a67bf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa301b53c316c4e29eae3ce69e0b8a67bf">llvm::X86ISD::MULTISHIFT</a></div><div class="ttdeci">@ MULTISHIFT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00329">X86ISelLowering.h:329</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa319b27184731b63dc4b39ff6accc9691"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa319b27184731b63dc4b39ff6accc9691">llvm::X86ISD::UINT_TO_FP_RND</a></div><div class="ttdeci">@ UINT_TO_FP_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00490">X86ISelLowering.h:490</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa31b0c916aeabfacd2542a2a447470ced"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa31b0c916aeabfacd2542a2a447470ced">llvm::X86ISD::VFPEXT</a></div><div class="ttdeci">@ VFPEXT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00293">X86ISelLowering.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa32432bf8053f0712c3b8ef4ebc36e6ee"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa32432bf8053f0712c3b8ef4ebc36e6ee">llvm::X86ISD::VRNDSCALES_SAE</a></div><div class="ttdeci">@ VRNDSCALES_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00419">X86ISelLowering.h:419</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa340f7e03b1e3c8ee7be2477ca74ebfe3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa340f7e03b1e3c8ee7be2477ca74ebfe3">llvm::X86ISD::SCALAR_UINT_TO_FP</a></div><div class="ttdeci">@ SCALAR_UINT_TO_FP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00491">X86ISelLowering.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa34a17ff22deb585364ba42c95a8849ee"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa34a17ff22deb585364ba42c95a8849ee">llvm::X86ISD::KADD</a></div><div class="ttdeci">@ KADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00364">X86ISelLowering.h:364</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa35eb2233e71afe64505425d29d360e03"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa35eb2233e71afe64505425d29d360e03">llvm::X86ISD::LAND</a></div><div class="ttdeci">@ LAND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00607">X86ISelLowering.h:607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa367039352ad0788f23a2ce9bcd493f2a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa367039352ad0788f23a2ce9bcd493f2a">llvm::X86ISD::FNMADD</a></div><div class="ttdeci">@ FNMADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00468">X86ISelLowering.h:468</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa38ba196e1b29c1704ec66c3b4859b670"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa38ba196e1b29c1704ec66c3b4859b670">llvm::X86ISD::PHMINPOS</a></div><div class="ttdeci">@ PHMINPOS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00327">X86ISelLowering.h:327</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3a702f9706acfd0711a2ef618e764eb9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a702f9706acfd0711a2ef618e764eb9">llvm::X86ISD::FHADD</a></div><div class="ttdeci">@ FHADD</div><div class="ttdoc">Floating point horizontal add/sub.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00228">X86ISelLowering.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3a7ade0eaf12aa0843f485208618255b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3a7ade0eaf12aa0843f485208618255b">llvm::X86ISD::FMAXS</a></div><div class="ttdeci">@ FMAXS</div><div class="ttdoc">Scalar intrinsic floating point max and min.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00241">X86ISelLowering.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3b2fdb13adfdfd71f723a38073cb43f0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3b2fdb13adfdfd71f723a38073cb43f0">llvm::X86ISD::VTRUNCUS</a></div><div class="ttdeci">@ VTRUNCUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00284">X86ISelLowering.h:284</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3be4201d9ac120bd22b241cb6062f558"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3be4201d9ac120bd22b241cb6062f558">llvm::X86ISD::VPCOMU</a></div><div class="ttdeci">@ VPCOMU</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00439">X86ISelLowering.h:439</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3ca6e1f278f4463bf12a0ed620eedbff"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3ca6e1f278f4463bf12a0ed620eedbff">llvm::X86ISD::ENQCMD</a></div><div class="ttdeci">@ ENQCMD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00593">X86ISelLowering.h:593</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3d9c4511648f4aeb6cdc39851c6b4759"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3d9c4511648f4aeb6cdc39851c6b4759">llvm::X86ISD::CVTP2SI</a></div><div class="ttdeci">@ CVTP2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00495">X86ISelLowering.h:495</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3dc220961118a7c2f036a42985f288c7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc220961118a7c2f036a42985f288c7">llvm::X86ISD::CVTPH2PS_SAE</a></div><div class="ttdeci">@ CVTPH2PS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00577">X86ISelLowering.h:577</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3dc546cd25a305869670d4174f0fb10a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3dc546cd25a305869670d4174f0fb10a">llvm::X86ISD::FMAXS_SAE</a></div><div class="ttdeci">@ FMAXS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00208">X86ISelLowering.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3de35096170c042afd35bee9db4e8b7c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3de35096170c042afd35bee9db4e8b7c">llvm::X86ISD::VSHRD</a></div><div class="ttdeci">@ VSHRD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00380">X86ISelLowering.h:380</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3eb8cf555013535c83a18858c5c4d5e3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3eb8cf555013535c83a18858c5c4d5e3">llvm::X86ISD::BSR</a></div><div class="ttdeci">@ BSR</div><div class="ttdoc">Bit scan reverse.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00035">X86ISelLowering.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa3fe478f754d5761df437300f6a8bbf2a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa3fe478f754d5761df437300f6a8bbf2a">llvm::X86ISD::IRET</a></div><div class="ttdeci">@ IRET</div><div class="ttdoc">Return from interrupt. Operand 0 is the number of bytes to pop.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00126">X86ISelLowering.h:126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa407337747b5113a53385b50c0a597a48"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa407337747b5113a53385b50c0a597a48">llvm::X86ISD::SCALAR_SINT_TO_FP</a></div><div class="ttdeci">@ SCALAR_SINT_TO_FP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00491">X86ISelLowering.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa41663b0542b9ae893f5c9122a7b1ce4c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41663b0542b9ae893f5c9122a7b1ce4c">llvm::X86ISD::VZEXT_LOAD</a></div><div class="ttdeci">@ VZEXT_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00610">X86ISelLowering.h:610</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa41f21265309401dee0d414fb2e2ee255"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa41f21265309401dee0d414fb2e2ee255">llvm::X86ISD::FSQRT_RND</a></div><div class="ttdeci">@ FSQRT_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00210">X86ISelLowering.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa44a11b6f6f7a9acbf638b7b1a3263c3f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa44a11b6f6f7a9acbf638b7b1a3263c3f">llvm::X86ISD::VFPEXTS</a></div><div class="ttdeci">@ VFPEXTS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00293">X86ISelLowering.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54">llvm::X86ISD::SETCC</a></div><div class="ttdeci">@ SETCC</div><div class="ttdoc">X86 SetCC.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00088">X86ISelLowering.h:88</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa46ea7eed0ec435ab72eb4e354e9b0320"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa46ea7eed0ec435ab72eb4e354e9b0320">llvm::X86ISD::CMPM_SAE</a></div><div class="ttdeci">@ CMPM_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00335">X86ISelLowering.h:335</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa47415ddcbfa6b300a8e716e2ccfd3472"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa47415ddcbfa6b300a8e716e2ccfd3472">llvm::X86ISD::RCP28</a></div><div class="ttdeci">@ RCP28</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00574">X86ISelLowering.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa483bad339c6126c64687d14c10979979"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa483bad339c6126c64687d14c10979979">llvm::X86ISD::XOR</a></div><div class="ttdeci">@ XOR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00339">X86ISelLowering.h:339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4afdc36a30470fb3f832738efac285e6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4afdc36a30470fb3f832738efac285e6">llvm::X86ISD::VRANGE_SAE</a></div><div class="ttdeci">@ VRANGE_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00413">X86ISelLowering.h:413</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4affb47abdfdd54079d5a2f8c1d3e628"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4affb47abdfdd54079d5a2f8c1d3e628">llvm::X86ISD::SUB</a></div><div class="ttdeci">@ SUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00338">X86ISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4bf29741f01b0d622546776b4f80beae"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4bf29741f01b0d622546776b4f80beae">llvm::X86ISD::LWPINS</a></div><div class="ttdeci">@ LWPINS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00587">X86ISelLowering.h:587</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4c0d35627a076e5424b6de3804613ec6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4c0d35627a076e5424b6de3804613ec6">llvm::X86ISD::VSHL</a></div><div class="ttdeci">@ VSHL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00306">X86ISelLowering.h:306</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4cf2967fcccf1cbd62151463b26d8e51"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4cf2967fcccf1cbd62151463b26d8e51">llvm::X86ISD::VFIXUPIMM_SAE</a></div><div class="ttdeci">@ VFIXUPIMM_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00410">X86ISelLowering.h:410</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4d1e3a8e02ddc590b8c60205884b32d4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d1e3a8e02ddc590b8c60205884b32d4">llvm::X86ISD::VMFPROUND</a></div><div class="ttdeci">@ VMFPROUND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00300">X86ISelLowering.h:300</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4d2a298fcfba10ab50983efa354ebcb6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d2a298fcfba10ab50983efa354ebcb6">llvm::X86ISD::LCMPXCHG8_DAG</a></div><div class="ttdeci">@ LCMPXCHG8_DAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00600">X86ISelLowering.h:600</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4d632d5729ff2e68b1d2a5fcc747c165"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d632d5729ff2e68b1d2a5fcc747c165">llvm::X86ISD::LCMPXCHG8_SAVE_EBX_DAG</a></div><div class="ttdeci">@ LCMPXCHG8_SAVE_EBX_DAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00602">X86ISelLowering.h:602</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4d77910a4bbb88e5fbdcdd8dd8a44592"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4d77910a4bbb88e5fbdcdd8dd8a44592">llvm::X86ISD::VFPCLASS</a></div><div class="ttdeci">@ VFPCLASS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00421">X86ISelLowering.h:421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4e5191d0825333d06789828dbf59f4e2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e5191d0825333d06789828dbf59f4e2">llvm::X86ISD::MULHRS</a></div><div class="ttdeci">@ MULHRS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00450">X86ISelLowering.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa4e58653f8830ab73ca1b46538568aafc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa4e58653f8830ab73ca1b46538568aafc">llvm::X86ISD::MCVTTP2SI</a></div><div class="ttdeci">@ MCVTTP2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00509">X86ISelLowering.h:509</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5072511395458f5fe7d4cc27572abc1c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5072511395458f5fe7d4cc27572abc1c">llvm::X86ISD::VGETMANT</a></div><div class="ttdeci">@ VGETMANT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00215">X86ISelLowering.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa51057cba24a530a4932d7a794b6b2fa6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51057cba24a530a4932d7a794b6b2fa6">llvm::X86ISD::RSQRT28</a></div><div class="ttdeci">@ RSQRT28</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00573">X86ISelLowering.h:573</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa516f7bb97176eac5c7a3f38e3597ee9c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa516f7bb97176eac5c7a3f38e3597ee9c">llvm::X86ISD::VFIXUPIMM</a></div><div class="ttdeci">@ VFIXUPIMM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00410">X86ISelLowering.h:410</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa51c6f5c47733cecb1988af29d95be353"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa51c6f5c47733cecb1988af29d95be353">llvm::X86ISD::CVTTP2SI_SAE</a></div><div class="ttdeci">@ CVTTP2SI_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00500">X86ISelLowering.h:500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5366e83be28759f315637517f6d3f369"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5366e83be28759f315637517f6d3f369">llvm::X86ISD::FNMSUB</a></div><div class="ttdeci">@ FNMSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00470">X86ISelLowering.h:470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa53a1bf88056b37006ab9ba3b83f1f6ae"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa53a1bf88056b37006ab9ba3b83f1f6ae">llvm::X86ISD::VSRAI</a></div><div class="ttdeci">@ VSRAI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00312">X86ISelLowering.h:312</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5403a695e5b22104bb387fd57a8d63ad"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5403a695e5b22104bb387fd57a8d63ad">llvm::X86ISD::SEG_ALLOCA</a></div><div class="ttdeci">@ SEG_ALLOCA</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00535">X86ISelLowering.h:535</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa545539a5bbdd377269a6d299a4be73fe"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa545539a5bbdd377269a6d299a4be73fe">llvm::X86ISD::CVTS2SI</a></div><div class="ttdeci">@ CVTS2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00497">X86ISelLowering.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa562ba3f47b99cd3bb249504ea3d02d51"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa562ba3f47b99cd3bb249504ea3d02d51">llvm::X86ISD::FGETEXP_SAE</a></div><div class="ttdeci">@ FGETEXP_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00213">X86ISelLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa574a32413f7fd17e18fcba7d808b15d3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa574a32413f7fd17e18fcba7d808b15d3">llvm::X86ISD::WIN_ALLOCA</a></div><div class="ttdeci">@ WIN_ALLOCA</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00530">X86ISelLowering.h:530</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">llvm::X86ISD::FMADDSUB</a></div><div class="ttdeci">@ FMADDSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00471">X86ISelLowering.h:471</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5913fb8adc3c04ec97f2069e6df3ffa1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5913fb8adc3c04ec97f2069e6df3ffa1">llvm::X86ISD::NT_BRIND</a></div><div class="ttdeci">@ NT_BRIND</div><div class="ttdoc">BRIND node with NoTrack prefix.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00119">X86ISelLowering.h:119</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa59887cd94d252432c1d81f048a6615b9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa59887cd94d252432c1d81f048a6615b9">llvm::X86ISD::UCOMI</a></div><div class="ttdeci">@ UCOMI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00081">X86ISelLowering.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5af26ba107d346037ecbd751de03de5d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5af26ba107d346037ecbd751de03de5d">llvm::X86ISD::CVTP2UI</a></div><div class="ttdeci">@ CVTP2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00495">X86ISelLowering.h:495</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5b943cbe99c34600de83e0c7c0046e18"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5b943cbe99c34600de83e0c7c0046e18">llvm::X86ISD::MOVMSK</a></div><div class="ttdeci">@ MOVMSK</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00351">X86ISelLowering.h:351</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5c89a8ea23079828ba331da0b18aeb51"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5c89a8ea23079828ba331da0b18aeb51">llvm::X86ISD::RSQRT28S</a></div><div class="ttdeci">@ RSQRT28S</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00573">X86ISelLowering.h:573</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5cffc707d7313cf293e1101acd35a609"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5cffc707d7313cf293e1101acd35a609">llvm::X86ISD::MCVTTP2UI</a></div><div class="ttdeci">@ MCVTTP2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00509">X86ISelLowering.h:509</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5d99076d052295315dc1e2dd067d2ad7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5d99076d052295315dc1e2dd067d2ad7">llvm::X86ISD::SBB</a></div><div class="ttdeci">@ SBB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00338">X86ISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa5ed8031749f99840b23a9eebd7f2d903"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa5ed8031749f99840b23a9eebd7f2d903">llvm::X86ISD::FSQRTS</a></div><div class="ttdeci">@ FSQRTS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00210">X86ISelLowering.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa607fe97a2d1c7d13eec1b620df6ab05a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa607fe97a2d1c7d13eec1b620df6ab05a">llvm::X86ISD::MOVHLPS</a></div><div class="ttdeci">@ MOVHLPS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00389">X86ISelLowering.h:389</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa60f697da41de26a8822eeea8b508404c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa60f697da41de26a8822eeea8b508404c">llvm::X86ISD::FNMADD_RND</a></div><div class="ttdeci">@ FNMADD_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00476">X86ISelLowering.h:476</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6236fd616da35e18597c6610b1931c12"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6236fd616da35e18597c6610b1931c12">llvm::X86ISD::GF2P8AFFINEINVQB</a></div><div class="ttdeci">@ GF2P8AFFINEINVQB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00584">X86ISelLowering.h:584</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6337c2357d0b910456eca0807645e534"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6337c2357d0b910456eca0807645e534">llvm::X86ISD::VREDUCES_SAE</a></div><div class="ttdeci">@ VREDUCES_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00415">X86ISelLowering.h:415</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa63db9eb5097f5cfd28f0ac7e2157d481"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa63db9eb5097f5cfd28f0ac7e2157d481">llvm::X86ISD::VRANGES</a></div><div class="ttdeci">@ VRANGES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00413">X86ISelLowering.h:413</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa644490f76951b1e6c9ce41db673fbbeb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa644490f76951b1e6c9ce41db673fbbeb">llvm::X86ISD::VREDUCE_SAE</a></div><div class="ttdeci">@ VREDUCE_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00415">X86ISelLowering.h:415</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6526af58299b0a822638d6c86ac68716"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6526af58299b0a822638d6c86ac68716">llvm::X86ISD::CVTTS2UI_SAE</a></div><div class="ttdeci">@ CVTTS2UI_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00502">X86ISelLowering.h:502</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa662b452dbcf89005c6cfa88be806ee9b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa662b452dbcf89005c6cfa88be806ee9b">llvm::X86ISD::SELECTS</a></div><div class="ttdeci">@ SELECTS</div><div class="ttdoc">X86 Select.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00091">X86ISelLowering.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa665753f9d5107a9344271ae055935ddb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa665753f9d5107a9344271ae055935ddb">llvm::X86ISD::FSETCCM</a></div><div class="ttdeci">@ FSETCCM</div><div class="ttdoc">X86 FP SETCC, similar to above, but with output as an i1 mask and and a version with SAE.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00104">X86ISelLowering.h:104</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa66c4a04f53c729b0b2d750bb41a9141e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa66c4a04f53c729b0b2d750bb41a9141e">llvm::X86ISD::XTEST</a></div><div class="ttdeci">@ XTEST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00570">X86ISelLowering.h:570</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa671bbc2a9353cf20bbfb8af47aa237ab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa671bbc2a9353cf20bbfb8af47aa237ab">llvm::X86ISD::VSRLDQ</a></div><div class="ttdeci">@ VSRLDQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00303">X86ISelLowering.h:303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa698f316756f4e7c1baf0a06a4599a083"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa698f316756f4e7c1baf0a06a4599a083">llvm::X86ISD::CVTP2UI_RND</a></div><div class="ttdeci">@ CVTP2UI_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00495">X86ISelLowering.h:495</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6adc5233cdab66da1ea6f13370a00570"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6adc5233cdab66da1ea6f13370a00570">llvm::X86ISD::FNMSUB_RND</a></div><div class="ttdeci">@ FNMSUB_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00478">X86ISelLowering.h:478</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6b0b67403e508af6f31b4ee5fce9aae4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b0b67403e508af6f31b4ee5fce9aae4">llvm::X86ISD::VFIXUPIMMS_SAE</a></div><div class="ttdeci">@ VFIXUPIMMS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00411">X86ISelLowering.h:411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6b22addc6d55b1bf7ff3470c44fd1711"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b22addc6d55b1bf7ff3470c44fd1711">llvm::X86ISD::CVTS2UI_RND</a></div><div class="ttdeci">@ CVTS2UI_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00497">X86ISelLowering.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6b5d567a96d6f2fb18520983409598c1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6b5d567a96d6f2fb18520983409598c1">llvm::X86ISD::VPDPBUSD</a></div><div class="ttdeci">@ VPDPBUSD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00461">X86ISelLowering.h:461</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6beb8e11551cc9f18bbb68c31f840f45"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6beb8e11551cc9f18bbb68c31f840f45">llvm::X86ISD::SCALEF</a></div><div class="ttdeci">@ SCALEF</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00217">X86ISelLowering.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6c22ee97f4017a0ba64f984609726513"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c22ee97f4017a0ba64f984609726513">llvm::X86ISD::VFPCLASSS</a></div><div class="ttdeci">@ VFPCLASSS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00423">X86ISelLowering.h:423</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6c444c7b1be0ea32c7e2c92fbc40388a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c444c7b1be0ea32c7e2c92fbc40388a">llvm::X86ISD::PSHUFLW</a></div><div class="ttdeci">@ PSHUFLW</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00376">X86ISelLowering.h:376</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6c656a3bd0b9b4c50b7df6d8a5d74c95"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6c656a3bd0b9b4c50b7df6d8a5d74c95">llvm::X86ISD::TLSBASEADDR</a></div><div class="ttdeci">@ TLSBASEADDR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00256">X86ISelLowering.h:256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6ce5ecc4640f78a2ecbe9acb4e3908de"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ce5ecc4640f78a2ecbe9acb4e3908de">llvm::X86ISD::MOVDDUP</a></div><div class="ttdeci">@ MOVDDUP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00385">X86ISelLowering.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6d8aeee598a8004dcefbfaa51933c1e3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6d8aeee598a8004dcefbfaa51933c1e3">llvm::X86ISD::SCALAR_UINT_TO_FP_RND</a></div><div class="ttdeci">@ SCALAR_UINT_TO_FP_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00492">X86ISelLowering.h:492</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6db142daa44ca48a2b60e62c0e16d3ed"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6db142daa44ca48a2b60e62c0e16d3ed">llvm::X86ISD::VFPEXTS_SAE</a></div><div class="ttdeci">@ VFPEXTS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00293">X86ISelLowering.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6ecbcb7b3e43614532f37958e9f2d478"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6ecbcb7b3e43614532f37958e9f2d478">llvm::X86ISD::COMI</a></div><div class="ttdeci">@ COMI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00081">X86ISelLowering.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6f9186dba0b89b0c8bf2c2f531fc2f41"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9186dba0b89b0c8bf2c2f531fc2f41">llvm::X86ISD::FDIVS_RND</a></div><div class="ttdeci">@ FDIVS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00207">X86ISelLowering.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6f9a4c263c8adc3a587ba2ec396b2e56"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6f9a4c263c8adc3a587ba2ec396b2e56">llvm::X86ISD::LCMPXCHG_DAG</a></div><div class="ttdeci">@ LCMPXCHG_DAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00599">X86ISelLowering.h:599</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa6fd46692289cc6584c6fb6d3ca692082"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa6fd46692289cc6584c6fb6d3ca692082">llvm::X86ISD::VGETMANTS_SAE</a></div><div class="ttdeci">@ VGETMANTS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00215">X86ISelLowering.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa71996007c100b1c370ffc2444bc680a3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71996007c100b1c370ffc2444bc680a3">llvm::X86ISD::TESTP</a></div><div class="ttdeci">@ TESTP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00357">X86ISelLowering.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa71fe63f40efcc073f1a5dd6df6efc550"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa71fe63f40efcc073f1a5dd6df6efc550">llvm::X86ISD::PEXTRB</a></div><div class="ttdeci">@ PEXTRB</div><div class="ttdoc">Extract an 8-bit value from a vector and zero extend it to i32, corresponds to X86::PEXTRB.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00161">X86ISelLowering.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d">llvm::X86ISD::FXOR</a></div><div class="ttdeci">@ FXOR</div><div class="ttdoc">Bitwise logical XOR of floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00052">X86ISelLowering.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa72deaddfd41882e7ddf09409d9528bc8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72deaddfd41882e7ddf09409d9528bc8">llvm::X86ISD::ADC</a></div><div class="ttdeci">@ ADC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00338">X86ISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa735b26fdeac5e6ddba04dfcb39c18980"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa735b26fdeac5e6ddba04dfcb39c18980">llvm::X86ISD::LXOR</a></div><div class="ttdeci">@ LXOR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00607">X86ISelLowering.h:607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa73d8b03b224b357896577a0b4df66be4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa73d8b03b224b357896577a0b4df66be4">llvm::X86ISD::MCVTP2UI</a></div><div class="ttdeci">@ MCVTP2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00509">X86ISelLowering.h:509</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa751ccb36d27604bba1151ef84cd98510"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa751ccb36d27604bba1151ef84cd98510">llvm::X86ISD::VSRA</a></div><div class="ttdeci">@ VSRA</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00306">X86ISelLowering.h:306</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7523f4161dc4fb59fdb57c1660970b17"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7523f4161dc4fb59fdb57c1660970b17">llvm::X86ISD::VROTRI</a></div><div class="ttdeci">@ VROTRI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00318">X86ISelLowering.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa77dfd27220e9b2f57ddf703bc778a582"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa77dfd27220e9b2f57ddf703bc778a582">llvm::X86ISD::VMTRUNCS</a></div><div class="ttdeci">@ VMTRUNCS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00290">X86ISelLowering.h:290</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7821643340a91702a2540ac9a3e6ab53"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7821643340a91702a2540ac9a3e6ab53">llvm::X86ISD::CVTUI2P</a></div><div class="ttdeci">@ CVTUI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00505">X86ISelLowering.h:505</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa788e2bf6afec57a73a4118be1cc7af3e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa788e2bf6afec57a73a4118be1cc7af3e">llvm::X86ISD::BRCOND</a></div><div class="ttdeci">@ BRCOND</div><div class="ttdoc">X86 conditional branches.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00115">X86ISelLowering.h:115</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7952a7e629684de1c61fe7245bfaaa6e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7952a7e629684de1c61fe7245bfaaa6e">llvm::X86ISD::CONFLICT</a></div><div class="ttdeci">@ CONFLICT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00232">X86ISelLowering.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa79877458fe9ec4fc94c68f40e2b54fe0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79877458fe9ec4fc94c68f40e2b54fe0">llvm::X86ISD::SHUF128</a></div><div class="ttdeci">@ SHUF128</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00384">X86ISelLowering.h:384</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa79ed16d103bea9f4676a49664dc90a26"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa79ed16d103bea9f4676a49664dc90a26">llvm::X86ISD::FMULS_RND</a></div><div class="ttdeci">@ FMULS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00206">X86ISelLowering.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7ae4b4652e07c1ad3ff57c36e3f04f89"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ae4b4652e07c1ad3ff57c36e3f04f89">llvm::X86ISD::SMUL</a></div><div class="ttdeci">@ SMUL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00338">X86ISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7b0a95242bc129e654632fbc83ecc472"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b0a95242bc129e654632fbc83ecc472">llvm::X86ISD::FSETCC</a></div><div class="ttdeci">@ FSETCC</div><div class="ttdoc">X86 FP SETCC, implemented with CMP{cc}SS/CMP{cc}SD.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00100">X86ISelLowering.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7b2c246cb3a5d3513041dab6a32b2901"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7b2c246cb3a5d3513041dab6a32b2901">llvm::X86ISD::VSRAV</a></div><div class="ttdeci">@ VSRAV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00309">X86ISelLowering.h:309</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7d9a2bb887ffdd3c85b7eb7215b891db"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7d9a2bb887ffdd3c85b7eb7215b891db">llvm::X86ISD::PINSRB</a></div><div class="ttdeci">@ PINSRB</div><div class="ttdoc">Insert the lower 8-bits of a 32-bit value to a vector, corresponds to X86::PINSRB.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00173">X86ISelLowering.h:173</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7dde8ec5661ebe9358d997cb23fb8fb6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7dde8ec5661ebe9358d997cb23fb8fb6">llvm::X86ISD::FGETEXPS</a></div><div class="ttdeci">@ FGETEXPS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00213">X86ISelLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7e968cfe56e1cef0e04fc1537d5a5219"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7e968cfe56e1cef0e04fc1537d5a5219">llvm::X86ISD::VSHLDQ</a></div><div class="ttdeci">@ VSHLDQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00303">X86ISelLowering.h:303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7ead8df5cf10d5f87e8c19b6f7d34ad6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7ead8df5cf10d5f87e8c19b6f7d34ad6">llvm::X86ISD::BEXTR</a></div><div class="ttdeci">@ BEXTR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00342">X86ISelLowering.h:342</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7f0c379fa7f4b37235504936c56ae486"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7f0c379fa7f4b37235504936c56ae486">llvm::X86ISD::PMULUDQ</a></div><div class="ttdeci">@ PMULUDQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00446">X86ISelLowering.h:446</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa7fc250aeeb22d10e6a7752671df796ab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa7fc250aeeb22d10e6a7752671df796ab">llvm::X86ISD::REP_STOS</a></div><div class="ttdeci">@ REP_STOS</div><div class="ttdoc">Repeat fill, corresponds to X86::REP_STOSx.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00129">X86ISelLowering.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8106cde91dc7605229698a79d0b0437a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8106cde91dc7605229698a79d0b0437a">llvm::X86ISD::CVTNEPS2BF16</a></div><div class="ttdeci">@ CVTNEPS2BF16</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00516">X86ISelLowering.h:516</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa82bb8ac1e1f2a963db85670fbaee715b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa82bb8ac1e1f2a963db85670fbaee715b">llvm::X86ISD::VSHLD</a></div><div class="ttdeci">@ VSHLD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00379">X86ISelLowering.h:379</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa85e3eaca3021f7b1c78eb4105d281445"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa85e3eaca3021f7b1c78eb4105d281445">llvm::X86ISD::VASTART_SAVE_XMM_REGS</a></div><div class="ttdeci">@ VASTART_SAVE_XMM_REGS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00527">X86ISelLowering.h:527</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa865d34b939542df305710438eb9a8d2f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa865d34b939542df305710438eb9a8d2f">llvm::X86ISD::FMSUB_RND</a></div><div class="ttdeci">@ FMSUB_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00477">X86ISelLowering.h:477</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa869088ddb6de16553217214a72041351"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa869088ddb6de16553217214a72041351">llvm::X86ISD::VBROADCASTM</a></div><div class="ttdeci">@ VBROADCASTM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00429">X86ISelLowering.h:429</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa873ea178137a32bd3665fadd64a54547"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873ea178137a32bd3665fadd64a54547">llvm::X86ISD::VMTRUNCSTOREUS</a></div><div class="ttdeci">@ VMTRUNCSTOREUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00658">X86ISelLowering.h:658</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa873eda45cff31b9f5fe7af33ed2ec407"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa873eda45cff31b9f5fe7af33ed2ec407">llvm::X86ISD::CVTTP2SI</a></div><div class="ttdeci">@ CVTTP2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00500">X86ISelLowering.h:500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa87f757077dbefa56b1172c1d7c05da53"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa87f757077dbefa56b1172c1d7c05da53">llvm::X86ISD::INSERTPS</a></div><div class="ttdeci">@ INSERTPS</div><div class="ttdoc">Insert any element of a 4 x float vector into any element of a destination 4 x floatvector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00169">X86ISelLowering.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa88145107ca3ab31b2e96b5e99bf5b517"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa88145107ca3ab31b2e96b5e99bf5b517">llvm::X86ISD::VSRLI</a></div><div class="ttdeci">@ VSRLI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00312">X86ISelLowering.h:312</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f">llvm::X86ISD::MFENCE</a></div><div class="ttdeci">@ MFENCE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00539">X86ISelLowering.h:539</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8957fd90a0c765af6746fb0849ee1a8a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8957fd90a0c765af6746fb0849ee1a8a">llvm::X86ISD::AND</a></div><div class="ttdeci">@ AND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00339">X86ISelLowering.h:339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8a2fc33ce2fe41ef2d20854eda49a4f6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a2fc33ce2fe41ef2d20854eda49a4f6">llvm::X86ISD::VSHLV</a></div><div class="ttdeci">@ VSHLV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00309">X86ISelLowering.h:309</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8a421b1832302b5097a94b81ed579170"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8a421b1832302b5097a94b81ed579170">llvm::X86ISD::PSHUFB</a></div><div class="ttdeci">@ PSHUFB</div><div class="ttdoc">Shuffle 16 8-bit values within a vector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00180">X86ISelLowering.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8adef190fdf91a221cd7c481c1589980"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8adef190fdf91a221cd7c481c1589980">llvm::X86ISD::VTRUNCSTOREUS</a></div><div class="ttdeci">@ VTRUNCSTOREUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00656">X86ISelLowering.h:656</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8bc7868b5b5c49adff7e1b701e2f6daf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8bc7868b5b5c49adff7e1b701e2f6daf">llvm::X86ISD::VPERMI</a></div><div class="ttdeci">@ VPERMI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00396">X86ISelLowering.h:396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8c57aafe37f470b4b146ea8307983228"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c57aafe37f470b4b146ea8307983228">llvm::X86ISD::PEXTRW</a></div><div class="ttdeci">@ PEXTRW</div><div class="ttdoc">Extract a 16-bit value from a vector and zero extend it to i32, corresponds to X86::PEXTRW.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00165">X86ISelLowering.h:165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8c65bc9fb71daca3982b855962b08843"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8c65bc9fb71daca3982b855962b08843">llvm::X86ISD::EXP2_SAE</a></div><div class="ttdeci">@ EXP2_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00574">X86ISelLowering.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8cadaea018465e8e4de867b43111e34a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8cadaea018465e8e4de867b43111e34a">llvm::X86ISD::VPDPWSSDS</a></div><div class="ttdeci">@ VPDPWSSDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00464">X86ISelLowering.h:464</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8d26c89d55b54b179e9fe918f4046fe9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8d26c89d55b54b179e9fe918f4046fe9">llvm::X86ISD::UMWAIT</a></div><div class="ttdeci">@ UMWAIT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00590">X86ISelLowering.h:590</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8e6b692f93aee762231d7221e5730598"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e6b692f93aee762231d7221e5730598">llvm::X86ISD::PCMPEQ</a></div><div class="ttdeci">@ PCMPEQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00324">X86ISelLowering.h:324</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8e74b6dccfb024d3f1f6dc71554e5513"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8e74b6dccfb024d3f1f6dc71554e5513">llvm::X86ISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdoc">These operations represent an abstract X86 call instruction, which includes a bunch of information.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00075">X86ISelLowering.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9081f016469c374beff0958df097c0d2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9081f016469c374beff0958df097c0d2">llvm::X86ISD::EXP2</a></div><div class="ttdeci">@ EXP2</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00574">X86ISelLowering.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa90d5ada6e2cf83b82e077c35702f2fc3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa90d5ada6e2cf83b82e077c35702f2fc3">llvm::X86ISD::VPMADDWD</a></div><div class="ttdeci">@ VPMADDWD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00453">X86ISelLowering.h:453</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9147f32d52c21215196994ef54041183"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9147f32d52c21215196994ef54041183">llvm::X86ISD::RDPKRU</a></div><div class="ttdeci">@ RDPKRU</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00558">X86ISelLowering.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa922028714f0d0d6899869165be3b00b8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa922028714f0d0d6899869165be3b00b8">llvm::X86ISD::RCP14</a></div><div class="ttdeci">@ RCP14</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00249">X86ISelLowering.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa931754702331756731a26916aebb794c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa931754702331756731a26916aebb794c">llvm::X86ISD::VFPROUND</a></div><div class="ttdeci">@ VFPROUND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00296">X86ISelLowering.h:296</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa946b1be843e180fc4e11e56960986cd5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa946b1be843e180fc4e11e56960986cd5">llvm::X86ISD::VPDPWSSD</a></div><div class="ttdeci">@ VPDPWSSD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00463">X86ISelLowering.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa94956dcc08eac4c0e590704a1221d45d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94956dcc08eac4c0e590704a1221d45d">llvm::X86ISD::CVTTP2UI_SAE</a></div><div class="ttdeci">@ CVTTP2UI_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00500">X86ISelLowering.h:500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa94c00be07b5a7475ca1ae4b1e1676fff"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa94c00be07b5a7475ca1ae4b1e1676fff">llvm::X86ISD::CVTPH2PS</a></div><div class="ttdeci">@ CVTPH2PS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00577">X86ISelLowering.h:577</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa95c31a8450db82864c351f9c36df54f3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa95c31a8450db82864c351f9c36df54f3">llvm::X86ISD::FMIN_SAE</a></div><div class="ttdeci">@ FMIN_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00209">X86ISelLowering.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a">llvm::X86ISD::FANDN</a></div><div class="ttdeci">@ FANDN</div><div class="ttdoc">Bitwise logical ANDNOT of floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00056">X86ISelLowering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa985022ec9ed8a348e635c728bb4694a9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa985022ec9ed8a348e635c728bb4694a9">llvm::X86ISD::RCP28_SAE</a></div><div class="ttdeci">@ RCP28_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00574">X86ISelLowering.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa990193ae17623553503589ce732d6d9d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa990193ae17623553503589ce732d6d9d">llvm::X86ISD::KSHIFTR</a></div><div class="ttdeci">@ KSHIFTR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00315">X86ISelLowering.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9ad9e95fc1723ed3c9e58743d106e28d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9ad9e95fc1723ed3c9e58743d106e28d">llvm::X86ISD::PCMPESTR</a></div><div class="ttdeci">@ PCMPESTR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00567">X86ISelLowering.h:567</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9b885ded18161ab3fbcc821ddf87877c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9b885ded18161ab3fbcc821ddf87877c">llvm::X86ISD::VP2INTERSECT</a></div><div class="ttdeci">@ VP2INTERSECT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00596">X86ISelLowering.h:596</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9c058e34b3f26561a4943a108a47f02f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9c058e34b3f26561a4943a108a47f02f">llvm::X86ISD::TPAUSE</a></div><div class="ttdeci">@ TPAUSE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00590">X86ISelLowering.h:590</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9d8392877cff1235b95d6cb7cb1455d9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8392877cff1235b95d6cb7cb1455d9">llvm::X86ISD::SCALAR_SINT_TO_FP_RND</a></div><div class="ttdeci">@ SCALAR_SINT_TO_FP_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00492">X86ISelLowering.h:492</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9d8ad87414cdc8a0416b4c94957c1775"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9d8ad87414cdc8a0416b4c94957c1775">llvm::X86ISD::FMSUB</a></div><div class="ttdeci">@ FMSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00469">X86ISelLowering.h:469</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9dc7fa6ef54f761457981b9852d361f7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9dc7fa6ef54f761457981b9852d361f7">llvm::X86ISD::EH_SJLJ_LONGJMP</a></div><div class="ttdeci">@ EH_SJLJ_LONGJMP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00269">X86ISelLowering.h:269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9f2e4e1e83010173fe9361ecfa60faef"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9f2e4e1e83010173fe9361ecfa60faef">llvm::X86ISD::GlobalBaseReg</a></div><div class="ttdeci">@ GlobalBaseReg</div><div class="ttdoc">On Darwin, this node represents the result of the popl at function entry, used for PIC code.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00136">X86ISelLowering.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa9fc9cf61fd9db57b6e139ba9faa632ce"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9fc9cf61fd9db57b6e139ba9faa632ce">llvm::X86ISD::MCVTP2SI</a></div><div class="ttdeci">@ MCVTP2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00509">X86ISelLowering.h:509</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa180049595cef360c0596f95548bc03d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa180049595cef360c0596f95548bc03d">llvm::X86ISD::FMINS_SAE</a></div><div class="ttdeci">@ FMINS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00209">X86ISelLowering.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa199fa92ce65208d6f17d763eb7e3f54"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa199fa92ce65208d6f17d763eb7e3f54">llvm::X86ISD::VSHRDV</a></div><div class="ttdeci">@ VSHRDV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00382">X86ISelLowering.h:382</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa24b80a5be93b9ddfa62446ced71b68e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa24b80a5be93b9ddfa62446ced71b68e">llvm::X86ISD::FMAXC</a></div><div class="ttdeci">@ FMAXC</div><div class="ttdoc">Commutative FMIN and FMAX.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00238">X86ISelLowering.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa31e2fe326f1bbdf7ad6711d5f05a12e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa31e2fe326f1bbdf7ad6711d5f05a12e">llvm::X86ISD::PCMPISTR</a></div><div class="ttdeci">@ PCMPISTR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00566">X86ISelLowering.h:566</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa359935c9a800c36fd9429fa8691c98f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa359935c9a800c36fd9429fa8691c98f">llvm::X86ISD::VPERMIL2</a></div><div class="ttdeci">@ VPERMIL2</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00443">X86ISelLowering.h:443</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa39d334524059c9dfadbdc28394139b2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa39d334524059c9dfadbdc28394139b2">llvm::X86ISD::EXTRQI</a></div><div class="ttdeci">@ EXTRQI</div><div class="ttdoc">SSE4A Extraction and Insertion.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00434">X86ISelLowering.h:434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa4a172e5849a0b1f80e5e6d3cf949f3c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa4a172e5849a0b1f80e5e6d3cf949f3c">llvm::X86ISD::FSUBS</a></div><div class="ttdeci">@ FSUBS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00205">X86ISelLowering.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa547e3a838c6b30d76d00fc496c29ee3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa547e3a838c6b30d76d00fc496c29ee3">llvm::X86ISD::SINT_TO_FP_RND</a></div><div class="ttdeci">@ SINT_TO_FP_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00490">X86ISelLowering.h:490</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa74e3b6bdc0045d389b98b5b31692721"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa74e3b6bdc0045d389b98b5b31692721">llvm::X86ISD::FGETEXPS_SAE</a></div><div class="ttdeci">@ FGETEXPS_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00213">X86ISelLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaa84fca900d9cdc9761f9e0f00d386b1e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaa84fca900d9cdc9761f9e0f00d386b1e">llvm::X86ISD::FLD</a></div><div class="ttdeci">@ FLD</div><div class="ttdoc">This instruction implements an extending load to FP stack slots.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00643">X86ISelLowering.h:643</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaaa13b769dd360fbb653f40a94a006bc4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa13b769dd360fbb653f40a94a006bc4">llvm::X86ISD::VRNDSCALE</a></div><div class="ttdeci">@ VRNDSCALE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00419">X86ISelLowering.h:419</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaaa37a4cc02090ea86d2448dc9d967d75"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa37a4cc02090ea86d2448dc9d967d75">llvm::X86ISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdoc">Tail call return.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00276">X86ISelLowering.h:276</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaaa69270d771a472e5b86c11370dc0330"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaa69270d771a472e5b86c11370dc0330">llvm::X86ISD::PSADBW</a></div><div class="ttdeci">@ PSADBW</div><div class="ttdoc">Compute Sum of Absolute Differences.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00183">X86ISelLowering.h:183</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaab0d78bdd53f75f09beb712341df5660"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab0d78bdd53f75f09beb712341df5660">llvm::X86ISD::VPSHL</a></div><div class="ttdeci">@ VPSHL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00437">X86ISelLowering.h:437</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaab2f2aa57f37dc2b9c616ce720e6b8ea"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaab2f2aa57f37dc2b9c616ce720e6b8ea">llvm::X86ISD::FHSUB</a></div><div class="ttdeci">@ FHSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00229">X86ISelLowering.h:229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c">llvm::X86ISD::FOR</a></div><div class="ttdeci">@ FOR</div><div class="ttdoc">Bitwise logical OR of floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00048">X86ISelLowering.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaae0ff7afe174b3d7204996bc4c43552e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaae0ff7afe174b3d7204996bc4c43552e">llvm::X86ISD::VPSHUFBITQMB</a></div><div class="ttdeci">@ VPSHUFBITQMB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00487">X86ISelLowering.h:487</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaaefea16eb3d51a2a27bf5d0afa93280b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaaefea16eb3d51a2a27bf5d0afa93280b">llvm::X86ISD::SHLD</a></div><div class="ttdeci">@ SHLD</div><div class="ttdoc">Double shift instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00039">X86ISelLowering.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab02310456415907ec1be4ceae53d48a9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab02310456415907ec1be4ceae53d48a9">llvm::X86ISD::VPMADDUBSW</a></div><div class="ttdeci">@ VPMADDUBSW</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00453">X86ISelLowering.h:453</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab240bafad0a1cf9d7838d667c95fac6f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab240bafad0a1cf9d7838d667c95fac6f">llvm::X86ISD::VFIXUPIMMS</a></div><div class="ttdeci">@ VFIXUPIMMS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00411">X86ISelLowering.h:411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab246d9e41099c9d3a8e449d3cf3f9e59"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab246d9e41099c9d3a8e449d3cf3f9e59">llvm::X86ISD::VRNDSCALES</a></div><div class="ttdeci">@ VRNDSCALES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00419">X86ISelLowering.h:419</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab250ea084b009cb311b1617f5f527c35"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab250ea084b009cb311b1617f5f527c35">llvm::X86ISD::VPERMV</a></div><div class="ttdeci">@ VPERMV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00401">X86ISelLowering.h:401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab3bdd022c4bbd31d548975d4ddee3209"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab3bdd022c4bbd31d548975d4ddee3209">llvm::X86ISD::TLSCALL</a></div><div class="ttdeci">@ TLSCALL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00260">X86ISelLowering.h:260</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab42a00cd9b29370e08759eeed0673c0a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42a00cd9b29370e08759eeed0673c0a">llvm::X86ISD::MUL_IMM</a></div><div class="ttdeci">@ MUL_IMM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00348">X86ISelLowering.h:348</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab42b8019b5aba7dc860827aabc563b6e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab42b8019b5aba7dc860827aabc563b6e">llvm::X86ISD::RCP28S_SAE</a></div><div class="ttdeci">@ RCP28S_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00574">X86ISelLowering.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab4e25ab99584790282db2a9592159ce5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab4e25ab99584790282db2a9592159ce5">llvm::X86ISD::LCMPXCHG16_SAVE_RBX_DAG</a></div><div class="ttdeci">@ LCMPXCHG16_SAVE_RBX_DAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00603">X86ISelLowering.h:603</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab63fa0a5c1888e275635edaaf3ffa3ed"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab63fa0a5c1888e275635edaaf3ffa3ed">llvm::X86ISD::VPERMV3</a></div><div class="ttdeci">@ VPERMV3</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00405">X86ISelLowering.h:405</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab76ad9f323bc617cfce12a9df044441f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab76ad9f323bc617cfce12a9df044441f">llvm::X86ISD::FIST</a></div><div class="ttdeci">@ FIST</div><div class="ttdoc">This instruction implements a fp-&gt;int store from FP stack slots.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00637">X86ISelLowering.h:637</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab7a2dc90351bdda2d00ca3cc02f3fb76"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab7a2dc90351bdda2d00ca3cc02f3fb76">llvm::X86ISD::DPBF16PS</a></div><div class="ttdeci">@ DPBF16PS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00523">X86ISelLowering.h:523</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab820cab376b5f1282419c6cfc7e812b4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab820cab376b5f1282419c6cfc7e812b4">llvm::X86ISD::FP_TO_INT_IN_MEM</a></div><div class="ttdeci">@ FP_TO_INT_IN_MEM</div><div class="ttdoc">This instruction implements FP_TO_SINT with the integer destination in memory and a FP reg source.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00623">X86ISelLowering.h:623</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab87f23ed71e4bfc2234328ede40dccd2">llvm::X86ISD::MGATHER</a></div><div class="ttdeci">@ MGATHER</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00661">X86ISelLowering.h:661</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aab8c48043da28b0059034ddfe36e1e2c1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aab8c48043da28b0059034ddfe36e1e2c1">llvm::X86ISD::LADD</a></div><div class="ttdeci">@ LADD</div><div class="ttdoc">LOCK-prefixed arithmetic read-modify-write instructions.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00607">X86ISelLowering.h:607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529">llvm::X86ISD::FMIN</a></div><div class="ttdeci">@ FMIN</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00235">X86ISelLowering.h:235</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabb0879a5b12d023b74697191612bddaa"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb0879a5b12d023b74697191612bddaa">llvm::X86ISD::VTRUNC</a></div><div class="ttdeci">@ VTRUNC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00282">X86ISelLowering.h:282</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabb8899e3583836cf58a89eeefc1efda0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabb8899e3583836cf58a89eeefc1efda0">llvm::X86ISD::KORTEST</a></div><div class="ttdeci">@ KORTEST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00360">X86ISelLowering.h:360</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">llvm::X86ISD::FMSUBADD</a></div><div class="ttdeci">@ FMSUBADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00472">X86ISelLowering.h:472</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabedb442ee692bfea01853044734e5ae1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabedb442ee692bfea01853044734e5ae1">llvm::X86ISD::MOVSLDUP</a></div><div class="ttdeci">@ MOVSLDUP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00387">X86ISelLowering.h:387</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aabffa032eefb42c52ff22ba390b07c8d2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabffa032eefb42c52ff22ba390b07c8d2">llvm::X86ISD::VREDUCE</a></div><div class="ttdeci">@ VREDUCE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00415">X86ISelLowering.h:415</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac0b1faf88e3c4a4ebfc407bd17f645c8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac0b1faf88e3c4a4ebfc407bd17f645c8">llvm::X86ISD::DBPSADBW</a></div><div class="ttdeci">@ DBPSADBW</div><div class="ttdoc">Compute Double Block Packed Sum-Absolute-Differences.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00185">X86ISelLowering.h:185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac1ce5c2b00e728bf0dd6b84f67f418ea"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac1ce5c2b00e728bf0dd6b84f67f418ea">llvm::X86ISD::MOVSD</a></div><div class="ttdeci">@ MOVSD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00390">X86ISelLowering.h:390</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac22543849609d3caeb0512a0e5c5262a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac22543849609d3caeb0512a0e5c5262a">llvm::X86ISD::VMTRUNC</a></div><div class="ttdeci">@ VMTRUNC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00290">X86ISelLowering.h:290</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac35c5dfd3dcced61622fbacc9fa1ab93"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac35c5dfd3dcced61622fbacc9fa1ab93">llvm::X86ISD::MMX_MOVW2D</a></div><div class="ttdeci">@ MMX_MOVW2D</div><div class="ttdoc">Copies a GPR into the low 32-bit word of a MMX vector and zero out the high word.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00157">X86ISelLowering.h:157</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac3bc043916fd84786c2ac451e0a3cd24"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac3bc043916fd84786c2ac451e0a3cd24">llvm::X86ISD::VBROADCAST</a></div><div class="ttdeci">@ VBROADCAST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00427">X86ISelLowering.h:427</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac42bb75fe0307f14264032e6db521de2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac42bb75fe0307f14264032e6db521de2">llvm::X86ISD::PMULDQ</a></div><div class="ttdeci">@ PMULDQ</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00448">X86ISelLowering.h:448</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac459a26428cf593d442a86904673b560"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac459a26428cf593d442a86904673b560">llvm::X86ISD::UMUL</a></div><div class="ttdeci">@ UMUL</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00338">X86ISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac52ade4e38c09090c08d423e886cb4b2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac52ade4e38c09090c08d423e886cb4b2">llvm::X86ISD::Wrapper</a></div><div class="ttdeci">@ Wrapper</div><div class="ttdoc">A wrapper node for TargetConstantPool, TargetJumpTable, TargetExternalSymbol, TargetGlobalAddress,...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00141">X86ISelLowering.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac60182f40cd78eacf11f5fdd693d5e7e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac60182f40cd78eacf11f5fdd693d5e7e">llvm::X86ISD::EXPAND</a></div><div class="ttdeci">@ EXPAND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00484">X86ISelLowering.h:484</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac6c2b4fdd31cc726ddb1da69132c686a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac6c2b4fdd31cc726ddb1da69132c686a">llvm::X86ISD::MEMBARRIER</a></div><div class="ttdeci">@ MEMBARRIER</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00538">X86ISelLowering.h:538</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac6c8013c7f060d7023eb23cb32fc14c8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac6c8013c7f060d7023eb23cb32fc14c8">llvm::X86ISD::CVTTP2UI</a></div><div class="ttdeci">@ CVTTP2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00500">X86ISelLowering.h:500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac7fcc7e016484307f4a0f1a578d0835a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac7fcc7e016484307f4a0f1a578d0835a">llvm::X86ISD::WRPKRU</a></div><div class="ttdeci">@ WRPKRU</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00558">X86ISelLowering.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac851454bb8c0c576e53b3d993d9c2acf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac851454bb8c0c576e53b3d993d9c2acf">llvm::X86ISD::PINSRW</a></div><div class="ttdeci">@ PINSRW</div><div class="ttdoc">Insert the lower 16-bits of a 32-bit value to a vector, corresponds to X86::PINSRW.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00177">X86ISelLowering.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac94a1f22824051f250590a7fa31e442c">llvm::X86ISD::MSCATTER</a></div><div class="ttdeci">@ MSCATTER</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00661">X86ISelLowering.h:661</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aac98989ae74d479c77e8ac37cf95f3f22"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aac98989ae74d479c77e8ac37cf95f3f22">llvm::X86ISD::VPERMILPV</a></div><div class="ttdeci">@ VPERMILPV</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00394">X86ISelLowering.h:394</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaca3af1442dc41a3731d484050a697a22"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaca3af1442dc41a3731d484050a697a22">llvm::X86ISD::CVTTS2UI</a></div><div class="ttdeci">@ CVTTS2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00502">X86ISelLowering.h:502</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacad0dbbf36bfadb4214f411ba415d854"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacad0dbbf36bfadb4214f411ba415d854">llvm::X86ISD::EH_SJLJ_SETUP_DISPATCH</a></div><div class="ttdeci">@ EH_SJLJ_SETUP_DISPATCH</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00272">X86ISelLowering.h:272</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacb817f4013cbb43f97d5a23c3868c390"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacb817f4013cbb43f97d5a23c3868c390">llvm::X86ISD::LSUB</a></div><div class="ttdeci">@ LSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00607">X86ISelLowering.h:607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacc8282228b74b56cc6a53361a5271489">llvm::X86ISD::FMULS</a></div><div class="ttdeci">@ FMULS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00206">X86ISelLowering.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaccebcd9a853dde6b119f0ce7ba968c50"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaccebcd9a853dde6b119f0ce7ba968c50">llvm::X86ISD::MOVSHDUP</a></div><div class="ttdeci">@ MOVSHDUP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00386">X86ISelLowering.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacd28a0d5248d37cbf2d4449434a70a98"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacd28a0d5248d37cbf2d4449434a70a98">llvm::X86ISD::FRCP</a></div><div class="ttdeci">@ FRCP</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00246">X86ISelLowering.h:246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aace7867675de7ee0798a8fec222fe3a7b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace7867675de7ee0798a8fec222fe3a7b">llvm::X86ISD::INSERTQI</a></div><div class="ttdeci">@ INSERTQI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00434">X86ISelLowering.h:434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aace8521ad98fb024aee02f065b73590bc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aace8521ad98fb024aee02f065b73590bc">llvm::X86ISD::EH_RETURN</a></div><div class="ttdeci">@ EH_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00263">X86ISelLowering.h:263</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaced1fc5ce4b98f7ef9204075ce905021"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaced1fc5ce4b98f7ef9204075ce905021">llvm::X86ISD::CVTS2UI</a></div><div class="ttdeci">@ CVTS2UI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00497">X86ISelLowering.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacf101718a8e7287ad3696b436dc943fc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf101718a8e7287ad3696b436dc943fc">llvm::X86ISD::VRANGE</a></div><div class="ttdeci">@ VRANGE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00413">X86ISelLowering.h:413</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacf42ecbf82f3dcbf52c109ee0e3f5838"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacf42ecbf82f3dcbf52c109ee0e3f5838">llvm::X86ISD::ADD</a></div><div class="ttdeci">@ ADD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00338">X86ISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacfb44d4457297705eda018ce456f2a08"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfb44d4457297705eda018ce456f2a08">llvm::X86ISD::NT_CALL</a></div><div class="ttdeci">@ NT_CALL</div><div class="ttdoc">Same as call except it adds the NoTrack prefix.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00078">X86ISelLowering.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aacfe7beb33a948c4ed025f2487c0bf2f2">llvm::X86ISD::VTRUNCSTORES</a></div><div class="ttdeci">@ VTRUNCSTORES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00656">X86ISelLowering.h:656</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad039095a3b18fb119e3929dcf949ae6c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad039095a3b18fb119e3929dcf949ae6c">llvm::X86ISD::FADD_RND</a></div><div class="ttdeci">@ FADD_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00204">X86ISelLowering.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad2bdc2914d21b659d4f2bf2ac6cfd1fb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad2bdc2914d21b659d4f2bf2ac6cfd1fb">llvm::X86ISD::FMAX_SAE</a></div><div class="ttdeci">@ FMAX_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00208">X86ISelLowering.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad3385085c4af3524215765245e0422d7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad3385085c4af3524215765245e0422d7">llvm::X86ISD::MMX_MOVD2W</a></div><div class="ttdeci">@ MMX_MOVD2W</div><div class="ttdoc">Copies a 32-bit value from the low word of a MMX vector to a GPR.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00153">X86ISelLowering.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad519c227e0221402e86b5a7eaa19c77c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad519c227e0221402e86b5a7eaa19c77c">llvm::X86ISD::RCP28S</a></div><div class="ttdeci">@ RCP28S</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00574">X86ISelLowering.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad5528253199b00f693c4786aa1a7a40c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad5528253199b00f693c4786aa1a7a40c">llvm::X86ISD::VFPROUNDS_RND</a></div><div class="ttdeci">@ VFPROUNDS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00296">X86ISelLowering.h:296</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad56756310253b2495db1bae128a851b1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad56756310253b2495db1bae128a851b1">llvm::X86ISD::VFPROUNDS</a></div><div class="ttdeci">@ VFPROUNDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00296">X86ISelLowering.h:296</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad57ffc99b9cbbf690e9ac199fc06573d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad57ffc99b9cbbf690e9ac199fc06573d">llvm::X86ISD::VPERM2X128</a></div><div class="ttdeci">@ VPERM2X128</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00397">X86ISelLowering.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad670fb5b06e9318973006f77bd5d483e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad670fb5b06e9318973006f77bd5d483e">llvm::X86ISD::VPMADD52L</a></div><div class="ttdeci">@ VPMADD52L</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00458">X86ISelLowering.h:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aad6c69380bc79b951347c7ee83004605e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aad6c69380bc79b951347c7ee83004605e">llvm::X86ISD::RDRAND</a></div><div class="ttdeci">@ RDRAND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00548">X86ISelLowering.h:548</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aada1ec746d8e7647f1c2cc9a53aa3734f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aada1ec746d8e7647f1c2cc9a53aa3734f">llvm::X86ISD::SCALEFS_RND</a></div><div class="ttdeci">@ SCALEFS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00218">X86ISelLowering.h:218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadae3cae50736994b3df8afc2e3cb0e63"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadae3cae50736994b3df8afc2e3cb0e63">llvm::X86ISD::PTEST</a></div><div class="ttdeci">@ PTEST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00354">X86ISelLowering.h:354</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadbc8832d51cd514c75c2be6b65f0ac82"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbc8832d51cd514c75c2be6b65f0ac82">llvm::X86ISD::PALIGNR</a></div><div class="ttdeci">@ PALIGNR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00371">X86ISelLowering.h:371</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadbf48e1eda461f1db91b138d32c7e8d5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadbf48e1eda461f1db91b138d32c7e8d5">llvm::X86ISD::VPERMILPI</a></div><div class="ttdeci">@ VPERMILPI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00395">X86ISelLowering.h:395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadc5e8eb45f3fff639c5f0edefe64f641"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc5e8eb45f3fff639c5f0edefe64f641">llvm::X86ISD::FILD</a></div><div class="ttdeci">@ FILD</div><div class="ttdoc">This instruction implements SINT_TO_FP with the integer source in memory and FP reg result.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00630">X86ISelLowering.h:630</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadc975c428af9c770fddc2a81ddbce015"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadc975c428af9c770fddc2a81ddbce015">llvm::X86ISD::VALIGN</a></div><div class="ttdeci">@ VALIGN</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00373">X86ISelLowering.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadcca882e85abfd81e17c1dba55d05e1a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadcca882e85abfd81e17c1dba55d05e1a">llvm::X86ISD::VPCOM</a></div><div class="ttdeci">@ VPCOM</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00439">X86ISelLowering.h:439</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadd5701bb43afc4c3b3c13bf989a03cd1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd5701bb43afc4c3b3c13bf989a03cd1">llvm::X86ISD::MOVDQ2Q</a></div><div class="ttdeci">@ MOVDQ2Q</div><div class="ttdoc">Copies a 64-bit value from the low word of an XMM vector to an MMX vector.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00149">X86ISelLowering.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aadd6a532536216924183465a65e0585b7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aadd6a532536216924183465a65e0585b7">llvm::X86ISD::SETCC_CARRY</a></div><div class="ttdeci">@ SETCC_CARRY</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00095">X86ISelLowering.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aade887b13dfe529aefd13567e249de176"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aade887b13dfe529aefd13567e249de176">llvm::X86ISD::VGETMANT_SAE</a></div><div class="ttdeci">@ VGETMANT_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00215">X86ISelLowering.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae09dc618c4dfcac4354ba459f8d27f15"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae09dc618c4dfcac4354ba459f8d27f15">llvm::X86ISD::FILD_FLAG</a></div><div class="ttdeci">@ FILD_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00631">X86ISelLowering.h:631</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae15cf1828833984eef9d968c615e6138"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae15cf1828833984eef9d968c615e6138">llvm::X86ISD::COMPRESS</a></div><div class="ttdeci">@ COMPRESS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00483">X86ISelLowering.h:483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852">llvm::X86ISD::ANDNP</a></div><div class="ttdeci">@ ANDNP</div><div class="ttdoc">Bitwise Logical AND NOT of Packed FP values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00188">X86ISelLowering.h:188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae1b4dab672befc47006283fa37d529fc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1b4dab672befc47006283fa37d529fc">llvm::X86ISD::RDSEED</a></div><div class="ttdeci">@ RDSEED</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00552">X86ISelLowering.h:552</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae1e69224f1f56f29a27a07858fb7cc74"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1e69224f1f56f29a27a07858fb7cc74">llvm::X86ISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdoc">Return with a flag operand.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00123">X86ISelLowering.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae2925d7ff6b5400012986018a81ecaa2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae2925d7ff6b5400012986018a81ecaa2">llvm::X86ISD::MCVTSI2P</a></div><div class="ttdeci">@ MCVTSI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00510">X86ISelLowering.h:510</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae331d34ee769883576fdda6f841eb646"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae331d34ee769883576fdda6f841eb646">llvm::X86ISD::VPDPBUSDS</a></div><div class="ttdeci">@ VPDPBUSDS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00462">X86ISelLowering.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">llvm::X86ISD::PACKUS</a></div><div class="ttdeci">@ PACKUS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00369">X86ISelLowering.h:369</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae40475c758aabcc9f9f2383e538fe015"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae40475c758aabcc9f9f2383e538fe015">llvm::X86ISD::SHRD</a></div><div class="ttdeci">@ SHRD</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00040">X86ISelLowering.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae5919ad05b126b2a4c57f822c6521d77"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5919ad05b126b2a4c57f822c6521d77">llvm::X86ISD::BSF</a></div><div class="ttdeci">@ BSF</div><div class="ttdoc">Bit scan forward.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00033">X86ISelLowering.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae5c55557d6753435f3b5b6d9678dfacc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5c55557d6753435f3b5b6d9678dfacc">llvm::X86ISD::FMADD_RND</a></div><div class="ttdeci">@ FMADD_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00475">X86ISelLowering.h:475</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae5f201c0525e49f4d2c7a057ec30bfe6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae5f201c0525e49f4d2c7a057ec30bfe6">llvm::X86ISD::FMINS</a></div><div class="ttdeci">@ FMINS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00241">X86ISelLowering.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae85f531aa16b24a15dc5e8a4cc16d69e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae85f531aa16b24a15dc5e8a4cc16d69e">llvm::X86ISD::CVTTS2SI_SAE</a></div><div class="ttdeci">@ CVTTS2SI_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00502">X86ISelLowering.h:502</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae9517faa6d410438f4fe1933e903c82d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9517faa6d410438f4fe1933e903c82d">llvm::X86ISD::SCALEF_RND</a></div><div class="ttdeci">@ SCALEF_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00217">X86ISelLowering.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aae9def2a528ac0c4dcfe0d53e973ee73b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae9def2a528ac0c4dcfe0d53e973ee73b">llvm::X86ISD::FSETCCM_SAE</a></div><div class="ttdeci">@ FSETCCM_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00104">X86ISelLowering.h:104</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaeb1887e4cd15e006f28a5f75a691a620"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb1887e4cd15e006f28a5f75a691a620">llvm::X86ISD::LCMPXCHG16_DAG</a></div><div class="ttdeci">@ LCMPXCHG16_DAG</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00601">X86ISelLowering.h:601</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaeb84460d683f07195940fd88ff366cf2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaeb84460d683f07195940fd88ff366cf2">llvm::X86ISD::VEXTRACT_STORE</a></div><div class="ttdeci">@ VEXTRACT_STORE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00613">X86ISelLowering.h:613</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaebb47def1a8ecfc0aecb45275d23dd4a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaebb47def1a8ecfc0aecb45275d23dd4a">llvm::X86ISD::VREDUCES</a></div><div class="ttdeci">@ VREDUCES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00415">X86ISelLowering.h:415</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaece0f87e173b1f5b36990e9ac4aa5ae5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaece0f87e173b1f5b36990e9ac4aa5ae5">llvm::X86ISD::VPSHA</a></div><div class="ttdeci">@ VPSHA</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00437">X86ISelLowering.h:437</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaed54019ccab3d2b3d28b3eae73a57d98"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed54019ccab3d2b3d28b3eae73a57d98">llvm::X86ISD::VAARG_64</a></div><div class="ttdeci">@ VAARG_64</div><div class="ttdoc">This instruction grabs the address of the next argument from a va_list.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00653">X86ISelLowering.h:653</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2">llvm::X86ISD::FAND</a></div><div class="ttdeci">@ FAND</div><div class="ttdoc">Bitwise logical AND of floating point values.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00044">X86ISelLowering.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaefa3cb39beba178ca2b864fadb5bb83e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaefa3cb39beba178ca2b864fadb5bb83e">llvm::X86ISD::CVTTS2SI</a></div><div class="ttdeci">@ CVTTS2SI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00502">X86ISelLowering.h:502</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf02f5b8c1cc25ab0a8e6cd8e5364332f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf02f5b8c1cc25ab0a8e6cd8e5364332f">llvm::X86ISD::HSUB</a></div><div class="ttdeci">@ HSUB</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00225">X86ISelLowering.h:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf1366c70ee0fa95a076fe683d900e9f9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf1366c70ee0fa95a076fe683d900e9f9">llvm::X86ISD::PCMPGT</a></div><div class="ttdeci">@ PCMPGT</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00324">X86ISelLowering.h:324</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf19e3446029942e26d64a6b1d60725f5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf19e3446029942e26d64a6b1d60725f5">llvm::X86ISD::VRNDSCALE_SAE</a></div><div class="ttdeci">@ VRNDSCALE_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00419">X86ISelLowering.h:419</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf20c535f7b902c26c1b25bd507b473e7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf20c535f7b902c26c1b25bd507b473e7">llvm::X86ISD::BZHI</a></div><div class="ttdeci">@ BZHI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00345">X86ISelLowering.h:345</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf362e78ded62dc71fd125ff7f8099475"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf362e78ded62dc71fd125ff7f8099475">llvm::X86ISD::OR</a></div><div class="ttdeci">@ OR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00339">X86ISelLowering.h:339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf3d48c079fad95deebcd93f52004de0f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf3d48c079fad95deebcd93f52004de0f">llvm::X86ISD::VRANGES_SAE</a></div><div class="ttdeci">@ VRANGES_SAE</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00413">X86ISelLowering.h:413</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728">llvm::X86ISD::CMOV</a></div><div class="ttdeci">@ CMOV</div><div class="ttdoc">X86 conditional moves.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00109">X86ISelLowering.h:109</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf441bb441ab78664542108b2a97501ea"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf441bb441ab78664542108b2a97501ea">llvm::X86ISD::SUBV_BROADCAST</a></div><div class="ttdeci">@ SUBV_BROADCAST</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00431">X86ISelLowering.h:431</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf53d70e1193053ef31414968ff7a2df1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf53d70e1193053ef31414968ff7a2df1">llvm::X86ISD::FNSTSW16r</a></div><div class="ttdeci">@ FNSTSW16r</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00542">X86ISelLowering.h:542</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf5db7ecddd15a88ac103ef566d0b2180"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf5db7ecddd15a88ac103ef566d0b2180">llvm::X86ISD::VSHLI</a></div><div class="ttdeci">@ VSHLI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00312">X86ISelLowering.h:312</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf64444ca786d0cddde2bc8628f324e3e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf64444ca786d0cddde2bc8628f324e3e">llvm::X86ISD::CVTSI2P</a></div><div class="ttdeci">@ CVTSI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00505">X86ISelLowering.h:505</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf6eab04fa10f5f7e89800dacfbe2dd2c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf6eab04fa10f5f7e89800dacfbe2dd2c">llvm::X86ISD::MOVSS</a></div><div class="ttdeci">@ MOVSS</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00391">X86ISelLowering.h:391</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7316afbc9db0eb538a42eedad77dd37">llvm::X86ISD::VMTRUNCSTORES</a></div><div class="ttdeci">@ VMTRUNCSTORES</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00658">X86ISelLowering.h:658</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf77396da05a782a1761d0da51bcfde0e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf77396da05a782a1761d0da51bcfde0e">llvm::X86ISD::MCVTNEPS2BF16</a></div><div class="ttdeci">@ MCVTNEPS2BF16</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00519">X86ISelLowering.h:519</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf7f49707613da7903f31628aa4937a6f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf7f49707613da7903f31628aa4937a6f">llvm::X86ISD::TLSADDR</a></div><div class="ttdeci">@ TLSADDR</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00252">X86ISelLowering.h:252</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf9b840077b4580ddbfd3bf992fe359eb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9b840077b4580ddbfd3bf992fe359eb">llvm::X86ISD::WrapperRIP</a></div><div class="ttdeci">@ WrapperRIP</div><div class="ttdoc">Special wrapper used under X86-64 PIC mode for RIP relative displacements.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00145">X86ISelLowering.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf9d613b4288ba64169c6f2ff90babdd4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9d613b4288ba64169c6f2ff90babdd4">llvm::X86ISD::FSUB_RND</a></div><div class="ttdeci">@ FSUB_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00205">X86ISelLowering.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaf9facf214845bf370af9f19b94044b58"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf9facf214845bf370af9f19b94044b58">llvm::X86ISD::RSQRT14S</a></div><div class="ttdeci">@ RSQRT14S</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00249">X86ISelLowering.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafb454d19747fe081325da96a69373f82"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafb454d19747fe081325da96a69373f82">llvm::X86ISD::FMINC</a></div><div class="ttdeci">@ FMINC</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00238">X86ISelLowering.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafce56cb4ce3db03407437c4ae07d4103"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafce56cb4ce3db03407437c4ae07d4103">llvm::X86ISD::PSHUFHW</a></div><div class="ttdeci">@ PSHUFHW</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00375">X86ISelLowering.h:375</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">llvm::X86ISD::VROTLI</a></div><div class="ttdeci">@ VROTLI</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00318">X86ISelLowering.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aafe9aa5f2f459e64cb14518d17481ad3f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafe9aa5f2f459e64cb14518d17481ad3f">llvm::X86ISD::MCVTUI2P</a></div><div class="ttdeci">@ MCVTUI2P</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00510">X86ISelLowering.h:510</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaff7f55bae98701a821d0529a64932088"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaff7f55bae98701a821d0529a64932088">llvm::X86ISD::FRSQRT</a></div><div class="ttdeci">@ FRSQRT</div><div class="ttdoc">Floating point reciprocal-sqrt and reciprocal approximation.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00246">X86ISelLowering.h:246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aaffef8d647f109c19bfd14555e0e87877"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaffef8d647f109c19bfd14555e0e87877">llvm::X86ISD::FSUBS_RND</a></div><div class="ttdeci">@ FSUBS_RND</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00205">X86ISelLowering.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a43e102a1c33f2dffc750026a05828f52"><div class="ttname"><a href="namespacellvm_1_1X86.html#a43e102a1c33f2dffc750026a05828f52">llvm::X86::isZeroNode</a></div><div class="ttdeci">bool isZeroNode(SDValue Elt)</div><div class="ttdoc">Returns true if Elt is a constant zero or floating point constant +0.0.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05282">X86ISelLowering.cpp:5282</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a98bec313edd88412de74ae369ce47005"><div class="ttname"><a href="namespacellvm_1_1X86.html#a98bec313edd88412de74ae369ce47005">llvm::X86::isCalleePop</a></div><div class="ttdeci">bool isCalleePop(CallingConv::ID CallingConv, bool is64Bit, bool IsVarArg, bool GuaranteeTCO)</div><div class="ttdoc">Determines whether the callee is required to pop its own arguments.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04589">X86ISelLowering.cpp:4589</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ac370a59c2440ede047ceeea4ac9e9f77"><div class="ttname"><a href="namespacellvm_1_1X86.html#ac370a59c2440ede047ceeea4ac9e9f77">llvm::X86::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo)</div><div class="ttdef"><b>Definition:</b> <a href="X86FastISel_8cpp_source.html#l04002">X86FastISel.cpp:4002</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_ae5984c5a9dcd61726daafd12afb541d4"><div class="ttname"><a href="namespacellvm_1_1X86.html#ae5984c5a9dcd61726daafd12afb541d4">llvm::X86::isOffsetSuitableForCodeModel</a></div><div class="ttdeci">bool isOffsetSuitableForCodeModel(int64_t Offset, CodeModel::Model M, bool hasSymbolicDisplacement=true)</div><div class="ttdoc">Returns true of the given offset can be fit into displacement field of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04557">X86ISelLowering.cpp:4557</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2c3c18bffdc25d969233c5448bdfe7eb"><div class="ttname"><a href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">llvm::AddressSpace</a></div><div class="ttdeci">AddressSpace</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXBaseInfo_8h_source.html#l00021">NVPTXBaseInfo.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab212ae1c38243ebee7d7439c09c2b66c"><div class="ttname"><a href="namespacellvm.html#ab212ae1c38243ebee7d7439c09c2b66c">llvm::createUnpackShuffleMask</a></div><div class="ttdeci">void createUnpackShuffleMask(MVT VT, SmallVectorImpl&lt; T &gt; &amp;Mask, bool Lo, bool Unary)</div><div class="ttdoc">Generate unpacklo/unpackhi shuffle mask.</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01606">X86ISelLowering.h:1606</a></div></div>
<div class="ttc" id="anamespacellvm_html_af6ecd1074f03df4294275265f4081471"><div class="ttname"><a href="namespacellvm.html#af6ecd1074f03df4294275265f4081471">llvm::scaleShuffleMask</a></div><div class="ttdeci">void scaleShuffleMask(int Scale, ArrayRef&lt; T &gt; Mask, SmallVectorImpl&lt; T &gt; &amp;ScaledMask)</div><div class="ttdoc">Helper function to scale a shuffle or target shuffle mask, replacing each mask index with the scaled ...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l01625">X86ISelLowering.h:1625</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00033">ValueTypes.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a3cb888a2ce8e95e0d9769687a5e2f7d8"><div class="ttname"><a href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">llvm::EVT::isFloatingPoint</a></div><div class="ttdeci">bool isFloatingPoint() const</div><div class="ttdoc">Return true if this is a FP or a vector FP type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00135">ValueTypes.h:135</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00150">ValueTypes.h:150</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_aa85c75e8eb097f02caeb5b9119eebfef"><div class="ttname"><a href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">llvm::EVT::getScalarType</a></div><div class="ttdeci">EVT getScalarType() const</div><div class="ttdoc">If this is a vector type, return the element type, otherwise return this.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00259">ValueTypes.h:259</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00145">ValueTypes.h:145</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_af975bf04c49cc895cfe38e7dc126a2f1"><div class="ttname"><a href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">llvm::EVT::isInteger</a></div><div class="ttdeci">bool isInteger() const</div><div class="ttdoc">Return true if this is an integer or a vector integer type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00140">ValueTypes.h:140</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00022">KnownBits.h:22</a></div></div>
<div class="ttc" id="astructllvm_1_1SDVTList_html"><div class="ttname"><a href="structllvm_1_1SDVTList.html">llvm::SDVTList</a></div><div class="ttdoc">This represents a list of ValueType's that has been intern'd by a SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00077">SelectionDAGNodes.h:77</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:24:27 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
