#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ca6ebc60d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001ca6ec4a140_0 .net "PC", 31 0, v000001ca6ec44750_0;  1 drivers
v000001ca6ec4ab40_0 .var "clk", 0 0;
v000001ca6ec4abe0_0 .net "clkout", 0 0, L_000001ca6ec4f190;  1 drivers
v000001ca6ec4a320_0 .net "cycles_consumed", 31 0, v000001ca6ec4b360_0;  1 drivers
v000001ca6ec4ae60_0 .net "regs0", 31 0, L_000001ca6ec4f430;  1 drivers
v000001ca6ec4a5a0_0 .net "regs1", 31 0, L_000001ca6ec4f200;  1 drivers
v000001ca6ec4a640_0 .net "regs2", 31 0, L_000001ca6ec4f2e0;  1 drivers
v000001ca6ec4a780_0 .net "regs3", 31 0, L_000001ca6ec4e9b0;  1 drivers
v000001ca6ec4b040_0 .net "regs4", 31 0, L_000001ca6ec4f5f0;  1 drivers
v000001ca6ec4b0e0_0 .net "regs5", 31 0, L_000001ca6ec4ea90;  1 drivers
v000001ca6ec4ca00_0 .var "rst", 0 0;
S_000001ca6eb61ef0 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001ca6ebc60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001ca6ebe2ba0 .param/l "RType" 0 4 9, C4<000000>;
P_000001ca6ebe2bd8 .param/l "add" 0 4 12, C4<100000>;
P_000001ca6ebe2c10 .param/l "addi" 0 4 15, C4<001000>;
P_000001ca6ebe2c48 .param/l "addu" 0 4 12, C4<100001>;
P_000001ca6ebe2c80 .param/l "and_" 0 4 12, C4<100100>;
P_000001ca6ebe2cb8 .param/l "andi" 0 4 15, C4<001100>;
P_000001ca6ebe2cf0 .param/l "beq" 0 4 17, C4<000100>;
P_000001ca6ebe2d28 .param/l "bne" 0 4 17, C4<000101>;
P_000001ca6ebe2d60 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001ca6ebe2d98 .param/l "j" 0 4 19, C4<000010>;
P_000001ca6ebe2dd0 .param/l "jal" 0 4 19, C4<000011>;
P_000001ca6ebe2e08 .param/l "jr" 0 4 13, C4<001000>;
P_000001ca6ebe2e40 .param/l "lw" 0 4 15, C4<100011>;
P_000001ca6ebe2e78 .param/l "nor_" 0 4 12, C4<100111>;
P_000001ca6ebe2eb0 .param/l "or_" 0 4 12, C4<100101>;
P_000001ca6ebe2ee8 .param/l "ori" 0 4 15, C4<001101>;
P_000001ca6ebe2f20 .param/l "sgt" 0 4 13, C4<101011>;
P_000001ca6ebe2f58 .param/l "sll" 0 4 13, C4<000000>;
P_000001ca6ebe2f90 .param/l "slt" 0 4 12, C4<101010>;
P_000001ca6ebe2fc8 .param/l "slti" 0 4 15, C4<101010>;
P_000001ca6ebe3000 .param/l "srl" 0 4 13, C4<000010>;
P_000001ca6ebe3038 .param/l "sub" 0 4 12, C4<100010>;
P_000001ca6ebe3070 .param/l "subu" 0 4 12, C4<100011>;
P_000001ca6ebe30a8 .param/l "sw" 0 4 15, C4<101011>;
P_000001ca6ebe30e0 .param/l "xor_" 0 4 12, C4<100110>;
P_000001ca6ebe3118 .param/l "xori" 0 4 15, C4<001110>;
L_000001ca6ec4ed30 .functor NOT 1, v000001ca6ec4ca00_0, C4<0>, C4<0>, C4<0>;
L_000001ca6ec4f0b0 .functor NOT 1, v000001ca6ec4ca00_0, C4<0>, C4<0>, C4<0>;
L_000001ca6ec4f740 .functor NOT 1, v000001ca6ec4ca00_0, C4<0>, C4<0>, C4<0>;
L_000001ca6ec4ea20 .functor NOT 1, v000001ca6ec4ca00_0, C4<0>, C4<0>, C4<0>;
L_000001ca6ec4f270 .functor NOT 1, v000001ca6ec4ca00_0, C4<0>, C4<0>, C4<0>;
L_000001ca6ec4ef60 .functor NOT 1, v000001ca6ec4ca00_0, C4<0>, C4<0>, C4<0>;
L_000001ca6ec4f7b0 .functor NOT 1, v000001ca6ec4ca00_0, C4<0>, C4<0>, C4<0>;
L_000001ca6ec4f660 .functor NOT 1, v000001ca6ec4ca00_0, C4<0>, C4<0>, C4<0>;
L_000001ca6ec4f190 .functor OR 1, v000001ca6ec4ab40_0, v000001ca6ebcf0d0_0, C4<0>, C4<0>;
L_000001ca6ec4ec50 .functor OR 1, L_000001ca6ec4cbe0, L_000001ca6ec4d040, C4<0>, C4<0>;
L_000001ca6ec4f120 .functor AND 1, L_000001ca6ec4d7c0, L_000001ca6ec4e1c0, C4<1>, C4<1>;
L_000001ca6ec4e8d0 .functor NOT 1, v000001ca6ec4ca00_0, C4<0>, C4<0>, C4<0>;
L_000001ca6ec4f4a0 .functor OR 1, L_000001ca6ec4d9a0, L_000001ca6ec4d540, C4<0>, C4<0>;
L_000001ca6ec4f6d0 .functor OR 1, L_000001ca6ec4f4a0, L_000001ca6ec4dd60, C4<0>, C4<0>;
L_000001ca6ec4eb00 .functor OR 1, L_000001ca6ecad530, L_000001ca6ecad2b0, C4<0>, C4<0>;
L_000001ca6ec4eb70 .functor AND 1, L_000001ca6ecacf90, L_000001ca6ec4eb00, C4<1>, C4<1>;
L_000001ca6ec4ecc0 .functor OR 1, L_000001ca6ecacef0, L_000001ca6ecad350, C4<0>, C4<0>;
L_000001ca6ec4eda0 .functor AND 1, L_000001ca6ecacb30, L_000001ca6ec4ecc0, C4<1>, C4<1>;
v000001ca6ec47a20_0 .net "ALUOp", 3 0, v000001ca6ebce090_0;  1 drivers
v000001ca6ec46440_0 .net "ALUResult", 31 0, v000001ca6ec446b0_0;  1 drivers
v000001ca6ec47c00_0 .net "ALUSrc", 0 0, v000001ca6ebcf990_0;  1 drivers
v000001ca6ec46ee0_0 .net "ALUin2", 31 0, L_000001ca6ecad5d0;  1 drivers
v000001ca6ec47520_0 .net "MemReadEn", 0 0, v000001ca6ebcef90_0;  1 drivers
v000001ca6ec47ac0_0 .net "MemWriteEn", 0 0, v000001ca6ebced10_0;  1 drivers
v000001ca6ec46260_0 .net "MemtoReg", 0 0, v000001ca6ebcf3f0_0;  1 drivers
v000001ca6ec475c0_0 .net "PC", 31 0, v000001ca6ec44750_0;  alias, 1 drivers
v000001ca6ec46a80_0 .net "PCPlus1", 31 0, L_000001ca6ec4d720;  1 drivers
v000001ca6ec463a0_0 .net "PCsrc", 0 0, v000001ca6ec45010_0;  1 drivers
v000001ca6ec469e0_0 .net "RegDst", 0 0, v000001ca6ebcdd70_0;  1 drivers
v000001ca6ec473e0_0 .net "RegWriteEn", 0 0, v000001ca6ebcf030_0;  1 drivers
v000001ca6ec46f80_0 .net "WriteRegister", 4 0, L_000001ca6ec4e760;  1 drivers
v000001ca6ec46940_0 .net *"_ivl_0", 0 0, L_000001ca6ec4ed30;  1 drivers
L_000001ca6ec4f8e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec47700_0 .net/2u *"_ivl_10", 4 0, L_000001ca6ec4f8e0;  1 drivers
L_000001ca6ec4fcd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec46b20_0 .net *"_ivl_101", 25 0, L_000001ca6ec4fcd0;  1 drivers
L_000001ca6ec4fd18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec47020_0 .net/2u *"_ivl_102", 31 0, L_000001ca6ec4fd18;  1 drivers
v000001ca6ec46bc0_0 .net *"_ivl_104", 0 0, L_000001ca6ec4d7c0;  1 drivers
L_000001ca6ec4fd60 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec46300_0 .net/2u *"_ivl_106", 5 0, L_000001ca6ec4fd60;  1 drivers
v000001ca6ec46580_0 .net *"_ivl_108", 0 0, L_000001ca6ec4e1c0;  1 drivers
v000001ca6ec47980_0 .net *"_ivl_111", 0 0, L_000001ca6ec4f120;  1 drivers
v000001ca6ec477a0_0 .net *"_ivl_113", 9 0, L_000001ca6ec4e260;  1 drivers
v000001ca6ec47200_0 .net *"_ivl_114", 31 0, L_000001ca6ec4e300;  1 drivers
L_000001ca6ec4fda8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec46620_0 .net *"_ivl_117", 21 0, L_000001ca6ec4fda8;  1 drivers
v000001ca6ec47b60_0 .net *"_ivl_118", 31 0, L_000001ca6ec4e3a0;  1 drivers
L_000001ca6ec4f928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ca6ec47ca0_0 .net/2u *"_ivl_12", 5 0, L_000001ca6ec4f928;  1 drivers
v000001ca6ec47840_0 .net *"_ivl_120", 31 0, L_000001ca6ec4e4e0;  1 drivers
v000001ca6ec47de0_0 .net *"_ivl_124", 0 0, L_000001ca6ec4e8d0;  1 drivers
L_000001ca6ec4fe38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec47e80_0 .net/2u *"_ivl_126", 31 0, L_000001ca6ec4fe38;  1 drivers
L_000001ca6ec4ff10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ca6ec46c60_0 .net/2u *"_ivl_130", 5 0, L_000001ca6ec4ff10;  1 drivers
v000001ca6ec478e0_0 .net *"_ivl_132", 0 0, L_000001ca6ec4d9a0;  1 drivers
L_000001ca6ec4ff58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ca6ec47d40_0 .net/2u *"_ivl_134", 5 0, L_000001ca6ec4ff58;  1 drivers
v000001ca6ec46080_0 .net *"_ivl_136", 0 0, L_000001ca6ec4d540;  1 drivers
v000001ca6ec46e40_0 .net *"_ivl_139", 0 0, L_000001ca6ec4f4a0;  1 drivers
v000001ca6ec466c0_0 .net *"_ivl_14", 0 0, L_000001ca6ec4caa0;  1 drivers
L_000001ca6ec4ffa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ca6ec46760_0 .net/2u *"_ivl_140", 5 0, L_000001ca6ec4ffa0;  1 drivers
v000001ca6ec46800_0 .net *"_ivl_142", 0 0, L_000001ca6ec4dd60;  1 drivers
v000001ca6ec47f20_0 .net *"_ivl_145", 0 0, L_000001ca6ec4f6d0;  1 drivers
L_000001ca6ec4ffe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec472a0_0 .net/2u *"_ivl_146", 15 0, L_000001ca6ec4ffe8;  1 drivers
v000001ca6ec461c0_0 .net *"_ivl_148", 31 0, L_000001ca6ec4dae0;  1 drivers
v000001ca6ec46120_0 .net *"_ivl_151", 0 0, L_000001ca6ec4db80;  1 drivers
v000001ca6ec46d00_0 .net *"_ivl_152", 15 0, L_000001ca6ec4dc20;  1 drivers
v000001ca6ec47480_0 .net *"_ivl_154", 31 0, L_000001ca6ecad170;  1 drivers
v000001ca6ec47340_0 .net *"_ivl_158", 31 0, L_000001ca6ecac130;  1 drivers
L_000001ca6ec4f970 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ca6ec468a0_0 .net/2u *"_ivl_16", 4 0, L_000001ca6ec4f970;  1 drivers
L_000001ca6ec50030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec46da0_0 .net *"_ivl_161", 25 0, L_000001ca6ec50030;  1 drivers
L_000001ca6ec50078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec470c0_0 .net/2u *"_ivl_162", 31 0, L_000001ca6ec50078;  1 drivers
v000001ca6ec47160_0 .net *"_ivl_164", 0 0, L_000001ca6ecacf90;  1 drivers
L_000001ca6ec500c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec486d0_0 .net/2u *"_ivl_166", 5 0, L_000001ca6ec500c0;  1 drivers
v000001ca6ec48090_0 .net *"_ivl_168", 0 0, L_000001ca6ecad530;  1 drivers
L_000001ca6ec50108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ca6ec49e90_0 .net/2u *"_ivl_170", 5 0, L_000001ca6ec50108;  1 drivers
v000001ca6ec49710_0 .net *"_ivl_172", 0 0, L_000001ca6ecad2b0;  1 drivers
v000001ca6ec48f90_0 .net *"_ivl_175", 0 0, L_000001ca6ec4eb00;  1 drivers
v000001ca6ec492b0_0 .net *"_ivl_177", 0 0, L_000001ca6ec4eb70;  1 drivers
L_000001ca6ec50150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ca6ec49c10_0 .net/2u *"_ivl_178", 5 0, L_000001ca6ec50150;  1 drivers
v000001ca6ec490d0_0 .net *"_ivl_180", 0 0, L_000001ca6ecab910;  1 drivers
L_000001ca6ec50198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ca6ec484f0_0 .net/2u *"_ivl_182", 31 0, L_000001ca6ec50198;  1 drivers
v000001ca6ec49350_0 .net *"_ivl_184", 31 0, L_000001ca6ecac810;  1 drivers
v000001ca6ec49670_0 .net *"_ivl_188", 31 0, L_000001ca6ecad490;  1 drivers
v000001ca6ec495d0_0 .net *"_ivl_19", 4 0, L_000001ca6ec4d4a0;  1 drivers
L_000001ca6ec501e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec49ad0_0 .net *"_ivl_191", 25 0, L_000001ca6ec501e0;  1 drivers
L_000001ca6ec50228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec49cb0_0 .net/2u *"_ivl_192", 31 0, L_000001ca6ec50228;  1 drivers
v000001ca6ec48db0_0 .net *"_ivl_194", 0 0, L_000001ca6ecacb30;  1 drivers
L_000001ca6ec50270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec488b0_0 .net/2u *"_ivl_196", 5 0, L_000001ca6ec50270;  1 drivers
v000001ca6ec48450_0 .net *"_ivl_198", 0 0, L_000001ca6ecacef0;  1 drivers
L_000001ca6ec4f898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec48a90_0 .net/2u *"_ivl_2", 5 0, L_000001ca6ec4f898;  1 drivers
v000001ca6ec48950_0 .net *"_ivl_20", 4 0, L_000001ca6ec4d5e0;  1 drivers
L_000001ca6ec502b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ca6ec49b70_0 .net/2u *"_ivl_200", 5 0, L_000001ca6ec502b8;  1 drivers
v000001ca6ec498f0_0 .net *"_ivl_202", 0 0, L_000001ca6ecad350;  1 drivers
v000001ca6ec489f0_0 .net *"_ivl_205", 0 0, L_000001ca6ec4ecc0;  1 drivers
v000001ca6ec48bd0_0 .net *"_ivl_207", 0 0, L_000001ca6ec4eda0;  1 drivers
L_000001ca6ec50300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ca6ec48b30_0 .net/2u *"_ivl_208", 5 0, L_000001ca6ec50300;  1 drivers
v000001ca6ec49530_0 .net *"_ivl_210", 0 0, L_000001ca6ecac8b0;  1 drivers
v000001ca6ec48c70_0 .net *"_ivl_212", 31 0, L_000001ca6ecac3b0;  1 drivers
v000001ca6ec48d10_0 .net *"_ivl_24", 0 0, L_000001ca6ec4f740;  1 drivers
L_000001ca6ec4f9b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec493f0_0 .net/2u *"_ivl_26", 4 0, L_000001ca6ec4f9b8;  1 drivers
v000001ca6ec497b0_0 .net *"_ivl_29", 4 0, L_000001ca6ec4d680;  1 drivers
v000001ca6ec49490_0 .net *"_ivl_32", 0 0, L_000001ca6ec4ea20;  1 drivers
L_000001ca6ec4fa00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec48590_0 .net/2u *"_ivl_34", 4 0, L_000001ca6ec4fa00;  1 drivers
v000001ca6ec49d50_0 .net *"_ivl_37", 4 0, L_000001ca6ec4ce60;  1 drivers
v000001ca6ec49df0_0 .net *"_ivl_40", 0 0, L_000001ca6ec4f270;  1 drivers
L_000001ca6ec4fa48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec49850_0 .net/2u *"_ivl_42", 15 0, L_000001ca6ec4fa48;  1 drivers
v000001ca6ec49990_0 .net *"_ivl_45", 15 0, L_000001ca6ec4d400;  1 drivers
v000001ca6ec48e50_0 .net *"_ivl_48", 0 0, L_000001ca6ec4ef60;  1 drivers
v000001ca6ec49210_0 .net *"_ivl_5", 5 0, L_000001ca6ec4df40;  1 drivers
L_000001ca6ec4fa90 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec49f30_0 .net/2u *"_ivl_50", 36 0, L_000001ca6ec4fa90;  1 drivers
L_000001ca6ec4fad8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec49a30_0 .net/2u *"_ivl_52", 31 0, L_000001ca6ec4fad8;  1 drivers
v000001ca6ec49030_0 .net *"_ivl_55", 4 0, L_000001ca6ec4cf00;  1 drivers
v000001ca6ec48ef0_0 .net *"_ivl_56", 36 0, L_000001ca6ec4c8c0;  1 drivers
v000001ca6ec48770_0 .net *"_ivl_58", 36 0, L_000001ca6ec4dfe0;  1 drivers
v000001ca6ec48130_0 .net *"_ivl_62", 0 0, L_000001ca6ec4f7b0;  1 drivers
L_000001ca6ec4fb20 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec48810_0 .net/2u *"_ivl_64", 5 0, L_000001ca6ec4fb20;  1 drivers
v000001ca6ec49170_0 .net *"_ivl_67", 5 0, L_000001ca6ec4dea0;  1 drivers
v000001ca6ec481d0_0 .net *"_ivl_70", 0 0, L_000001ca6ec4f660;  1 drivers
L_000001ca6ec4fb68 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec48630_0 .net/2u *"_ivl_72", 57 0, L_000001ca6ec4fb68;  1 drivers
L_000001ca6ec4fbb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec48270_0 .net/2u *"_ivl_74", 31 0, L_000001ca6ec4fbb0;  1 drivers
v000001ca6ec48310_0 .net *"_ivl_77", 25 0, L_000001ca6ec4cfa0;  1 drivers
v000001ca6ec483b0_0 .net *"_ivl_78", 57 0, L_000001ca6ec4e120;  1 drivers
v000001ca6ec4be00_0 .net *"_ivl_8", 0 0, L_000001ca6ec4f0b0;  1 drivers
v000001ca6ec4b180_0 .net *"_ivl_80", 57 0, L_000001ca6ec4dcc0;  1 drivers
L_000001ca6ec4fbf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ca6ec4b540_0 .net/2u *"_ivl_84", 31 0, L_000001ca6ec4fbf8;  1 drivers
L_000001ca6ec4fc40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ca6ec4b5e0_0 .net/2u *"_ivl_88", 5 0, L_000001ca6ec4fc40;  1 drivers
v000001ca6ec4bea0_0 .net *"_ivl_90", 0 0, L_000001ca6ec4cbe0;  1 drivers
L_000001ca6ec4fc88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ca6ec4af00_0 .net/2u *"_ivl_92", 5 0, L_000001ca6ec4fc88;  1 drivers
v000001ca6ec4a820_0 .net *"_ivl_94", 0 0, L_000001ca6ec4d040;  1 drivers
v000001ca6ec4ba40_0 .net *"_ivl_97", 0 0, L_000001ca6ec4ec50;  1 drivers
v000001ca6ec4a280_0 .net *"_ivl_98", 31 0, L_000001ca6ec4cd20;  1 drivers
v000001ca6ec4a6e0_0 .net "adderResult", 31 0, L_000001ca6ec4cc80;  1 drivers
v000001ca6ec4a3c0_0 .net "address", 31 0, L_000001ca6ec4e620;  1 drivers
v000001ca6ec4bae0_0 .net "clk", 0 0, L_000001ca6ec4f190;  alias, 1 drivers
v000001ca6ec4b360_0 .var "cycles_consumed", 31 0;
v000001ca6ec4a1e0_0 .net "extImm", 31 0, L_000001ca6ecace50;  1 drivers
v000001ca6ec4ad20_0 .net "funct", 5 0, L_000001ca6ec4e080;  1 drivers
v000001ca6ec4ac80_0 .net "hlt", 0 0, v000001ca6ebcf0d0_0;  1 drivers
v000001ca6ec4afa0_0 .net "imm", 15 0, L_000001ca6ec4d2c0;  1 drivers
v000001ca6ec4a960_0 .net "immediate", 31 0, L_000001ca6ecacc70;  1 drivers
v000001ca6ec4b680_0 .net "input_clk", 0 0, v000001ca6ec4ab40_0;  1 drivers
v000001ca6ec4adc0_0 .net "instruction", 31 0, L_000001ca6ec4e6c0;  1 drivers
v000001ca6ec4b9a0_0 .net "memoryReadData", 31 0, v000001ca6ec44070_0;  1 drivers
v000001ca6ec4b720_0 .net "nextPC", 31 0, L_000001ca6ec4d860;  1 drivers
v000001ca6ec4b860_0 .net "opcode", 5 0, L_000001ca6ec4d180;  1 drivers
v000001ca6ec4a460_0 .net "rd", 4 0, L_000001ca6ec4cb40;  1 drivers
v000001ca6ec4aa00_0 .net "readData1", 31 0, L_000001ca6ec4e940;  1 drivers
v000001ca6ec4b4a0_0 .net "readData1_w", 31 0, L_000001ca6ecac4f0;  1 drivers
v000001ca6ec4b220_0 .net "readData2", 31 0, L_000001ca6ec4f580;  1 drivers
v000001ca6ec4a8c0_0 .net "regs0", 31 0, L_000001ca6ec4f430;  alias, 1 drivers
v000001ca6ec4b400_0 .net "regs1", 31 0, L_000001ca6ec4f200;  alias, 1 drivers
v000001ca6ec4b7c0_0 .net "regs2", 31 0, L_000001ca6ec4f2e0;  alias, 1 drivers
v000001ca6ec4b2c0_0 .net "regs3", 31 0, L_000001ca6ec4e9b0;  alias, 1 drivers
v000001ca6ec4a500_0 .net "regs4", 31 0, L_000001ca6ec4f5f0;  alias, 1 drivers
v000001ca6ec4bb80_0 .net "regs5", 31 0, L_000001ca6ec4ea90;  alias, 1 drivers
v000001ca6ec4bc20_0 .net "rs", 4 0, L_000001ca6ec4de00;  1 drivers
v000001ca6ec4b900_0 .net "rst", 0 0, v000001ca6ec4ca00_0;  1 drivers
v000001ca6ec4bcc0_0 .net "rt", 4 0, L_000001ca6ec4da40;  1 drivers
v000001ca6ec4bd60_0 .net "shamt", 31 0, L_000001ca6ec4e440;  1 drivers
v000001ca6ec4bf40_0 .net "wire_instruction", 31 0, L_000001ca6ec4f350;  1 drivers
v000001ca6ec4a0a0_0 .net "writeData", 31 0, L_000001ca6ecad0d0;  1 drivers
v000001ca6ec4aaa0_0 .net "zero", 0 0, L_000001ca6ecad030;  1 drivers
L_000001ca6ec4df40 .part L_000001ca6ec4e6c0, 26, 6;
L_000001ca6ec4d180 .functor MUXZ 6, L_000001ca6ec4df40, L_000001ca6ec4f898, L_000001ca6ec4ed30, C4<>;
L_000001ca6ec4caa0 .cmp/eq 6, L_000001ca6ec4d180, L_000001ca6ec4f928;
L_000001ca6ec4d4a0 .part L_000001ca6ec4e6c0, 11, 5;
L_000001ca6ec4d5e0 .functor MUXZ 5, L_000001ca6ec4d4a0, L_000001ca6ec4f970, L_000001ca6ec4caa0, C4<>;
L_000001ca6ec4cb40 .functor MUXZ 5, L_000001ca6ec4d5e0, L_000001ca6ec4f8e0, L_000001ca6ec4f0b0, C4<>;
L_000001ca6ec4d680 .part L_000001ca6ec4e6c0, 21, 5;
L_000001ca6ec4de00 .functor MUXZ 5, L_000001ca6ec4d680, L_000001ca6ec4f9b8, L_000001ca6ec4f740, C4<>;
L_000001ca6ec4ce60 .part L_000001ca6ec4e6c0, 16, 5;
L_000001ca6ec4da40 .functor MUXZ 5, L_000001ca6ec4ce60, L_000001ca6ec4fa00, L_000001ca6ec4ea20, C4<>;
L_000001ca6ec4d400 .part L_000001ca6ec4e6c0, 0, 16;
L_000001ca6ec4d2c0 .functor MUXZ 16, L_000001ca6ec4d400, L_000001ca6ec4fa48, L_000001ca6ec4f270, C4<>;
L_000001ca6ec4cf00 .part L_000001ca6ec4e6c0, 6, 5;
L_000001ca6ec4c8c0 .concat [ 5 32 0 0], L_000001ca6ec4cf00, L_000001ca6ec4fad8;
L_000001ca6ec4dfe0 .functor MUXZ 37, L_000001ca6ec4c8c0, L_000001ca6ec4fa90, L_000001ca6ec4ef60, C4<>;
L_000001ca6ec4e440 .part L_000001ca6ec4dfe0, 0, 32;
L_000001ca6ec4dea0 .part L_000001ca6ec4e6c0, 0, 6;
L_000001ca6ec4e080 .functor MUXZ 6, L_000001ca6ec4dea0, L_000001ca6ec4fb20, L_000001ca6ec4f7b0, C4<>;
L_000001ca6ec4cfa0 .part L_000001ca6ec4e6c0, 0, 26;
L_000001ca6ec4e120 .concat [ 26 32 0 0], L_000001ca6ec4cfa0, L_000001ca6ec4fbb0;
L_000001ca6ec4dcc0 .functor MUXZ 58, L_000001ca6ec4e120, L_000001ca6ec4fb68, L_000001ca6ec4f660, C4<>;
L_000001ca6ec4e620 .part L_000001ca6ec4dcc0, 0, 32;
L_000001ca6ec4d720 .arith/sum 32, v000001ca6ec44750_0, L_000001ca6ec4fbf8;
L_000001ca6ec4cbe0 .cmp/eq 6, L_000001ca6ec4d180, L_000001ca6ec4fc40;
L_000001ca6ec4d040 .cmp/eq 6, L_000001ca6ec4d180, L_000001ca6ec4fc88;
L_000001ca6ec4cd20 .concat [ 6 26 0 0], L_000001ca6ec4d180, L_000001ca6ec4fcd0;
L_000001ca6ec4d7c0 .cmp/eq 32, L_000001ca6ec4cd20, L_000001ca6ec4fd18;
L_000001ca6ec4e1c0 .cmp/eq 6, L_000001ca6ec4e080, L_000001ca6ec4fd60;
L_000001ca6ec4e260 .part L_000001ca6ec4d2c0, 0, 10;
L_000001ca6ec4e300 .concat [ 10 22 0 0], L_000001ca6ec4e260, L_000001ca6ec4fda8;
L_000001ca6ec4e3a0 .arith/sum 32, v000001ca6ec44750_0, L_000001ca6ec4e300;
L_000001ca6ec4e4e0 .functor MUXZ 32, L_000001ca6ec4e3a0, L_000001ca6ec4e940, L_000001ca6ec4f120, C4<>;
L_000001ca6ec4cc80 .functor MUXZ 32, L_000001ca6ec4e4e0, L_000001ca6ec4e620, L_000001ca6ec4ec50, C4<>;
L_000001ca6ec4e6c0 .functor MUXZ 32, L_000001ca6ec4f350, L_000001ca6ec4fe38, L_000001ca6ec4e8d0, C4<>;
L_000001ca6ec4d9a0 .cmp/eq 6, L_000001ca6ec4d180, L_000001ca6ec4ff10;
L_000001ca6ec4d540 .cmp/eq 6, L_000001ca6ec4d180, L_000001ca6ec4ff58;
L_000001ca6ec4dd60 .cmp/eq 6, L_000001ca6ec4d180, L_000001ca6ec4ffa0;
L_000001ca6ec4dae0 .concat [ 16 16 0 0], L_000001ca6ec4d2c0, L_000001ca6ec4ffe8;
L_000001ca6ec4db80 .part L_000001ca6ec4d2c0, 15, 1;
LS_000001ca6ec4dc20_0_0 .concat [ 1 1 1 1], L_000001ca6ec4db80, L_000001ca6ec4db80, L_000001ca6ec4db80, L_000001ca6ec4db80;
LS_000001ca6ec4dc20_0_4 .concat [ 1 1 1 1], L_000001ca6ec4db80, L_000001ca6ec4db80, L_000001ca6ec4db80, L_000001ca6ec4db80;
LS_000001ca6ec4dc20_0_8 .concat [ 1 1 1 1], L_000001ca6ec4db80, L_000001ca6ec4db80, L_000001ca6ec4db80, L_000001ca6ec4db80;
LS_000001ca6ec4dc20_0_12 .concat [ 1 1 1 1], L_000001ca6ec4db80, L_000001ca6ec4db80, L_000001ca6ec4db80, L_000001ca6ec4db80;
L_000001ca6ec4dc20 .concat [ 4 4 4 4], LS_000001ca6ec4dc20_0_0, LS_000001ca6ec4dc20_0_4, LS_000001ca6ec4dc20_0_8, LS_000001ca6ec4dc20_0_12;
L_000001ca6ecad170 .concat [ 16 16 0 0], L_000001ca6ec4d2c0, L_000001ca6ec4dc20;
L_000001ca6ecace50 .functor MUXZ 32, L_000001ca6ecad170, L_000001ca6ec4dae0, L_000001ca6ec4f6d0, C4<>;
L_000001ca6ecac130 .concat [ 6 26 0 0], L_000001ca6ec4d180, L_000001ca6ec50030;
L_000001ca6ecacf90 .cmp/eq 32, L_000001ca6ecac130, L_000001ca6ec50078;
L_000001ca6ecad530 .cmp/eq 6, L_000001ca6ec4e080, L_000001ca6ec500c0;
L_000001ca6ecad2b0 .cmp/eq 6, L_000001ca6ec4e080, L_000001ca6ec50108;
L_000001ca6ecab910 .cmp/eq 6, L_000001ca6ec4d180, L_000001ca6ec50150;
L_000001ca6ecac810 .functor MUXZ 32, L_000001ca6ecace50, L_000001ca6ec50198, L_000001ca6ecab910, C4<>;
L_000001ca6ecacc70 .functor MUXZ 32, L_000001ca6ecac810, L_000001ca6ec4e440, L_000001ca6ec4eb70, C4<>;
L_000001ca6ecad490 .concat [ 6 26 0 0], L_000001ca6ec4d180, L_000001ca6ec501e0;
L_000001ca6ecacb30 .cmp/eq 32, L_000001ca6ecad490, L_000001ca6ec50228;
L_000001ca6ecacef0 .cmp/eq 6, L_000001ca6ec4e080, L_000001ca6ec50270;
L_000001ca6ecad350 .cmp/eq 6, L_000001ca6ec4e080, L_000001ca6ec502b8;
L_000001ca6ecac8b0 .cmp/eq 6, L_000001ca6ec4d180, L_000001ca6ec50300;
L_000001ca6ecac3b0 .functor MUXZ 32, L_000001ca6ec4e940, v000001ca6ec44750_0, L_000001ca6ecac8b0, C4<>;
L_000001ca6ecac4f0 .functor MUXZ 32, L_000001ca6ecac3b0, L_000001ca6ec4f580, L_000001ca6ec4eda0, C4<>;
L_000001ca6ecaca90 .part v000001ca6ec446b0_0, 0, 8;
S_000001ca6eb62080 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ca6ebdbcb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ca6ec4ebe0 .functor NOT 1, v000001ca6ebcf990_0, C4<0>, C4<0>, C4<0>;
v000001ca6ebcebd0_0 .net *"_ivl_0", 0 0, L_000001ca6ec4ebe0;  1 drivers
v000001ca6ebce770_0 .net "in1", 31 0, L_000001ca6ec4f580;  alias, 1 drivers
v000001ca6ebcf850_0 .net "in2", 31 0, L_000001ca6ecacc70;  alias, 1 drivers
v000001ca6ebce590_0 .net "out", 31 0, L_000001ca6ecad5d0;  alias, 1 drivers
v000001ca6ebcf5d0_0 .net "s", 0 0, v000001ca6ebcf990_0;  alias, 1 drivers
L_000001ca6ecad5d0 .functor MUXZ 32, L_000001ca6ecacc70, L_000001ca6ec4f580, L_000001ca6ec4ebe0, C4<>;
S_000001ca6eb7b330 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ca6ebfd1e0 .param/l "RType" 0 4 9, C4<000000>;
P_000001ca6ebfd218 .param/l "add" 0 4 12, C4<100000>;
P_000001ca6ebfd250 .param/l "addi" 0 4 15, C4<001000>;
P_000001ca6ebfd288 .param/l "addu" 0 4 12, C4<100001>;
P_000001ca6ebfd2c0 .param/l "and_" 0 4 12, C4<100100>;
P_000001ca6ebfd2f8 .param/l "andi" 0 4 15, C4<001100>;
P_000001ca6ebfd330 .param/l "beq" 0 4 17, C4<000100>;
P_000001ca6ebfd368 .param/l "bne" 0 4 17, C4<000101>;
P_000001ca6ebfd3a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001ca6ebfd3d8 .param/l "j" 0 4 19, C4<000010>;
P_000001ca6ebfd410 .param/l "jal" 0 4 19, C4<000011>;
P_000001ca6ebfd448 .param/l "jr" 0 4 13, C4<001000>;
P_000001ca6ebfd480 .param/l "lw" 0 4 15, C4<100011>;
P_000001ca6ebfd4b8 .param/l "nor_" 0 4 12, C4<100111>;
P_000001ca6ebfd4f0 .param/l "or_" 0 4 12, C4<100101>;
P_000001ca6ebfd528 .param/l "ori" 0 4 15, C4<001101>;
P_000001ca6ebfd560 .param/l "sgt" 0 4 13, C4<101011>;
P_000001ca6ebfd598 .param/l "sll" 0 4 13, C4<000000>;
P_000001ca6ebfd5d0 .param/l "slt" 0 4 12, C4<101010>;
P_000001ca6ebfd608 .param/l "slti" 0 4 15, C4<101010>;
P_000001ca6ebfd640 .param/l "srl" 0 4 13, C4<000010>;
P_000001ca6ebfd678 .param/l "sub" 0 4 12, C4<100010>;
P_000001ca6ebfd6b0 .param/l "subu" 0 4 12, C4<100011>;
P_000001ca6ebfd6e8 .param/l "sw" 0 4 15, C4<101011>;
P_000001ca6ebfd720 .param/l "xor_" 0 4 12, C4<100110>;
P_000001ca6ebfd758 .param/l "xori" 0 4 15, C4<001110>;
v000001ca6ebce090_0 .var "ALUOp", 3 0;
v000001ca6ebcf990_0 .var "ALUSrc", 0 0;
v000001ca6ebcef90_0 .var "MemReadEn", 0 0;
v000001ca6ebced10_0 .var "MemWriteEn", 0 0;
v000001ca6ebcf3f0_0 .var "MemtoReg", 0 0;
v000001ca6ebcdd70_0 .var "RegDst", 0 0;
v000001ca6ebcf030_0 .var "RegWriteEn", 0 0;
v000001ca6ebce130_0 .net "funct", 5 0, L_000001ca6ec4e080;  alias, 1 drivers
v000001ca6ebcf0d0_0 .var "hlt", 0 0;
v000001ca6ebce1d0_0 .net "opcode", 5 0, L_000001ca6ec4d180;  alias, 1 drivers
v000001ca6ebcf170_0 .net "rst", 0 0, v000001ca6ec4ca00_0;  alias, 1 drivers
E_000001ca6ebdc0f0 .event anyedge, v000001ca6ebcf170_0, v000001ca6ebce1d0_0, v000001ca6ebce130_0;
S_000001ca6eb7b4c0 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001ca6ec4f350 .functor BUFZ 32, L_000001ca6ec4d900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6ebcf8f0 .array "InstMem", 0 1023, 31 0;
v000001ca6ebcde10_0 .net *"_ivl_0", 31 0, L_000001ca6ec4d900;  1 drivers
v000001ca6ebce450_0 .net *"_ivl_3", 9 0, L_000001ca6ec4d220;  1 drivers
v000001ca6ebce9f0_0 .net *"_ivl_4", 11 0, L_000001ca6ec4e580;  1 drivers
L_000001ca6ec4fdf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca6ebcf490_0 .net *"_ivl_7", 1 0, L_000001ca6ec4fdf0;  1 drivers
v000001ca6ebcfa30_0 .net "address", 31 0, v000001ca6ec44750_0;  alias, 1 drivers
v000001ca6ebce8b0_0 .net "q", 31 0, L_000001ca6ec4f350;  alias, 1 drivers
L_000001ca6ec4d900 .array/port v000001ca6ebcf8f0, L_000001ca6ec4e580;
L_000001ca6ec4d220 .part v000001ca6ec44750_0, 0, 10;
L_000001ca6ec4e580 .concat [ 10 2 0 0], L_000001ca6ec4d220, L_000001ca6ec4fdf0;
S_000001ca6eb609b0 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ca6ebdc670 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ca6ec4f510 .functor NOT 1, v000001ca6ec45010_0, C4<0>, C4<0>, C4<0>;
v000001ca6ebcf210_0 .net *"_ivl_0", 0 0, L_000001ca6ec4f510;  1 drivers
v000001ca6ebcf530_0 .net "in1", 31 0, L_000001ca6ec4d720;  alias, 1 drivers
v000001ca6ebce4f0_0 .net "in2", 31 0, L_000001ca6ec4cc80;  alias, 1 drivers
v000001ca6ebcdeb0_0 .net "out", 31 0, L_000001ca6ec4d860;  alias, 1 drivers
v000001ca6ebce270_0 .net "s", 0 0, v000001ca6ec45010_0;  alias, 1 drivers
L_000001ca6ec4d860 .functor MUXZ 32, L_000001ca6ec4cc80, L_000001ca6ec4d720, L_000001ca6ec4f510, C4<>;
S_000001ca6eb60b40 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001ca6ec4e940 .functor BUFZ 32, L_000001ca6ec4cdc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca6ec4f580 .functor BUFZ 32, L_000001ca6ec4c960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6ec45dd0_1 .array/port v000001ca6ec45dd0, 1;
L_000001ca6ec4f430 .functor BUFZ 32, v000001ca6ec45dd0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6ec45dd0_2 .array/port v000001ca6ec45dd0, 2;
L_000001ca6ec4f200 .functor BUFZ 32, v000001ca6ec45dd0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6ec45dd0_3 .array/port v000001ca6ec45dd0, 3;
L_000001ca6ec4f2e0 .functor BUFZ 32, v000001ca6ec45dd0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6ec45dd0_4 .array/port v000001ca6ec45dd0, 4;
L_000001ca6ec4e9b0 .functor BUFZ 32, v000001ca6ec45dd0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6ec45dd0_5 .array/port v000001ca6ec45dd0, 5;
L_000001ca6ec4f5f0 .functor BUFZ 32, v000001ca6ec45dd0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6ec45dd0_6 .array/port v000001ca6ec45dd0, 6;
L_000001ca6ec4ea90 .functor BUFZ 32, v000001ca6ec45dd0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca6ebce810_0 .net *"_ivl_0", 31 0, L_000001ca6ec4cdc0;  1 drivers
v000001ca6ebce950_0 .net *"_ivl_10", 6 0, L_000001ca6ec4d360;  1 drivers
L_000001ca6ec4fec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca6ebcea90_0 .net *"_ivl_13", 1 0, L_000001ca6ec4fec8;  1 drivers
v000001ca6ebad8a0_0 .net *"_ivl_2", 6 0, L_000001ca6ec4d0e0;  1 drivers
L_000001ca6ec4fe80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca6ebae700_0 .net *"_ivl_5", 1 0, L_000001ca6ec4fe80;  1 drivers
v000001ca6ec447f0_0 .net *"_ivl_8", 31 0, L_000001ca6ec4c960;  1 drivers
v000001ca6ec449d0_0 .net "clk", 0 0, L_000001ca6ec4f190;  alias, 1 drivers
v000001ca6ec455b0_0 .var/i "i", 31 0;
v000001ca6ec458d0_0 .net "readData1", 31 0, L_000001ca6ec4e940;  alias, 1 drivers
v000001ca6ec44d90_0 .net "readData2", 31 0, L_000001ca6ec4f580;  alias, 1 drivers
v000001ca6ec44430_0 .net "readRegister1", 4 0, L_000001ca6ec4de00;  alias, 1 drivers
v000001ca6ec441b0_0 .net "readRegister2", 4 0, L_000001ca6ec4da40;  alias, 1 drivers
v000001ca6ec45dd0 .array "registers", 31 0, 31 0;
v000001ca6ec44b10_0 .net "regs0", 31 0, L_000001ca6ec4f430;  alias, 1 drivers
v000001ca6ec45970_0 .net "regs1", 31 0, L_000001ca6ec4f200;  alias, 1 drivers
v000001ca6ec44a70_0 .net "regs2", 31 0, L_000001ca6ec4f2e0;  alias, 1 drivers
v000001ca6ec451f0_0 .net "regs3", 31 0, L_000001ca6ec4e9b0;  alias, 1 drivers
v000001ca6ec45b50_0 .net "regs4", 31 0, L_000001ca6ec4f5f0;  alias, 1 drivers
v000001ca6ec444d0_0 .net "regs5", 31 0, L_000001ca6ec4ea90;  alias, 1 drivers
v000001ca6ec45290_0 .net "rst", 0 0, v000001ca6ec4ca00_0;  alias, 1 drivers
v000001ca6ec44f70_0 .net "we", 0 0, v000001ca6ebcf030_0;  alias, 1 drivers
v000001ca6ec44ed0_0 .net "writeData", 31 0, L_000001ca6ecad0d0;  alias, 1 drivers
v000001ca6ec45d30_0 .net "writeRegister", 4 0, L_000001ca6ec4e760;  alias, 1 drivers
E_000001ca6ebdc570/0 .event negedge, v000001ca6ebcf170_0;
E_000001ca6ebdc570/1 .event posedge, v000001ca6ec449d0_0;
E_000001ca6ebdc570 .event/or E_000001ca6ebdc570/0, E_000001ca6ebdc570/1;
L_000001ca6ec4cdc0 .array/port v000001ca6ec45dd0, L_000001ca6ec4d0e0;
L_000001ca6ec4d0e0 .concat [ 5 2 0 0], L_000001ca6ec4de00, L_000001ca6ec4fe80;
L_000001ca6ec4c960 .array/port v000001ca6ec45dd0, L_000001ca6ec4d360;
L_000001ca6ec4d360 .concat [ 5 2 0 0], L_000001ca6ec4da40, L_000001ca6ec4fec8;
S_000001ca6eb4d700 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001ca6eb60b40;
 .timescale 0 0;
v000001ca6ebce630_0 .var/i "i", 31 0;
S_000001ca6eb4d890 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ca6ebdbc70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ca6ec4f3c0 .functor NOT 1, v000001ca6ebcdd70_0, C4<0>, C4<0>, C4<0>;
v000001ca6ec44930_0 .net *"_ivl_0", 0 0, L_000001ca6ec4f3c0;  1 drivers
v000001ca6ec44bb0_0 .net "in1", 4 0, L_000001ca6ec4da40;  alias, 1 drivers
v000001ca6ec45470_0 .net "in2", 4 0, L_000001ca6ec4cb40;  alias, 1 drivers
v000001ca6ec44890_0 .net "out", 4 0, L_000001ca6ec4e760;  alias, 1 drivers
v000001ca6ec45330_0 .net "s", 0 0, v000001ca6ebcdd70_0;  alias, 1 drivers
L_000001ca6ec4e760 .functor MUXZ 5, L_000001ca6ec4cb40, L_000001ca6ec4da40, L_000001ca6ec4f3c0, C4<>;
S_000001ca6eb939f0 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ca6ebdba30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ca6ec4ee10 .functor NOT 1, v000001ca6ebcf3f0_0, C4<0>, C4<0>, C4<0>;
v000001ca6ec45a10_0 .net *"_ivl_0", 0 0, L_000001ca6ec4ee10;  1 drivers
v000001ca6ec44c50_0 .net "in1", 31 0, v000001ca6ec446b0_0;  alias, 1 drivers
v000001ca6ec453d0_0 .net "in2", 31 0, v000001ca6ec44070_0;  alias, 1 drivers
v000001ca6ec45150_0 .net "out", 31 0, L_000001ca6ecad0d0;  alias, 1 drivers
v000001ca6ec45e70_0 .net "s", 0 0, v000001ca6ebcf3f0_0;  alias, 1 drivers
L_000001ca6ecad0d0 .functor MUXZ 32, v000001ca6ec44070_0, v000001ca6ec446b0_0, L_000001ca6ec4ee10, C4<>;
S_000001ca6eb93b80 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ca6eb46af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ca6eb46b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001ca6eb46b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ca6eb46b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001ca6eb46bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ca6eb46c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ca6eb46c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ca6eb46c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ca6eb46cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ca6eb46ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ca6eb46d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ca6eb46d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ca6ec50348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca6ec45510_0 .net/2u *"_ivl_0", 31 0, L_000001ca6ec50348;  1 drivers
v000001ca6ec45650_0 .net "opSel", 3 0, v000001ca6ebce090_0;  alias, 1 drivers
v000001ca6ec44cf0_0 .net "operand1", 31 0, L_000001ca6ecac4f0;  alias, 1 drivers
v000001ca6ec44250_0 .net "operand2", 31 0, L_000001ca6ecad5d0;  alias, 1 drivers
v000001ca6ec446b0_0 .var "result", 31 0;
v000001ca6ec456f0_0 .net "zero", 0 0, L_000001ca6ecad030;  alias, 1 drivers
E_000001ca6ebdc330 .event anyedge, v000001ca6ebce090_0, v000001ca6ec44cf0_0, v000001ca6ebce590_0;
L_000001ca6ecad030 .cmp/eq 32, v000001ca6ec446b0_0, L_000001ca6ec50348;
S_000001ca6eb46da0 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001ca6ebfd7a0 .param/l "RType" 0 4 9, C4<000000>;
P_000001ca6ebfd7d8 .param/l "add" 0 4 12, C4<100000>;
P_000001ca6ebfd810 .param/l "addi" 0 4 15, C4<001000>;
P_000001ca6ebfd848 .param/l "addu" 0 4 12, C4<100001>;
P_000001ca6ebfd880 .param/l "and_" 0 4 12, C4<100100>;
P_000001ca6ebfd8b8 .param/l "andi" 0 4 15, C4<001100>;
P_000001ca6ebfd8f0 .param/l "beq" 0 4 17, C4<000100>;
P_000001ca6ebfd928 .param/l "bne" 0 4 17, C4<000101>;
P_000001ca6ebfd960 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001ca6ebfd998 .param/l "j" 0 4 19, C4<000010>;
P_000001ca6ebfd9d0 .param/l "jal" 0 4 19, C4<000011>;
P_000001ca6ebfda08 .param/l "jr" 0 4 13, C4<001000>;
P_000001ca6ebfda40 .param/l "lw" 0 4 15, C4<100011>;
P_000001ca6ebfda78 .param/l "nor_" 0 4 12, C4<100111>;
P_000001ca6ebfdab0 .param/l "or_" 0 4 12, C4<100101>;
P_000001ca6ebfdae8 .param/l "ori" 0 4 15, C4<001101>;
P_000001ca6ebfdb20 .param/l "sgt" 0 4 13, C4<101011>;
P_000001ca6ebfdb58 .param/l "sll" 0 4 13, C4<000000>;
P_000001ca6ebfdb90 .param/l "slt" 0 4 12, C4<101010>;
P_000001ca6ebfdbc8 .param/l "slti" 0 4 15, C4<101010>;
P_000001ca6ebfdc00 .param/l "srl" 0 4 13, C4<000010>;
P_000001ca6ebfdc38 .param/l "sub" 0 4 12, C4<100010>;
P_000001ca6ebfdc70 .param/l "subu" 0 4 12, C4<100011>;
P_000001ca6ebfdca8 .param/l "sw" 0 4 15, C4<101011>;
P_000001ca6ebfdce0 .param/l "xor_" 0 4 12, C4<100110>;
P_000001ca6ebfdd18 .param/l "xori" 0 4 15, C4<001110>;
v000001ca6ec45010_0 .var "PCsrc", 0 0;
v000001ca6ec44e30_0 .net "funct", 5 0, L_000001ca6ec4e080;  alias, 1 drivers
v000001ca6ec45790_0 .net "opcode", 5 0, L_000001ca6ec4d180;  alias, 1 drivers
v000001ca6ec45830_0 .net "operand1", 31 0, L_000001ca6ec4e940;  alias, 1 drivers
v000001ca6ec45ab0_0 .net "operand2", 31 0, L_000001ca6ecad5d0;  alias, 1 drivers
v000001ca6ec450b0_0 .net "rst", 0 0, v000001ca6ec4ca00_0;  alias, 1 drivers
E_000001ca6ebdc5f0/0 .event anyedge, v000001ca6ebcf170_0, v000001ca6ebce1d0_0, v000001ca6ec458d0_0, v000001ca6ebce590_0;
E_000001ca6ebdc5f0/1 .event anyedge, v000001ca6ebce130_0;
E_000001ca6ebdc5f0 .event/or E_000001ca6ebdc5f0/0, E_000001ca6ebdc5f0/1;
S_000001ca6eb79590 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ca6ec45bf0_0 .net "address", 7 0, L_000001ca6ecaca90;  1 drivers
v000001ca6ec442f0_0 .net "clock", 0 0, L_000001ca6ec4f190;  alias, 1 drivers
v000001ca6ec44610_0 .net "data", 31 0, L_000001ca6ec4f580;  alias, 1 drivers
v000001ca6ec45c90 .array "data_mem", 0 1023, 31 0;
v000001ca6ec45f10_0 .var/i "i", 31 0;
v000001ca6ec44070_0 .var "q", 31 0;
v000001ca6ec44570_0 .net "rden", 0 0, v000001ca6ebcef90_0;  alias, 1 drivers
v000001ca6ec44110_0 .net "wren", 0 0, v000001ca6ebced10_0;  alias, 1 drivers
E_000001ca6ebdc730 .event negedge, v000001ca6ec449d0_0;
S_000001ca6eb79720 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_000001ca6eb61ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ca6ebdb870 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ca6ec44390_0 .net "PCin", 31 0, L_000001ca6ec4d860;  alias, 1 drivers
v000001ca6ec44750_0 .var "PCout", 31 0;
v000001ca6ec464e0_0 .net "clk", 0 0, L_000001ca6ec4f190;  alias, 1 drivers
v000001ca6ec47660_0 .net "rst", 0 0, v000001ca6ec4ca00_0;  alias, 1 drivers
    .scope S_000001ca6eb46da0;
T_0 ;
    %wait E_000001ca6ebdc5f0;
    %load/vec4 v000001ca6ec450b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6ec45010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ca6ec45790_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001ca6ec45830_0;
    %load/vec4 v000001ca6ec45ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001ca6ec45790_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v000001ca6ec45830_0;
    %load/vec4 v000001ca6ec45ab0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001ca6ec45790_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001ca6ec45790_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001ca6ec45790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001ca6ec44e30_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ec45010_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6ec45010_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ca6eb79720;
T_1 ;
    %wait E_000001ca6ebdc570;
    %load/vec4 v000001ca6ec47660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ca6ec44750_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ca6ec44390_0;
    %assign/vec4 v000001ca6ec44750_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ca6eb7b4c0;
T_2 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 940179456, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 10272, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 536936449, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 31477797, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 2362441728, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 4245547, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 56219684, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 325058565, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 541523969, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 2901409792, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 2901016576, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 3465258, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 394330097, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ebcf8f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ca6eb7b330;
T_3 ;
    %wait E_000001ca6ebdc0f0;
    %load/vec4 v000001ca6ebcf170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ca6ebcf0d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6ebcf030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6ebced10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6ebcf3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca6ebcef90_0, 0;
    %assign/vec4 v000001ca6ebcdd70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ca6ebcf0d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ca6ebce090_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ca6ebcf990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ca6ebcf030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ca6ebced10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ca6ebcf3f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ca6ebcef90_0, 0, 1;
    %store/vec4 v000001ca6ebcdd70_0, 0, 1;
    %load/vec4 v000001ca6ebce1d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf0d0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcdd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf030_0, 0;
    %load/vec4 v000001ca6ebce130_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcdd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca6ebcdd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcef90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf3f0_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebced10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca6ebcf990_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca6ebce090_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ca6eb60b40;
T_4 ;
    %wait E_000001ca6ebdc570;
    %fork t_1, S_000001ca6eb4d700;
    %jmp t_0;
    .scope S_000001ca6eb4d700;
t_1 ;
    %load/vec4 v000001ca6ec45290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca6ebce630_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ca6ebce630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ca6ebce630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ec45dd0, 0, 4;
    %load/vec4 v000001ca6ebce630_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca6ebce630_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ca6ec44f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ca6ec44ed0_0;
    %load/vec4 v000001ca6ec45d30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ec45dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ec45dd0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ca6eb60b40;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ca6eb60b40;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca6ec455b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ca6ec455b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v000001ca6ec455b0_0;
    %load/vec4a v000001ca6ec45dd0, 4;
    %ix/getv/s 4, v000001ca6ec455b0_0;
    %load/vec4a v000001ca6ec45dd0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000001ca6ec455b0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000001ca6ec455b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca6ec455b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ca6eb93b80;
T_6 ;
    %wait E_000001ca6ebdc330;
    %load/vec4 v000001ca6ec45650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ca6ec44cf0_0;
    %load/vec4 v000001ca6ec44250_0;
    %add;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ca6ec44cf0_0;
    %load/vec4 v000001ca6ec44250_0;
    %sub;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ca6ec44cf0_0;
    %load/vec4 v000001ca6ec44250_0;
    %and;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ca6ec44cf0_0;
    %load/vec4 v000001ca6ec44250_0;
    %or;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ca6ec44cf0_0;
    %load/vec4 v000001ca6ec44250_0;
    %xor;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ca6ec44cf0_0;
    %load/vec4 v000001ca6ec44250_0;
    %or;
    %inv;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ca6ec44cf0_0;
    %load/vec4 v000001ca6ec44250_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ca6ec44250_0;
    %load/vec4 v000001ca6ec44cf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ca6ec44cf0_0;
    %ix/getv 4, v000001ca6ec44250_0;
    %shiftl 4;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ca6ec44cf0_0;
    %ix/getv 4, v000001ca6ec44250_0;
    %shiftr 4;
    %assign/vec4 v000001ca6ec446b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ca6eb79590;
T_7 ;
    %wait E_000001ca6ebdc730;
    %load/vec4 v000001ca6ec44570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ca6ec45bf0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ca6ec45c90, 4;
    %assign/vec4 v000001ca6ec44070_0, 0;
T_7.0 ;
    %load/vec4 v000001ca6ec44110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ca6ec44610_0;
    %load/vec4 v000001ca6ec45bf0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca6ec45c90, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ca6eb79590;
T_8 ;
    %delay 2004, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca6ec45f10_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ca6ec45f10_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000001ca6ec45f10_0;
    %load/vec4a v000001ca6ec45c90, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v000001ca6ec45f10_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ca6ec45f10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca6ec45f10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001ca6eb61ef0;
T_9 ;
    %wait E_000001ca6ebdc570;
    %load/vec4 v000001ca6ec4b900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca6ec4b360_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ca6ec4b360_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ca6ec4b360_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ca6ebc60d0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca6ec4ab40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca6ec4ca00_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001ca6ebc60d0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v000001ca6ec4ab40_0;
    %inv;
    %assign/vec4 v000001ca6ec4ab40_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ca6ebc60d0;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "./InsertionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca6ec4ca00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca6ec4ca00_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001ca6ec4a320_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
