// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgG_dout,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_empty_n,
        imgG_read,
        imgRB_din,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_full_n,
        imgRB_write,
        p_0_2_0_0_09101515_lcssa1552_i,
        p_0_1_0_0_09091513_lcssa1550_i,
        p_0_0_0_0_09081511_lcssa1548_i,
        p_0_0_0948_114981510_lcssa1546_i,
        p_0_0_0949_114961508_lcssa1544_i,
        p_0_0_0950_114941506_lcssa1542_i,
        p_0_2_0_0_09161503_lcssa1540_i,
        p_0_1_0_0_09151501_lcssa1538_i,
        p_0_0_0_0_09141499_lcssa1536_i,
        p_0_0_0948_21438_lcssa1470_i,
        p_0_0_0949_21435_lcssa1468_i,
        p_0_0_0950_21432_lcssa1466_i,
        p_0_0_09481408_lcssa1458_i,
        p_0_0_09491405_lcssa1456_i,
        p_0_0_09501402_lcssa1454_i,
        loopWidth_i,
        cmp203_i,
        empty_51,
        xor_i,
        empty,
        cmp59_i,
        red_i,
        p_0_2_0_0_09101516_i_out,
        p_0_2_0_0_09101516_i_out_ap_vld,
        p_0_1_0_0_09091514_i_out,
        p_0_1_0_0_09091514_i_out_ap_vld,
        p_0_0_0_0_09081512_i_out,
        p_0_0_0_0_09081512_i_out_ap_vld,
        p_0_0_0948_114981509_i_out,
        p_0_0_0948_114981509_i_out_ap_vld,
        p_0_0_0949_114961507_i_out,
        p_0_0_0949_114961507_i_out_ap_vld,
        p_0_0_0950_114941505_i_out,
        p_0_0_0950_114941505_i_out_ap_vld,
        p_0_2_0_0_09161504_i_out,
        p_0_2_0_0_09161504_i_out_ap_vld,
        p_0_1_0_0_09151502_i_out,
        p_0_1_0_0_09151502_i_out_ap_vld,
        p_0_0_0_0_09141500_i_out,
        p_0_0_0_0_09141500_i_out_ap_vld,
        p_0_0_0948_21437_i_out,
        p_0_0_0948_21437_i_out_ap_vld,
        p_0_0_0949_21434_i_out,
        p_0_0_0949_21434_i_out_ap_vld,
        p_0_0_0950_21431_i_out,
        p_0_0_0950_21431_i_out_ap_vld,
        p_0_0_09481407_i_out,
        p_0_0_09481407_i_out_ap_vld,
        p_0_0_09491404_i_out,
        p_0_0_09491404_i_out_ap_vld,
        p_0_0_09501401_i_out,
        p_0_0_09501401_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] imgG_dout;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_empty_n;
output   imgG_read;
output  [29:0] imgRB_din;
input  [2:0] imgRB_num_data_valid;
input  [2:0] imgRB_fifo_cap;
input   imgRB_full_n;
output   imgRB_write;
input  [9:0] p_0_2_0_0_09101515_lcssa1552_i;
input  [9:0] p_0_1_0_0_09091513_lcssa1550_i;
input  [9:0] p_0_0_0_0_09081511_lcssa1548_i;
input  [9:0] p_0_0_0948_114981510_lcssa1546_i;
input  [9:0] p_0_0_0949_114961508_lcssa1544_i;
input  [9:0] p_0_0_0950_114941506_lcssa1542_i;
input  [9:0] p_0_2_0_0_09161503_lcssa1540_i;
input  [9:0] p_0_1_0_0_09151501_lcssa1538_i;
input  [9:0] p_0_0_0_0_09141499_lcssa1536_i;
input  [9:0] p_0_0_0948_21438_lcssa1470_i;
input  [9:0] p_0_0_0949_21435_lcssa1468_i;
input  [9:0] p_0_0_0950_21432_lcssa1466_i;
input  [9:0] p_0_0_09481408_lcssa1458_i;
input  [9:0] p_0_0_09491405_lcssa1456_i;
input  [9:0] p_0_0_09501402_lcssa1454_i;
input  [10:0] loopWidth_i;
input  [0:0] cmp203_i;
input  [0:0] empty_51;
input  [14:0] xor_i;
input  [10:0] empty;
input  [0:0] cmp59_i;
input  [0:0] red_i;
output  [9:0] p_0_2_0_0_09101516_i_out;
output   p_0_2_0_0_09101516_i_out_ap_vld;
output  [9:0] p_0_1_0_0_09091514_i_out;
output   p_0_1_0_0_09091514_i_out_ap_vld;
output  [9:0] p_0_0_0_0_09081512_i_out;
output   p_0_0_0_0_09081512_i_out_ap_vld;
output  [9:0] p_0_0_0948_114981509_i_out;
output   p_0_0_0948_114981509_i_out_ap_vld;
output  [9:0] p_0_0_0949_114961507_i_out;
output   p_0_0_0949_114961507_i_out_ap_vld;
output  [9:0] p_0_0_0950_114941505_i_out;
output   p_0_0_0950_114941505_i_out_ap_vld;
output  [9:0] p_0_2_0_0_09161504_i_out;
output   p_0_2_0_0_09161504_i_out_ap_vld;
output  [9:0] p_0_1_0_0_09151502_i_out;
output   p_0_1_0_0_09151502_i_out_ap_vld;
output  [9:0] p_0_0_0_0_09141500_i_out;
output   p_0_0_0_0_09141500_i_out_ap_vld;
output  [9:0] p_0_0_0948_21437_i_out;
output   p_0_0_0948_21437_i_out_ap_vld;
output  [9:0] p_0_0_0949_21434_i_out;
output   p_0_0_0949_21434_i_out_ap_vld;
output  [9:0] p_0_0_0950_21431_i_out;
output   p_0_0_0950_21431_i_out_ap_vld;
output  [9:0] p_0_0_09481407_i_out;
output   p_0_0_09481407_i_out_ap_vld;
output  [9:0] p_0_0_09491404_i_out;
output   p_0_0_09491404_i_out_ap_vld;
output  [9:0] p_0_0_09501401_i_out;
output   p_0_0_09501401_i_out_ap_vld;

reg ap_idle;
reg p_0_2_0_0_09101516_i_out_ap_vld;
reg p_0_1_0_0_09091514_i_out_ap_vld;
reg p_0_0_0_0_09081512_i_out_ap_vld;
reg p_0_0_0948_114981509_i_out_ap_vld;
reg p_0_0_0949_114961507_i_out_ap_vld;
reg p_0_0_0950_114941505_i_out_ap_vld;
reg p_0_2_0_0_09161504_i_out_ap_vld;
reg p_0_1_0_0_09151502_i_out_ap_vld;
reg p_0_0_0_0_09141500_i_out_ap_vld;
reg p_0_0_0948_21437_i_out_ap_vld;
reg p_0_0_0949_21434_i_out_ap_vld;
reg p_0_0_0950_21431_i_out_ap_vld;
reg p_0_0_09481407_i_out_ap_vld;
reg p_0_0_09491404_i_out_ap_vld;
reg p_0_0_09501401_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln633_reg_2116;
reg   [0:0] icmp_ln643_reg_2125;
wire   [0:0] cmp59_i_read_reg_2105;
reg    ap_predicate_op91_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln833_reg_2152;
reg   [0:0] and_ln833_reg_2152_pp0_iter7_reg;
reg    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln633_fu_848_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgG_blk_n;
wire    ap_block_pp0_stage0;
reg    imgRB_blk_n;
reg   [9:0] p_0_0_0949_21484_ph_i_reg_469;
reg   [9:0] pix_3_reg_533;
reg   [9:0] pix_3_reg_533_pp0_iter4_reg;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] pix_3_reg_533_pp0_iter5_reg;
reg   [9:0] pix_3_reg_533_pp0_iter6_reg;
reg   [9:0] pix_3_reg_533_pp0_iter7_reg;
reg   [9:0] pix_4_reg_597;
reg   [9:0] pix_4_reg_597_pp0_iter5_reg;
reg   [9:0] pix_4_reg_597_pp0_iter6_reg;
reg   [9:0] pix_reg_607;
reg   [9:0] pix_reg_607_pp0_iter5_reg;
reg   [9:0] pix_reg_607_pp0_iter6_reg;
reg   [0:0] icmp_ln633_reg_2116_pp0_iter1_reg;
reg   [0:0] icmp_ln633_reg_2116_pp0_iter2_reg;
reg   [0:0] icmp_ln633_reg_2116_pp0_iter3_reg;
reg   [0:0] icmp_ln633_reg_2116_pp0_iter4_reg;
reg   [0:0] icmp_ln633_reg_2116_pp0_iter5_reg;
reg   [0:0] icmp_ln633_reg_2116_pp0_iter6_reg;
wire   [10:0] x_5_fu_854_p2;
reg   [10:0] x_5_reg_2120;
wire   [0:0] icmp_ln643_fu_864_p2;
reg   [0:0] icmp_ln643_reg_2125_pp0_iter1_reg;
reg   [0:0] icmp_ln643_reg_2125_pp0_iter2_reg;
wire   [0:0] cmp161_i_fu_870_p2;
reg   [0:0] cmp161_i_reg_2129;
reg   [0:0] cmp161_i_reg_2129_pp0_iter1_reg;
reg   [0:0] cmp161_i_reg_2129_pp0_iter2_reg;
wire   [0:0] icmp_ln772_fu_892_p2;
reg   [0:0] icmp_ln772_reg_2148;
reg   [0:0] icmp_ln772_reg_2148_pp0_iter1_reg;
reg   [0:0] icmp_ln772_reg_2148_pp0_iter2_reg;
reg   [0:0] icmp_ln772_reg_2148_pp0_iter3_reg;
reg   [0:0] icmp_ln772_reg_2148_pp0_iter4_reg;
reg   [0:0] icmp_ln772_reg_2148_pp0_iter5_reg;
reg   [0:0] icmp_ln772_reg_2148_pp0_iter6_reg;
wire   [0:0] and_ln833_fu_904_p2;
reg   [0:0] and_ln833_reg_2152_pp0_iter1_reg;
reg   [0:0] and_ln833_reg_2152_pp0_iter2_reg;
reg   [0:0] and_ln833_reg_2152_pp0_iter3_reg;
reg   [0:0] and_ln833_reg_2152_pp0_iter4_reg;
reg   [0:0] and_ln833_reg_2152_pp0_iter5_reg;
reg   [0:0] and_ln833_reg_2152_pp0_iter6_reg;
reg   [10:0] lineBuffer_addr_reg_2156;
reg   [10:0] lineBuffer_1_addr_reg_2162;
reg   [10:0] lineBuffer_1_addr_reg_2162_pp0_iter2_reg;
reg   [29:0] InPix_reg_2168;
wire   [9:0] trunc_ln666_fu_920_p1;
reg   [9:0] p_0_1_0_0_09151502_i_load_reg_2188;
reg   [9:0] p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter3_reg;
reg   [9:0] p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter4_reg;
reg   [9:0] p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter5_reg;
reg   [9:0] p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter6_reg;
reg   [9:0] p_0_1_0_0_09091514_i_load_reg_2195;
reg   [9:0] p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter3_reg;
reg   [9:0] p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter4_reg;
reg   [9:0] p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter5_reg;
reg   [9:0] p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter6_reg;
wire   [9:0] trunc_ln654_fu_950_p1;
reg   [9:0] trunc_ln654_reg_2202;
reg   [9:0] tmp_6_i1_reg_2210;
reg   [9:0] tmp_7_i2_reg_2217;
wire   [9:0] trunc_ln654_1_fu_975_p1;
reg   [9:0] trunc_ln654_1_reg_2225;
reg   [9:0] tmp_9_i3_reg_2232;
reg   [9:0] tmp_i4_reg_2238;
reg   [9:0] p_0_0_0_0_09141500_i_load_reg_2245;
reg   [9:0] p_0_0_0_0_09141500_i_load_reg_2245_pp0_iter4_reg;
reg   [9:0] p_0_0_0_0_09141500_i_load_reg_2245_pp0_iter5_reg;
reg   [9:0] p_0_0_0_0_09141500_i_load_reg_2245_pp0_iter6_reg;
reg   [9:0] p_0_2_0_0_09161504_i_load_reg_2250;
reg   [9:0] p_0_2_0_0_09161504_i_load_reg_2250_pp0_iter4_reg;
reg   [9:0] p_0_2_0_0_09161504_i_load_reg_2250_pp0_iter5_reg;
reg   [9:0] p_0_2_0_0_09161504_i_load_reg_2250_pp0_iter6_reg;
reg   [9:0] p_0_0_0950_114941505_i_load_reg_2255;
reg   [9:0] p_0_0_0950_114941505_i_load_reg_2255_pp0_iter4_reg;
reg   [9:0] p_0_0_0950_114941505_i_load_reg_2255_pp0_iter5_reg;
reg   [9:0] p_0_0_0950_114941505_i_load_reg_2255_pp0_iter6_reg;
reg   [9:0] p_0_0_0949_114961507_i_load_reg_2261;
reg   [9:0] p_0_0_0949_114961507_i_load_reg_2261_pp0_iter4_reg;
reg   [9:0] p_0_0_0949_114961507_i_load_reg_2261_pp0_iter5_reg;
reg   [9:0] p_0_0_0949_114961507_i_load_reg_2261_pp0_iter6_reg;
reg   [9:0] p_0_0_0948_114981509_i_load_reg_2266;
reg   [9:0] p_0_0_0948_114981509_i_load_reg_2266_pp0_iter4_reg;
reg   [9:0] p_0_0_0948_114981509_i_load_reg_2266_pp0_iter5_reg;
reg   [9:0] p_0_0_0948_114981509_i_load_reg_2266_pp0_iter6_reg;
reg   [9:0] p_0_0_0_0_09081512_i_load_reg_2272;
reg   [9:0] p_0_0_0_0_09081512_i_load_reg_2272_pp0_iter4_reg;
reg   [9:0] p_0_0_0_0_09081512_i_load_reg_2272_pp0_iter5_reg;
reg   [9:0] p_0_0_0_0_09081512_i_load_reg_2272_pp0_iter6_reg;
reg   [9:0] p_0_2_0_0_09101516_i_load_reg_2277;
reg   [9:0] p_0_2_0_0_09101516_i_load_reg_2277_pp0_iter4_reg;
reg   [9:0] p_0_2_0_0_09101516_i_load_reg_2277_pp0_iter5_reg;
reg   [9:0] p_0_2_0_0_09101516_i_load_reg_2277_pp0_iter6_reg;
reg   [9:0] p_0_0_09501401_i_load_reg_2282;
reg   [9:0] p_0_0_09501401_i_load_reg_2282_pp0_iter4_reg;
reg   [9:0] p_0_0_09501401_i_load_reg_2282_pp0_iter5_reg;
reg   [9:0] p_0_0_09501401_i_load_reg_2282_pp0_iter6_reg;
reg   [9:0] p_0_0_09491404_i_load_reg_2288;
reg   [9:0] p_0_0_09491404_i_load_reg_2288_pp0_iter4_reg;
reg   [9:0] p_0_0_09491404_i_load_reg_2288_pp0_iter5_reg;
reg   [9:0] p_0_0_09491404_i_load_reg_2288_pp0_iter6_reg;
reg   [9:0] p_0_0_09481407_i_load_reg_2293;
reg   [9:0] p_0_0_09481407_i_load_reg_2293_pp0_iter4_reg;
reg   [9:0] p_0_0_09481407_i_load_reg_2293_pp0_iter5_reg;
reg   [9:0] p_0_0_09481407_i_load_reg_2293_pp0_iter6_reg;
reg   [9:0] p_0_0_0950_21431_i_load_reg_2299;
reg   [9:0] p_0_0_0950_21431_i_load_reg_2299_pp0_iter4_reg;
reg   [9:0] p_0_0_0950_21431_i_load_reg_2299_pp0_iter5_reg;
reg   [9:0] p_0_0_0950_21431_i_load_reg_2299_pp0_iter6_reg;
reg   [9:0] p_0_0_0949_21434_i_load_reg_2305;
reg   [9:0] p_0_0_0949_21434_i_load_reg_2305_pp0_iter4_reg;
reg   [9:0] p_0_0_0949_21434_i_load_reg_2305_pp0_iter5_reg;
reg   [9:0] p_0_0_0949_21434_i_load_reg_2305_pp0_iter6_reg;
reg   [9:0] p_0_0_0948_21437_i_load_reg_2310;
reg   [9:0] p_0_0_0948_21437_i_load_reg_2310_pp0_iter4_reg;
reg   [9:0] p_0_0_0948_21437_i_load_reg_2310_pp0_iter5_reg;
reg   [9:0] p_0_0_0948_21437_i_load_reg_2310_pp0_iter6_reg;
wire   [9:0] select_ln710_fu_1055_p3;
wire   [9:0] select_ln710_2_fu_1068_p3;
wire   [9:0] select_ln710_3_fu_1074_p3;
wire   [9:0] select_ln710_5_fu_1087_p3;
wire   [9:0] select_ln710_9_fu_1113_p3;
wire   [9:0] select_ln710_11_fu_1128_p3;
wire   [10:0] zext_ln790_1_fu_1227_p1;
reg   [10:0] zext_ln790_1_reg_2346;
wire   [9:0] trunc_ln61_fu_1237_p1;
reg   [9:0] trunc_ln61_reg_2351;
reg   [0:0] tmp_2_reg_2357;
wire   [10:0] zext_ln791_fu_1249_p1;
reg   [10:0] zext_ln791_reg_2362;
wire   [9:0] trunc_ln61_1_fu_1259_p1;
reg   [9:0] trunc_ln61_1_reg_2367;
reg   [0:0] tmp_3_reg_2373;
wire   [10:0] zext_ln792_fu_1271_p1;
reg   [10:0] zext_ln792_reg_2378;
wire   [9:0] trunc_ln61_2_fu_1281_p1;
reg   [9:0] trunc_ln61_2_reg_2383;
reg   [0:0] tmp_4_reg_2389;
wire   [10:0] zext_ln793_fu_1293_p1;
reg   [10:0] zext_ln793_reg_2394;
wire   [9:0] trunc_ln61_3_fu_1303_p1;
reg   [9:0] trunc_ln61_3_reg_2399;
reg   [0:0] tmp_5_reg_2405;
wire   [2:0] enable_3_fu_1439_p3;
reg   [2:0] enable_3_reg_2410;
wire   [0:0] icmp_ln798_fu_1447_p2;
reg   [0:0] icmp_ln798_reg_2416;
wire   [0:0] icmp_ln799_fu_1453_p2;
reg   [0:0] icmp_ln799_reg_2421;
wire   [0:0] icmp_ln800_fu_1459_p2;
reg   [0:0] icmp_ln800_reg_2426;
wire   [10:0] sub_ln817_fu_1488_p2;
reg   [10:0] sub_ln817_reg_2431;
reg   [10:0] sub_ln817_reg_2431_pp0_iter5_reg;
wire   [10:0] sub_ln818_fu_1504_p2;
reg   [10:0] sub_ln818_reg_2436;
reg   [10:0] sub_ln818_reg_2436_pp0_iter5_reg;
wire   [10:0] sub_ln819_fu_1520_p2;
reg   [10:0] sub_ln819_reg_2441;
reg   [10:0] sub_ln819_reg_2441_pp0_iter5_reg;
wire   [10:0] sub_ln820_fu_1536_p2;
reg   [10:0] sub_ln820_reg_2446;
reg   [10:0] sub_ln820_reg_2446_pp0_iter5_reg;
wire   [5:0] enable_7_fu_1589_p3;
wire   [12:0] add_ln820_1_fu_1684_p2;
reg   [12:0] add_ln820_1_reg_2455;
reg   [11:0] trunc_ln820_1_i_reg_2461;
wire   [11:0] zext_ln763_fu_1706_p1;
wire   [11:0] zext_ln765_fu_1710_p1;
wire   [11:0] r_fu_1764_p3;
wire   [11:0] b_fu_1771_p3;
reg    ap_condition_exit_pp0_iter3_stage0;
wire   [10:0] lineBuffer_1_address0;
wire   [10:0] lineBuffer_1_address1;
wire   [29:0] lineBuffer_1_q1;
wire   [10:0] lineBuffer_address0;
wire   [10:0] lineBuffer_address1;
wire   [29:0] lineBuffer_q1;
reg   [9:0] ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_472_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_0_0_0949_21484_ph_i_reg_469;
reg   [9:0] ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_469;
reg   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0949_21484_ph_i_reg_469;
wire   [9:0] ap_phi_reg_pp0_iter0_p_0_0_0948_21486_ph_i_reg_479;
reg   [9:0] ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_479;
reg   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_479;
reg   [9:0] ap_phi_reg_pp0_iter3_p_0_0_0948_21486_ph_i_reg_479;
wire   [9:0] ap_phi_reg_pp0_iter0_p_0_0_0950_21482_ph_i_reg_488;
reg   [9:0] ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_488;
reg   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_488;
reg   [9:0] ap_phi_reg_pp0_iter3_p_0_0_0950_21482_ph_i_reg_488;
reg   [9:0] ap_phi_mux_downleft_1_phi_fu_500_p4;
wire   [9:0] select_ln710_10_fu_1120_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_downleft_1_reg_497;
reg   [9:0] ap_phi_mux_p_0_0_0948_21438_i_phi_fu_509_p4;
wire   [9:0] select_ln710_12_fu_1135_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_p_0_0_0948_21438_i_reg_506;
reg   [9:0] ap_phi_mux_p_0_0_0949_21435_i_phi_fu_518_p4;
wire   [9:0] select_ln710_13_fu_1143_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_p_0_0_0949_21435_i_reg_515;
reg   [9:0] ap_phi_mux_p_0_0_0950_21432_i_phi_fu_527_p4;
wire   [9:0] select_ln710_14_fu_1150_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_p_0_0_0950_21432_i_reg_524;
reg   [9:0] ap_phi_mux_pix_3_phi_fu_536_p4;
wire   [9:0] select_ln710_1_fu_1061_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_pix_3_reg_533;
reg   [9:0] ap_phi_mux_upleft_1_phi_fu_546_p4;
wire   [9:0] select_ln710_4_fu_1080_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_upleft_1_reg_543;
reg   [9:0] ap_phi_mux_p_0_0_09481408_i_phi_fu_555_p4;
wire   [9:0] select_ln710_6_fu_1093_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_p_0_0_09481408_i_reg_552;
reg   [9:0] ap_phi_mux_p_0_0_09491405_i_phi_fu_564_p4;
wire   [9:0] select_ln710_7_fu_1100_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_p_0_0_09491405_i_reg_561;
reg   [9:0] ap_phi_mux_p_0_0_09501402_i_phi_fu_573_p4;
wire   [9:0] select_ln710_8_fu_1106_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_p_0_0_09501402_i_reg_570;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_2_reg_579;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_2_reg_579;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_2_reg_579;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_2_reg_579;
reg   [9:0] ap_phi_reg_pp0_iter4_downleft_2_reg_579;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_reg_588;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_reg_588;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_reg_588;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_reg_588;
reg   [9:0] ap_phi_reg_pp0_iter4_downleft_reg_588;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_4_reg_597;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_4_reg_597;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_4_reg_597;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_4_reg_597;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_4_reg_597;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_reg_607;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_reg_607;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_reg_607;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_reg_607;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_reg_607;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_2_reg_617;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_2_reg_617;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_2_reg_617;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_2_reg_617;
reg   [9:0] ap_phi_reg_pp0_iter4_upleft_2_reg_617;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_reg_626;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_reg_626;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_reg_626;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_reg_626;
reg   [9:0] ap_phi_reg_pp0_iter4_upleft_reg_626;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_3_reg_635;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_3_reg_635;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_3_reg_635;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_3_reg_635;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_3_reg_635;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_3_reg_635;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_3_reg_635;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_2_reg_663;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_2_reg_663;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_2_reg_663;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_2_reg_663;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_2_reg_663;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_2_reg_663;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_2_reg_663;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_1_reg_691;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_1_reg_691;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_1_reg_691;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_1_reg_691;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_1_reg_691;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_1_reg_691;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_1_reg_691;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_reg_719;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_reg_719;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_reg_719;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_reg_719;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_reg_719;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_reg_719;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_reg_719;
wire   [11:0] ap_phi_reg_pp0_iter0_r_1_reg_747;
reg   [11:0] ap_phi_reg_pp0_iter1_r_1_reg_747;
reg   [11:0] ap_phi_reg_pp0_iter2_r_1_reg_747;
reg   [11:0] ap_phi_reg_pp0_iter3_r_1_reg_747;
reg   [11:0] ap_phi_reg_pp0_iter4_r_1_reg_747;
reg   [11:0] ap_phi_reg_pp0_iter5_r_1_reg_747;
reg   [11:0] ap_phi_reg_pp0_iter6_r_1_reg_747;
reg   [11:0] ap_phi_reg_pp0_iter7_r_1_reg_747;
reg   [11:0] ap_phi_reg_pp0_iter8_r_1_reg_747;
wire   [11:0] ap_phi_reg_pp0_iter0_b_1_reg_756;
reg   [11:0] ap_phi_reg_pp0_iter1_b_1_reg_756;
reg   [11:0] ap_phi_reg_pp0_iter2_b_1_reg_756;
reg   [11:0] ap_phi_reg_pp0_iter3_b_1_reg_756;
reg   [11:0] ap_phi_reg_pp0_iter4_b_1_reg_756;
reg   [11:0] ap_phi_reg_pp0_iter5_b_1_reg_756;
reg   [11:0] ap_phi_reg_pp0_iter6_b_1_reg_756;
reg   [11:0] ap_phi_reg_pp0_iter7_b_1_reg_756;
reg   [11:0] ap_phi_reg_pp0_iter8_b_1_reg_756;
wire   [63:0] zext_ln633_fu_915_p1;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [10:0] x_fu_220;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_z;
reg   [9:0] p_0_0_0_0_09141500_i_fu_224;
reg   [9:0] p_0_1_0_0_09151502_i_fu_228;
reg   [9:0] p_0_2_0_0_09161504_i_fu_232;
reg   [9:0] p_0_0_0950_114941505_i_fu_236;
reg   [9:0] p_0_0_0949_114961507_i_fu_240;
reg   [9:0] p_0_0_0948_114981509_i_fu_244;
reg   [9:0] p_0_0_0_0_09081512_i_fu_248;
reg   [9:0] p_0_1_0_0_09091514_i_fu_252;
reg   [9:0] p_0_2_0_0_09101516_i_fu_256;
reg   [9:0] p_0_0_09501401_i_fu_260;
reg   [9:0] p_0_0_09491404_i_fu_264;
reg   [9:0] p_0_0_09481407_i_fu_268;
reg   [9:0] p_0_0_0950_21431_i_fu_272;
reg   [9:0] p_0_0_0949_21434_i_fu_276;
reg   [9:0] p_0_0_0948_21437_i_fu_280;
reg    imgG_read_local;
wire   [29:0] or_ln835_3_i_fu_1890_p4;
reg    ap_block_pp0_stage0_01001;
reg    imgRB_write_local;
reg    lineBuffer_ce1_local;
reg    lineBuffer_we0_local;
reg    lineBuffer_ce0_local;
reg    lineBuffer_1_ce1_local;
reg    lineBuffer_1_we0_local;
wire   [29:0] LineBufVal_2_fu_1176_p4;
reg    lineBuffer_1_ce0_local;
wire   [0:0] trunc_ln633_fu_860_p1;
wire   [0:0] xor_ln772_fu_876_p2;
wire   [0:0] xor_ln772_1_fu_882_p2;
wire   [14:0] zext_ln772_fu_888_p1;
wire   [0:0] icmp_ln833_fu_898_p2;
wire   [9:0] PixBufVal_2_fu_1158_p3;
wire   [9:0] PixBufVal_1_fu_1164_p3;
wire   [9:0] PixBufVal_fu_1170_p3;
wire   [10:0] zext_ln790_fu_1223_p1;
wire   [10:0] sub_ln790_fu_1231_p2;
wire   [10:0] sub_ln791_fu_1253_p2;
wire   [10:0] sub_ln792_fu_1275_p2;
wire   [10:0] sub_ln793_fu_1297_p2;
wire   [9:0] sub_ln61_fu_1345_p2;
wire   [9:0] sub_ln61_1_fu_1356_p2;
wire   [9:0] sub_ln61_2_fu_1367_p2;
wire   [9:0] sub_ln61_3_fu_1378_p2;
wire   [9:0] agdiff_fu_1350_p3;
wire   [9:0] agdiff_1_fu_1361_p3;
wire   [0:0] enable_fu_1389_p2;
wire   [9:0] agdiff_2_fu_1372_p3;
wire   [0:0] icmp_ln796_fu_1399_p2;
wire   [1:0] or_ln_i_fu_1405_p3;
wire   [1:0] zext_ln769_fu_1395_p1;
wire   [1:0] enable_1_fu_1413_p3;
wire   [9:0] agdiff_3_fu_1383_p3;
wire   [0:0] icmp_ln797_fu_1425_p2;
wire   [2:0] enable_2_fu_1431_p3;
wire   [2:0] zext_ln769_1_fu_1421_p1;
wire   [9:0] select_ln817_fu_1477_p3;
wire   [10:0] zext_ln817_fu_1484_p1;
wire   [9:0] select_ln818_fu_1493_p3;
wire   [10:0] zext_ln818_fu_1500_p1;
wire   [9:0] select_ln819_fu_1509_p3;
wire   [10:0] zext_ln819_fu_1516_p1;
wire   [9:0] select_ln820_fu_1525_p3;
wire   [10:0] zext_ln820_fu_1532_p1;
wire   [3:0] or_ln1_i_fu_1544_p3;
wire   [3:0] zext_ln769_2_fu_1541_p1;
wire   [3:0] enable_4_fu_1551_p3;
wire   [4:0] enable_5_fu_1562_p3;
wire   [4:0] zext_ln769_3_fu_1558_p1;
wire   [4:0] enable_6_fu_1570_p3;
wire   [5:0] or_ln2_i_fu_1581_p3;
wire   [5:0] zext_ln769_4_fu_1577_p1;
wire   [10:0] select_ln817_1_fu_1596_p3;
wire   [10:0] and_ln817_fu_1604_p2;
wire   [10:0] select_ln818_1_fu_1613_p3;
wire   [10:0] and_ln818_fu_1621_p2;
wire  signed [11:0] sext_ln817_fu_1626_p1;
wire  signed [11:0] sext_ln818_fu_1609_p1;
wire   [10:0] select_ln819_1_fu_1636_p3;
wire   [11:0] add_ln817_fu_1630_p2;
wire   [10:0] and_ln819_fu_1644_p2;
wire   [10:0] select_ln820_1_fu_1657_p3;
wire   [10:0] and_ln820_fu_1665_p2;
wire  signed [11:0] sext_ln820_fu_1653_p1;
wire  signed [11:0] sext_ln820_1_fu_1670_p1;
wire   [11:0] add_ln820_fu_1674_p2;
wire  signed [12:0] sext_ln820_2_fu_1680_p1;
wire  signed [12:0] sext_ln818_1_fu_1649_p1;
wire   [12:0] sub_ln820_1_fu_1690_p2;
wire   [9:0] CH_fu_1714_p3;
wire   [0:0] tmp_6_fu_1725_p3;
wire   [11:0] sub_ln820_2_fu_1732_p2;
wire   [11:0] trunc_ln820_2_i_fu_1737_p4;
wire   [11:0] zext_ln817_1_fu_1754_p1;
wire   [11:0] select_ln820_2_fu_1746_p3;
wire   [11:0] zext_ln788_fu_1721_p1;
wire   [11:0] CV_fu_1758_p2;
wire   [1:0] tmp_8_fu_1786_p4;
wire   [0:0] tmp_7_fu_1778_p3;
wire   [0:0] xor_ln827_fu_1806_p2;
wire   [0:0] icmp_ln827_fu_1796_p2;
wire   [0:0] or_ln827_fu_1820_p2;
wire   [9:0] select_ln827_fu_1812_p3;
wire   [9:0] trunc_ln827_fu_1802_p1;
wire   [1:0] tmp_10_fu_1842_p4;
wire   [0:0] tmp_9_fu_1834_p3;
wire   [0:0] xor_ln829_fu_1862_p2;
wire   [0:0] icmp_ln829_fu_1852_p2;
wire   [0:0] or_ln829_fu_1876_p2;
wire   [9:0] select_ln829_fu_1868_p3;
wire   [9:0] trunc_ln829_fu_1858_p1;
wire   [9:0] select_ln829_1_fu_1882_p3;
wire   [9:0] select_ln827_1_fu_1826_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op88_load_state2;
reg    ap_enable_operation_88;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op98_load_state3;
reg    ap_enable_operation_98;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op107_store_state3;
reg    ap_enable_operation_107;
reg    ap_predicate_op90_load_state2;
reg    ap_enable_operation_90;
reg    ap_predicate_op102_load_state3;
reg    ap_enable_operation_102;
reg    ap_predicate_op149_store_state4;
reg    ap_enable_operation_149;
reg    ap_enable_state4_pp0_iter3_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_66;
reg    ap_condition_591;
reg    ap_condition_600;
reg    ap_condition_1711;
reg    ap_condition_1714;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 x_fu_220 = 11'd0;
#0 p_0_0_0_0_09141500_i_fu_224 = 10'd0;
#0 p_0_1_0_0_09151502_i_fu_228 = 10'd0;
#0 p_0_2_0_0_09161504_i_fu_232 = 10'd0;
#0 p_0_0_0950_114941505_i_fu_236 = 10'd0;
#0 p_0_0_0949_114961507_i_fu_240 = 10'd0;
#0 p_0_0_0948_114981509_i_fu_244 = 10'd0;
#0 p_0_0_0_0_09081512_i_fu_248 = 10'd0;
#0 p_0_1_0_0_09091514_i_fu_252 = 10'd0;
#0 p_0_2_0_0_09101516_i_fu_256 = 10'd0;
#0 p_0_0_09501401_i_fu_260 = 10'd0;
#0 p_0_0_09491404_i_fu_264 = 10'd0;
#0 p_0_0_09481407_i_fu_268 = 10'd0;
#0 p_0_0_0950_21431_i_fu_272 = 10'd0;
#0 p_0_0_0949_21434_i_fu_276 = 10'd0;
#0 p_0_0_0948_21437_i_fu_280 = 10'd0;
#0 ap_done_reg = 1'b0;
end

design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 30 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
lineBuffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_1_address0),
    .ce0(lineBuffer_1_ce0_local),
    .we0(lineBuffer_1_we0_local),
    .d0(LineBufVal_2_fu_1176_p4),
    .address1(lineBuffer_1_address1),
    .ce1(lineBuffer_1_ce1_local),
    .q1(lineBuffer_1_q1)
);

design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 30 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
lineBuffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_address0),
    .ce0(lineBuffer_ce0_local),
    .we0(lineBuffer_we0_local),
    .d0(InPix_reg_2168),
    .address1(lineBuffer_address1),
    .ce1(lineBuffer_ce1_local),
    .q1(lineBuffer_q1)
);

design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter3_stage0)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_591)) begin
        if ((1'b1 == ap_condition_66)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_479 <= {{imgG_dout[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_479 <= ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_479;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_591)) begin
        if ((1'b1 == ap_condition_66)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0949_21484_ph_i_reg_469 <= {{imgG_dout[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0949_21484_ph_i_reg_469 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_469;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_591)) begin
        if ((1'b1 == ap_condition_66)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_488 <= trunc_ln666_fu_920_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_488 <= ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_488;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_600)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0948_21486_ph_i_reg_479 <= {{lineBuffer_q1[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0948_21486_ph_i_reg_479 <= ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_479;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_600)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0950_21482_ph_i_reg_488 <= trunc_ln654_fu_950_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0950_21482_ph_i_reg_488 <= ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_488;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_2_reg_579 <= p_0_0_0948_21437_i_fu_280;
        end else if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_2_reg_579 <= select_ln710_9_fu_1113_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downleft_2_reg_579 <= ap_phi_reg_pp0_iter3_downleft_2_reg_579;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_reg_588 <= p_0_0_0950_21431_i_fu_272;
        end else if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_reg_588 <= select_ln710_11_fu_1128_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downleft_reg_588 <= ap_phi_reg_pp0_iter3_downleft_reg_588;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_4_reg_597 <= p_0_0_0948_114981509_i_fu_244;
        end else if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_4_reg_597 <= select_ln710_2_fu_1068_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_4_reg_597 <= ap_phi_reg_pp0_iter3_pix_4_reg_597;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_reg_607 <= p_0_0_0950_114941505_i_fu_236;
        end else if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_reg_607 <= select_ln710_fu_1055_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_reg_607 <= ap_phi_reg_pp0_iter3_pix_reg_607;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_2_reg_617 <= p_0_0_09481407_i_fu_268;
        end else if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_2_reg_617 <= select_ln710_3_fu_1074_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upleft_2_reg_617 <= ap_phi_reg_pp0_iter3_upleft_2_reg_617;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_reg_626 <= p_0_0_09501401_i_fu_260;
        end else if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_reg_626 <= select_ln710_5_fu_1087_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upleft_reg_626 <= ap_phi_reg_pp0_iter3_upleft_reg_626;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd63) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd62) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd31) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd30) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd60) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd56) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd52) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg 
    == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd48) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd26) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd24) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd10) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd8) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter6_en_rgd_1_reg_691 <= 1'd1;
    end else if (((~(enable_7_fu_1589_p3 == 6'd33) & ~(enable_7_fu_1589_p3 == 6'd32) & ~(enable_7_fu_1589_p3 == 6'd1) & ~(enable_7_fu_1589_p3 == 6'd0) & ~(enable_7_fu_1589_p3 == 6'd26) & ~(enable_7_fu_1589_p3 == 6'd24) & ~(enable_7_fu_1589_p3 == 6'd10) & ~(enable_7_fu_1589_p3 == 6'd8) & ~(enable_7_fu_1589_p3 == 6'd60) & ~(enable_7_fu_1589_p3 == 6'd56) & ~(enable_7_fu_1589_p3 == 6'd52) & ~(enable_7_fu_1589_p3 == 6'd48) & ~(enable_7_fu_1589_p3 == 6'd15) & ~(enable_7_fu_1589_p3 == 6'd11) & ~(enable_7_fu_1589_p3 == 6'd7) & ~(enable_7_fu_1589_p3 == 6'd3) & ~(enable_7_fu_1589_p3 == 6'd55) & ~(enable_7_fu_1589_p3 == 6'd53) & ~(enable_7_fu_1589_p3 == 6'd39) & ~(enable_7_fu_1589_p3 == 6'd37) & ~(enable_7_fu_1589_p3 == 6'd63) & ~(enable_7_fu_1589_p3 == 6'd62) & ~(enable_7_fu_1589_p3 == 6'd31) & ~(enable_7_fu_1589_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 
    == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd55) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd53) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd39) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd37) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd15) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd11) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd7) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd3) & (icmp_ln772_reg_2148_pp0_iter4_reg 
    == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd33) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd32) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd1) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd0) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter6_en_rgd_1_reg_691 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_en_rgd_1_reg_691 <= ap_phi_reg_pp0_iter5_en_rgd_1_reg_691;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd55) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd53) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd39) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd37) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd60) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd56) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd52) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg 
    == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd48) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd33) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd32) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd1) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd0) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter6_en_rgd_2_reg_663 <= 1'd1;
    end else if (((~(enable_7_fu_1589_p3 == 6'd33) & ~(enable_7_fu_1589_p3 == 6'd32) & ~(enable_7_fu_1589_p3 == 6'd1) & ~(enable_7_fu_1589_p3 == 6'd0) & ~(enable_7_fu_1589_p3 == 6'd26) & ~(enable_7_fu_1589_p3 == 6'd24) & ~(enable_7_fu_1589_p3 == 6'd10) & ~(enable_7_fu_1589_p3 == 6'd8) & ~(enable_7_fu_1589_p3 == 6'd60) & ~(enable_7_fu_1589_p3 == 6'd56) & ~(enable_7_fu_1589_p3 == 6'd52) & ~(enable_7_fu_1589_p3 == 6'd48) & ~(enable_7_fu_1589_p3 == 6'd15) & ~(enable_7_fu_1589_p3 == 6'd11) & ~(enable_7_fu_1589_p3 == 6'd7) & ~(enable_7_fu_1589_p3 == 6'd3) & ~(enable_7_fu_1589_p3 == 6'd55) & ~(enable_7_fu_1589_p3 == 6'd53) & ~(enable_7_fu_1589_p3 == 6'd39) & ~(enable_7_fu_1589_p3 == 6'd37) & ~(enable_7_fu_1589_p3 == 6'd63) & ~(enable_7_fu_1589_p3 == 6'd62) & ~(enable_7_fu_1589_p3 == 6'd31) & ~(enable_7_fu_1589_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 
    == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd63) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd62) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd31) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd30) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd15) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd11) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd7) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd3) & (icmp_ln772_reg_2148_pp0_iter4_reg 
    == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd26) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd24) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd10) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd8) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter6_en_rgd_2_reg_663 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_en_rgd_2_reg_663 <= ap_phi_reg_pp0_iter5_en_rgd_2_reg_663;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd15) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd11) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd7) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd3) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd26) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd24) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd10) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg 
    == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd8) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd33) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd32) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd1) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd0) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter6_en_rgd_3_reg_635 <= 1'd1;
    end else if (((~(enable_7_fu_1589_p3 == 6'd33) & ~(enable_7_fu_1589_p3 == 6'd32) & ~(enable_7_fu_1589_p3 == 6'd1) & ~(enable_7_fu_1589_p3 == 6'd0) & ~(enable_7_fu_1589_p3 == 6'd26) & ~(enable_7_fu_1589_p3 == 6'd24) & ~(enable_7_fu_1589_p3 == 6'd10) & ~(enable_7_fu_1589_p3 == 6'd8) & ~(enable_7_fu_1589_p3 == 6'd60) & ~(enable_7_fu_1589_p3 == 6'd56) & ~(enable_7_fu_1589_p3 == 6'd52) & ~(enable_7_fu_1589_p3 == 6'd48) & ~(enable_7_fu_1589_p3 == 6'd15) & ~(enable_7_fu_1589_p3 == 6'd11) & ~(enable_7_fu_1589_p3 == 6'd7) & ~(enable_7_fu_1589_p3 == 6'd3) & ~(enable_7_fu_1589_p3 == 6'd55) & ~(enable_7_fu_1589_p3 == 6'd53) & ~(enable_7_fu_1589_p3 == 6'd39) & ~(enable_7_fu_1589_p3 == 6'd37) & ~(enable_7_fu_1589_p3 == 6'd63) & ~(enable_7_fu_1589_p3 == 6'd62) & ~(enable_7_fu_1589_p3 == 6'd31) & ~(enable_7_fu_1589_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 
    == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd63) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd62) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd31) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd30) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd55) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd53) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd39) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd37) & (icmp_ln772_reg_2148_pp0_iter4_reg 
    == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd60) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd56) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd52) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd48) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter6_en_rgd_3_reg_635 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_en_rgd_3_reg_635 <= ap_phi_reg_pp0_iter5_en_rgd_3_reg_635;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd63) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd62) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd31) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd30) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd55) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd53) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd39) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg 
    == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd37) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd15) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd11) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd7) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd3) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter6_en_rgd_reg_719 <= 1'd1;
    end else if (((~(enable_7_fu_1589_p3 == 6'd33) & ~(enable_7_fu_1589_p3 == 6'd32) & ~(enable_7_fu_1589_p3 == 6'd1) & ~(enable_7_fu_1589_p3 == 6'd0) & ~(enable_7_fu_1589_p3 == 6'd26) & ~(enable_7_fu_1589_p3 == 6'd24) & ~(enable_7_fu_1589_p3 == 6'd10) & ~(enable_7_fu_1589_p3 == 6'd8) & ~(enable_7_fu_1589_p3 == 6'd60) & ~(enable_7_fu_1589_p3 == 6'd56) & ~(enable_7_fu_1589_p3 == 6'd52) & ~(enable_7_fu_1589_p3 == 6'd48) & ~(enable_7_fu_1589_p3 == 6'd15) & ~(enable_7_fu_1589_p3 == 6'd11) & ~(enable_7_fu_1589_p3 == 6'd7) & ~(enable_7_fu_1589_p3 == 6'd3) & ~(enable_7_fu_1589_p3 == 6'd55) & ~(enable_7_fu_1589_p3 == 6'd53) & ~(enable_7_fu_1589_p3 == 6'd39) & ~(enable_7_fu_1589_p3 == 6'd37) & ~(enable_7_fu_1589_p3 == 6'd63) & ~(enable_7_fu_1589_p3 == 6'd62) & ~(enable_7_fu_1589_p3 == 6'd31) & ~(enable_7_fu_1589_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 
    == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd60) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd56) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd52) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd48) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd26) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd24) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd10) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd8) & (icmp_ln772_reg_2148_pp0_iter4_reg 
    == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (((((enable_7_fu_1589_p3 == 6'd33) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)) | ((enable_7_fu_1589_p3 == 6'd32) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd1) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0))) | ((enable_7_fu_1589_p3 == 6'd0) & (icmp_ln772_reg_2148_pp0_iter4_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter4_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter6_en_rgd_reg_719 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_en_rgd_reg_719 <= ap_phi_reg_pp0_iter5_en_rgd_reg_719;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp_ln772_reg_2148_pp0_iter6_reg == 1'd0) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_b_1_reg_756 <= zext_ln765_fu_1710_p1;
        end else if (((icmp_ln772_reg_2148_pp0_iter6_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_b_1_reg_756 <= b_fu_1771_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_b_1_reg_756 <= ap_phi_reg_pp0_iter7_b_1_reg_756;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((icmp_ln772_reg_2148_pp0_iter6_reg == 1'd0) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_r_1_reg_747 <= zext_ln763_fu_1706_p1;
        end else if (((icmp_ln772_reg_2148_pp0_iter6_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_r_1_reg_747 <= r_fu_1764_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_r_1_reg_747 <= ap_phi_reg_pp0_iter7_r_1_reg_747;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_09481407_i_fu_268 <= p_0_0_09481408_lcssa1458_i;
        end else if (((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_0_09481407_i_fu_268 <= ap_phi_mux_p_0_0_09481408_i_phi_fu_555_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0948_114981509_i_fu_244 <= p_0_0_0948_114981510_lcssa1546_i;
        end else if ((1'b1 == ap_condition_1711)) begin
            p_0_0_0948_114981509_i_fu_244 <= tmp_7_i2_reg_2217;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0948_21437_i_fu_280 <= p_0_0_0948_21438_lcssa1470_i;
        end else if (((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_0_0948_21437_i_fu_280 <= ap_phi_mux_p_0_0_0948_21438_i_phi_fu_509_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_09491404_i_fu_264 <= p_0_0_09491405_lcssa1456_i;
        end else if (((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_0_09491404_i_fu_264 <= ap_phi_mux_p_0_0_09491405_i_phi_fu_564_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0949_114961507_i_fu_240 <= p_0_0_0949_114961508_lcssa1544_i;
        end else if ((1'b1 == ap_condition_1711)) begin
            p_0_0_0949_114961507_i_fu_240 <= tmp_6_i1_reg_2210;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0949_21434_i_fu_276 <= p_0_0_0949_21435_lcssa1468_i;
        end else if (((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_0_0949_21434_i_fu_276 <= ap_phi_mux_p_0_0_0949_21435_i_phi_fu_518_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_600)) begin
            p_0_0_0949_21484_ph_i_reg_469 <= {{lineBuffer_q1[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            p_0_0_0949_21484_ph_i_reg_469 <= ap_phi_reg_pp0_iter2_p_0_0_0949_21484_ph_i_reg_469;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_09501401_i_fu_260 <= p_0_0_09501402_lcssa1454_i;
        end else if (((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_0_09501401_i_fu_260 <= ap_phi_mux_p_0_0_09501402_i_phi_fu_573_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0950_114941505_i_fu_236 <= p_0_0_0950_114941506_lcssa1542_i;
        end else if ((1'b1 == ap_condition_1711)) begin
            p_0_0_0950_114941505_i_fu_236 <= trunc_ln654_reg_2202;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0950_21431_i_fu_272 <= p_0_0_0950_21432_lcssa1466_i;
        end else if (((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_0_0950_21431_i_fu_272 <= ap_phi_mux_p_0_0_0950_21432_i_phi_fu_527_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_09081512_i_fu_248 <= p_0_0_0_0_09081511_lcssa1548_i;
        end else if ((1'b1 == ap_condition_1711)) begin
            p_0_0_0_0_09081512_i_fu_248 <= ap_phi_reg_pp0_iter3_p_0_0_0950_21482_ph_i_reg_488;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_09141500_i_fu_224 <= p_0_0_0_0_09141499_lcssa1536_i;
        end else if ((1'b1 == ap_condition_1711)) begin
            p_0_0_0_0_09141500_i_fu_224 <= trunc_ln654_1_reg_2225;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_1_0_0_09091514_i_fu_252 <= p_0_1_0_0_09091513_lcssa1550_i;
        end else if ((1'b1 == ap_condition_1714)) begin
            p_0_1_0_0_09091514_i_fu_252 <= ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_472_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_1_0_0_09151502_i_fu_228 <= p_0_1_0_0_09151501_lcssa1538_i;
        end else if ((1'b1 == ap_condition_1714)) begin
            p_0_1_0_0_09151502_i_fu_228 <= {{lineBuffer_1_q1[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_09101516_i_fu_256 <= p_0_2_0_0_09101515_lcssa1552_i;
        end else if ((1'b1 == ap_condition_1711)) begin
            p_0_2_0_0_09101516_i_fu_256 <= ap_phi_reg_pp0_iter3_p_0_0_0948_21486_ph_i_reg_479;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_09161504_i_fu_232 <= p_0_2_0_0_09161503_lcssa1540_i;
        end else if ((1'b1 == ap_condition_1711)) begin
            p_0_2_0_0_09161504_i_fu_232 <= tmp_i4_reg_2238;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            pix_3_reg_533 <= p_0_0_0949_114961507_i_fu_240;
        end else if (((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0))) begin
            pix_3_reg_533 <= select_ln710_1_fu_1061_p3;
        end else if (~(icmp_ln633_reg_2116_pp0_iter2_reg == 1'd1)) begin
            pix_3_reg_533 <= ap_phi_reg_pp0_iter3_pix_3_reg_533;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln633_fu_848_p2 == 1'd0))) begin
            x_fu_220 <= x_5_fu_854_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_220 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        InPix_reg_2168 <= imgG_dout;
        and_ln833_reg_2152 <= and_ln833_fu_904_p2;
        and_ln833_reg_2152_pp0_iter1_reg <= and_ln833_reg_2152;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp161_i_reg_2129 <= cmp161_i_fu_870_p2;
        cmp161_i_reg_2129_pp0_iter1_reg <= cmp161_i_reg_2129;
        icmp_ln633_reg_2116 <= icmp_ln633_fu_848_p2;
        icmp_ln633_reg_2116_pp0_iter1_reg <= icmp_ln633_reg_2116;
        icmp_ln643_reg_2125 <= icmp_ln643_fu_864_p2;
        icmp_ln643_reg_2125_pp0_iter1_reg <= icmp_ln643_reg_2125;
        icmp_ln772_reg_2148 <= icmp_ln772_fu_892_p2;
        icmp_ln772_reg_2148_pp0_iter1_reg <= icmp_ln772_reg_2148;
        lineBuffer_1_addr_reg_2162 <= zext_ln633_fu_915_p1;
        lineBuffer_addr_reg_2156 <= zext_ln633_fu_915_p1;
        x_5_reg_2120 <= x_5_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln820_1_reg_2455 <= add_ln820_1_fu_1684_p2;
        and_ln833_reg_2152_pp0_iter2_reg <= and_ln833_reg_2152_pp0_iter1_reg;
        and_ln833_reg_2152_pp0_iter3_reg <= and_ln833_reg_2152_pp0_iter2_reg;
        and_ln833_reg_2152_pp0_iter4_reg <= and_ln833_reg_2152_pp0_iter3_reg;
        and_ln833_reg_2152_pp0_iter5_reg <= and_ln833_reg_2152_pp0_iter4_reg;
        and_ln833_reg_2152_pp0_iter6_reg <= and_ln833_reg_2152_pp0_iter5_reg;
        and_ln833_reg_2152_pp0_iter7_reg <= and_ln833_reg_2152_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        cmp161_i_reg_2129_pp0_iter2_reg <= cmp161_i_reg_2129_pp0_iter1_reg;
        enable_3_reg_2410 <= enable_3_fu_1439_p3;
        icmp_ln633_reg_2116_pp0_iter2_reg <= icmp_ln633_reg_2116_pp0_iter1_reg;
        icmp_ln633_reg_2116_pp0_iter3_reg <= icmp_ln633_reg_2116_pp0_iter2_reg;
        icmp_ln633_reg_2116_pp0_iter4_reg <= icmp_ln633_reg_2116_pp0_iter3_reg;
        icmp_ln633_reg_2116_pp0_iter5_reg <= icmp_ln633_reg_2116_pp0_iter4_reg;
        icmp_ln633_reg_2116_pp0_iter6_reg <= icmp_ln633_reg_2116_pp0_iter5_reg;
        icmp_ln643_reg_2125_pp0_iter2_reg <= icmp_ln643_reg_2125_pp0_iter1_reg;
        icmp_ln772_reg_2148_pp0_iter2_reg <= icmp_ln772_reg_2148_pp0_iter1_reg;
        icmp_ln772_reg_2148_pp0_iter3_reg <= icmp_ln772_reg_2148_pp0_iter2_reg;
        icmp_ln772_reg_2148_pp0_iter4_reg <= icmp_ln772_reg_2148_pp0_iter3_reg;
        icmp_ln772_reg_2148_pp0_iter5_reg <= icmp_ln772_reg_2148_pp0_iter4_reg;
        icmp_ln772_reg_2148_pp0_iter6_reg <= icmp_ln772_reg_2148_pp0_iter5_reg;
        icmp_ln798_reg_2416 <= icmp_ln798_fu_1447_p2;
        icmp_ln799_reg_2421 <= icmp_ln799_fu_1453_p2;
        icmp_ln800_reg_2426 <= icmp_ln800_fu_1459_p2;
        lineBuffer_1_addr_reg_2162_pp0_iter2_reg <= lineBuffer_1_addr_reg_2162;
        p_0_0_09481407_i_load_reg_2293_pp0_iter4_reg <= p_0_0_09481407_i_load_reg_2293;
        p_0_0_09481407_i_load_reg_2293_pp0_iter5_reg <= p_0_0_09481407_i_load_reg_2293_pp0_iter4_reg;
        p_0_0_09481407_i_load_reg_2293_pp0_iter6_reg <= p_0_0_09481407_i_load_reg_2293_pp0_iter5_reg;
        p_0_0_0948_114981509_i_load_reg_2266_pp0_iter4_reg <= p_0_0_0948_114981509_i_load_reg_2266;
        p_0_0_0948_114981509_i_load_reg_2266_pp0_iter5_reg <= p_0_0_0948_114981509_i_load_reg_2266_pp0_iter4_reg;
        p_0_0_0948_114981509_i_load_reg_2266_pp0_iter6_reg <= p_0_0_0948_114981509_i_load_reg_2266_pp0_iter5_reg;
        p_0_0_0948_21437_i_load_reg_2310_pp0_iter4_reg <= p_0_0_0948_21437_i_load_reg_2310;
        p_0_0_0948_21437_i_load_reg_2310_pp0_iter5_reg <= p_0_0_0948_21437_i_load_reg_2310_pp0_iter4_reg;
        p_0_0_0948_21437_i_load_reg_2310_pp0_iter6_reg <= p_0_0_0948_21437_i_load_reg_2310_pp0_iter5_reg;
        p_0_0_09491404_i_load_reg_2288_pp0_iter4_reg <= p_0_0_09491404_i_load_reg_2288;
        p_0_0_09491404_i_load_reg_2288_pp0_iter5_reg <= p_0_0_09491404_i_load_reg_2288_pp0_iter4_reg;
        p_0_0_09491404_i_load_reg_2288_pp0_iter6_reg <= p_0_0_09491404_i_load_reg_2288_pp0_iter5_reg;
        p_0_0_0949_114961507_i_load_reg_2261_pp0_iter4_reg <= p_0_0_0949_114961507_i_load_reg_2261;
        p_0_0_0949_114961507_i_load_reg_2261_pp0_iter5_reg <= p_0_0_0949_114961507_i_load_reg_2261_pp0_iter4_reg;
        p_0_0_0949_114961507_i_load_reg_2261_pp0_iter6_reg <= p_0_0_0949_114961507_i_load_reg_2261_pp0_iter5_reg;
        p_0_0_0949_21434_i_load_reg_2305_pp0_iter4_reg <= p_0_0_0949_21434_i_load_reg_2305;
        p_0_0_0949_21434_i_load_reg_2305_pp0_iter5_reg <= p_0_0_0949_21434_i_load_reg_2305_pp0_iter4_reg;
        p_0_0_0949_21434_i_load_reg_2305_pp0_iter6_reg <= p_0_0_0949_21434_i_load_reg_2305_pp0_iter5_reg;
        p_0_0_09501401_i_load_reg_2282_pp0_iter4_reg <= p_0_0_09501401_i_load_reg_2282;
        p_0_0_09501401_i_load_reg_2282_pp0_iter5_reg <= p_0_0_09501401_i_load_reg_2282_pp0_iter4_reg;
        p_0_0_09501401_i_load_reg_2282_pp0_iter6_reg <= p_0_0_09501401_i_load_reg_2282_pp0_iter5_reg;
        p_0_0_0950_114941505_i_load_reg_2255_pp0_iter4_reg <= p_0_0_0950_114941505_i_load_reg_2255;
        p_0_0_0950_114941505_i_load_reg_2255_pp0_iter5_reg <= p_0_0_0950_114941505_i_load_reg_2255_pp0_iter4_reg;
        p_0_0_0950_114941505_i_load_reg_2255_pp0_iter6_reg <= p_0_0_0950_114941505_i_load_reg_2255_pp0_iter5_reg;
        p_0_0_0950_21431_i_load_reg_2299_pp0_iter4_reg <= p_0_0_0950_21431_i_load_reg_2299;
        p_0_0_0950_21431_i_load_reg_2299_pp0_iter5_reg <= p_0_0_0950_21431_i_load_reg_2299_pp0_iter4_reg;
        p_0_0_0950_21431_i_load_reg_2299_pp0_iter6_reg <= p_0_0_0950_21431_i_load_reg_2299_pp0_iter5_reg;
        p_0_0_0_0_09081512_i_load_reg_2272_pp0_iter4_reg <= p_0_0_0_0_09081512_i_load_reg_2272;
        p_0_0_0_0_09081512_i_load_reg_2272_pp0_iter5_reg <= p_0_0_0_0_09081512_i_load_reg_2272_pp0_iter4_reg;
        p_0_0_0_0_09081512_i_load_reg_2272_pp0_iter6_reg <= p_0_0_0_0_09081512_i_load_reg_2272_pp0_iter5_reg;
        p_0_0_0_0_09141500_i_load_reg_2245_pp0_iter4_reg <= p_0_0_0_0_09141500_i_load_reg_2245;
        p_0_0_0_0_09141500_i_load_reg_2245_pp0_iter5_reg <= p_0_0_0_0_09141500_i_load_reg_2245_pp0_iter4_reg;
        p_0_0_0_0_09141500_i_load_reg_2245_pp0_iter6_reg <= p_0_0_0_0_09141500_i_load_reg_2245_pp0_iter5_reg;
        p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter3_reg <= p_0_1_0_0_09091514_i_load_reg_2195;
        p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter4_reg <= p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter3_reg;
        p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter5_reg <= p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter4_reg;
        p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter6_reg <= p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter5_reg;
        p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter3_reg <= p_0_1_0_0_09151502_i_load_reg_2188;
        p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter4_reg <= p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter3_reg;
        p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter5_reg <= p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter4_reg;
        p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter6_reg <= p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter5_reg;
        p_0_2_0_0_09101516_i_load_reg_2277_pp0_iter4_reg <= p_0_2_0_0_09101516_i_load_reg_2277;
        p_0_2_0_0_09101516_i_load_reg_2277_pp0_iter5_reg <= p_0_2_0_0_09101516_i_load_reg_2277_pp0_iter4_reg;
        p_0_2_0_0_09101516_i_load_reg_2277_pp0_iter6_reg <= p_0_2_0_0_09101516_i_load_reg_2277_pp0_iter5_reg;
        p_0_2_0_0_09161504_i_load_reg_2250_pp0_iter4_reg <= p_0_2_0_0_09161504_i_load_reg_2250;
        p_0_2_0_0_09161504_i_load_reg_2250_pp0_iter5_reg <= p_0_2_0_0_09161504_i_load_reg_2250_pp0_iter4_reg;
        p_0_2_0_0_09161504_i_load_reg_2250_pp0_iter6_reg <= p_0_2_0_0_09161504_i_load_reg_2250_pp0_iter5_reg;
        pix_3_reg_533_pp0_iter4_reg <= pix_3_reg_533;
        pix_3_reg_533_pp0_iter5_reg <= pix_3_reg_533_pp0_iter4_reg;
        pix_3_reg_533_pp0_iter6_reg <= pix_3_reg_533_pp0_iter5_reg;
        pix_3_reg_533_pp0_iter7_reg <= pix_3_reg_533_pp0_iter6_reg;
        pix_4_reg_597_pp0_iter5_reg <= pix_4_reg_597;
        pix_4_reg_597_pp0_iter6_reg <= pix_4_reg_597_pp0_iter5_reg;
        pix_reg_607_pp0_iter5_reg <= pix_reg_607;
        pix_reg_607_pp0_iter6_reg <= pix_reg_607_pp0_iter5_reg;
        sub_ln817_reg_2431 <= sub_ln817_fu_1488_p2;
        sub_ln817_reg_2431_pp0_iter5_reg <= sub_ln817_reg_2431;
        sub_ln818_reg_2436 <= sub_ln818_fu_1504_p2;
        sub_ln818_reg_2436_pp0_iter5_reg <= sub_ln818_reg_2436;
        sub_ln819_reg_2441 <= sub_ln819_fu_1520_p2;
        sub_ln819_reg_2441_pp0_iter5_reg <= sub_ln819_reg_2441;
        sub_ln820_reg_2446 <= sub_ln820_fu_1536_p2;
        sub_ln820_reg_2446_pp0_iter5_reg <= sub_ln820_reg_2446;
        tmp_2_reg_2357 <= sub_ln790_fu_1231_p2[32'd10];
        tmp_3_reg_2373 <= sub_ln791_fu_1253_p2[32'd10];
        tmp_4_reg_2389 <= sub_ln792_fu_1275_p2[32'd10];
        tmp_5_reg_2405 <= sub_ln793_fu_1297_p2[32'd10];
        tmp_6_i1_reg_2210 <= {{lineBuffer_q1[19:10]}};
        tmp_7_i2_reg_2217 <= {{lineBuffer_q1[29:20]}};
        tmp_9_i3_reg_2232 <= {{lineBuffer_1_q1[19:10]}};
        tmp_i4_reg_2238 <= {{lineBuffer_1_q1[29:20]}};
        trunc_ln61_1_reg_2367 <= trunc_ln61_1_fu_1259_p1;
        trunc_ln61_2_reg_2383 <= trunc_ln61_2_fu_1281_p1;
        trunc_ln61_3_reg_2399 <= trunc_ln61_3_fu_1303_p1;
        trunc_ln61_reg_2351 <= trunc_ln61_fu_1237_p1;
        trunc_ln654_1_reg_2225 <= trunc_ln654_1_fu_975_p1;
        trunc_ln654_reg_2202 <= trunc_ln654_fu_950_p1;
        trunc_ln820_1_i_reg_2461 <= {{sub_ln820_1_fu_1690_p2[12:1]}};
        zext_ln790_1_reg_2346[9 : 0] <= zext_ln790_1_fu_1227_p1[9 : 0];
        zext_ln791_reg_2362[9 : 0] <= zext_ln791_fu_1249_p1[9 : 0];
        zext_ln792_reg_2378[9 : 0] <= zext_ln792_fu_1271_p1[9 : 0];
        zext_ln793_reg_2394[9 : 0] <= zext_ln793_fu_1293_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_b_1_reg_756 <= ap_phi_reg_pp0_iter0_b_1_reg_756;
        ap_phi_reg_pp0_iter1_downleft_2_reg_579 <= ap_phi_reg_pp0_iter0_downleft_2_reg_579;
        ap_phi_reg_pp0_iter1_downleft_reg_588 <= ap_phi_reg_pp0_iter0_downleft_reg_588;
        ap_phi_reg_pp0_iter1_en_rgd_1_reg_691 <= ap_phi_reg_pp0_iter0_en_rgd_1_reg_691;
        ap_phi_reg_pp0_iter1_en_rgd_2_reg_663 <= ap_phi_reg_pp0_iter0_en_rgd_2_reg_663;
        ap_phi_reg_pp0_iter1_en_rgd_3_reg_635 <= ap_phi_reg_pp0_iter0_en_rgd_3_reg_635;
        ap_phi_reg_pp0_iter1_en_rgd_reg_719 <= ap_phi_reg_pp0_iter0_en_rgd_reg_719;
        ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_479 <= ap_phi_reg_pp0_iter0_p_0_0_0948_21486_ph_i_reg_479;
        ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_469 <= ap_phi_reg_pp0_iter0_p_0_0_0949_21484_ph_i_reg_469;
        ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_488 <= ap_phi_reg_pp0_iter0_p_0_0_0950_21482_ph_i_reg_488;
        ap_phi_reg_pp0_iter1_pix_4_reg_597 <= ap_phi_reg_pp0_iter0_pix_4_reg_597;
        ap_phi_reg_pp0_iter1_pix_reg_607 <= ap_phi_reg_pp0_iter0_pix_reg_607;
        ap_phi_reg_pp0_iter1_r_1_reg_747 <= ap_phi_reg_pp0_iter0_r_1_reg_747;
        ap_phi_reg_pp0_iter1_upleft_2_reg_617 <= ap_phi_reg_pp0_iter0_upleft_2_reg_617;
        ap_phi_reg_pp0_iter1_upleft_reg_626 <= ap_phi_reg_pp0_iter0_upleft_reg_626;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_b_1_reg_756 <= ap_phi_reg_pp0_iter1_b_1_reg_756;
        ap_phi_reg_pp0_iter2_downleft_2_reg_579 <= ap_phi_reg_pp0_iter1_downleft_2_reg_579;
        ap_phi_reg_pp0_iter2_downleft_reg_588 <= ap_phi_reg_pp0_iter1_downleft_reg_588;
        ap_phi_reg_pp0_iter2_en_rgd_1_reg_691 <= ap_phi_reg_pp0_iter1_en_rgd_1_reg_691;
        ap_phi_reg_pp0_iter2_en_rgd_2_reg_663 <= ap_phi_reg_pp0_iter1_en_rgd_2_reg_663;
        ap_phi_reg_pp0_iter2_en_rgd_3_reg_635 <= ap_phi_reg_pp0_iter1_en_rgd_3_reg_635;
        ap_phi_reg_pp0_iter2_en_rgd_reg_719 <= ap_phi_reg_pp0_iter1_en_rgd_reg_719;
        ap_phi_reg_pp0_iter2_pix_4_reg_597 <= ap_phi_reg_pp0_iter1_pix_4_reg_597;
        ap_phi_reg_pp0_iter2_pix_reg_607 <= ap_phi_reg_pp0_iter1_pix_reg_607;
        ap_phi_reg_pp0_iter2_r_1_reg_747 <= ap_phi_reg_pp0_iter1_r_1_reg_747;
        ap_phi_reg_pp0_iter2_upleft_2_reg_617 <= ap_phi_reg_pp0_iter1_upleft_2_reg_617;
        ap_phi_reg_pp0_iter2_upleft_reg_626 <= ap_phi_reg_pp0_iter1_upleft_reg_626;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_b_1_reg_756 <= ap_phi_reg_pp0_iter2_b_1_reg_756;
        ap_phi_reg_pp0_iter3_downleft_2_reg_579 <= ap_phi_reg_pp0_iter2_downleft_2_reg_579;
        ap_phi_reg_pp0_iter3_downleft_reg_588 <= ap_phi_reg_pp0_iter2_downleft_reg_588;
        ap_phi_reg_pp0_iter3_en_rgd_1_reg_691 <= ap_phi_reg_pp0_iter2_en_rgd_1_reg_691;
        ap_phi_reg_pp0_iter3_en_rgd_2_reg_663 <= ap_phi_reg_pp0_iter2_en_rgd_2_reg_663;
        ap_phi_reg_pp0_iter3_en_rgd_3_reg_635 <= ap_phi_reg_pp0_iter2_en_rgd_3_reg_635;
        ap_phi_reg_pp0_iter3_en_rgd_reg_719 <= ap_phi_reg_pp0_iter2_en_rgd_reg_719;
        ap_phi_reg_pp0_iter3_pix_4_reg_597 <= ap_phi_reg_pp0_iter2_pix_4_reg_597;
        ap_phi_reg_pp0_iter3_pix_reg_607 <= ap_phi_reg_pp0_iter2_pix_reg_607;
        ap_phi_reg_pp0_iter3_r_1_reg_747 <= ap_phi_reg_pp0_iter2_r_1_reg_747;
        ap_phi_reg_pp0_iter3_upleft_2_reg_617 <= ap_phi_reg_pp0_iter2_upleft_2_reg_617;
        ap_phi_reg_pp0_iter3_upleft_reg_626 <= ap_phi_reg_pp0_iter2_upleft_reg_626;
        p_0_1_0_0_09091514_i_load_reg_2195 <= p_0_1_0_0_09091514_i_fu_252;
        p_0_1_0_0_09151502_i_load_reg_2188 <= p_0_1_0_0_09151502_i_fu_228;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_b_1_reg_756 <= ap_phi_reg_pp0_iter3_b_1_reg_756;
        ap_phi_reg_pp0_iter4_en_rgd_1_reg_691 <= ap_phi_reg_pp0_iter3_en_rgd_1_reg_691;
        ap_phi_reg_pp0_iter4_en_rgd_2_reg_663 <= ap_phi_reg_pp0_iter3_en_rgd_2_reg_663;
        ap_phi_reg_pp0_iter4_en_rgd_3_reg_635 <= ap_phi_reg_pp0_iter3_en_rgd_3_reg_635;
        ap_phi_reg_pp0_iter4_en_rgd_reg_719 <= ap_phi_reg_pp0_iter3_en_rgd_reg_719;
        ap_phi_reg_pp0_iter4_r_1_reg_747 <= ap_phi_reg_pp0_iter3_r_1_reg_747;
        p_0_0_09481407_i_load_reg_2293 <= p_0_0_09481407_i_fu_268;
        p_0_0_0948_114981509_i_load_reg_2266 <= p_0_0_0948_114981509_i_fu_244;
        p_0_0_0948_21437_i_load_reg_2310 <= p_0_0_0948_21437_i_fu_280;
        p_0_0_09491404_i_load_reg_2288 <= p_0_0_09491404_i_fu_264;
        p_0_0_0949_114961507_i_load_reg_2261 <= p_0_0_0949_114961507_i_fu_240;
        p_0_0_0949_21434_i_load_reg_2305 <= p_0_0_0949_21434_i_fu_276;
        p_0_0_09501401_i_load_reg_2282 <= p_0_0_09501401_i_fu_260;
        p_0_0_0950_114941505_i_load_reg_2255 <= p_0_0_0950_114941505_i_fu_236;
        p_0_0_0950_21431_i_load_reg_2299 <= p_0_0_0950_21431_i_fu_272;
        p_0_0_0_0_09081512_i_load_reg_2272 <= p_0_0_0_0_09081512_i_fu_248;
        p_0_0_0_0_09141500_i_load_reg_2245 <= p_0_0_0_0_09141500_i_fu_224;
        p_0_2_0_0_09101516_i_load_reg_2277 <= p_0_2_0_0_09101516_i_fu_256;
        p_0_2_0_0_09161504_i_load_reg_2250 <= p_0_2_0_0_09161504_i_fu_232;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_b_1_reg_756 <= ap_phi_reg_pp0_iter4_b_1_reg_756;
        ap_phi_reg_pp0_iter5_en_rgd_1_reg_691 <= ap_phi_reg_pp0_iter4_en_rgd_1_reg_691;
        ap_phi_reg_pp0_iter5_en_rgd_2_reg_663 <= ap_phi_reg_pp0_iter4_en_rgd_2_reg_663;
        ap_phi_reg_pp0_iter5_en_rgd_3_reg_635 <= ap_phi_reg_pp0_iter4_en_rgd_3_reg_635;
        ap_phi_reg_pp0_iter5_en_rgd_reg_719 <= ap_phi_reg_pp0_iter4_en_rgd_reg_719;
        ap_phi_reg_pp0_iter5_r_1_reg_747 <= ap_phi_reg_pp0_iter4_r_1_reg_747;
        pix_4_reg_597 <= ap_phi_reg_pp0_iter4_pix_4_reg_597;
        pix_reg_607 <= ap_phi_reg_pp0_iter4_pix_reg_607;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_b_1_reg_756 <= ap_phi_reg_pp0_iter5_b_1_reg_756;
        ap_phi_reg_pp0_iter6_r_1_reg_747 <= ap_phi_reg_pp0_iter5_r_1_reg_747;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_b_1_reg_756 <= ap_phi_reg_pp0_iter6_b_1_reg_756;
        ap_phi_reg_pp0_iter7_r_1_reg_747 <= ap_phi_reg_pp0_iter6_r_1_reg_747;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln633_fu_848_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_downleft_1_phi_fu_500_p4 = p_0_0_0949_21434_i_fu_276;
        end else if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_downleft_1_phi_fu_500_p4 = select_ln710_10_fu_1120_p3;
        end else begin
            ap_phi_mux_downleft_1_phi_fu_500_p4 = ap_phi_reg_pp0_iter3_downleft_1_reg_497;
        end
    end else begin
        ap_phi_mux_downleft_1_phi_fu_500_p4 = ap_phi_reg_pp0_iter3_downleft_1_reg_497;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_09481408_i_phi_fu_555_p4 = p_0_2_0_0_09161504_i_fu_232;
        end else if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_09481408_i_phi_fu_555_p4 = select_ln710_6_fu_1093_p3;
        end else begin
            ap_phi_mux_p_0_0_09481408_i_phi_fu_555_p4 = ap_phi_reg_pp0_iter3_p_0_0_09481408_i_reg_552;
        end
    end else begin
        ap_phi_mux_p_0_0_09481408_i_phi_fu_555_p4 = ap_phi_reg_pp0_iter3_p_0_0_09481408_i_reg_552;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0948_21438_i_phi_fu_509_p4 = p_0_2_0_0_09101516_i_fu_256;
        end else if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0948_21438_i_phi_fu_509_p4 = select_ln710_12_fu_1135_p3;
        end else begin
            ap_phi_mux_p_0_0_0948_21438_i_phi_fu_509_p4 = ap_phi_reg_pp0_iter3_p_0_0_0948_21438_i_reg_506;
        end
    end else begin
        ap_phi_mux_p_0_0_0948_21438_i_phi_fu_509_p4 = ap_phi_reg_pp0_iter3_p_0_0_0948_21438_i_reg_506;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_09491405_i_phi_fu_564_p4 = p_0_1_0_0_09151502_i_load_reg_2188;
        end else if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_09491405_i_phi_fu_564_p4 = select_ln710_7_fu_1100_p3;
        end else begin
            ap_phi_mux_p_0_0_09491405_i_phi_fu_564_p4 = ap_phi_reg_pp0_iter3_p_0_0_09491405_i_reg_561;
        end
    end else begin
        ap_phi_mux_p_0_0_09491405_i_phi_fu_564_p4 = ap_phi_reg_pp0_iter3_p_0_0_09491405_i_reg_561;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0949_21435_i_phi_fu_518_p4 = p_0_1_0_0_09091514_i_load_reg_2195;
        end else if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0949_21435_i_phi_fu_518_p4 = select_ln710_13_fu_1143_p3;
        end else begin
            ap_phi_mux_p_0_0_0949_21435_i_phi_fu_518_p4 = ap_phi_reg_pp0_iter3_p_0_0_0949_21435_i_reg_515;
        end
    end else begin
        ap_phi_mux_p_0_0_0949_21435_i_phi_fu_518_p4 = ap_phi_reg_pp0_iter3_p_0_0_0949_21435_i_reg_515;
    end
end

always @ (*) begin
    if (((cmp59_i_read_reg_2105 == 1'd0) & (icmp_ln643_reg_2125_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_472_p4 = {{lineBuffer_q1[19:10]}};
    end else begin
        ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_472_p4 = ap_phi_reg_pp0_iter2_p_0_0_0949_21484_ph_i_reg_469;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_09501402_i_phi_fu_573_p4 = p_0_0_0_0_09141500_i_fu_224;
        end else if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_09501402_i_phi_fu_573_p4 = select_ln710_8_fu_1106_p3;
        end else begin
            ap_phi_mux_p_0_0_09501402_i_phi_fu_573_p4 = ap_phi_reg_pp0_iter3_p_0_0_09501402_i_reg_570;
        end
    end else begin
        ap_phi_mux_p_0_0_09501402_i_phi_fu_573_p4 = ap_phi_reg_pp0_iter3_p_0_0_09501402_i_reg_570;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0950_21432_i_phi_fu_527_p4 = p_0_0_0_0_09081512_i_fu_248;
        end else if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0950_21432_i_phi_fu_527_p4 = select_ln710_14_fu_1150_p3;
        end else begin
            ap_phi_mux_p_0_0_0950_21432_i_phi_fu_527_p4 = ap_phi_reg_pp0_iter3_p_0_0_0950_21432_i_reg_524;
        end
    end else begin
        ap_phi_mux_p_0_0_0950_21432_i_phi_fu_527_p4 = ap_phi_reg_pp0_iter3_p_0_0_0950_21432_i_reg_524;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pix_3_phi_fu_536_p4 = p_0_0_0949_114961507_i_fu_240;
        end else if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pix_3_phi_fu_536_p4 = select_ln710_1_fu_1061_p3;
        end else begin
            ap_phi_mux_pix_3_phi_fu_536_p4 = ap_phi_reg_pp0_iter3_pix_3_reg_533;
        end
    end else begin
        ap_phi_mux_pix_3_phi_fu_536_p4 = ap_phi_reg_pp0_iter3_pix_3_reg_533;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_upleft_1_phi_fu_546_p4 = p_0_0_09491404_i_fu_264;
        end else if ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_upleft_1_phi_fu_546_p4 = select_ln710_4_fu_1080_p3;
        end else begin
            ap_phi_mux_upleft_1_phi_fu_546_p4 = ap_phi_reg_pp0_iter3_upleft_1_reg_543;
        end
    end else begin
        ap_phi_mux_upleft_1_phi_fu_546_p4 = ap_phi_reg_pp0_iter3_upleft_1_reg_543;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_z = 11'd0;
    end else begin
        ap_sig_allocacmp_z = x_fu_220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op91_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_blk_n = imgG_empty_n;
    end else begin
        imgG_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op91_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_read_local = 1'b1;
    end else begin
        imgG_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln833_reg_2152_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        imgRB_blk_n = imgRB_full_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln833_reg_2152_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        imgRB_write_local = 1'b1;
    end else begin
        imgRB_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lineBuffer_1_ce0_local = 1'b1;
    end else begin
        lineBuffer_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_1_ce1_local = 1'b1;
    end else begin
        lineBuffer_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lineBuffer_1_we0_local = 1'b1;
    end else begin
        lineBuffer_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_ce0_local = 1'b1;
    end else begin
        lineBuffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_ce1_local = 1'b1;
    end else begin
        lineBuffer_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i == 1'd1) & (icmp_ln643_reg_2125_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_we0_local = 1'b1;
    end else begin
        lineBuffer_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_09481407_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_09481407_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_0948_114981509_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0948_114981509_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_0948_21437_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0948_21437_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_09491404_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_09491404_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_0949_114961507_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0949_114961507_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_0949_21434_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0949_21434_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_09501401_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_09501401_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_0950_114941505_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0950_114941505_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_0950_21431_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0950_21431_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_0_0_09081512_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_09081512_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_0_0_0_09141500_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_09141500_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_1_0_0_09091514_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_09091514_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_1_0_0_09151502_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_09151502_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_2_0_0_09101516_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_09101516_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2116_pp0_iter6_reg == 1'd1))) begin
        p_0_2_0_0_09161504_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_09161504_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CH_fu_1714_p3 = ((red_i[0:0] == 1'b1) ? pix_reg_607_pp0_iter6_reg : pix_4_reg_597_pp0_iter6_reg);

assign CV_fu_1758_p2 = (zext_ln817_1_fu_1754_p1 - select_ln820_2_fu_1746_p3);

assign LineBufVal_2_fu_1176_p4 = {{{PixBufVal_2_fu_1158_p3}, {PixBufVal_1_fu_1164_p3}}, {PixBufVal_fu_1170_p3}};

assign PixBufVal_1_fu_1164_p3 = ((cmp203_i[0:0] == 1'b1) ? tmp_6_i1_reg_2210 : p_0_0_0949_21484_ph_i_reg_469);

assign PixBufVal_2_fu_1158_p3 = ((cmp203_i[0:0] == 1'b1) ? tmp_7_i2_reg_2217 : ap_phi_reg_pp0_iter3_p_0_0_0948_21486_ph_i_reg_479);

assign PixBufVal_fu_1170_p3 = ((cmp203_i[0:0] == 1'b1) ? trunc_ln654_reg_2202 : ap_phi_reg_pp0_iter3_p_0_0_0950_21482_ph_i_reg_488);

assign add_ln817_fu_1630_p2 = ($signed(sext_ln817_fu_1626_p1) + $signed(sext_ln818_fu_1609_p1));

assign add_ln820_1_fu_1684_p2 = ($signed(sext_ln820_2_fu_1680_p1) + $signed(sext_ln818_1_fu_1649_p1));

assign add_ln820_fu_1674_p2 = ($signed(sext_ln820_fu_1653_p1) + $signed(sext_ln820_1_fu_1670_p1));

assign agdiff_1_fu_1361_p3 = ((tmp_3_reg_2373[0:0] == 1'b1) ? sub_ln61_1_fu_1356_p2 : trunc_ln61_1_reg_2367);

assign agdiff_2_fu_1372_p3 = ((tmp_4_reg_2389[0:0] == 1'b1) ? sub_ln61_2_fu_1367_p2 : trunc_ln61_2_reg_2383);

assign agdiff_3_fu_1383_p3 = ((tmp_5_reg_2405[0:0] == 1'b1) ? sub_ln61_3_fu_1378_p2 : trunc_ln61_3_reg_2399);

assign agdiff_fu_1350_p3 = ((tmp_2_reg_2357[0:0] == 1'b1) ? sub_ln61_fu_1345_p2 : trunc_ln61_reg_2351);

assign and_ln817_fu_1604_p2 = (sub_ln817_reg_2431_pp0_iter5_reg & select_ln817_1_fu_1596_p3);

assign and_ln818_fu_1621_p2 = (sub_ln818_reg_2436_pp0_iter5_reg & select_ln818_1_fu_1613_p3);

assign and_ln819_fu_1644_p2 = (sub_ln819_reg_2441_pp0_iter5_reg & select_ln819_1_fu_1636_p3);

assign and_ln820_fu_1665_p2 = (sub_ln820_reg_2446_pp0_iter5_reg & select_ln820_1_fu_1657_p3);

assign and_ln833_fu_904_p2 = (icmp_ln833_fu_898_p2 & cmp203_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op91_read_state2 == 1'b1) & (imgG_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8 = ((imgRB_full_n == 1'b0) & (1'd1 == and_ln833_reg_2152_pp0_iter7_reg));
end

always @ (*) begin
    ap_condition_1711 = ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_1714 = ((icmp_ln643_reg_2125_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_591 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_600 = ((cmp59_i_read_reg_2105 == 1'd0) & (icmp_ln643_reg_2125_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_66 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_2125 == 1'd1) & (icmp_ln633_reg_2116 == 1'd0));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_149 = (ap_predicate_op149_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_88 = (ap_predicate_op88_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_90 = (ap_predicate_op90_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_98 = (ap_predicate_op98_load_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_b_1_reg_756 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_2_reg_579 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_reg_588 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_1_reg_691 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_2_reg_663 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_3_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_reg_719 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0948_21486_ph_i_reg_479 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0949_21484_ph_i_reg_469 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0950_21482_ph_i_reg_488 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_4_reg_597 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_reg_607 = 'bx;

assign ap_phi_reg_pp0_iter0_r_1_reg_747 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_2_reg_617 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_reg_626 = 'bx;

assign ap_phi_reg_pp0_iter3_downleft_1_reg_497 = 'bx;

assign ap_phi_reg_pp0_iter3_p_0_0_09481408_i_reg_552 = 'bx;

assign ap_phi_reg_pp0_iter3_p_0_0_0948_21438_i_reg_506 = 'bx;

assign ap_phi_reg_pp0_iter3_p_0_0_09491405_i_reg_561 = 'bx;

assign ap_phi_reg_pp0_iter3_p_0_0_0949_21435_i_reg_515 = 'bx;

assign ap_phi_reg_pp0_iter3_p_0_0_09501402_i_reg_570 = 'bx;

assign ap_phi_reg_pp0_iter3_p_0_0_0950_21432_i_reg_524 = 'bx;

assign ap_phi_reg_pp0_iter3_pix_3_reg_533 = 'bx;

assign ap_phi_reg_pp0_iter3_upleft_1_reg_543 = 'bx;

always @ (*) begin
    ap_predicate_op102_load_state3 = ((icmp_ln643_reg_2125_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_store_state3 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_2125_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op149_store_state4 = ((icmp_ln643_reg_2125_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op88_load_state2 = ((icmp_ln643_reg_2125 == 1'd1) & (icmp_ln633_reg_2116 == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_load_state2 = ((icmp_ln643_reg_2125 == 1'd1) & (icmp_ln633_reg_2116 == 1'd0));
end

always @ (*) begin
    ap_predicate_op91_read_state2 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_2125 == 1'd1) & (icmp_ln633_reg_2116 == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_load_state3 = ((icmp_ln643_reg_2125_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2116_pp0_iter1_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign b_fu_1771_p3 = ((red_i[0:0] == 1'b1) ? CV_fu_1758_p2 : zext_ln788_fu_1721_p1);

assign cmp161_i_fu_870_p2 = ((ap_sig_allocacmp_z == 11'd0) ? 1'b1 : 1'b0);

assign cmp59_i_read_reg_2105 = cmp59_i;

assign enable_1_fu_1413_p3 = ((icmp_ln796_fu_1399_p2[0:0] == 1'b1) ? or_ln_i_fu_1405_p3 : zext_ln769_fu_1395_p1);

assign enable_2_fu_1431_p3 = {{1'd1}, {enable_1_fu_1413_p3}};

assign enable_3_fu_1439_p3 = ((icmp_ln797_fu_1425_p2[0:0] == 1'b1) ? enable_2_fu_1431_p3 : zext_ln769_1_fu_1421_p1);

assign enable_4_fu_1551_p3 = ((icmp_ln798_reg_2416[0:0] == 1'b1) ? or_ln1_i_fu_1544_p3 : zext_ln769_2_fu_1541_p1);

assign enable_5_fu_1562_p3 = {{1'd1}, {enable_4_fu_1551_p3}};

assign enable_6_fu_1570_p3 = ((icmp_ln799_reg_2421[0:0] == 1'b1) ? enable_5_fu_1562_p3 : zext_ln769_3_fu_1558_p1);

assign enable_7_fu_1589_p3 = ((icmp_ln800_reg_2426[0:0] == 1'b1) ? or_ln2_i_fu_1581_p3 : zext_ln769_4_fu_1577_p1);

assign enable_fu_1389_p2 = ((agdiff_fu_1350_p3 < agdiff_1_fu_1361_p3) ? 1'b1 : 1'b0);

assign icmp_ln633_fu_848_p2 = ((ap_sig_allocacmp_z == loopWidth_i) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_864_p2 = ((ap_sig_allocacmp_z < empty) ? 1'b1 : 1'b0);

assign icmp_ln772_fu_892_p2 = ((xor_i == zext_ln772_fu_888_p1) ? 1'b1 : 1'b0);

assign icmp_ln796_fu_1399_p2 = ((agdiff_fu_1350_p3 < agdiff_2_fu_1372_p3) ? 1'b1 : 1'b0);

assign icmp_ln797_fu_1425_p2 = ((agdiff_fu_1350_p3 < agdiff_3_fu_1383_p3) ? 1'b1 : 1'b0);

assign icmp_ln798_fu_1447_p2 = ((agdiff_1_fu_1361_p3 < agdiff_2_fu_1372_p3) ? 1'b1 : 1'b0);

assign icmp_ln799_fu_1453_p2 = ((agdiff_1_fu_1361_p3 < agdiff_3_fu_1383_p3) ? 1'b1 : 1'b0);

assign icmp_ln800_fu_1459_p2 = ((agdiff_2_fu_1372_p3 < agdiff_3_fu_1383_p3) ? 1'b1 : 1'b0);

assign icmp_ln827_fu_1796_p2 = ((tmp_8_fu_1786_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln829_fu_1852_p2 = ((tmp_10_fu_1842_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_898_p2 = ((ap_sig_allocacmp_z != 11'd0) ? 1'b1 : 1'b0);

assign imgG_read = imgG_read_local;

assign imgRB_din = or_ln835_3_i_fu_1890_p4;

assign imgRB_write = imgRB_write_local;

assign lineBuffer_1_address0 = lineBuffer_1_addr_reg_2162_pp0_iter2_reg;

assign lineBuffer_1_address1 = zext_ln633_fu_915_p1;

assign lineBuffer_address0 = lineBuffer_addr_reg_2156;

assign lineBuffer_address1 = zext_ln633_fu_915_p1;

assign or_ln1_i_fu_1544_p3 = {{1'd1}, {enable_3_reg_2410}};

assign or_ln2_i_fu_1581_p3 = {{1'd1}, {enable_6_fu_1570_p3}};

assign or_ln827_fu_1820_p2 = (tmp_7_fu_1778_p3 | icmp_ln827_fu_1796_p2);

assign or_ln829_fu_1876_p2 = (tmp_9_fu_1834_p3 | icmp_ln829_fu_1852_p2);

assign or_ln835_3_i_fu_1890_p4 = {{{select_ln829_1_fu_1882_p3}, {pix_3_reg_533_pp0_iter7_reg}}, {select_ln827_1_fu_1826_p3}};

assign or_ln_i_fu_1405_p3 = {{1'd1}, {enable_fu_1389_p2}};

assign p_0_0_09481407_i_out = p_0_0_09481407_i_load_reg_2293_pp0_iter6_reg;

assign p_0_0_0948_114981509_i_out = p_0_0_0948_114981509_i_load_reg_2266_pp0_iter6_reg;

assign p_0_0_0948_21437_i_out = p_0_0_0948_21437_i_load_reg_2310_pp0_iter6_reg;

assign p_0_0_09491404_i_out = p_0_0_09491404_i_load_reg_2288_pp0_iter6_reg;

assign p_0_0_0949_114961507_i_out = p_0_0_0949_114961507_i_load_reg_2261_pp0_iter6_reg;

assign p_0_0_0949_21434_i_out = p_0_0_0949_21434_i_load_reg_2305_pp0_iter6_reg;

assign p_0_0_09501401_i_out = p_0_0_09501401_i_load_reg_2282_pp0_iter6_reg;

assign p_0_0_0950_114941505_i_out = p_0_0_0950_114941505_i_load_reg_2255_pp0_iter6_reg;

assign p_0_0_0950_21431_i_out = p_0_0_0950_21431_i_load_reg_2299_pp0_iter6_reg;

assign p_0_0_0_0_09081512_i_out = p_0_0_0_0_09081512_i_load_reg_2272_pp0_iter6_reg;

assign p_0_0_0_0_09141500_i_out = p_0_0_0_0_09141500_i_load_reg_2245_pp0_iter6_reg;

assign p_0_1_0_0_09091514_i_out = p_0_1_0_0_09091514_i_load_reg_2195_pp0_iter6_reg;

assign p_0_1_0_0_09151502_i_out = p_0_1_0_0_09151502_i_load_reg_2188_pp0_iter6_reg;

assign p_0_2_0_0_09101516_i_out = p_0_2_0_0_09101516_i_load_reg_2277_pp0_iter6_reg;

assign p_0_2_0_0_09161504_i_out = p_0_2_0_0_09161504_i_load_reg_2250_pp0_iter6_reg;

assign r_fu_1764_p3 = ((red_i[0:0] == 1'b1) ? zext_ln788_fu_1721_p1 : CV_fu_1758_p2);

assign select_ln710_10_fu_1120_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? p_0_0_0949_21484_ph_i_reg_469 : p_0_0_0949_21434_i_fu_276);

assign select_ln710_11_fu_1128_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_p_0_0_0950_21482_ph_i_reg_488 : p_0_0_0950_21431_i_fu_272);

assign select_ln710_12_fu_1135_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_p_0_0_0948_21486_ph_i_reg_479 : p_0_2_0_0_09101516_i_fu_256);

assign select_ln710_13_fu_1143_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? p_0_0_0949_21484_ph_i_reg_469 : p_0_1_0_0_09091514_i_load_reg_2195);

assign select_ln710_14_fu_1150_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_p_0_0_0950_21482_ph_i_reg_488 : p_0_0_0_0_09081512_i_fu_248);

assign select_ln710_1_fu_1061_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? tmp_6_i1_reg_2210 : p_0_0_0949_114961507_i_fu_240);

assign select_ln710_2_fu_1068_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? tmp_7_i2_reg_2217 : p_0_0_0948_114981509_i_fu_244);

assign select_ln710_3_fu_1074_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? tmp_i4_reg_2238 : p_0_0_09481407_i_fu_268);

assign select_ln710_4_fu_1080_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? tmp_9_i3_reg_2232 : p_0_0_09491404_i_fu_264);

assign select_ln710_5_fu_1087_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? trunc_ln654_1_reg_2225 : p_0_0_09501401_i_fu_260);

assign select_ln710_6_fu_1093_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? tmp_i4_reg_2238 : p_0_2_0_0_09161504_i_fu_232);

assign select_ln710_7_fu_1100_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? tmp_9_i3_reg_2232 : p_0_1_0_0_09151502_i_load_reg_2188);

assign select_ln710_8_fu_1106_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? trunc_ln654_1_reg_2225 : p_0_0_0_0_09141500_i_fu_224);

assign select_ln710_9_fu_1113_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_p_0_0_0948_21486_ph_i_reg_479 : p_0_0_0948_21437_i_fu_280);

assign select_ln710_fu_1055_p3 = ((cmp161_i_reg_2129_pp0_iter2_reg[0:0] == 1'b1) ? trunc_ln654_reg_2202 : p_0_0_0950_114941505_i_fu_236);

assign select_ln817_1_fu_1596_p3 = ((ap_phi_reg_pp0_iter6_en_rgd_reg_719[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln817_fu_1477_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_upleft_2_reg_617 : ap_phi_reg_pp0_iter4_upleft_reg_626);

assign select_ln818_1_fu_1613_p3 = ((ap_phi_reg_pp0_iter6_en_rgd_1_reg_691[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln818_fu_1493_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_downleft_2_reg_579 : ap_phi_reg_pp0_iter4_downleft_reg_588);

assign select_ln819_1_fu_1636_p3 = ((ap_phi_reg_pp0_iter6_en_rgd_2_reg_663[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln819_fu_1509_p3 = ((red_i[0:0] == 1'b1) ? p_0_2_0_0_09161504_i_fu_232 : p_0_0_0_0_09141500_i_fu_224);

assign select_ln820_1_fu_1657_p3 = ((ap_phi_reg_pp0_iter6_en_rgd_3_reg_635[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln820_2_fu_1746_p3 = ((tmp_6_fu_1725_p3[0:0] == 1'b1) ? sub_ln820_2_fu_1732_p2 : trunc_ln820_2_i_fu_1737_p4);

assign select_ln820_fu_1525_p3 = ((red_i[0:0] == 1'b1) ? p_0_2_0_0_09101516_i_fu_256 : p_0_0_0_0_09081512_i_fu_248);

assign select_ln827_1_fu_1826_p3 = ((or_ln827_fu_1820_p2[0:0] == 1'b1) ? select_ln827_fu_1812_p3 : trunc_ln827_fu_1802_p1);

assign select_ln827_fu_1812_p3 = ((xor_ln827_fu_1806_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln829_1_fu_1882_p3 = ((or_ln829_fu_1876_p2[0:0] == 1'b1) ? select_ln829_fu_1868_p3 : trunc_ln829_fu_1858_p1);

assign select_ln829_fu_1868_p3 = ((xor_ln829_fu_1862_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign sext_ln817_fu_1626_p1 = $signed(and_ln818_fu_1621_p2);

assign sext_ln818_1_fu_1649_p1 = $signed(add_ln817_fu_1630_p2);

assign sext_ln818_fu_1609_p1 = $signed(and_ln817_fu_1604_p2);

assign sext_ln820_1_fu_1670_p1 = $signed(and_ln820_fu_1665_p2);

assign sext_ln820_2_fu_1680_p1 = $signed(add_ln820_fu_1674_p2);

assign sext_ln820_fu_1653_p1 = $signed(and_ln819_fu_1644_p2);

assign sub_ln61_1_fu_1356_p2 = (10'd0 - trunc_ln61_1_reg_2367);

assign sub_ln61_2_fu_1367_p2 = (10'd0 - trunc_ln61_2_reg_2383);

assign sub_ln61_3_fu_1378_p2 = (10'd0 - trunc_ln61_3_reg_2399);

assign sub_ln61_fu_1345_p2 = (10'd0 - trunc_ln61_reg_2351);

assign sub_ln790_fu_1231_p2 = (zext_ln790_fu_1223_p1 - zext_ln790_1_fu_1227_p1);

assign sub_ln791_fu_1253_p2 = (zext_ln790_fu_1223_p1 - zext_ln791_fu_1249_p1);

assign sub_ln792_fu_1275_p2 = (zext_ln790_fu_1223_p1 - zext_ln792_fu_1271_p1);

assign sub_ln793_fu_1297_p2 = (zext_ln790_fu_1223_p1 - zext_ln793_fu_1293_p1);

assign sub_ln817_fu_1488_p2 = (zext_ln790_1_reg_2346 - zext_ln817_fu_1484_p1);

assign sub_ln818_fu_1504_p2 = (zext_ln791_reg_2362 - zext_ln818_fu_1500_p1);

assign sub_ln819_fu_1520_p2 = (zext_ln792_reg_2378 - zext_ln819_fu_1516_p1);

assign sub_ln820_1_fu_1690_p2 = (13'd0 - add_ln820_1_fu_1684_p2);

assign sub_ln820_2_fu_1732_p2 = (12'd0 - trunc_ln820_1_i_reg_2461);

assign sub_ln820_fu_1536_p2 = (zext_ln793_reg_2394 - zext_ln820_fu_1532_p1);

assign tmp_10_fu_1842_p4 = {{ap_phi_reg_pp0_iter8_b_1_reg_756[11:10]}};

assign tmp_6_fu_1725_p3 = add_ln820_1_reg_2455[32'd12];

assign tmp_7_fu_1778_p3 = ap_phi_reg_pp0_iter8_r_1_reg_747[32'd11];

assign tmp_8_fu_1786_p4 = {{ap_phi_reg_pp0_iter8_r_1_reg_747[11:10]}};

assign tmp_9_fu_1834_p3 = ap_phi_reg_pp0_iter8_b_1_reg_756[32'd11];

assign trunc_ln61_1_fu_1259_p1 = sub_ln791_fu_1253_p2[9:0];

assign trunc_ln61_2_fu_1281_p1 = sub_ln792_fu_1275_p2[9:0];

assign trunc_ln61_3_fu_1303_p1 = sub_ln793_fu_1297_p2[9:0];

assign trunc_ln61_fu_1237_p1 = sub_ln790_fu_1231_p2[9:0];

assign trunc_ln633_fu_860_p1 = ap_sig_allocacmp_z[0:0];

assign trunc_ln654_1_fu_975_p1 = lineBuffer_1_q1[9:0];

assign trunc_ln654_fu_950_p1 = lineBuffer_q1[9:0];

assign trunc_ln666_fu_920_p1 = imgG_dout[9:0];

assign trunc_ln820_2_i_fu_1737_p4 = {{add_ln820_1_reg_2455[12:1]}};

assign trunc_ln827_fu_1802_p1 = ap_phi_reg_pp0_iter8_r_1_reg_747[9:0];

assign trunc_ln829_fu_1858_p1 = ap_phi_reg_pp0_iter8_b_1_reg_756[9:0];

assign x_5_fu_854_p2 = (ap_sig_allocacmp_z + 11'd1);

assign xor_ln772_1_fu_882_p2 = (xor_ln772_fu_876_p2 ^ 1'd1);

assign xor_ln772_fu_876_p2 = (trunc_ln633_fu_860_p1 ^ empty_51);

assign xor_ln827_fu_1806_p2 = (tmp_7_fu_1778_p3 ^ 1'd1);

assign xor_ln829_fu_1862_p2 = (tmp_9_fu_1834_p3 ^ 1'd1);

assign zext_ln633_fu_915_p1 = x_5_reg_2120;

assign zext_ln763_fu_1706_p1 = pix_reg_607_pp0_iter6_reg;

assign zext_ln765_fu_1710_p1 = pix_4_reg_597_pp0_iter6_reg;

assign zext_ln769_1_fu_1421_p1 = enable_1_fu_1413_p3;

assign zext_ln769_2_fu_1541_p1 = enable_3_reg_2410;

assign zext_ln769_3_fu_1558_p1 = enable_4_fu_1551_p3;

assign zext_ln769_4_fu_1577_p1 = enable_6_fu_1570_p3;

assign zext_ln769_fu_1395_p1 = enable_fu_1389_p2;

assign zext_ln772_fu_888_p1 = xor_ln772_1_fu_882_p2;

assign zext_ln788_fu_1721_p1 = CH_fu_1714_p3;

assign zext_ln790_1_fu_1227_p1 = ap_phi_mux_upleft_1_phi_fu_546_p4;

assign zext_ln790_fu_1223_p1 = ap_phi_mux_pix_3_phi_fu_536_p4;

assign zext_ln791_fu_1249_p1 = ap_phi_mux_downleft_1_phi_fu_500_p4;

assign zext_ln792_fu_1271_p1 = p_0_1_0_0_09151502_i_fu_228;

assign zext_ln793_fu_1293_p1 = p_0_1_0_0_09091514_i_fu_252;

assign zext_ln817_1_fu_1754_p1 = pix_3_reg_533_pp0_iter6_reg;

assign zext_ln817_fu_1484_p1 = select_ln817_fu_1477_p3;

assign zext_ln818_fu_1500_p1 = select_ln818_fu_1493_p3;

assign zext_ln819_fu_1516_p1 = select_ln819_fu_1509_p3;

assign zext_ln820_fu_1532_p1 = select_ln820_fu_1525_p3;

always @ (posedge ap_clk) begin
    zext_ln790_1_reg_2346[10] <= 1'b0;
    zext_ln791_reg_2362[10] <= 1'b0;
    zext_ln792_reg_2378[10] <= 1'b0;
    zext_ln793_reg_2394[10] <= 1'b0;
end

endmodule //design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
