\hypertarget{struct_p_s_s_i___type_def}{}\doxysection{PSSI\+\_\+\+Type\+Def Struct Reference}
\label{struct_p_s_s_i___type_def}\index{PSSI\_TypeDef@{PSSI\_TypeDef}}


PSSI.  




{\ttfamily \#include $<$stm32h723xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_a6deac9db4276f5f49e6c450bb85f08c9}{RIS}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_a8ba38fabf19f3281498431e76b2b4eb4}{MIS}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_ad03de462eb3f92e5a629f830826eb096}{RESERVED1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_ae7e794c384eabf009bf6a093c8a20ab6}{RESERVED2}} \mbox{[}241\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_adcbe8b1d96d0177374ee19ee2e7cd2be}{HWCFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_a6990ddf8ca53b7428075c079454fd959}{VERR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_a1177dc9efcb3b60a426cb2e24147cd69}{IPIDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_s_s_i___type_def_a4808f9b54b80ceb7d283165fe7c2e165}{SIDR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PSSI. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_p_s_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_p_s_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

PSSI control register 1, Address offset\+: 0x000 \mbox{\Hypertarget{struct_p_s_s_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_p_s_s_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!DR@{DR}}
\index{DR@{DR}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

PSSI data register, Address offset\+: 0x028 \mbox{\Hypertarget{struct_p_s_s_i___type_def_adcbe8b1d96d0177374ee19ee2e7cd2be}\label{struct_p_s_s_i___type_def_adcbe8b1d96d0177374ee19ee2e7cd2be}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!HWCFGR@{HWCFGR}}
\index{HWCFGR@{HWCFGR}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HWCFGR}{HWCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HWCFGR}

PSSI IP HW configuration register, Address offset\+: 0x3\+F0 \mbox{\Hypertarget{struct_p_s_s_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_p_s_s_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

PSSI interrupt clear register, Address offset\+: 0x014 \mbox{\Hypertarget{struct_p_s_s_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_p_s_s_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!IER@{IER}}
\index{IER@{IER}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

PSSI interrupt enable register, Address offset\+: 0x00C \mbox{\Hypertarget{struct_p_s_s_i___type_def_a1177dc9efcb3b60a426cb2e24147cd69}\label{struct_p_s_s_i___type_def_a1177dc9efcb3b60a426cb2e24147cd69}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!IPIDR@{IPIDR}}
\index{IPIDR@{IPIDR}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IPIDR}{IPIDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IPIDR}

PSSI IP ID register, Address offset\+: 0x3\+F8 \mbox{\Hypertarget{struct_p_s_s_i___type_def_a8ba38fabf19f3281498431e76b2b4eb4}\label{struct_p_s_s_i___type_def_a8ba38fabf19f3281498431e76b2b4eb4}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!MIS@{MIS}}
\index{MIS@{MIS}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MIS}{MIS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MIS}

PSSI masked interrupt status register, Address offset\+: 0x010 \mbox{\Hypertarget{struct_p_s_s_i___type_def_ad03de462eb3f92e5a629f830826eb096}\label{struct_p_s_s_i___type_def_ad03de462eb3f92e5a629f830826eb096}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED1\mbox{[}4\mbox{]}}

Reserved, 0x018 -\/ 0x024 \mbox{\Hypertarget{struct_p_s_s_i___type_def_ae7e794c384eabf009bf6a093c8a20ab6}\label{struct_p_s_s_i___type_def_ae7e794c384eabf009bf6a093c8a20ab6}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED2\mbox{[}241\mbox{]}}

Reserved, 0x02C -\/ 0x3\+EC \mbox{\Hypertarget{struct_p_s_s_i___type_def_a6deac9db4276f5f49e6c450bb85f08c9}\label{struct_p_s_s_i___type_def_a6deac9db4276f5f49e6c450bb85f08c9}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!RIS@{RIS}}
\index{RIS@{RIS}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RIS}{RIS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RIS}

PSSI raw interrupt status register, Address offset\+: 0x008 \mbox{\Hypertarget{struct_p_s_s_i___type_def_a4808f9b54b80ceb7d283165fe7c2e165}\label{struct_p_s_s_i___type_def_a4808f9b54b80ceb7d283165fe7c2e165}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!SIDR@{SIDR}}
\index{SIDR@{SIDR}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SIDR}{SIDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SIDR}

PSSI SIZE ID register, Address offset\+: 0x3\+FC \mbox{\Hypertarget{struct_p_s_s_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_p_s_s_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

PSSI status register, Address offset\+: 0x004 \mbox{\Hypertarget{struct_p_s_s_i___type_def_a6990ddf8ca53b7428075c079454fd959}\label{struct_p_s_s_i___type_def_a6990ddf8ca53b7428075c079454fd959}} 
\index{PSSI\_TypeDef@{PSSI\_TypeDef}!VERR@{VERR}}
\index{VERR@{VERR}!PSSI\_TypeDef@{PSSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VERR}{VERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VERR}

PSSI IP version register, Address offset\+: 0x3\+F4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h723xx_8h}{stm32h723xx.\+h}}\end{DoxyCompactItemize}
