5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd case4.vcd -o case4.cdd -v case4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" case4.v 1 67 1
2 1 17 230023 1 1 1004 0 0 1 1 f
2 2 17 230023 0 2a 1000 0 0 1 18 2
2 3 17 230023 1 29 1008 1 2 1 18 2
2 4 17 1e001e 1 1 1004 0 0 1 1 e
2 5 17 1e001e 0 2a 1000 0 0 1 18 2
2 6 17 1e001e 1 29 1008 4 5 1 18 2
2 7 17 190019 2 1 100c 0 0 1 5 d
2 8 17 190019 0 2a 1000 0 0 1 22 2
2 9 17 190019 2 29 1008 7 8 1 18 2
2 10 17 140014 1 1 1004 0 0 1 1 c
2 11 17 140014 0 2a 1000 0 0 1 18 2
2 12 17 140014 1 29 1008 10 11 1 18 2
2 13 17 f000f 2 1 100c 0 0 1 5 b
2 14 17 f000f 0 2a 1000 0 0 1 22 2
2 15 17 f000f 2 29 1008 13 14 1 18 2
2 16 17 9000a 6 1 1008 0 0 3 5 st
2 17 17 9000a 0 2a 1000 0 0 3 22 2a
2 18 17 9000a 6 29 1008 16 17 1 18 2
2 19 17 9000f 7 2b 1008 15 18 1 18 2
2 20 17 90014 7 2b 1008 12 19 1 18 2
2 21 17 90019 8 2b 1008 9 20 1 18 2
2 22 17 9001e 8 2b 1008 6 21 1 18 2
2 23 17 90023 11 2b 100a 3 22 1 18 2
2 24 18 20006 8 3d 5002 0 0 1 18 2 $u0
2 25 41 110015 13 1 100c 0 0 1 1 clock
2 26 41 9000f 0 2a 1000 0 0 1 18 2
2 27 41 90015 1d 27 100a 25 26 1 18 2
2 28 41 1e0024 7 1 1018 0 0 3 5 next_st
2 29 41 180019 0 1 1400 0 0 3 1 st
2 30 41 180024 9 38 2a 28 29
2 31 62 8000c 1 3d 5002 0 0 1 18 2 $u5
1 A 0 80000 1 0 31 0 32 17 0 0 0 0 0 0 0 0
1 B 0 80000 1 0 31 0 32 21 1 0 0 0 0 0 0 0
1 C 0 80000 1 0 31 0 32 21 4 0 0 0 0 0 0 0
1 STATE_A 0 80000 1 0 31 0 32 21 1 0 0 0 0 0 0 0
1 STATE_B 0 80000 1 0 31 0 32 21 4 0 0 0 0 0 0 0
1 STATE_C 0 80000 1 0 31 0 32 21 10 0 0 0 0 0 0 0
1 clock 10 830012 1 0 0 0 1 17 1102
1 st 11 30012 1 0 2 0 3 21 772a
1 next_st 12 830012 1 0 2 0 3 21 772a
1 str 13 830012 1 0 63 0 64 21 aa aa aa aa aa aa aa aa aa aa aa aa 33aa aa aa aa
1 b 15 30005 1 0 0 0 1 21 102
1 c 15 30008 1 0 0 0 1 17 2
1 d 15 3000b 1 0 0 0 1 21 102
1 e 15 3000e 1 0 0 0 1 17 2
1 f 15 30011 1 0 0 0 1 17 2
4 24 6 23 0
4 23 1 24 0
4 30 6 27 27
4 27 1 30 0
4 31 1 0 0
3 1 main.$u0 "main.$u0" case4.v 0 39 1
2 32 19 d000e 6 1 1008 0 0 3 5 st
2 33 19 30009 0 1 1400 0 0 3 5 next_st
2 34 19 3000e 8 37 a 32 33
2 35 21 80008 6 32 1004 0 0 32 1 A
2 36 21 50009 6 23 100c 0 35 1 1 st
2 37 20 9000c 10 0 2100a 0 0 1 20 1
2 38 21 0 8 2d 130e 36 37 1 18 1102
2 39 27 80008 4 32 1008 0 0 32 5 B
2 40 27 50009 4 23 100c 0 39 1 1 st
2 41 27 0 5 2d 130e 40 37 1 18 1102
2 42 32 80008 2 32 1008 0 0 32 5 C
2 43 32 50009 2 23 1008 0 42 1 5 st
2 44 32 0 3 2d 120a 43 37 1 22 1002
2 45 33 7000b 3 3d 5002 0 0 1 18 2 $u3
2 46 28 7000b 2 3d 5002 0 0 1 18 2 $u2
2 47 22 7000b 3 3d 5002 0 0 1 18 2 $u1
4 45 0 0 0
4 44 0 45 0
4 46 0 0 0
4 41 0 46 44
4 47 0 0 0
4 38 0 47 41
4 34 11 38 38
3 1 main.$u0.$u1 "main.$u0.$u1" case4.v 0 26 1
2 48 23 e0016 1 0 81008 0 0 56 20 11 10 10 11 1 10 10 11 5 11 55 11 1 10
2 49 23 8000a 0 1 1400 0 0 64 5 str
2 50 23 80016 3 37 a 48 49
2 51 24 c000c 2 1 100c 0 0 1 5 b
2 52 24 8000e 3 39 e 51 0
2 53 25 14001a 1 32 1008 0 0 32 5 STATE_B
2 54 25 a0010 0 1 1400 0 0 3 5 next_st
2 55 25 a001a 2 37 a 53 54
4 55 0 0 0
4 52 0 55 0
4 50 11 52 52
3 1 main.$u0.$u2 "main.$u0.$u2" case4.v 0 31 1
2 56 29 e0016 1 0 81008 0 0 56 20 11 10 10 11 1 10 10 11 5 11 55 11 4 10
2 57 29 8000a 0 1 1400 0 0 64 5 str
2 58 29 80016 2 37 a 56 57
2 59 30 120018 1 32 1008 0 0 32 5 STATE_C
2 60 30 8000e 0 1 1400 0 0 3 5 next_st
2 61 30 80018 2 37 a 59 60
4 61 0 0 0
4 58 11 61 61
3 1 main.$u0.$u3 "main.$u0.$u3" case4.v 0 37 1
2 62 34 e0016 1 0 81008 0 0 56 20 11 10 10 11 1 10 10 11 5 11 55 11 5 10
2 63 34 8000a 0 1 1400 0 0 64 5 str
2 64 34 80016 3 37 a 62 63
2 65 35 1d001d 1 1 1004 0 0 1 1 f
2 66 35 180018 1 1 1004 0 0 1 1 e
2 67 35 18001d 1 11 1048 65 66 1 22 1002
2 68 35 120012 2 1 100c 0 0 1 5 d
2 69 35 12001e 2 18 128c 67 68 1 22 10102
2 70 35 c000c 1 1 1004 0 0 1 1 c
2 71 35 c001f 2 17 10cc 69 70 1 22 11002
2 72 35 80021 3 39 e 71 0
2 73 36 14001a 1 32 1008 0 0 32 5 STATE_A
2 74 36 a0010 0 1 1400 0 0 3 5 next_st
2 75 36 a001a 2 37 a 73 74
4 75 0 0 0
4 72 0 75 0
4 64 11 72 72
3 1 main.$u4 "main.$u4" case4.v 0 60 1
3 1 main.$u5 "main.$u5" case4.v 0 65 1
2 76 63 9000c 1 0 21004 0 0 1 16 0
2 77 63 10005 0 1 1400 0 0 1 1 clock
2 78 63 1000c 1 37 6 76 77
2 79 64 b000b 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 80 64 9000c 25 2c 900a 79 0 32 18 aa aa aa aa aa aa aa aa
2 81 64 17001b 12 1 101c 0 0 1 5 clock
2 82 64 160016 12 1b 102c 81 0 1 18 1102
2 83 64 e0012 0 1 1400 0 0 1 1 clock
2 84 64 e001b 12 37 2e 82 83
4 84 6 80 80
4 80 0 84 0
4 78 11 80 80
