Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Nov 23 22:53:41 2022
| Host         : DESKTOP-UQRQIBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top2_timing_summary_routed.rpt -pb top2_timing_summary_routed.pb -rpx top2_timing_summary_routed.rpx -warn_on_violation
| Design       : top2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    741         
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (741)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1625)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (741)
--------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)

 There are 687 register/latch pins with no clock driven by root clock pin: div/new_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: vgaaa/clkNew_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1625)
---------------------------------------------------
 There are 1625 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.104        0.000                      0                   19        0.411        0.000                      0                   19        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.104        0.000                      0                   19        0.411        0.000                      0                   19        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 div/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.090ns (28.189%)  route 2.777ns (71.811%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  div/cnt_reg[12]/Q
                         net (fo=2, routed)           0.875     6.522    div/cnt[12]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.299     6.821 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     7.084    div/cnt[16]_i_5_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.571     7.779    div/cnt[16]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          1.067     8.970    div/new_clk
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.094 r  div/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.094    div/cnt_0[14]
    SLICE_X55Y96         FDRE                                         r  div/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  div/cnt_reg[14]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.031    15.198    div/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 div/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.966ns (25.652%)  route 2.800ns (74.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 f  div/cnt_reg[12]/Q
                         net (fo=2, routed)           0.875     6.522    div/cnt[12]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.299     6.821 f  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     7.084    div/cnt[16]_i_5_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.208 f  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.571     7.779    div/cnt[16]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.903 r  div/cnt[16]_i_2/O
                         net (fo=17, routed)          1.090     8.993    div/new_clk
    SLICE_X54Y96         FDRE                                         r  div/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  div/new_clk_reg/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X54Y96         FDRE (Setup_fdre_C_D)       -0.056    15.111    div/new_clk_reg
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 div/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.118ns (28.705%)  route 2.777ns (71.295%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  div/cnt_reg[12]/Q
                         net (fo=2, routed)           0.875     6.522    div/cnt[12]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.299     6.821 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     7.084    div/cnt[16]_i_5_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.571     7.779    div/cnt[16]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          1.067     8.970    div/new_clk
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.152     9.122 r  div/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.122    div/cnt_0[16]
    SLICE_X55Y96         FDRE                                         r  div/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  div/cnt_reg[16]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.075    15.242    div/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 div/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.090ns (29.438%)  route 2.613ns (70.562%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  div/cnt_reg[12]/Q
                         net (fo=2, routed)           0.875     6.522    div/cnt[12]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.299     6.821 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     7.084    div/cnt[16]_i_5_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.571     7.779    div/cnt[16]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.903     8.806    div/new_clk
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.930 r  div/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.930    div/cnt_0[10]
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[10]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.029    15.221    div/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 div/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.116ns (29.930%)  route 2.613ns (70.070%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  div/cnt_reg[12]/Q
                         net (fo=2, routed)           0.875     6.522    div/cnt[12]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.299     6.821 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     7.084    div/cnt[16]_i_5_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.571     7.779    div/cnt[16]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.903     8.806    div/new_clk
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.150     8.956 r  div/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.956    div/cnt_0[12]
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.075    15.267    div/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 div/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.090ns (30.029%)  route 2.540ns (69.971%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  div/cnt_reg[12]/Q
                         net (fo=2, routed)           0.875     6.522    div/cnt[12]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.299     6.821 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     7.084    div/cnt[16]_i_5_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.571     7.779    div/cnt[16]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.830     8.733    div/new_clk
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  div/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.857    div/cnt_0[13]
    SLICE_X55Y96         FDRE                                         r  div/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  div/cnt_reg[13]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.029    15.196    div/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 div/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 1.084ns (29.913%)  route 2.540ns (70.087%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  div/cnt_reg[12]/Q
                         net (fo=2, routed)           0.875     6.522    div/cnt[12]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.299     6.821 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     7.084    div/cnt[16]_i_5_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.571     7.779    div/cnt[16]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.830     8.733    div/new_clk
    SLICE_X55Y96         LUT2 (Prop_lut2_I0_O)        0.118     8.851 r  div/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.851    div/cnt_0[15]
    SLICE_X55Y96         FDRE                                         r  div/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  div/cnt_reg[15]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)        0.075    15.242    div/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 div/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.090ns (31.370%)  route 2.385ns (68.630%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  div/cnt_reg[12]/Q
                         net (fo=2, routed)           0.875     6.522    div/cnt[12]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.299     6.821 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     7.084    div/cnt[16]_i_5_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.571     7.779    div/cnt[16]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.675     8.578    div/new_clk
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.702 r  div/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.702    div/cnt_0[11]
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[11]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031    15.223    div/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.772ns (50.842%)  route 1.713ns (49.158%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  div/cnt_reg[2]/Q
                         net (fo=2, routed)           0.854     6.538    div/cnt[2]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.195 r  div/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    div/cnt0_carry_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  div/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.312    div/cnt0_carry__0_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.531 r  div/cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.859     8.390    div/data0[9]
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.323     8.713 r  div/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.713    div/cnt_0[9]
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[9]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.075    15.242    div/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 div/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.090ns (32.135%)  route 2.302ns (67.865%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.228    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  div/cnt_reg[12]/Q
                         net (fo=2, routed)           0.875     6.522    div/cnt[12]
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.299     6.821 r  div/cnt[16]_i_5/O
                         net (fo=1, routed)           0.263     7.084    div/cnt[16]_i_5_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  div/cnt[16]_i_4/O
                         net (fo=1, routed)           0.571     7.779    div/cnt[16]_i_4_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.903 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.592     8.496    div/new_clk
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.620 r  div/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.620    div/cnt_0[3]
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_old (IN)
                         net (fo=0)                   0.000    10.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.927    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)        0.032    15.199    div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.231ns (45.967%)  route 0.272ns (54.033%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.773    div/cnt[3]
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.818 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.122     1.941    div/new_clk
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.986 r  div/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.986    div/cnt_0[1]
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.092     1.575    div/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.234ns (40.390%)  route 0.345ns (59.610%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.773    div/cnt[3]
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.818 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.196     2.015    div/new_clk
    SLICE_X55Y94         LUT2 (Prop_lut2_I0_O)        0.048     2.063 r  div/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.063    div/cnt_0[7]
    SLICE_X55Y94         FDRE                                         r  div/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  div/cnt_reg[7]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.107     1.606    div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.235ns (40.423%)  route 0.346ns (59.577%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.773    div/cnt[3]
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.818 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.197     2.016    div/new_clk
    SLICE_X55Y94         LUT2 (Prop_lut2_I0_O)        0.049     2.065 r  div/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.065    div/cnt_0[8]
    SLICE_X55Y94         FDRE                                         r  div/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  div/cnt_reg[8]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.107     1.606    div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.079%)  route 0.345ns (59.921%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.773    div/cnt[3]
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.818 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.196     2.015    div/new_clk
    SLICE_X55Y94         LUT2 (Prop_lut2_I0_O)        0.045     2.060 r  div/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.060    div/cnt_0[5]
    SLICE_X55Y94         FDRE                                         r  div/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  div/cnt_reg[5]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.091     1.590    div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.231ns (40.010%)  route 0.346ns (59.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.773    div/cnt[3]
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.818 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.197     2.016    div/new_clk
    SLICE_X55Y94         LUT2 (Prop_lut2_I0_O)        0.045     2.061 r  div/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.061    div/cnt_0[6]
    SLICE_X55Y94         FDRE                                         r  div/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  div/cnt_reg[6]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.092     1.591    div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.250%)  route 0.358ns (60.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.773    div/cnt[3]
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.818 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.208     2.027    div/new_clk
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.045     2.072 r  div/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.072    div/cnt_0[4]
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.107     1.590    div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.210ns (41.356%)  route 0.298ns (58.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.146     1.793    div/cnt[0]
    SLICE_X55Y93         LUT1 (Prop_lut1_I0_O)        0.046     1.839 r  div/cnt[0]_i_1/O
                         net (fo=1, routed)           0.152     1.991    div/cnt_0[0]
    SLICE_X54Y93         FDRE                                         r  div/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  div/cnt_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y93         FDRE (Hold_fdre_C_D)         0.023     1.506    div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 vgaaa/clkNew_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaaa/clkNew_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.881%)  route 0.397ns (68.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    vgaaa/clk_old_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  vgaaa/clkNew_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  vgaaa/clkNew_reg/Q
                         net (fo=2, routed)           0.397     2.022    vgaaa/clkNew_reg_0
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.067 r  vgaaa/clkNew_i_1/O
                         net (fo=1, routed)           0.000     2.067    vgaaa/clkNew_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  vgaaa/clkNew_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    vgaaa/clk_old_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  vgaaa/clkNew_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    vgaaa/clkNew_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 div/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  div/cnt_reg[11]/Q
                         net (fo=2, routed)           0.065     1.689    div/cnt[11]
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.799 r  div/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.961    div/data0[11]
    SLICE_X55Y95         LUT2 (Prop_lut2_I1_O)        0.108     2.069 r  div/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.069    div/cnt_0[11]
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  div/cnt_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.092     1.575    div/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 div/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.250%)  route 0.358ns (60.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.483    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  div/cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     1.773    div/cnt[3]
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.818 f  div/cnt[16]_i_2/O
                         net (fo=17, routed)          0.208     2.027    div/new_clk
    SLICE_X55Y93         LUT2 (Prop_lut2_I0_O)        0.045     2.072 r  div/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.072    div/cnt_0[2]
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_old (IN)
                         net (fo=0)                   0.000     0.000    clk_old
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_old_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_old_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_old_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.999    div/clk_old_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  div/cnt_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.092     1.575    div/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_old }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_old_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y93    div/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y95    div/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y95    div/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y95    div/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96    div/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96    div/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96    div/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96    div/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y93    div/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    div/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    div/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    div/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    div/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    div/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    div/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95    div/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    div/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    div/cnt_reg[13]/C



