// Seed: 480903502
module module_0 ();
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input tri id_0
    , id_19,
    output uwire id_1,
    input tri0 id_2,
    input tri id_3,
    output logic id_4,
    output wire id_5,
    input logic id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input wire id_11,
    input logic id_12,
    output logic id_13,
    output wand id_14,
    output tri0 id_15,
    input wand id_16,
    input tri0 id_17
);
  module_0 modCall_1 ();
  function id_20(input id_21);
    @(posedge id_12 == 1'd0) id_13 <= 1'h0;
    id_20 <= id_6;
    if (id_20) id_19 <= id_12;
    else id_4 <= id_21;
    if (id_9) id_19 -= id_12;
    else id_4 <= id_12;
  endfunction
endmodule
