// Seed: 2732728059
module module_0 (
    input tri0 id_0
    , id_2
);
  logic id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_19 = 32'd72,
    parameter id_22 = 32'd36
) (
    output uwire id_0,
    output wor id_1
    , id_10,
    input wor id_2,
    output uwire id_3,
    output logic id_4,
    output uwire id_5
    , id_11,
    input uwire id_6,
    input uwire id_7,
    input supply0 id_8
);
  wire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  _id_19  ,  id_20  ,  id_21  ,  _id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  module_0 modCall_1 (id_2);
  wire id_28[1 : id_22];
  ;
  always @(negedge id_11[id_19-1 :-1'b0]) begin : LABEL_0
    id_4 <= (id_13) == id_18;
  end
  wire id_29;
  parameter id_30 = 1'h0;
endmodule
