{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 10:22:27 2019 " "Info: Processing started: Fri Oct 18 10:22:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[24\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[24\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[25\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[25\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[26\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[26\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[27\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[27\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[28\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[28\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[29\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[29\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[30\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[30\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[31\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[31\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[0\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[1\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[2\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[3\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[4\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[5\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[6\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[7\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[0\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[0\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[1\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[1\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[2\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[2\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[3\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[3\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[4\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[4\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[5\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[5\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[6\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[6\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[7\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[7\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[5\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[16\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[16\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[17\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[17\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[18\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[18\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[19\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[19\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[20\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[20\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[21\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[21\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[22\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[22\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[23\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[23\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[2\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[4\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[6\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[7\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[24\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[0\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[0\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[1\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[1\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[3\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[3\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[5\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[5\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[25\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[26\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[27\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[28\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[29\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[30\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[31\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[0\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[1\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[2\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[3\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[4\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[5\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[6\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[7\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[2\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[4\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[3\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[1\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[2\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[2\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[4\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[4\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[6\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[6\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[7\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[7\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[31\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[30\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[24\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[24\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[29\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[28\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[25\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[25\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[26\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[26\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[27\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[27\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[28\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[28\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[29\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[29\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[30\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[30\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[31\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[31\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[27\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[26\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[24\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[25\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[16\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[17\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[18\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[19\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[20\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[21\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[22\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[23\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[23\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[22\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[21\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[20\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[23\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[23\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[22\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[22\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[19\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[18\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[16\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[16\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[17\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[17\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[18\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[18\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[19\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[19\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[20\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[20\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[21\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[21\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[16\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[17\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[14\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[15\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[8\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[8\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[9\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[9\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[10\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[10\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[11\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[11\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[12\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[12\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[13\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[13\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[14\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[14\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "StoreSize:SS\|SSControlOut\[15\] " "Warning: Node \"StoreSize:SS\|SSControlOut\[15\]\" is a latch" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[12\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[13\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[14\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[14\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[15\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[15\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[10\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[11\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[12\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[12\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[13\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[13\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[8\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[9\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[10\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[10\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[11\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[11\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[14\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[15\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[8\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[8\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[9\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[9\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[12\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[8\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[9\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[10\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[11\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDst:MuxRegDst\|Mux5~0 " "Info: Detected gated clock \"MuxRegDst:MuxRegDst\|Mux5~0\" as buffer" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MuxRegDst:MuxRegDst\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[2\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[1\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[0\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[3\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[1\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[0\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[2\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LoadSize:LS\|Mux24~0 " "Info: Detected gated clock \"LoadSize:LS\|Mux24~0\" as buffer" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LoadSize:LS\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxMemToReg:MuxMemToReg\|Mux32~0 " "Info: Detected gated clock \"MuxMemToReg:MuxMemToReg\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MuxMemToReg:MuxMemToReg\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxAluSrcB:MuxAluSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxAluSrcB:MuxAluSrcB\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MuxAluSrcB:MuxAluSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[0\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[1\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxPCSource:MuxPCSource\|Mux32~0 " "Info: Detected gated clock \"MuxPCSource:MuxPCSource\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MuxPCSource:MuxPCSource\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[2\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[1\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxIorD:MuxIorD\|Mux32~0 " "Info: Detected gated clock \"MuxIorD:MuxIorD\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MuxIorD:MuxIorD\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|IorD\[0\] " "Info: Detected ripple clock \"Controle:controle\|IorD\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|IorD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|IorD\[2\] " "Info: Detected ripple clock \"Controle:controle\|IorD\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|IorD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[2\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "StoreSize:SS\|Mux24~0 " "Info: Detected gated clock \"StoreSize:SS\|Mux24~0\" as buffer" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "StoreSize:SS\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:controle\|SSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:controle\|SSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:controle\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] register Controle:controle\|PCWrite 41.44 MHz 24.13 ns Internal " "Info: Clock \"clock\" has Internal fmax of 41.44 MHz between source register \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]\" and destination register \"Controle:controle\|PCWrite\" (period= 24.13 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.120 ns + Longest register register " "Info: + Longest register to register delay is 8.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] 1 REG LCCOMB_X14_Y13_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 2; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.274 ns Ula32:Alu\|Mux60~0 2 COMB LCCOMB_X14_Y13_N6 4 " "Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X14_Y13_N6; Fanout = 4; COMB Node = 'Ula32:Alu\|Mux60~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] Ula32:Alu|Mux60~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.272 ns) 0.801 ns Ula32:Alu\|carry_temp\[3\]~22 3 COMB LCCOMB_X14_Y13_N28 2 " "Info: 3: + IC(0.255 ns) + CELL(0.272 ns) = 0.801 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.527 ns" { Ula32:Alu|Mux60~0 Ula32:Alu|carry_temp[3]~22 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 1.167 ns Ula32:Alu\|carry_temp\[3\]~5DUPLICATE 4 COMB LCCOMB_X14_Y13_N10 2 " "Info: 4: + IC(0.212 ns) + CELL(0.154 ns) = 1.167 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~5DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[3]~22 Ula32:Alu|carry_temp[3]~5DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.434 ns Ula32:Alu\|carry_temp\[5\]~7 5 COMB LCCOMB_X14_Y13_N0 4 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 1.434 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:Alu|carry_temp[3]~5DUPLICATE Ula32:Alu|carry_temp[5]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 1.720 ns Ula32:Alu\|carry_temp\[7\]~8 6 COMB LCCOMB_X14_Y13_N16 5 " "Info: 6: + IC(0.233 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:Alu|carry_temp[5]~7 Ula32:Alu|carry_temp[7]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.988 ns Ula32:Alu\|carry_temp\[9\]~9 7 COMB LCCOMB_X14_Y13_N20 5 " "Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 1.988 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[7]~8 Ula32:Alu|carry_temp[9]~9 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 2.262 ns Ula32:Alu\|carry_temp\[11\]~10 8 COMB LCCOMB_X14_Y13_N14 5 " "Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 2.262 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:Alu|carry_temp[9]~9 Ula32:Alu|carry_temp[11]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.530 ns Ula32:Alu\|carry_temp\[13\]~11 9 COMB LCCOMB_X14_Y13_N24 5 " "Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 2.530 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[11]~10 Ula32:Alu|carry_temp[13]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.053 ns) 3.308 ns Ula32:Alu\|carry_temp\[15\]~12 10 COMB LCCOMB_X21_Y13_N26 5 " "Info: 10: + IC(0.725 ns) + CELL(0.053 ns) = 3.308 ns; Loc. = LCCOMB_X21_Y13_N26; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.778 ns" { Ula32:Alu|carry_temp[13]~11 Ula32:Alu|carry_temp[15]~12 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 3.669 ns Ula32:Alu\|carry_temp\[17\]~13 11 COMB LCCOMB_X22_Y13_N16 5 " "Info: 11: + IC(0.308 ns) + CELL(0.053 ns) = 3.669 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.361 ns" { Ula32:Alu|carry_temp[15]~12 Ula32:Alu|carry_temp[17]~13 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.951 ns Ula32:Alu\|carry_temp\[19\]~14 12 COMB LCCOMB_X22_Y13_N20 5 " "Info: 12: + IC(0.229 ns) + CELL(0.053 ns) = 3.951 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:Alu|carry_temp[17]~13 Ula32:Alu|carry_temp[19]~14 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 4.226 ns Ula32:Alu\|carry_temp\[21\]~15 13 COMB LCCOMB_X22_Y13_N10 5 " "Info: 13: + IC(0.222 ns) + CELL(0.053 ns) = 4.226 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[19]~14 Ula32:Alu|carry_temp[21]~15 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.503 ns Ula32:Alu\|carry_temp\[23\]~16 14 COMB LCCOMB_X22_Y13_N12 5 " "Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 4.503 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:Alu|carry_temp[21]~15 Ula32:Alu|carry_temp[23]~16 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.053 ns) 4.929 ns Ula32:Alu\|carry_temp\[25\]~17 15 COMB LCCOMB_X22_Y13_N0 5 " "Info: 15: + IC(0.373 ns) + CELL(0.053 ns) = 4.929 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:Alu|carry_temp[23]~16 Ula32:Alu|carry_temp[25]~17 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.198 ns Ula32:Alu\|carry_temp\[27\]~18 16 COMB LCCOMB_X22_Y13_N4 7 " "Info: 16: + IC(0.216 ns) + CELL(0.053 ns) = 5.198 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[25]~17 Ula32:Alu|carry_temp[27]~18 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 5.475 ns Ula32:Alu\|soma_temp\[29\] 17 COMB LCCOMB_X22_Y13_N24 3 " "Info: 17: + IC(0.224 ns) + CELL(0.053 ns) = 5.475 ns; Loc. = LCCOMB_X22_Y13_N24; Fanout = 3; COMB Node = 'Ula32:Alu\|soma_temp\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:Alu|carry_temp[27]~18 Ula32:Alu|soma_temp[29] } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.272 ns) 6.364 ns Ula32:Alu\|Igual~13 18 COMB LCCOMB_X22_Y12_N12 2 " "Info: 18: + IC(0.617 ns) + CELL(0.272 ns) = 6.364 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 2; COMB Node = 'Ula32:Alu\|Igual~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { Ula32:Alu|soma_temp[29] Ula32:Alu|Igual~13 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.154 ns) 6.728 ns Controle:controle\|Selector37~2 19 COMB LCCOMB_X22_Y12_N10 1 " "Info: 19: + IC(0.210 ns) + CELL(0.154 ns) = 6.728 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 1; COMB Node = 'Controle:controle\|Selector37~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:Alu|Igual~13 Controle:controle|Selector37~2 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 6.978 ns Controle:controle\|Selector37~4 20 COMB LCCOMB_X22_Y12_N28 1 " "Info: 20: + IC(0.197 ns) + CELL(0.053 ns) = 6.978 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'Controle:controle\|Selector37~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.250 ns" { Controle:controle|Selector37~2 Controle:controle|Selector37~4 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.234 ns) 7.421 ns Controle:controle\|Selector89~9 21 COMB LCCOMB_X22_Y12_N4 1 " "Info: 21: + IC(0.209 ns) + CELL(0.234 ns) = 7.421 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 1; COMB Node = 'Controle:controle\|Selector89~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.443 ns" { Controle:controle|Selector37~4 Controle:controle|Selector89~9 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.234 ns) 7.965 ns Controle:controle\|Selector89~5 22 COMB LCCOMB_X22_Y12_N16 1 " "Info: 22: + IC(0.310 ns) + CELL(0.234 ns) = 7.965 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 1; COMB Node = 'Controle:controle\|Selector89~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.544 ns" { Controle:controle|Selector89~9 Controle:controle|Selector89~5 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.120 ns Controle:controle\|PCWrite 23 REG LCFF_X22_Y12_N17 40 " "Info: 23: + IC(0.000 ns) + CELL(0.155 ns) = 8.120 ns; Loc. = LCFF_X22_Y12_N17; Fanout = 40; REG Node = 'Controle:controle\|PCWrite'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Controle:controle|Selector89~5 Controle:controle|PCWrite } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.270 ns ( 27.96 % ) " "Info: Total cell delay = 2.270 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 72.04 % ) " "Info: Total interconnect delay = 5.850 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.120 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] Ula32:Alu|Mux60~0 Ula32:Alu|carry_temp[3]~22 Ula32:Alu|carry_temp[3]~5DUPLICATE Ula32:Alu|carry_temp[5]~7 Ula32:Alu|carry_temp[7]~8 Ula32:Alu|carry_temp[9]~9 Ula32:Alu|carry_temp[11]~10 Ula32:Alu|carry_temp[13]~11 Ula32:Alu|carry_temp[15]~12 Ula32:Alu|carry_temp[17]~13 Ula32:Alu|carry_temp[19]~14 Ula32:Alu|carry_temp[21]~15 Ula32:Alu|carry_temp[23]~16 Ula32:Alu|carry_temp[25]~17 Ula32:Alu|carry_temp[27]~18 Ula32:Alu|soma_temp[29] Ula32:Alu|Igual~13 Controle:controle|Selector37~2 Controle:controle|Selector37~4 Controle:controle|Selector89~9 Controle:controle|Selector89~5 Controle:controle|PCWrite } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.120 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] {} Ula32:Alu|Mux60~0 {} Ula32:Alu|carry_temp[3]~22 {} Ula32:Alu|carry_temp[3]~5DUPLICATE {} Ula32:Alu|carry_temp[5]~7 {} Ula32:Alu|carry_temp[7]~8 {} Ula32:Alu|carry_temp[9]~9 {} Ula32:Alu|carry_temp[11]~10 {} Ula32:Alu|carry_temp[13]~11 {} Ula32:Alu|carry_temp[15]~12 {} Ula32:Alu|carry_temp[17]~13 {} Ula32:Alu|carry_temp[19]~14 {} Ula32:Alu|carry_temp[21]~15 {} Ula32:Alu|carry_temp[23]~16 {} Ula32:Alu|carry_temp[25]~17 {} Ula32:Alu|carry_temp[27]~18 {} Ula32:Alu|soma_temp[29] {} Ula32:Alu|Igual~13 {} Controle:controle|Selector37~2 {} Controle:controle|Selector37~4 {} Controle:controle|Selector89~9 {} Controle:controle|Selector89~5 {} Controle:controle|PCWrite {} } { 0.000ns 0.221ns 0.255ns 0.212ns 0.214ns 0.233ns 0.215ns 0.221ns 0.215ns 0.725ns 0.308ns 0.229ns 0.222ns 0.224ns 0.373ns 0.216ns 0.224ns 0.617ns 0.210ns 0.197ns 0.209ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.154ns 0.053ns 0.234ns 0.234ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.855 ns - Smallest " "Info: - Smallest clock skew is -3.855 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1404 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1404; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Controle:controle\|PCWrite 3 REG LCFF_X22_Y12_N17 40 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X22_Y12_N17; Fanout = 40; REG Node = 'Controle:controle\|PCWrite'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.286 ns" { clock~clkctrl Controle:controle|PCWrite } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Controle:controle|PCWrite } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|PCWrite {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.338 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.712 ns) 2.708 ns Controle:controle\|AluSrcB\[0\] 2 REG LCFF_X13_Y9_N1 34 " "Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.708 ns; Loc. = LCFF_X13_Y9_N1; Fanout = 34; REG Node = 'Controle:controle\|AluSrcB\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.854 ns" { clock Controle:controle|AluSrcB[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.228 ns) 3.958 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0 3 COMB LCCOMB_X19_Y12_N14 1 " "Info: 3: + IC(1.022 ns) + CELL(0.228 ns) = 3.958 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.250 ns" { Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.000 ns) 5.405 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(1.447 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.447 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.053 ns) 6.338 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] 5 REG LCCOMB_X14_Y13_N4 2 " "Info: 5: + IC(0.880 ns) + CELL(0.053 ns) = 6.338 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 2; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 29.14 % ) " "Info: Total cell delay = 1.847 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.491 ns ( 70.86 % ) " "Info: Total interconnect delay = 4.491 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.338 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.338 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] {} } { 0.000ns 0.000ns 1.142ns 1.022ns 1.447ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Controle:controle|PCWrite } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|PCWrite {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.338 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.338 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] {} } { 0.000ns 0.000ns 1.142ns 1.022ns 1.447ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.120 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] Ula32:Alu|Mux60~0 Ula32:Alu|carry_temp[3]~22 Ula32:Alu|carry_temp[3]~5DUPLICATE Ula32:Alu|carry_temp[5]~7 Ula32:Alu|carry_temp[7]~8 Ula32:Alu|carry_temp[9]~9 Ula32:Alu|carry_temp[11]~10 Ula32:Alu|carry_temp[13]~11 Ula32:Alu|carry_temp[15]~12 Ula32:Alu|carry_temp[17]~13 Ula32:Alu|carry_temp[19]~14 Ula32:Alu|carry_temp[21]~15 Ula32:Alu|carry_temp[23]~16 Ula32:Alu|carry_temp[25]~17 Ula32:Alu|carry_temp[27]~18 Ula32:Alu|soma_temp[29] Ula32:Alu|Igual~13 Controle:controle|Selector37~2 Controle:controle|Selector37~4 Controle:controle|Selector89~9 Controle:controle|Selector89~5 Controle:controle|PCWrite } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.120 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] {} Ula32:Alu|Mux60~0 {} Ula32:Alu|carry_temp[3]~22 {} Ula32:Alu|carry_temp[3]~5DUPLICATE {} Ula32:Alu|carry_temp[5]~7 {} Ula32:Alu|carry_temp[7]~8 {} Ula32:Alu|carry_temp[9]~9 {} Ula32:Alu|carry_temp[11]~10 {} Ula32:Alu|carry_temp[13]~11 {} Ula32:Alu|carry_temp[15]~12 {} Ula32:Alu|carry_temp[17]~13 {} Ula32:Alu|carry_temp[19]~14 {} Ula32:Alu|carry_temp[21]~15 {} Ula32:Alu|carry_temp[23]~16 {} Ula32:Alu|carry_temp[25]~17 {} Ula32:Alu|carry_temp[27]~18 {} Ula32:Alu|soma_temp[29] {} Ula32:Alu|Igual~13 {} Controle:controle|Selector37~2 {} Controle:controle|Selector37~4 {} Controle:controle|Selector89~9 {} Controle:controle|Selector89~5 {} Controle:controle|PCWrite {} } { 0.000ns 0.221ns 0.255ns 0.212ns 0.214ns 0.233ns 0.215ns 0.221ns 0.215ns 0.725ns 0.308ns 0.229ns 0.222ns 0.224ns 0.373ns 0.216ns 0.224ns 0.617ns 0.210ns 0.197ns 0.209ns 0.310ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.154ns 0.053ns 0.234ns 0.234ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Controle:controle|PCWrite } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|PCWrite {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.338 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.338 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] {} } { 0.000ns 0.000ns 1.142ns 1.022ns 1.447ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:AluOut\|Saida\[13\] MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\] clock 3.879 ns " "Info: Found hold time violation between source  pin or register \"Registrador:AluOut\|Saida\[13\]\" and destination pin or register \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\]\" for clock \"clock\" (Hold time is 3.879 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.671 ns + Largest " "Info: + Largest clock skew is 4.671 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.141 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.712 ns) 2.853 ns Controle:controle\|MemToReg\[3\] 2 REG LCFF_X23_Y12_N29 36 " "Info: 2: + IC(1.287 ns) + CELL(0.712 ns) = 2.853 ns; Loc. = LCFF_X23_Y12_N29; Fanout = 36; REG Node = 'Controle:controle\|MemToReg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.999 ns" { clock Controle:controle|MemToReg[3] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.366 ns) 4.330 ns MuxMemToReg:MuxMemToReg\|Mux32~0 3 COMB LCCOMB_X14_Y10_N26 1 " "Info: 3: + IC(1.111 ns) + CELL(0.366 ns) = 4.330 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux32~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.477 ns" { Controle:controle|MemToReg[3] MuxMemToReg:MuxMemToReg|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.000 ns) 5.993 ns MuxMemToReg:MuxMemToReg\|Mux32~0clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.663 ns) + CELL(0.000 ns) = 5.993 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux32~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.663 ns" { MuxMemToReg:MuxMemToReg|Mux32~0 MuxMemToReg:MuxMemToReg|Mux32~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.228 ns) 7.141 ns MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\] 5 REG LCCOMB_X19_Y13_N10 33 " "Info: 5: + IC(0.920 ns) + CELL(0.228 ns) = 7.141 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 33; REG Node = 'MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.148 ns" { MuxMemToReg:MuxMemToReg|Mux32~0clkctrl MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] } "NODE_NAME" } } { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.160 ns ( 30.25 % ) " "Info: Total cell delay = 2.160 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.981 ns ( 69.75 % ) " "Info: Total interconnect delay = 4.981 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.141 ns" { clock Controle:controle|MemToReg[3] MuxMemToReg:MuxMemToReg|Mux32~0 MuxMemToReg:MuxMemToReg|Mux32~0clkctrl MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.141 ns" { clock {} clock~combout {} Controle:controle|MemToReg[3] {} MuxMemToReg:MuxMemToReg|Mux32~0 {} MuxMemToReg:MuxMemToReg|Mux32~0clkctrl {} MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] {} } { 0.000ns 0.000ns 1.287ns 1.111ns 1.663ns 0.920ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1404 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1404; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns Registrador:AluOut\|Saida\[13\] 3 REG LCFF_X19_Y13_N5 2 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'Registrador:AluOut\|Saida\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.273 ns" { clock~clkctrl Registrador:AluOut|Saida[13] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Registrador:AluOut|Saida[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[13] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.141 ns" { clock Controle:controle|MemToReg[3] MuxMemToReg:MuxMemToReg|Mux32~0 MuxMemToReg:MuxMemToReg|Mux32~0clkctrl MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.141 ns" { clock {} clock~combout {} Controle:controle|MemToReg[3] {} MuxMemToReg:MuxMemToReg|Mux32~0 {} MuxMemToReg:MuxMemToReg|Mux32~0clkctrl {} MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] {} } { 0.000ns 0.000ns 1.287ns 1.111ns 1.663ns 0.920ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Registrador:AluOut|Saida[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[13] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.698 ns - Shortest register register " "Info: - Shortest register to register delay is 0.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:AluOut\|Saida\[13\] 1 REG LCFF_X19_Y13_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'Registrador:AluOut\|Saida\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:AluOut|Saida[13] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 0.269 ns MuxMemToReg:MuxMemToReg\|Mux13~2 2 COMB LCCOMB_X19_Y13_N8 1 " "Info: 2: + IC(0.216 ns) + CELL(0.053 ns) = 0.269 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 1; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux13~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Registrador:AluOut|Saida[13] MuxMemToReg:MuxMemToReg|Mux13~2 } "NODE_NAME" } } { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.225 ns) 0.698 ns MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\] 3 REG LCCOMB_X19_Y13_N10 33 " "Info: 3: + IC(0.204 ns) + CELL(0.225 ns) = 0.698 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 33; REG Node = 'MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.429 ns" { MuxMemToReg:MuxMemToReg|Mux13~2 MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] } "NODE_NAME" } } { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 39.83 % ) " "Info: Total cell delay = 0.278 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.420 ns ( 60.17 % ) " "Info: Total interconnect delay = 0.420 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.698 ns" { Registrador:AluOut|Saida[13] MuxMemToReg:MuxMemToReg|Mux13~2 MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.698 ns" { Registrador:AluOut|Saida[13] {} MuxMemToReg:MuxMemToReg|Mux13~2 {} MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] {} } { 0.000ns 0.216ns 0.204ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.141 ns" { clock Controle:controle|MemToReg[3] MuxMemToReg:MuxMemToReg|Mux32~0 MuxMemToReg:MuxMemToReg|Mux32~0clkctrl MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.141 ns" { clock {} clock~combout {} Controle:controle|MemToReg[3] {} MuxMemToReg:MuxMemToReg|Mux32~0 {} MuxMemToReg:MuxMemToReg|Mux32~0clkctrl {} MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] {} } { 0.000ns 0.000ns 1.287ns 1.111ns 1.663ns 0.920ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl Registrador:AluOut|Saida[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[13] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.698 ns" { Registrador:AluOut|Saida[13] MuxMemToReg:MuxMemToReg|Mux13~2 MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.698 ns" { Registrador:AluOut|Saida[13] {} MuxMemToReg:MuxMemToReg|Mux13~2 {} MuxMemToReg:MuxMemToReg|MuxMemToRegOut[13] {} } { 0.000ns 0.216ns 0.204ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:controle\|estado\[4\] reset clock 5.424 ns register " "Info: tsu for register \"Controle:controle\|estado\[4\]\" (data pin = \"reset\", clock pin = \"clock\") is 5.424 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.785 ns + Longest pin register " "Info: + Longest pin to register delay is 7.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 49 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 49; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.357 ns) + CELL(0.053 ns) 6.274 ns Controle:controle\|estado\[4\]~23 2 COMB LCCOMB_X18_Y7_N30 1 " "Info: 2: + IC(5.357 ns) + CELL(0.053 ns) = 6.274 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 1; COMB Node = 'Controle:controle\|estado\[4\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.410 ns" { reset Controle:controle|estado[4]~23 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 6.541 ns Controle:controle\|estado\[4\]~24 3 COMB LCCOMB_X18_Y7_N10 3 " "Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 6.541 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 3; COMB Node = 'Controle:controle\|estado\[4\]~24'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Controle:controle|estado[4]~23 Controle:controle|estado[4]~24 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.746 ns) 7.785 ns Controle:controle\|estado\[4\] 4 REG LCFF_X15_Y7_N17 35 " "Info: 4: + IC(0.498 ns) + CELL(0.746 ns) = 7.785 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 35; REG Node = 'Controle:controle\|estado\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.244 ns" { Controle:controle|estado[4]~24 Controle:controle|estado[4] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 22.04 % ) " "Info: Total cell delay = 1.716 ns ( 22.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.069 ns ( 77.96 % ) " "Info: Total interconnect delay = 6.069 ns ( 77.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.785 ns" { reset Controle:controle|estado[4]~23 Controle:controle|estado[4]~24 Controle:controle|estado[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.785 ns" { reset {} reset~combout {} Controle:controle|estado[4]~23 {} Controle:controle|estado[4]~24 {} Controle:controle|estado[4] {} } { 0.000ns 0.000ns 5.357ns 0.214ns 0.498ns } { 0.000ns 0.864ns 0.053ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.451 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1404 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1404; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 2.451 ns Controle:controle\|estado\[4\] 3 REG LCFF_X15_Y7_N17 35 " "Info: 3: + IC(0.636 ns) + CELL(0.618 ns) = 2.451 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 35; REG Node = 'Controle:controle\|estado\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.254 ns" { clock~clkctrl Controle:controle|estado[4] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.06 % ) " "Info: Total cell delay = 1.472 ns ( 60.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 39.94 % ) " "Info: Total interconnect delay = 0.979 ns ( 39.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.451 ns" { clock clock~clkctrl Controle:controle|estado[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.451 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|estado[4] {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.785 ns" { reset Controle:controle|estado[4]~23 Controle:controle|estado[4]~24 Controle:controle|estado[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.785 ns" { reset {} reset~combout {} Controle:controle|estado[4]~23 {} Controle:controle|estado[4]~24 {} Controle:controle|estado[4] {} } { 0.000ns 0.000ns 5.357ns 0.214ns 0.498ns } { 0.000ns 0.864ns 0.053ns 0.053ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.451 ns" { clock clock~clkctrl Controle:controle|estado[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.451 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|estado[4] {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[30\] MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] 16.357 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[30\]\" through register \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]\" is 16.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.338 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.712 ns) 2.708 ns Controle:controle\|AluSrcB\[0\] 2 REG LCFF_X13_Y9_N1 34 " "Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.708 ns; Loc. = LCFF_X13_Y9_N1; Fanout = 34; REG Node = 'Controle:controle\|AluSrcB\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.854 ns" { clock Controle:controle|AluSrcB[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.228 ns) 3.958 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0 3 COMB LCCOMB_X19_Y12_N14 1 " "Info: 3: + IC(1.022 ns) + CELL(0.228 ns) = 3.958 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.250 ns" { Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.000 ns) 5.405 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(1.447 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.447 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.053 ns) 6.338 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] 5 REG LCCOMB_X14_Y13_N4 2 " "Info: 5: + IC(0.880 ns) + CELL(0.053 ns) = 6.338 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 2; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 29.14 % ) " "Info: Total cell delay = 1.847 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.491 ns ( 70.86 % ) " "Info: Total interconnect delay = 4.491 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.338 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.338 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] {} } { 0.000ns 0.000ns 1.142ns 1.022ns 1.447ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.019 ns + Longest register pin " "Info: + Longest register to pin delay is 10.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] 1 REG LCCOMB_X14_Y13_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 2; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.274 ns Ula32:Alu\|Mux60~0 2 COMB LCCOMB_X14_Y13_N6 4 " "Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X14_Y13_N6; Fanout = 4; COMB Node = 'Ula32:Alu\|Mux60~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] Ula32:Alu|Mux60~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.272 ns) 0.801 ns Ula32:Alu\|carry_temp\[3\]~22 3 COMB LCCOMB_X14_Y13_N28 2 " "Info: 3: + IC(0.255 ns) + CELL(0.272 ns) = 0.801 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.527 ns" { Ula32:Alu|Mux60~0 Ula32:Alu|carry_temp[3]~22 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 1.167 ns Ula32:Alu\|carry_temp\[3\]~5DUPLICATE 4 COMB LCCOMB_X14_Y13_N10 2 " "Info: 4: + IC(0.212 ns) + CELL(0.154 ns) = 1.167 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~5DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[3]~22 Ula32:Alu|carry_temp[3]~5DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.434 ns Ula32:Alu\|carry_temp\[5\]~7 5 COMB LCCOMB_X14_Y13_N0 4 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 1.434 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:Alu|carry_temp[3]~5DUPLICATE Ula32:Alu|carry_temp[5]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 1.720 ns Ula32:Alu\|carry_temp\[7\]~8 6 COMB LCCOMB_X14_Y13_N16 5 " "Info: 6: + IC(0.233 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:Alu|carry_temp[5]~7 Ula32:Alu|carry_temp[7]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.988 ns Ula32:Alu\|carry_temp\[9\]~9 7 COMB LCCOMB_X14_Y13_N20 5 " "Info: 7: + IC(0.215 ns) + CELL(0.053 ns) = 1.988 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[7]~8 Ula32:Alu|carry_temp[9]~9 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 2.262 ns Ula32:Alu\|carry_temp\[11\]~10 8 COMB LCCOMB_X14_Y13_N14 5 " "Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 2.262 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:Alu|carry_temp[9]~9 Ula32:Alu|carry_temp[11]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.530 ns Ula32:Alu\|carry_temp\[13\]~11 9 COMB LCCOMB_X14_Y13_N24 5 " "Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 2.530 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:Alu|carry_temp[11]~10 Ula32:Alu|carry_temp[13]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.053 ns) 3.308 ns Ula32:Alu\|carry_temp\[15\]~12 10 COMB LCCOMB_X21_Y13_N26 5 " "Info: 10: + IC(0.725 ns) + CELL(0.053 ns) = 3.308 ns; Loc. = LCCOMB_X21_Y13_N26; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.778 ns" { Ula32:Alu|carry_temp[13]~11 Ula32:Alu|carry_temp[15]~12 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 3.669 ns Ula32:Alu\|carry_temp\[17\]~13 11 COMB LCCOMB_X22_Y13_N16 5 " "Info: 11: + IC(0.308 ns) + CELL(0.053 ns) = 3.669 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.361 ns" { Ula32:Alu|carry_temp[15]~12 Ula32:Alu|carry_temp[17]~13 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.951 ns Ula32:Alu\|carry_temp\[19\]~14 12 COMB LCCOMB_X22_Y13_N20 5 " "Info: 12: + IC(0.229 ns) + CELL(0.053 ns) = 3.951 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:Alu|carry_temp[17]~13 Ula32:Alu|carry_temp[19]~14 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 4.226 ns Ula32:Alu\|carry_temp\[21\]~15 13 COMB LCCOMB_X22_Y13_N10 5 " "Info: 13: + IC(0.222 ns) + CELL(0.053 ns) = 4.226 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[19]~14 Ula32:Alu|carry_temp[21]~15 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.503 ns Ula32:Alu\|carry_temp\[23\]~16 14 COMB LCCOMB_X22_Y13_N12 5 " "Info: 14: + IC(0.224 ns) + CELL(0.053 ns) = 4.503 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:Alu|carry_temp[21]~15 Ula32:Alu|carry_temp[23]~16 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.053 ns) 4.929 ns Ula32:Alu\|carry_temp\[25\]~17 15 COMB LCCOMB_X22_Y13_N0 5 " "Info: 15: + IC(0.373 ns) + CELL(0.053 ns) = 4.929 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.426 ns" { Ula32:Alu|carry_temp[23]~16 Ula32:Alu|carry_temp[25]~17 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.198 ns Ula32:Alu\|carry_temp\[27\]~18 16 COMB LCCOMB_X22_Y13_N4 7 " "Info: 16: + IC(0.216 ns) + CELL(0.053 ns) = 5.198 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[25]~17 Ula32:Alu|carry_temp[27]~18 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.473 ns Ula32:Alu\|carry_temp\[29\]~19 17 COMB LCCOMB_X22_Y13_N30 8 " "Info: 17: + IC(0.222 ns) + CELL(0.053 ns) = 5.473 ns; Loc. = LCCOMB_X22_Y13_N30; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[27]~18 Ula32:Alu|carry_temp[29]~19 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.154 ns) 6.235 ns Ula32:Alu\|Mux1~1 18 COMB LCCOMB_X22_Y10_N24 2 " "Info: 18: + IC(0.608 ns) + CELL(0.154 ns) = 6.235 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.762 ns" { Ula32:Alu|carry_temp[29]~19 Ula32:Alu|Mux1~1 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(1.998 ns) 10.019 ns AluResult\[30\] 19 PIN PIN_B12 0 " "Info: 19: + IC(1.786 ns) + CELL(1.998 ns) = 10.019 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'AluResult\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.784 ns" { Ula32:Alu|Mux1~1 AluResult[30] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.320 ns ( 33.14 % ) " "Info: Total cell delay = 3.320 ns ( 33.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.699 ns ( 66.86 % ) " "Info: Total interconnect delay = 6.699 ns ( 66.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.019 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] Ula32:Alu|Mux60~0 Ula32:Alu|carry_temp[3]~22 Ula32:Alu|carry_temp[3]~5DUPLICATE Ula32:Alu|carry_temp[5]~7 Ula32:Alu|carry_temp[7]~8 Ula32:Alu|carry_temp[9]~9 Ula32:Alu|carry_temp[11]~10 Ula32:Alu|carry_temp[13]~11 Ula32:Alu|carry_temp[15]~12 Ula32:Alu|carry_temp[17]~13 Ula32:Alu|carry_temp[19]~14 Ula32:Alu|carry_temp[21]~15 Ula32:Alu|carry_temp[23]~16 Ula32:Alu|carry_temp[25]~17 Ula32:Alu|carry_temp[27]~18 Ula32:Alu|carry_temp[29]~19 Ula32:Alu|Mux1~1 AluResult[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.019 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] {} Ula32:Alu|Mux60~0 {} Ula32:Alu|carry_temp[3]~22 {} Ula32:Alu|carry_temp[3]~5DUPLICATE {} Ula32:Alu|carry_temp[5]~7 {} Ula32:Alu|carry_temp[7]~8 {} Ula32:Alu|carry_temp[9]~9 {} Ula32:Alu|carry_temp[11]~10 {} Ula32:Alu|carry_temp[13]~11 {} Ula32:Alu|carry_temp[15]~12 {} Ula32:Alu|carry_temp[17]~13 {} Ula32:Alu|carry_temp[19]~14 {} Ula32:Alu|carry_temp[21]~15 {} Ula32:Alu|carry_temp[23]~16 {} Ula32:Alu|carry_temp[25]~17 {} Ula32:Alu|carry_temp[27]~18 {} Ula32:Alu|carry_temp[29]~19 {} Ula32:Alu|Mux1~1 {} AluResult[30] {} } { 0.000ns 0.221ns 0.255ns 0.212ns 0.214ns 0.233ns 0.215ns 0.221ns 0.215ns 0.725ns 0.308ns 0.229ns 0.222ns 0.224ns 0.373ns 0.216ns 0.222ns 0.608ns 1.786ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.338 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.338 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] {} } { 0.000ns 0.000ns 1.142ns 1.022ns 1.447ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.019 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] Ula32:Alu|Mux60~0 Ula32:Alu|carry_temp[3]~22 Ula32:Alu|carry_temp[3]~5DUPLICATE Ula32:Alu|carry_temp[5]~7 Ula32:Alu|carry_temp[7]~8 Ula32:Alu|carry_temp[9]~9 Ula32:Alu|carry_temp[11]~10 Ula32:Alu|carry_temp[13]~11 Ula32:Alu|carry_temp[15]~12 Ula32:Alu|carry_temp[17]~13 Ula32:Alu|carry_temp[19]~14 Ula32:Alu|carry_temp[21]~15 Ula32:Alu|carry_temp[23]~16 Ula32:Alu|carry_temp[25]~17 Ula32:Alu|carry_temp[27]~18 Ula32:Alu|carry_temp[29]~19 Ula32:Alu|Mux1~1 AluResult[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.019 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[3] {} Ula32:Alu|Mux60~0 {} Ula32:Alu|carry_temp[3]~22 {} Ula32:Alu|carry_temp[3]~5DUPLICATE {} Ula32:Alu|carry_temp[5]~7 {} Ula32:Alu|carry_temp[7]~8 {} Ula32:Alu|carry_temp[9]~9 {} Ula32:Alu|carry_temp[11]~10 {} Ula32:Alu|carry_temp[13]~11 {} Ula32:Alu|carry_temp[15]~12 {} Ula32:Alu|carry_temp[17]~13 {} Ula32:Alu|carry_temp[19]~14 {} Ula32:Alu|carry_temp[21]~15 {} Ula32:Alu|carry_temp[23]~16 {} Ula32:Alu|carry_temp[25]~17 {} Ula32:Alu|carry_temp[27]~18 {} Ula32:Alu|carry_temp[29]~19 {} Ula32:Alu|Mux1~1 {} AluResult[30] {} } { 0.000ns 0.221ns 0.255ns 0.212ns 0.214ns 0.233ns 0.215ns 0.221ns 0.215ns 0.725ns 0.308ns 0.229ns 0.222ns 0.224ns 0.373ns 0.216ns 0.222ns 0.608ns 1.786ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:controle\|AluSrcB\[2\] reset clock -2.828 ns register " "Info: th for register \"Controle:controle\|AluSrcB\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.828 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.759 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.618 ns) 2.759 ns Controle:controle\|AluSrcB\[2\] 2 REG LCFF_X23_Y12_N21 84 " "Info: 2: + IC(1.287 ns) + CELL(0.618 ns) = 2.759 ns; Loc. = LCFF_X23_Y12_N21; Fanout = 84; REG Node = 'Controle:controle\|AluSrcB\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.905 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 53.35 % ) " "Info: Total cell delay = 1.472 ns ( 53.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 46.65 % ) " "Info: Total interconnect delay = 1.287 ns ( 46.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.759 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.759 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 1.287ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.736 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 49 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 49; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.475 ns) + CELL(0.397 ns) 5.736 ns Controle:controle\|AluSrcB\[2\] 2 REG LCFF_X23_Y12_N21 84 " "Info: 2: + IC(4.475 ns) + CELL(0.397 ns) = 5.736 ns; Loc. = LCFF_X23_Y12_N21; Fanout = 84; REG Node = 'Controle:controle\|AluSrcB\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.872 ns" { reset Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 21.98 % ) " "Info: Total cell delay = 1.261 ns ( 21.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.475 ns ( 78.02 % ) " "Info: Total interconnect delay = 4.475 ns ( 78.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.736 ns" { reset Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.736 ns" { reset {} reset~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 4.475ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.759 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.759 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 1.287ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.736 ns" { reset Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.736 ns" { reset {} reset~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 4.475ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 177 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4395 " "Info: Peak virtual memory: 4395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 10:22:29 2019 " "Info: Processing ended: Fri Oct 18 10:22:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
