|key_inverter
ek11[0] => temp_ek11[0].DATAIN
ek11[1] => temp_ek11[1].DATAIN
ek11[2] => temp_ek11[2].DATAIN
ek11[3] => temp_ek11[3].DATAIN
ek12[0] => temp_ek12[0].DATAIN
ek12[1] => temp_ek12[1].DATAIN
ek12[2] => temp_ek12[2].DATAIN
ek12[3] => temp_ek12[3].DATAIN
ek13[0] => temp_ek13[0].DATAIN
ek13[1] => temp_ek13[1].DATAIN
ek13[2] => temp_ek13[2].DATAIN
ek13[3] => temp_ek13[3].DATAIN
ek21[0] => temp_ek21[0].DATAIN
ek21[1] => temp_ek21[1].DATAIN
ek21[2] => temp_ek21[2].DATAIN
ek21[3] => temp_ek21[3].DATAIN
ek22[0] => temp_ek22[0].DATAIN
ek22[1] => temp_ek22[1].DATAIN
ek22[2] => temp_ek22[2].DATAIN
ek22[3] => temp_ek22[3].DATAIN
ek23[0] => temp_ek23[0].DATAIN
ek23[1] => temp_ek23[1].DATAIN
ek23[2] => temp_ek23[2].DATAIN
ek23[3] => temp_ek23[3].DATAIN
ek31[0] => temp_ek31[0].DATAIN
ek31[1] => temp_ek31[1].DATAIN
ek31[2] => temp_ek31[2].DATAIN
ek31[3] => temp_ek31[3].DATAIN
ek32[0] => temp_ek32[0].DATAIN
ek32[1] => temp_ek32[1].DATAIN
ek32[2] => temp_ek32[2].DATAIN
ek32[3] => temp_ek32[3].DATAIN
ek33[0] => temp_ek33[0].DATAIN
ek33[1] => temp_ek33[1].DATAIN
ek33[2] => temp_ek33[2].DATAIN
ek33[3] => temp_ek33[3].DATAIN
clk => LPM_ROM:mult_inv_det.INCLOCK
clk => dk33[0]~reg0.CLK
clk => dk33[1]~reg0.CLK
clk => dk33[2]~reg0.CLK
clk => dk33[3]~reg0.CLK
clk => dk32[0]~reg0.CLK
clk => dk32[1]~reg0.CLK
clk => dk32[2]~reg0.CLK
clk => dk32[3]~reg0.CLK
clk => dk31[0]~reg0.CLK
clk => dk31[1]~reg0.CLK
clk => dk31[2]~reg0.CLK
clk => dk31[3]~reg0.CLK
clk => dk23[0]~reg0.CLK
clk => dk23[1]~reg0.CLK
clk => dk23[2]~reg0.CLK
clk => dk23[3]~reg0.CLK
clk => dk22[0]~reg0.CLK
clk => dk22[1]~reg0.CLK
clk => dk22[2]~reg0.CLK
clk => dk22[3]~reg0.CLK
clk => dk21[0]~reg0.CLK
clk => dk21[1]~reg0.CLK
clk => dk21[2]~reg0.CLK
clk => dk21[3]~reg0.CLK
clk => dk13[0]~reg0.CLK
clk => dk13[1]~reg0.CLK
clk => dk13[2]~reg0.CLK
clk => dk13[3]~reg0.CLK
clk => dk12[0]~reg0.CLK
clk => dk12[1]~reg0.CLK
clk => dk12[2]~reg0.CLK
clk => dk12[3]~reg0.CLK
clk => dk11[0]~reg0.CLK
clk => dk11[1]~reg0.CLK
clk => dk11[2]~reg0.CLK
clk => dk11[3]~reg0.CLK
clk => det[0].CLK
clk => det[1].CLK
clk => det[2].CLK
clk => det[3].CLK
clk => adj33[0].CLK
clk => adj33[1].CLK
clk => adj33[2].CLK
clk => adj33[3].CLK
clk => adj23[0].CLK
clk => adj23[1].CLK
clk => adj23[2].CLK
clk => adj23[3].CLK
clk => adj13[0].CLK
clk => adj13[1].CLK
clk => adj13[2].CLK
clk => adj13[3].CLK
clk => adj32[0].CLK
clk => adj32[1].CLK
clk => adj32[2].CLK
clk => adj32[3].CLK
clk => adj22[0].CLK
clk => adj22[1].CLK
clk => adj22[2].CLK
clk => adj22[3].CLK
clk => adj12[0].CLK
clk => adj12[1].CLK
clk => adj12[2].CLK
clk => adj12[3].CLK
clk => adj31[0].CLK
clk => adj31[1].CLK
clk => adj31[2].CLK
clk => adj31[3].CLK
clk => adj21[0].CLK
clk => adj21[1].CLK
clk => adj21[2].CLK
clk => adj21[3].CLK
clk => adj11[0].CLK
clk => adj11[1].CLK
clk => adj11[2].CLK
clk => adj11[3].CLK
clk => cof33[0].CLK
clk => cof33[1].CLK
clk => cof33[2].CLK
clk => cof33[3].CLK
clk => cof32[0].CLK
clk => cof32[1].CLK
clk => cof32[2].CLK
clk => cof32[3].CLK
clk => cof31[0].CLK
clk => cof31[1].CLK
clk => cof31[2].CLK
clk => cof31[3].CLK
clk => cof23[0].CLK
clk => cof23[1].CLK
clk => cof23[2].CLK
clk => cof23[3].CLK
clk => cof22[0].CLK
clk => cof22[1].CLK
clk => cof22[2].CLK
clk => cof22[3].CLK
clk => cof21[0].CLK
clk => cof21[1].CLK
clk => cof21[2].CLK
clk => cof21[3].CLK
clk => cof13[0].CLK
clk => cof13[1].CLK
clk => cof13[2].CLK
clk => cof13[3].CLK
clk => cof12[0].CLK
clk => cof12[1].CLK
clk => cof12[2].CLK
clk => cof12[3].CLK
clk => cof11[0].CLK
clk => cof11[1].CLK
clk => cof11[2].CLK
clk => cof11[3].CLK
clk => temp_ek33[0].CLK
clk => temp_ek33[1].CLK
clk => temp_ek33[2].CLK
clk => temp_ek33[3].CLK
clk => temp_ek32[0].CLK
clk => temp_ek32[1].CLK
clk => temp_ek32[2].CLK
clk => temp_ek32[3].CLK
clk => temp_ek31[0].CLK
clk => temp_ek31[1].CLK
clk => temp_ek31[2].CLK
clk => temp_ek31[3].CLK
clk => temp_ek23[0].CLK
clk => temp_ek23[1].CLK
clk => temp_ek23[2].CLK
clk => temp_ek23[3].CLK
clk => temp_ek22[0].CLK
clk => temp_ek22[1].CLK
clk => temp_ek22[2].CLK
clk => temp_ek22[3].CLK
clk => temp_ek21[0].CLK
clk => temp_ek21[1].CLK
clk => temp_ek21[2].CLK
clk => temp_ek21[3].CLK
clk => temp_ek13[0].CLK
clk => temp_ek13[1].CLK
clk => temp_ek13[2].CLK
clk => temp_ek13[3].CLK
clk => temp_ek12[0].CLK
clk => temp_ek12[1].CLK
clk => temp_ek12[2].CLK
clk => temp_ek12[3].CLK
clk => temp_ek11[0].CLK
clk => temp_ek11[1].CLK
clk => temp_ek11[2].CLK
clk => temp_ek11[3].CLK
dk11[0] <= dk11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk11[1] <= dk11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk11[2] <= dk11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk11[3] <= dk11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk12[0] <= dk12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk12[1] <= dk12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk12[2] <= dk12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk12[3] <= dk12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk13[0] <= dk13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk13[1] <= dk13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk13[2] <= dk13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk13[3] <= dk13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk21[0] <= dk21[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk21[1] <= dk21[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk21[2] <= dk21[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk21[3] <= dk21[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk22[0] <= dk22[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk22[1] <= dk22[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk22[2] <= dk22[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk22[3] <= dk22[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk23[0] <= dk23[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk23[1] <= dk23[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk23[2] <= dk23[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk23[3] <= dk23[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk31[0] <= dk31[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk31[1] <= dk31[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk31[2] <= dk31[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk31[3] <= dk31[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk32[0] <= dk32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk32[1] <= dk32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk32[2] <= dk32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk32[3] <= dk32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk33[0] <= dk33[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk33[1] <= dk33[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk33[2] <= dk33[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dk33[3] <= dk33[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|key_inverter|LPM_ROM:mult_inv_det
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE


|key_inverter|LPM_ROM:mult_inv_det|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]


|key_inverter|LPM_ROM:mult_inv_det|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6k01:auto_generated.address_a[0]
address_a[1] => altsyncram_6k01:auto_generated.address_a[1]
address_a[2] => altsyncram_6k01:auto_generated.address_a[2]
address_a[3] => altsyncram_6k01:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6k01:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6k01:auto_generated.q_a[0]
q_a[1] <= altsyncram_6k01:auto_generated.q_a[1]
q_a[2] <= altsyncram_6k01:auto_generated.q_a[2]
q_a[3] <= altsyncram_6k01:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|key_inverter|LPM_ROM:mult_inv_det|altrom:srom|altsyncram:rom_block|altsyncram_6k01:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


