Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\bilal\Documents\Embedded_v2\AESproject.qsys --block-symbol-file --output-directory=C:\Users\bilal\Documents\Embedded_v2\AESproject --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Embedded_v2/AESproject.qsys
Progress: Reading input file
Progress: Adding aes_accelerator_0 [aes_accelerator 1.0]
Progress: Parameterizing module aes_accelerator_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding counter_0 [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module counter_0
Progress: Adding epcs [altera_avalon_epcs_flash_controller 18.1]
Progress: Parameterizing module epcs
Progress: Adding inv_aes_accelerator_0 [inv_aes_accelerator 1.0]
Progress: Parameterizing module inv_aes_accelerator_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AESproject.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: AESproject.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: AESproject.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: AESproject.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\bilal\Documents\Embedded_v2\AESproject.qsys --synthesis=VHDL --output-directory=C:\Users\bilal\Documents\Embedded_v2\AESproject\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Embedded_v2/AESproject.qsys
Progress: Reading input file
Progress: Adding aes_accelerator_0 [aes_accelerator 1.0]
Progress: Parameterizing module aes_accelerator_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding counter_0 [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module counter_0
Progress: Adding epcs [altera_avalon_epcs_flash_controller 18.1]
Progress: Parameterizing module epcs
Progress: Adding inv_aes_accelerator_0 [inv_aes_accelerator 1.0]
Progress: Parameterizing module inv_aes_accelerator_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AESproject.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: AESproject.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: AESproject.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: AESproject.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: AESproject: Generating AESproject "AESproject" for QUARTUS_SYNTH
Info: aes_accelerator_0: "AESproject" instantiated aes_accelerator "aes_accelerator_0"
Info: counter_0: Starting RTL generation for module 'AESproject_counter_0'
Info: counter_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=AESproject_counter_0 --dir=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0004_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0004_counter_0_gen//AESproject_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: counter_0: Done RTL generation for module 'AESproject_counter_0'
Info: counter_0: "AESproject" instantiated altera_avalon_performance_counter "counter_0"
Info: epcs: Starting RTL generation for module 'AESproject_epcs'
Info: epcs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=AESproject_epcs --dir=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0005_epcs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0005_epcs_gen//AESproject_epcs_component_configuration.pl  --do_build_sim=0  ]
Info: epcs: Done RTL generation for module 'AESproject_epcs'
Info: epcs: "AESproject" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: inv_aes_accelerator_0: "AESproject" instantiated inv_aes_accelerator "inv_aes_accelerator_0"
Warning: Overwriting different file C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/pipe_reg.vhd
Info: jtag_uart_0: Starting RTL generation for module 'AESproject_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=AESproject_jtag_uart_0 --dir=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0007_jtag_uart_0_gen//AESproject_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'AESproject_jtag_uart_0'
Info: jtag_uart_0: "AESproject" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: "AESproject" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_memory: Starting RTL generation for module 'AESproject_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AESproject_onchip_memory --dir=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0008_onchip_memory_gen//AESproject_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'AESproject_onchip_memory'
Info: onchip_memory: "AESproject" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sysid_qsys_0: "AESproject" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'AESproject_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=AESproject_timer_0 --dir=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0010_timer_0_gen//AESproject_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'AESproject_timer_0'
Info: timer_0: "AESproject" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "AESproject" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "AESproject" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "AESproject" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'AESproject_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=AESproject_nios2_qsys_0_cpu --dir=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/bilal/AppData/Local/Temp/alt8323_6459443001154598061.dir/0013_cpu_gen//AESproject_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.03.02 03:55:21 (*) Starting Nios II generation
Info: cpu: # 2020.03.02 03:55:21 (*)   Checking for plaintext license.
Info: cpu: # 2020.03.02 03:55:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.03.02 03:55:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.03.02 03:55:22 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.03.02 03:55:22 (*)   Plaintext license not found.
Info: cpu: # 2020.03.02 03:55:22 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.03.02 03:55:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.03.02 03:55:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.03.02 03:55:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.03.02 03:55:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.03.02 03:55:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.03.02 03:55:23 (*)   Creating all objects for CPU
Info: cpu: # 2020.03.02 03:55:23 (*)     Testbench
Info: cpu: # 2020.03.02 03:55:24 (*)     Instruction decoding
Info: cpu: # 2020.03.02 03:55:24 (*)       Instruction fields
Info: cpu: # 2020.03.02 03:55:24 (*)       Instruction decodes
Info: cpu: # 2020.03.02 03:55:25 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.03.02 03:55:25 (*)       Instruction controls
Info: cpu: # 2020.03.02 03:55:25 (*)     Pipeline frontend
Info: cpu: # 2020.03.02 03:55:25 (*)     Pipeline backend
Info: cpu: # 2020.03.02 03:55:29 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.03.02 03:55:32 (*)   Creating encrypted RTL
Info: cpu: # 2020.03.02 03:55:34 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'AESproject_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: aes_accelerator_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "aes_accelerator_0_avalon_master_translator"
Info: onchip_memory_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: aes_accelerator_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "aes_accelerator_0_avalon_master_agent"
Info: onchip_memory_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory_s1_agent"
Info: onchip_memory_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: nios2_qsys_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_instruction_master_limiter"
Info: Reusing file C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/bilal/Documents/Embedded_v2/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: AESproject: Done "AESproject" with 39 modules, 93 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
