Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/dma_cfg","5_soc_doc/am6x/extended_otp","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/interrupt_cfg","5_soc_doc/am6x/pll_data","5_soc_doc/am6x/processors","5_soc_doc/am6x/proxy_cfg","5_soc_doc/am6x/psil_cfg","5_soc_doc/am6x/ra_cfg","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/runtime_keystore","5_soc_doc/am6x/sec_proxy","5_soc_doc/am6x/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721e_legacy/clocks","5_soc_doc/j721e_legacy/devices","5_soc_doc/j721e_legacy/dma_cfg","5_soc_doc/j721e_legacy/firewalls","5_soc_doc/j721e_legacy/hosts","5_soc_doc/j721e_legacy/interrupt_cfg","5_soc_doc/j721e_legacy/pll_data","5_soc_doc/j721e_legacy/processors","5_soc_doc/j721e_legacy/proxy_cfg","5_soc_doc/j721e_legacy/psil_cfg","5_soc_doc/j721e_legacy/ra_cfg","5_soc_doc/j721e_legacy/resasg_types","5_soc_doc/j721e_legacy/sec_proxy","5_soc_doc/j721e_legacy/soc_devgrps","5_soc_doc/j721e_legacy/soc_domgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/dma_cfg.rst","5_soc_doc/am6x/extended_otp.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/interrupt_cfg.rst","5_soc_doc/am6x/pll_data.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/proxy_cfg.rst","5_soc_doc/am6x/psil_cfg.rst","5_soc_doc/am6x/ra_cfg.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/runtime_keystore.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/am6x/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721e_legacy/clocks.rst","5_soc_doc/j721e_legacy/devices.rst","5_soc_doc/j721e_legacy/dma_cfg.rst","5_soc_doc/j721e_legacy/firewalls.rst","5_soc_doc/j721e_legacy/hosts.rst","5_soc_doc/j721e_legacy/interrupt_cfg.rst","5_soc_doc/j721e_legacy/pll_data.rst","5_soc_doc/j721e_legacy/processors.rst","5_soc_doc/j721e_legacy/proxy_cfg.rst","5_soc_doc/j721e_legacy/psil_cfg.rst","5_soc_doc/j721e_legacy/ra_cfg.rst","5_soc_doc/j721e_legacy/resasg_types.rst","5_soc_doc/j721e_legacy/sec_proxy.rst","5_soc_doc/j721e_legacy/soc_devgrps.rst","5_soc_doc/j721e_legacy/soc_domgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00000000454d53450200010002000100":131,"00b":25,"01b":25,"02000000011a00006a37657300000000":131,"02a6000001000200cffc17b20bcbf96a":131,"07ab1b2400d5757a1f0b2f32fdf06b39376e0e7fd2e930ea4b1a7b0e24bbc520926de2c6":131,"0bb88ba99d3a8b1d92075c67bcc047d2":131,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":131,"0x0":[3,13,17,125],"0x00":[3,20,41,56,72,88,102,117],"0x00000000":[20,33,48,64,80,94,109],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[20,131],"0x0000b000":[94,109],"0x0000efff":[94,109],"0x0001":22,"0x0002":22,"0x0002u":3,"0x0004":22,"0x0005u":7,"0x0008":22,"0x000au":[3,23],"0x000bu":[22,23],"0x000cu":[23,25],"0x000du":[23,26],"0x000eu":[23,24],"0x001":41,"0x0010":22,"0x0020":22,"0x0020u":3,"0x003":[41,56,72],"0x00300000":[33,48,64],"0x003000ff":[33,48,64],"0x0040":41,"0x005":41,"0x006":41,"0x00a00000":[33,48,64,80,94,109],"0x00a003ff":[48,64],"0x00a007ff":[80,94,109],"0x00a10000":[48,64,80,94,109],"0x00a107ff":[48,64,80,94,109],"0x00a20000":[48,64,80,94,109],"0x00a207ff":[48,64,80,94,109],"0x00a30000":[48,64,80,94,109],"0x00a301ff":80,"0x00a303ff":[48,64,94,109],"0x00a307ff":33,"0x00a60000":[94,109],"0x00a61fff":[94,109],"0x00a70000":[94,109],"0x00a71fff":[94,109],"0x00ac0000":[94,109],"0x00ac0fff":[94,109],"0x00ad0000":[94,109],"0x00ad0fff":[94,109],"0x00c0":[41,56,72],"0x01":[5,37,52,56,68,72,84,88,98,102,113,117,131],"0x0100":5,"0x01000000":33,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":41,"0x0180":41,"0x01a":41,"0x01c":41,"0x01e":41,"0x02":[37,41,52,56,68,72,84,88,98,102,113,117,131],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":22,"0x021":41,"0x03":[41,56,72,88,98,102,113,117],"0x04":[56,72,98,102,113,117],"0x04210000":33,"0x042101ff":33,"0x05":[56,72,88,102,117],"0x06":[37,84,88,98,102,113,117],"0x061":[56,72],"0x062":[56,72],"0x064":[56,72],"0x0682":41,"0x0683":41,"0x068d":41,"0x068e":41,"0x068f":41,"0x06a0":41,"0x06a1":41,"0x06a2":41,"0x07":[37,56,72,84,88,98,102,113,117],"0x070a":41,"0x070d":41,"0x070f":41,"0x0710":41,"0x0711":41,"0x0712":41,"0x0713":41,"0x0714":41,"0x0715":41,"0x0716":41,"0x0717":41,"0x0718":41,"0x0719":41,"0x071a":41,"0x071b":41,"0x071c":41,"0x071d":41,"0x071e":41,"0x0783":41,"0x079":[102,117],"0x0790":41,"0x0791":41,"0x0792":41,"0x0793":41,"0x0794":41,"0x0795":41,"0x0796":41,"0x0797":41,"0x0798":41,"0x0799":41,"0x079a":41,"0x079b":41,"0x079c":41,"0x079d":41,"0x07a":[102,117],"0x07a3":41,"0x07a4":41,"0x07a5":41,"0x07a6":41,"0x07a7":41,"0x07a8":41,"0x07a9":41,"0x07aa":41,"0x07ab":41,"0x07ac":41,"0x07ad":41,"0x07ae":41,"0x07af":41,"0x07b":[88,102,117],"0x07b0":41,"0x07b1":41,"0x07b2":41,"0x07b3":41,"0x07b4":41,"0x07b5":41,"0x07b6":41,"0x07b7":41,"0x07b8":41,"0x08":[88,98,102,113,117],"0x080":[88,102,117],"0x082":[88,102,117],"0x083":[88,102,117],"0x0840":41,"0x084a":41,"0x084c":41,"0x086":[102,117],"0x087":[102,117],"0x088":[88,102,117],"0x089":[88,102,117],"0x09":[98,113],"0x091":[56,72],"0x09c":[56,72],"0x0a":[41,56,72,88,102,117],"0x0b":[56,72,88,102,117],"0x0b3":[56,72],"0x0b4":[56,72],"0x0b5":[56,72],"0x0b6":[56,72],"0x0b9":[56,72],"0x0bb":[56,72],"0x0bc":[56,72],"0x0bd":[56,72],"0x0be":[56,72],"0x0bf":[56,72],"0x0c":[41,88,102,117],"0x0c2":[56,72],"0x0c3":[56,72],"0x0cf":[88,102,117],"0x0d":[41,56,72,88,102,117],"0x0d0":[88,102,117],"0x0d1":[88,102,117],"0x0d2":[88,102,117],"0x0d3":[88,102,117],"0x0d4":[88,102,117],"0x0d5":[88,102,117],"0x0e":[41,56,72,102,117],"0x0e9":[88,102,117],"0x0ea":[88,102,117],"0x0eb":[88,102,117],"0x0ec":[88,102,117],"0x0ed":[88,102,117],"0x0f":[41,56,72,88,102,117],"0x1":[13,29],"0x10":[3,41,88,102,117],"0x1000":[8,29,39,54,70,86,100,115],"0x1000u":8,"0x1001":[8,54,70],"0x1001u":8,"0x1017":39,"0x1018":39,"0x1019":39,"0x1029":39,"0x103b":86,"0x1077":[54,70],"0x108b":[100,115],"0x11":41,"0x1100":11,"0x1101":11,"0x1102":11,"0x1103":11,"0x1110":11,"0x1110u":11,"0x1111":11,"0x1116100":125,"0x1120":11,"0x1120u":11,"0x12":41,"0x1200":12,"0x1201":12,"0x1205":12,"0x1205u":12,"0x1206":12,"0x1207u":22,"0x1210":12,"0x1211":12,"0x1215":12,"0x1215u":12,"0x1216":12,"0x1220":12,"0x1221":12,"0x1230":12,"0x1230u":12,"0x1231":12,"0x1231u":12,"0x1232":12,"0x1233":12,"0x1234":12,"0x1234u":12,"0x1240":12,"0x1240u":12,"0x1241":12,"0x1280":10,"0x1280u":10,"0x1281":10,"0x1281u":10,"0x1282":10,"0x1282u":10,"0x1283":10,"0x1283u":10,"0x13":41,"0x1300":9,"0x1300u":9,"0x14":41,"0x15":41,"0x1500u":25,"0x16":41,"0x17":41,"0x18":[37,41],"0x1840":[56,72],"0x1880":[56,72],"0x19":41,"0x1900":[56,72],"0x1a":41,"0x1b":41,"0x1c":41,"0x1d":41,"0x1e":41,"0x1e40":[102,117],"0x1e80":[102,117],"0x1ec0":[88,102,117],"0x1u":[44,59,75,90,104,105,119,120],"0x2":[13,29],"0x20":[3,20,37,41,52,54,68,70,84,86,98,100,113,115,131],"0x2000":[39,88,102,117],"0x2013":39,"0x20210102":[20,131],"0x2080":[88,102,117],"0x20c0":[88,102,117],"0x21":[37,41,52,68,84,98,113,131],"0x2180":[102,117],"0x21c0":[102,117],"0x22":[41,52,68,131],"0x2200":[88,102,117],"0x2223":[20,131],"0x2240":[88,102,117],"0x23":[41,52,68,131],"0x23be":26,"0x24":41,"0x2440":[56,72],"0x25":41,"0x26":41,"0x27":41,"0x2700":[56,72],"0x28":41,"0x2800u":[42,57,73],"0x283c0000":[48,64,80,94,109],"0x283c001f":[48,64,80,94,109],"0x28400000":[48,64,80,94,109],"0x28401fff":[48,64,80,94,109],"0x28440000":[48,64,80,94,109],"0x2847ffff":[48,64,80,94,109],"0x28480000":[48,64,80,94,109],"0x28481fff":[48,64,80,94,109],"0x284a0000":[48,64,80,94,109],"0x284a3fff":[48,64,80,94,109],"0x284c0000":[48,64,80,94,109],"0x284c3fff":[48,64,80,94,109],"0x28560000":[48,64,80,94,109],"0x28563fff":[48,64,80],"0x2856ffff":[94,109],"0x28570000":[48,64,80,94,109],"0x2857007f":[48,64],"0x285701ff":[80,94,109],"0x28580000":[48,64,80,94,109],"0x28580fff":[48,64,80,94,109],"0x28590000":[48,64,80,94,109],"0x285900ff":[48,64,80,94,109],"0x285a0000":[48,64,80,94,109],"0x285a3fff":[48,64,80,94,109],"0x285b0000":[48,64,80,94,109],"0x285c0000":[48,64,80,94,109],"0x285c00ff":[48,64,80,94,109],"0x285d0000":[48,64,80,94,109],"0x285d03ff":[48,64,80,94,109],"0x29":41,"0x2a":41,"0x2a268000":[48,64,80,94,109],"0x2a2681ff":[48,64,80,94,109],"0x2a280000":[48,64,80,94,109],"0x2a29ffff":[48,64,80,94,109],"0x2a47ffff":[48,64,80,94,109],"0x2a500000":[48,64,80,94,109],"0x2a53ffff":[48,64,80,94,109],"0x2a580000":[48,64,80,94,109],"0x2a5bffff":[48,64,80,94,109],"0x2a600000":[48,64,80,94,109],"0x2a6fffff":[48,64,80,94,109],"0x2a700000":[48,64,80,94,109],"0x2a7fffff":[48,64,80,94,109],"0x2a800000":[48,64,80,94,109],"0x2a83ffff":[48,64,80,94,109],"0x2aa00000":[48,64,80,94,109],"0x2aa3ffff":[48,64,80,94,109],"0x2b":41,"0x2b000000":[48,64,80,94,109],"0x2b3fffff":[48,64,80,94,109],"0x2b800000":[48,64,80,94,109],"0x2bbfffff":[48,64,80,94,109],"0x2c":41,"0x2cca":[56,72],"0x2ccd":[56,72],"0x2d":41,"0x2d0a":[56,72],"0x2d0d":[56,72],"0x2d4a":[56,72],"0x2d4d":[56,72],"0x2d80":[56,72],"0x2e":41,"0x2e40":[56,72],"0x2ec0":[56,72],"0x2ec1":[56,72],"0x2ec2":[56,72],"0x2ec3":[56,72],"0x2ec4":[56,72],"0x2ec5":[56,72],"0x2ec7":[56,72],"0x2eca":[56,72],"0x2ecb":[56,72],"0x2f":41,"0x2f00":[56,72],"0x2f01":[56,72],"0x2f02":[56,72],"0x2f03":[56,72],"0x2f0a":[56,72],"0x2f0b":[56,72],"0x2f0d":[56,72],"0x2f0e":[56,72],"0x2f0f":[56,72],"0x2f4a":[56,72],"0x2f4d":[56,72],"0x2f80":[56,72],"0x2fc0":[56,72],"0x3":[13,29],"0x30":[41,98,113],"0x3080":[56,72],"0x30800000":[48,64,80,94,109],"0x3080001f":[48,64,80,94,109],"0x30801000":[48,64,80,94,109],"0x3080101f":[48,64,80,94,109],"0x30802000":[48,64,80,94,109],"0x3080201f":[48,64,80,94,109],"0x3081":[56,72],"0x3082":[56,72],"0x3083":[56,72],"0x308a":[56,72],"0x308b":[56,72],"0x308d":[56,72],"0x308f":[56,72],"0x30900000":[48,64,80,94,109],"0x30901fff":[48,64,80],"0x30907fff":[94,109],"0x30908000":[48,64,80,94,109],"0x30909fff":[48,64,80],"0x3090ffff":[94,109],"0x30940000":[48,64,80,94,109],"0x3094ffff":[48,64,80],"0x3097ffff":[94,109],"0x30b00000":[48,64,80,94,109],"0x30b03fff":80,"0x30b0ffff":[48,64],"0x30b1ffff":[94,109],"0x30c0":[56,72],"0x30c00000":[48,64,80,94,109],"0x30c03fff":80,"0x30c0ffff":[48,64,94,109],"0x30c1":[56,72],"0x30c2":[56,72],"0x30c3":[56,72],"0x30c5":[56,72],"0x30c7":[56,72],"0x30ca":[56,72],"0x30cb":[56,72],"0x30d00000":[48,64,80,94,109],"0x30d03fff":80,"0x30d07fff":[48,64,94,109],"0x31":41,"0x31040000":[48,64,80,94,109],"0x31043fff":[48,64,80,94,109],"0x31080000":[48,64,80,94,109],"0x310bffff":[48,64,80,94,109],"0x31100000":[48,64,80,94,109],"0x3110007f":[48,64],"0x31100fff":[80,94,109],"0x31110000":[48,64,80,94,109],"0x31113fff":[48,64,80,94,109],"0x31120000":[48,64,80,94,109],"0x311200ff":[48,64,80,94,109],"0x31130000":[48,64,80,94,109],"0x31133fff":[48,64,80,94,109],"0x31140000":[48,64,80,94,109],"0x31150000":[48,64,80,94,109],"0x311500ff":[48,64,80,94,109],"0x31160000":[48,64,80,94,109],"0x311603ff":[48,64,80,94,109],"0x31f78000":[48,64,80,94,109],"0x31f781ff":[48,64,80,94,109],"0x32":41,"0x32000000":[48,64,80,94,109],"0x3201ffff":[48,64,80,94,109],"0x328fffff":[48,64,80,94,109],"0x33":41,"0x33000000":[48,64,80,94,109],"0x3303ffff":[48,64,80,94,109],"0x33400000":[48,64,80,94,109],"0x3343ffff":[48,64,80,94,109],"0x33800000":[48,64,80,94,109],"0x339fffff":[48,64,80,94,109],"0x33c00000":[48,64,80,94,109],"0x33c3ffff":[48,64,80,94,109],"0x33c40000":[48,64,80,94,109],"0x33c7ffff":[48,64,80,94,109],"0x33ca":[88,102,117],"0x33cd":[88,102,117],"0x33d00000":[48,64,80,94,109],"0x33dfffff":[48,64,80,94,109],"0x34":41,"0x34000000":[48,64,80,94,109],"0x3403ffff":80,"0x340a":[88,102,117],"0x340d":[88,102,117],"0x340fffff":[48,64,94,109],"0x344a":[88,102,117],"0x344d":[88,102,117],"0x3480":[88,102,117],"0x34c0":[88,102,117],"0x34c1":[88,102,117],"0x34c2":[88,102,117],"0x34c3":[88,102,117],"0x34c4":[102,117],"0x34c5":[88,102,117],"0x34c6":[88,102,117],"0x34c7":[88,102,117],"0x34c8":[88,102,117],"0x34ca":[88,102,117],"0x34cb":[88,102,117],"0x35":41,"0x3500":[88,102,117],"0x35000000":[48,64,80,94,109],"0x3501":[88,102,117],"0x3502":[88,102,117],"0x3503":[88,102,117],"0x3503ffff":80,"0x350a":[88,102,117],"0x350b":[88,102,117],"0x350c":[88,102,117],"0x350d":[88,102,117],"0x350e":[102,117],"0x350f":[88,102,117],"0x350fffff":[48,64],"0x3510":[88,102,117],"0x351fffff":[94,109],"0x3540":[88,102,117],"0x36":41,"0x37":41,"0x38":41,"0x38000000":[48,64,80,94,109],"0x383fffff":[48,64,80,94,109],"0x3a4a":[88,102,117],"0x3a4d":[88,102,117],"0x3a80":[88,102,117],"0x3ac0":[88,102,117],"0x3ac1":[88,102,117],"0x3ac2":[88,102,117],"0x3ac3":[88,102,117],"0x3ac5":[88,102,117],"0x3ac7":[88,102,117],"0x3aca":[88,102,117],"0x3acb":[88,102,117],"0x3b00":[88,102,117],"0x3b01":[88,102,117],"0x3b02":[88,102,117],"0x3b03":[88,102,117],"0x3b0a":[88,102,117],"0x3b0b":[88,102,117],"0x3b0d":[88,102,117],"0x3b0f":[88,102,117],"0x3b40":[88,102,117],"0x3c000000":[48,64,80,94,109],"0x3c3fffff":[48,64,80,94,109],"0x4":29,"0x40":29,"0x4000":[39,54,70,86,100,115],"0x4001":[39,54,70],"0x4002":39,"0x4003":[39,54,70,86,100,115],"0x4081":26,"0x4081u":22,"0x40c00000":[48,64],"0x40c000ff":[48,64],"0x4100":[39,54,70,86,100,115],"0x4104":[39,54,70,86,100,115],"0x41c00000":[48,64,80,94,109],"0x41c7ffff":[48,64],"0x41cfffff":[80,94,109],"0x4200":[39,54,70,86,100,115],"0x4204":[39,54,70,86,100,115],"0x42200000":[48,64,80,94,109],"0x422001ff":[48,64],"0x422003ff":[80,94,109],"0x42af":26,"0x4300":[39,54,70,86,100,115],"0x4301":86,"0x4302":[100,115],"0x4303":39,"0x4304":[39,54,70,86,100,115],"0x4305":[86,100,115],"0x4307":39,"0x4308":39,"0x430b":39,"0x430c":39,"0x430f":39,"0x4310":39,"0x4311":39,"0x4400":[39,54,70,86,100,115],"0x4401":[54,70],"0x4402":[54,70,86,100,115],"0x4403":39,"0x4404":[39,86,100,115],"0x4405":39,"0x4406":39,"0x44060000":33,"0x4407":39,"0x4407bfff":33,"0x4407c000":33,"0x4407ffff":33,"0x4408":39,"0x44083000":29,"0x4409":39,"0x440b":[39,86,100,115],"0x440c":39,"0x440e":39,"0x440f":39,"0x44234000":[33,48,64,80,94,109],"0x44234fff":[33,48,64,80,94,109],"0x44235000":[33,48,64,80,94,109],"0x44237fff":[33,48,64,80,94,109],"0x4500":[39,54,70,86,100,115],"0x45000000":[33,48,64,80,94,109,132],"0x4503":[54,70],"0x4504":[54,70],"0x4507":[54,70],"0x4507ffff":33,"0x4508":[54,70,86,100,115],"0x45080000":33,"0x450b":[54,70],"0x450c":[54,70],"0x450f":[54,70],"0x4510":[54,70],"0x4513":[54,70],"0x4514":[54,70],"0x4515":[54,70],"0x4516":[54,70],"0x45cfffff":33,"0x45d00000":[33,48,64,80,94,109],"0x45dfffff":[33,48,64,80,94,109],"0x45e00000":33,"0x45ffffff":[33,48,64,80,94,109,132],"0x4600":[54,70,86,100,115],"0x4601":[54,70],"0x4602":[54,70],"0x460a":[100,115],"0x460c":[86,100,115],"0x460f":86,"0x4610":86,"0x4616":[86,100,115],"0x4618":[86,100,115],"0x461f":86,"0x4622":[86,100,115],"0x4624":[86,100,115],"0x462e":[86,100,115],"0x4700":[54,70,86,100,115],"0x4701":[86,100,115],"0x4702":[86,100,115],"0x4703":[86,100,115],"0x4704":[86,100,115],"0x4707":[54,70],"0x4709":[86,100,115],"0x470a":86,"0x470c":[86,100,115],"0x4729":[86,100,115],"0x473f":86,"0x4800":[54,70,86,100,115],"0x48100000":33,"0x4811001f":33,"0x48130000":33,"0x481f":[54,70,86,100,115],"0x4820":[86,100,115],"0x482500ff":33,"0x483f":[86,100,115],"0x4840":[86,100,115],"0x48400000":33,"0x48411fff":33,"0x48420000":33,"0x48607fff":33,"0x487f":[86,100,115],"0x4880":[86,100,115],"0x489f":[86,100,115],"0x4900":[86,100,115],"0x49000000":33,"0x49013fff":33,"0x4968b2e9":19,"0x49800000":33,"0x49ff":[86,100,115],"0x4a00":[86,100,115],"0x4a67ffff":33,"0x4a811000":33,"0x4a812fff":33,"0x4aa18000":33,"0x4aa18fff":33,"0x4b8a0000":33,"0x4b8affff":33,"0x4b920000":33,"0x4b92ffff":33,"0x4c01ffff":33,"0x4c41u":22,"0x4d000000":33,"0x4d001fff":33,"0x4d004000":33,"0x4d005fff":33,"0x4d008000":33,"0x4d009fff":33,"0x4d012000":33,"0x4d013fff":33,"0x4d016000":33,"0x4d017fff":33,"0x4d03c000":33,"0x4d04bfff":33,"0x4e004000":33,"0x4e013fff":33,"0x4e3fffff":33,"0x5170":26,"0x5170u":22,"0x555555u":23,"0x5a":[15,26,131],"0x6000":[54,70,86,100,115],"0x60000000":[48,64,80,94,109],"0x602d":[86,100,115],"0x602e":[86,100,115],"0x602f":[54,70,86,100,115],"0x608f":26,"0x6b39376e":131,"0x6cffffff":[48,64,80,94,109],"0x6d000000":[48,64,80,94,109],"0x6dffffff":[48,64,80,94,109],"0x6e000000":[48,64,80,94,109],"0x6effffff":[48,64,80,94,109],"0x7000":[54,70,86,100,115],"0x70000":125,"0x70000000":[48,64,80,94,109,125],"0x701c0000":33,"0x701dffff":33,"0x701fc000":33,"0x701fffff":[33,48,64,80,94,109],"0x7100":[54,70,86,100,115],"0x7103":[54,70],"0x7106":[86,100,115],"0x7200":[54,70,86,100,115],"0x7203":[54,70],"0x7204":[54,70],"0x7207":[54,70,86,100,115],"0x7208":[54,70],"0x720b":[54,70],"0x720c":[54,70],"0x720e":[54,70],"0x720f":[54,70],"0x7211":[54,70],"0x7212":[54,70],"0x7300":[86,100,115],"0x7303":[86,100,115],"0x7400":[86,100,115],"0x7403":[86,100,115],"0x7500":[86,100,115],"0x7501":[86,100,115],"0x7502":[86,100,115],"0x7503":[86,100,115],"0x7ab1b240":131,"0x7b25u":22,"0x8":[54,70,86,100,115,125],"0x80":26,"0x8000":10,"0x80b5ae71":19,"0x8105u":23,"0x8805u":23,"0x8d27":26,"0x8d27u":22,"0x9000":[16,39,54,70,86,100,115],"0x9000u":16,"0x9001":[16,54,70],"0x9001u":16,"0x9002":[16,54,70],"0x9002u":16,"0x9003":14,"0x9003u":14,"0x9004":14,"0x9004u":14,"0x900c":18,"0x900cu":18,"0x9010":39,"0x9011":39,"0x9012":39,"0x9013":39,"0x901c":39,"0x9021":18,"0x9021u":18,"0x9022":15,"0x9022u":15,"0x9023":15,"0x9023u":15,"0x9024":15,"0x9024u":15,"0x9025":15,"0x9025u":15,"0x9026":15,"0x9026u":15,"0x9029":14,"0x9029u":14,"0x9030":21,"0x9030u":21,"0x9031":17,"0x9031u":17,"0x903b":86,"0x908b":[100,115],"0x9095":[54,70],"0x926de2c6":131,"0xa000":39,"0xa013":39,"0xa5":15,"0xa5c3u":22,"0xb2f32fdf":131,"0xc000":[13,39,54,70,86,100,115,132],"0xc000u":13,"0xc001":[13,39,54,70,86,100,115,132],"0xc001u":13,"0xc005":[13,132],"0xc005u":13,"0xc100":[13,39,54,70,86,100,115,132],"0xc100u":13,"0xc101":[13,132],"0xc101u":13,"0xc108":[39,54,70,86,100,115],"0xc120":[13,132],"0xc120u":13,"0xc1d3u":22,"0xc200":[39,54,70,86,100,115],"0xc208":[39,54,70,86,100,115],"0xc300":[39,54,70],"0xc303":39,"0xc304":39,"0xc307":39,"0xc308":[39,54,70],"0xc30b":39,"0xc30c":39,"0xc30f":39,"0xc310":39,"0xc311":39,"0xc400":[13,39,54,70,86,100,115,132],"0xc400u":13,"0xc401":[13,54,70,132],"0xc401u":13,"0xc402":[54,70,86,100,115],"0xc403":39,"0xc404":[39,86,100,115],"0xc405":39,"0xc406":39,"0xc407":39,"0xc408":39,"0xc409":39,"0xc40b":[39,86,100,115],"0xc40c":39,"0xc40e":39,"0xc500":[39,54,70,86,100,115],"0xc503":[54,70],"0xc504":[54,70],"0xc507":[39,54,70],"0xc508":[54,70,86,100,115],"0xc50b":[54,70],"0xc50c":[54,70],"0xc50f":[54,70],"0xc510":[54,70],"0xc513":[54,70],"0xc514":[54,70],"0xc515":[54,70],"0xc516":[54,70],"0xc600":[86,100,115],"0xc60a":[100,115],"0xc60c":[86,100,115],"0xc60f":86,"0xc610":86,"0xc616":[86,100,115],"0xc618":[86,100,115],"0xc61f":86,"0xc622":[86,100,115],"0xc624":[86,100,115],"0xc62e":[86,100,115],"0xc700":[86,100,115],"0xc701":[86,100,115],"0xc702":[86,100,115],"0xc703":[86,100,115],"0xc704":[86,100,115],"0xc709":[86,100,115],"0xc70a":86,"0xc70c":[86,100,115],"0xc729":[86,100,115],"0xc73f":86,"0xc800":[54,70,86,100,115],"0xc81f":[54,70,86,100,115],"0xc820":[86,100,115],"0xc83f":[86,100,115],"0xc840":[86,100,115],"0xc87f":[86,100,115],"0xc880":[86,100,115],"0xc89f":[86,100,115],"0xc900":[86,100,115],"0xc9ff":[86,100,115],"0xca00":[86,100,115],"0xca07":[86,100,115],"0xd5757a1f":131,"0xdead3a17":19,"0xdeadfa17":19,"0xe000":[54,70,86,100,115],"0xe022000":125,"0xe02c":[86,100,115],"0xe02d":[86,100,115],"0xe02f":[54,70,86,100,115],"0xe24bbc52":131,"0xe7fd2e93":131,"0xea4b1a7b":131,"0xf000":[54,70,86,100,115],"0xf007":[54,70,86,100,115],"0xf100":[54,70,86,100,115],"0xf103":[54,70],"0xf106":[86,100,115],"0xf1ea":26,"0xf1eau":22,"0xf200":[54,70,86,100,115],"0xf203":[54,70],"0xf204":[54,70],"0xf207":[54,70,86,100,115],"0xf208":[54,70],"0xf20b":[54,70],"0xf20c":[54,70],"0xf20e":[54,70],"0xf20f":[54,70],"0xf211":[54,70],"0xf212":[54,70],"0xf300":[86,100,115],"0xf303":[86,100,115],"0xf3ff":[86,100,115],"0xf400":[86,100,115],"0xf500":[86,100,115],"0xf501":[86,100,115],"0xffffffff":5,"0xfffffffffff":[33,48,64,80,94,109],"0xffffffu":23,"0xppppqqqq":131,"1000000000u":[36,83,97,112],"100000000u":[51,67],"1083801600u":[97,112],"10b":[25,26],"1155000000u":[51,67],"1179648000u":[97,112],"11b":25,"1200000000u":[97,112],"128u":26,"1500000000u":[97,112],"15de4a0d4ee20fd61f6002b07cd9b0b7":131,"1600000000u":36,"1800000000u":[36,97,112],"1866000000u":97,"18u":22,"1mb":3,"2000000000u":[36,83,97,112],"2133333333u":112,"2359296000u":83,"2400000000u":[36,83,97,112],"250000000u":[51,67],"2600000000u":[97,112],"2700000000u":[97,112],"2750000000u":[97,112],"2mb":3,"300000000u":[51,67],"3200000000u":83,"32bit":13,"32u":14,"333333333u":[51,67],"3rd":0,"400000000u":[51,67],"40b2b17a1f7a75d5":131,"41c02100":20,"41u":14,"52bc4be2c6e26d92":131,"64k":3,"760d7d98a18f189760dfd0f23e2b0cb1":131,"7fe9ad875195527d40b2b17a1f7a75d5":131,"800000000u":[51,67],"8c712e8d732b48c3e09ac6c0951013c":131,"960000000u":[36,51,67,83,97,112],"abstract":[0,20],"break":5,"byte":[2,3,11,12,14,19,20,25,122,126,130,131],"case":[2,3,5,13,15,16,25,47,59,62,75,79,90,93,104,108,119,121,125,129],"catch":[49,65],"char":3,"default":[5,7,12,13,19,20,24,25,29,33,47,48,62,64,76,79,80,93,94,108,109,125],"export":[24,26],"final":20,"function":[0,2,3,5,12,13,19,21,24,25,26,30,43,45,58,60,74,77,89,91,103,105,106,118,120,121,122,123,129,132],"import":[3,13],"int":[5,20],"long":[5,10,12,13,20,29,126,130],"new":[5,13,16,20,23,29,126,131],"null":12,"public":[2,19,20,22,25,125,126,128,131],"return":[2,3,5,8,9,10,11,12,13,14,16,19,24,25,122,124],"short":[12,13,29],"static":[12,22],"switch":13,"true":[15,20,33,48,64,80,94,109,122,128,131],"try":[5,13,121],"void":5,"while":[2,5,18,19,22,29,129,131],AES:[0,122,126,128,130],AND:13,BUT:13,Bus:25,CCS:131,For:[0,2,5,6,8,10,13,18,19,20,22,23,24,25,33,48,64,80,94,109,121,122,123,126,129,131],IAs:25,IDs:[2,5,6,11,12,13,20,22,25,26,30,33,41,43,45,48,56,58,60,64,72,74,77,80,88,89,91,94,102,103,106,109,117,118,125],IPs:5,IRs:25,Ids:5,NOT:[2,11,12,13,121,123],Not:[13,23,35,50,66,82,96,111,129],OES:[8,12,29,50,66,82,96,111],OSes:0,One:[20,22,29,30,45,60,77,91,106],PEs:[34,41,43,49,56,58,65,72,74,81,88,89,95,102,103,110,117,118],QoS:[22,25,29],SYS:23,Such:121,TIs:129,TRs:12,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,16,18,19,20,21,22,23,24,25,26,29,30,31,32,33,35,36,39,40,41,45,46,47,48,50,51,53,54,55,56,60,61,62,64,66,67,69,70,71,72,77,78,79,80,82,83,85,86,87,88,91,92,93,94,96,97,99,100,101,102,106,107,108,109,111,112,114,115,116,117,121,122,123,124,125,126,128,129,130,131,132],Then:25,There:[5,13,16,19,22,25,30,45,60,77,91,106,122,124,126,132],These:[0,11,13,22,25,26,30,34,37,43,44,45,49,52,58,59,60,65,68,74,75,77,81,84,89,90,91,95,98,103,104,105,106,110,113,118,119,120,124,125],USE:[11,12],Use:[13,26,29,126,130,131],Used:[23,49,65,129],Useful:8,Using:[14,15,22,26,127,130,133],With:19,Yes:[3,6,14,15,17,18,21,22,26,125,126,129],_boardcfg:25,a53:[34,49,65],a53_0:[34,43,49,58,65,74],a53_1:[34,43,49,58,65,74],a53_2:[34,43,49,58,65,74],a53_3:[34,43,49,58,65,74],a53_4:[49,58,65,74],a53_5:[49,58,65,74],a53_6:[49,58,65,74],a53_7:[49,58,65,74],a53_cl0_c0:[52,68,131],a53_cl0_c1:[52,68,131],a53_cl1_c0:[52,68,131],a53_cl1_c1:[52,68,131],a53_non_secure_supervisor:[33,48,64],a53_secure_supervisor:[33,48,64],a53ss0_core_0:37,a53ss0_core_1:37,a72:[81,95,110],a72_0:[81,89,95,103,110,118],a72_1:[81,89,95,103,110,118],a72_2:[81,89,95,103,110,118],a72_3:[81,89,95,103,110,118],a72_4:[81,89,95,103,110,118],a72_non_secure_supervisor:[80,94,109],a72_secure_supervisor:[80,94,109],a72ss0_core0:[98,113],a72ss0_core0_0:84,a72ss0_core0_1:84,a72ss0_core1:[98,113],a87rb35w:[20,128,131],a93e069d2ccdac95420cca9c5f637a80:131,abi:[3,5,25,26],abi_major:3,abi_minor:3,abil:[2,29],abl:[2,12,25,29,47,62,79,93,108,131],abort:3,about:[0,3,5,13,20,23,29,126],abov:[0,2,3,6,24,25,26,29,121,122,125,126,130,131,132],absolut:121,acceler:[0,2,4,8,12,29,76,122,129],accept:[2,5,13,24,25,26],acces:26,access:[0,2,6,8,9,10,11,12,19,22,25,29,121,122,124,125,127,131,133],access_err:[50,66],accommod:124,accompani:20,accord:[8,12,20,24,25,131],account:[0,5,13],accumul:[24,25],accur:13,achiev:[5,6,13,59,75,90,104,119,121],acinactm:13,ack:[2,5,6,7,13,16,21,25],acp:13,acronym:0,across:[0,2,6,25,26,122,124,131],action:[2,5,20],activ:[5,13,18,19,24,25,121,126,128,130,131],actual:[2,3,5,6,13,20,22,34,37,49,52,65,68,81,84,95,98,110,113,131],acut:128,add:[8,20,29,121,122],addit:[2,5,6,7,12,13,20,25,26,29,121,122,124,125,126,129,132],addition:5,addr:29,addr_hi:11,addr_lo:11,address:[0,3,10,11,13,17,18,20,22,24,25,26,29,33,48,64,80,94,109,123,131],adjust:11,adpllljm_hsdiv_wrap_main_0:[51,67],adpllljm_hsdiv_wrap_main_2:[51,67],adpllljm_wrap_main_1:[51,67],adpllljm_wrap_main_3:[51,67],adpllljm_wrap_main_4:[51,67],adpllm_hsdiv_wrap_mcu_0:[51,67],adpllm_hsdiv_wrap_mcu_1:[51,67],adpllm_wrap_main_6:[51,67],adpllm_wrap_main_7:[51,67],advanc:[59,75,90,104,119],aesenc:128,aesenc_bmek:128,aesenc_bmpkh:128,aesenc_smek:128,aesenc_smpkh:128,affect:13,aforement:29,after:[2,5,7,8,10,11,12,13,14,15,19,22,26,36,51,67,83,97,112,121,124,128,132],again:5,against:[11,20,29,122,131],agent:0,aggreg:[0,2,8,25,29,129],agnost:0,aid:[47,62,79,93,108],aim:0,ainact:13,akin:2,algorithm:128,align:[3,25],all:[0,2,6,9,13,15,16,19,20,22,23,24,25,26,29,49,65,122,126,128,129,131,132],alloc:[3,5,8,10,12,13,22,25,34,49,65,81,95,110],allow:[0,2,5,6,8,11,12,13,19,22,23,24,25,26,29,30,31,45,46,60,61,77,78,91,92,106,107,121,123,124,125,131,132],allow_debug_level_rsvd:26,allow_dkek_export_tisci:26,allow_jtag_unlock:[26,131],allow_wildcard_unlock:[26,131],allowed_atyp:25,allowed_orderid:25,allowed_prior:25,allowed_qo:25,allowed_sched_prior:25,along:[13,14,21,23,29,122,124,128,132],alongsid:[15,17],alphabet:[30,45,60,77,91,106],alreadi:[6,11,13,121],also:[0,2,5,6,8,13,18,19,23,25,26,30,32,45,47,60,62,77,79,91,93,106,108,124,125,126,130,131,132],alter:6,altern:[13,25,122,126,131],although:[3,5,6,7,13,22,24,25,26],altough:6,alwai:[2,3,6,13,20,22,29,122,124,131],am64:[23,26,132],am64_main_sec_mmr_main_0:37,am64x:[0,133],am64x_dev_a53ss0:[30,31,44],am64x_dev_a53ss0_core_0:[30,31,44],am64x_dev_a53ss0_core_1:[30,31,44],am64x_dev_adc0:[30,31,44],am64x_dev_board0:[30,31,44],am64x_dev_cmp_event_introuter0:[30,31,35,41,44],am64x_dev_compute_cluster0:[31,44],am64x_dev_compute_cluster0_pbist_0:[31,44],am64x_dev_cpsw0:[30,31,35,44],am64x_dev_cpt2_aggr0:[30,31,44],am64x_dev_cpts0:[30,31,35,44],am64x_dev_dbgsuspendrouter0:[30,31,44],am64x_dev_dcc0:[30,31,44],am64x_dev_dcc1:[30,31,44],am64x_dev_dcc2:[30,31,44],am64x_dev_dcc3:[30,31,44],am64x_dev_dcc4:[30,31,44],am64x_dev_dcc5:[30,31,44],am64x_dev_ddpa0:[30,31,44],am64x_dev_ddr16ss0:[30,31,44],am64x_dev_debugss_wrap0:[30,31,44],am64x_dev_dmass0:[31,39,44],am64x_dev_dmass0_bcdma_0:[30,31,32,40,41,44],am64x_dev_dmass0_cbass_0:[30,31,44],am64x_dev_dmass0_intaggr_0:[30,31,35,41,44],am64x_dev_dmass0_ipcss_0:[30,31,44],am64x_dev_dmass0_pktdma_0:[30,31,32,40,41,44],am64x_dev_dmass0_psilcfg_0:[30,31,44],am64x_dev_dmass0_psilss_0:[30,31,44],am64x_dev_dmass0_ringacc_0:[30,31,35,40,41],am64x_dev_dmsc0:[31,44],am64x_dev_ecap0:[30,31,44],am64x_dev_ecap1:[30,31,44],am64x_dev_ecap2:[30,31,44],am64x_dev_elm0:[30,31,44],am64x_dev_emif_data_0_vd:[31,44],am64x_dev_epwm0:[30,31,35,44],am64x_dev_epwm1:[30,31,44],am64x_dev_epwm2:[30,31,44],am64x_dev_epwm3:[30,31,35,44],am64x_dev_epwm4:[30,31,44],am64x_dev_epwm5:[30,31,44],am64x_dev_epwm6:[30,31,35,44],am64x_dev_epwm7:[30,31,44],am64x_dev_epwm8:[30,31,44],am64x_dev_eqep0:[30,31,44],am64x_dev_eqep1:[30,31,44],am64x_dev_eqep2:[30,31,44],am64x_dev_esm0:[30,31,44],am64x_dev_fsirx0:[30,31,44],am64x_dev_fsirx1:[30,31,44],am64x_dev_fsirx2:[30,31,44],am64x_dev_fsirx3:[30,31,44],am64x_dev_fsirx4:[30,31,44],am64x_dev_fsirx5:[30,31,44],am64x_dev_fsitx0:[30,31,44],am64x_dev_fsitx1:[30,31,44],am64x_dev_fss0:[31,44],am64x_dev_fss0_fsas_0:[30,31,44],am64x_dev_fss0_ospi_0:[30,31,44],am64x_dev_gicss0:[30,31,35,44],am64x_dev_gpio0:[30,31,35,44],am64x_dev_gpio1:[30,31,35,44],am64x_dev_gpmc0:[30,31,44],am64x_dev_gtc0:[30,31,35,44],am64x_dev_i2c0:[30,31,44],am64x_dev_i2c1:[30,31,44],am64x_dev_i2c2:[30,31,44],am64x_dev_i2c3:[30,31,44],am64x_dev_led0:[30,31,44],am64x_dev_mailbox0:[31,44],am64x_dev_main2mcu_vd:[31,44],am64x_dev_main_gpiomux_introuter0:[30,31,35,41,44],am64x_dev_mcan0:[30,31,44],am64x_dev_mcan1:[30,31,44],am64x_dev_mcspi0:[30,31,44],am64x_dev_mcspi1:[30,31,44],am64x_dev_mcspi2:[30,31,44],am64x_dev_mcspi3:[30,31,44],am64x_dev_mcspi4:[30,31,44],am64x_dev_mcu2main_vd:[31,44],am64x_dev_mcu_dcc0:[30,31,44],am64x_dev_mcu_esm0:[30,31,35,44],am64x_dev_mcu_gpio0:[30,31,35,44],am64x_dev_mcu_i2c0:[30,31,44],am64x_dev_mcu_i2c1:[30,31,44],am64x_dev_mcu_m4fss0:[31,44],am64x_dev_mcu_m4fss0_core0:[30,31,35,44],am64x_dev_mcu_mcrc64_0:[30,31,44],am64x_dev_mcu_mcspi0:[30,31,44],am64x_dev_mcu_mcspi1:[30,31,44],am64x_dev_mcu_mcu_gpiomux_introuter0:[30,31,35,41,44],am64x_dev_mcu_psc0:[30,31,44],am64x_dev_mcu_rti0:[30,31,44],am64x_dev_mcu_timer0:[30,31,44],am64x_dev_mcu_timer1:[30,31,44],am64x_dev_mcu_timer2:[30,31,44],am64x_dev_mcu_timer3:[30,31,44],am64x_dev_mcu_uart0:[30,31,44],am64x_dev_mcu_uart1:[30,31,44],am64x_dev_mmcsd0:[30,31,44],am64x_dev_mmcsd1:[30,31,44],am64x_dev_msram_256k0:[30,31,44],am64x_dev_msram_256k1:[30,31,44],am64x_dev_msram_256k2:[30,31,44],am64x_dev_msram_256k3:[30,31,44],am64x_dev_msram_256k4:[30,31,44],am64x_dev_msram_256k5:[30,31,44],am64x_dev_pbist0:[30,31,44],am64x_dev_pbist1:[30,31,44],am64x_dev_pbist2:[30,31,44],am64x_dev_pbist3:[30,31,44],am64x_dev_pcie0:[30,31,35,44],am64x_dev_postdiv1_16fft1:[30,31,44],am64x_dev_postdiv4_16ff0:[30,31,44],am64x_dev_postdiv4_16ff2:[30,31,44],am64x_dev_pru_icssg0:[30,31,35,44],am64x_dev_pru_icssg1:[30,31,35,44],am64x_dev_psc0:[30,31,44],am64x_dev_psramecc0:[30,31,44],am64x_dev_r5fss0:[31,44],am64x_dev_r5fss0_core0:[30,31,35,44],am64x_dev_r5fss0_core1:[30,31,35,44],am64x_dev_r5fss1:[31,44],am64x_dev_r5fss1_core0:[30,31,35,44],am64x_dev_r5fss1_core1:[30,31,35,44],am64x_dev_rti0:[30,31,44],am64x_dev_rti10:[30,31,44],am64x_dev_rti11:[30,31,44],am64x_dev_rti1:[30,31,44],am64x_dev_rti8:[30,31,44],am64x_dev_rti9:[30,31,44],am64x_dev_sa2_ul0:[30,31,44],am64x_dev_serdes_10g0:[30,31,44],am64x_dev_spinlock0:[30,31,44],am64x_dev_stm0:[30,31,44],am64x_dev_timer0:[30,31,35,44],am64x_dev_timer10:[30,31,44],am64x_dev_timer11:[30,31,44],am64x_dev_timer1:[30,31,35,44],am64x_dev_timer2:[30,31,35,44],am64x_dev_timer3:[30,31,35,44],am64x_dev_timer4:[30,31,44],am64x_dev_timer5:[30,31,44],am64x_dev_timer6:[30,31,44],am64x_dev_timer7:[30,31,44],am64x_dev_timer8:[30,31,44],am64x_dev_timer9:[30,31,44],am64x_dev_timermgr0:[30,31,44],am64x_dev_timesync_event_introuter0:[30,31,35,41,44],am64x_dev_uart0:[30,31,44],am64x_dev_uart1:[30,31,44],am64x_dev_uart2:[30,31,44],am64x_dev_uart3:[30,31,44],am64x_dev_uart4:[30,31,44],am64x_dev_uart5:[30,31,44],am64x_dev_uart6:[30,31,44],am64x_dev_usb0:[30,31,44],am64x_dev_vtm0:[30,31,44],am65x:[0,29,125,126,131,133],am65x_sr2:[25,76,126],am65xx:2,am6:[5,13,24,25,76],am6_dev_board0:[45,46,59,60,61,75],am6_dev_cal0:[45,46,50,59,60,61,66,75],am6_dev_cbass0:[45,46,50,59,60,61,66,75],am6_dev_cbass_debug0:[45,46,50,59,60,61,66,75],am6_dev_cbass_fw0:[45,46,50,59,60,61,66,75],am6_dev_cbass_infra0:[45,46,50,59,60,61,66,75],am6_dev_ccdebugss0:[45,46,50,59,60,61,66,75],am6_dev_cmpevent_intrtr0:[45,46,50,56,59,60,61,66,72,75],am6_dev_compute_cluster_a53_0:[45,46,59,60,61,75],am6_dev_compute_cluster_a53_1:[45,46,59,60,61,75],am6_dev_compute_cluster_a53_2:[45,46,59,60,61,75],am6_dev_compute_cluster_a53_3:[45,46,59,60,61,75],am6_dev_compute_cluster_cpac0:[46,59,60,61,75],am6_dev_compute_cluster_cpac1:[46,59,60,61,75],am6_dev_compute_cluster_cpac_pbist0:[46,59,61,75],am6_dev_compute_cluster_cpac_pbist1:[46,59,61,75],am6_dev_compute_cluster_msmc0:[45,46,59,60,61,75],am6_dev_compute_cluster_pbist0:[45,46,59,61,75],am6_dev_cpt2_aggr0:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_main_cal0_0:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_main_dss_2:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[45,46,59,60,61,75],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[45,46,59,60,61,75],am6_dev_ctrl_mmr0:[45,46,50,59,60,61,66,75],am6_dev_dcc0:[45,46,50,59,60,61,66,75],am6_dev_dcc1:[45,46,50,59,60,61,66,75],am6_dev_dcc2:[45,46,50,59,60,61,66,75],am6_dev_dcc3:[45,46,50,59,60,61,66,75],am6_dev_dcc4:[45,46,50,59,60,61,66,75],am6_dev_dcc5:[45,46,50,59,60,61,66,75],am6_dev_dcc6:[45,46,50,59,60,61,66,75],am6_dev_dcc7:[45,46,50,59,60,61,66,75],am6_dev_ddrss0:[45,46,50,59,60,61,66,75],am6_dev_debugss0:[45,46,50,59,60,61,66,75],am6_dev_debugss_wrap0:[45,46,59,60,61,75],am6_dev_debugsuspendrtr0:[45,46,59,60,61,75],am6_dev_dftss0:[45,46,59,60,61,75],am6_dev_dss0:[45,46,50,59,60,61,66,75],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[46,59,61,75],am6_dev_dummy_ip_lpsc_dmsc_vd:[46,59,61,75],am6_dev_dummy_ip_lpsc_emif_data_vd:[46,59,61,75],am6_dev_dummy_ip_lpsc_main2mcu_vd:[46,59,61,75],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[46,59,61,75],am6_dev_dummy_ip_lpsc_mcu2main_vd:[46,59,61,75],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[46,59,61,75],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[46,59,61,75],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[46,59,61,75],am6_dev_ecap0:[45,46,50,59,60,61,66,75],am6_dev_ecc_aggr0:[45,46,59,60,61,75],am6_dev_ecc_aggr1:[45,46,59,60,61,75],am6_dev_ecc_aggr2:[45,46,59,60,61,75],am6_dev_efuse0:[45,46,59,60,61,75],am6_dev_ehrpwm0:[45,46,50,59,60,61,66,75],am6_dev_ehrpwm1:[45,46,50,59,60,61,66,75],am6_dev_ehrpwm2:[45,46,50,59,60,61,66,75],am6_dev_ehrpwm3:[45,46,50,59,60,61,66,75],am6_dev_ehrpwm4:[45,46,50,59,60,61,66,75],am6_dev_ehrpwm5:[45,46,50,59,60,61,66,75],am6_dev_elm0:[45,46,50,59,60,61,66,75],am6_dev_eqep0:[45,46,50,59,60,61,66,75],am6_dev_eqep1:[45,46,50,59,60,61,66,75],am6_dev_eqep2:[45,46,50,59,60,61,66,75],am6_dev_esm0:[45,46,50,59,60,61,66,75],am6_dev_fss_mcu_0:[46,59],am6_dev_gic0:[45,46,50,59,60,61,66,75],am6_dev_gpio0:[45,46,50,59,60,61,66,75],am6_dev_gpio1:[45,46,50,59,60,61,66,75],am6_dev_gpiomux_intrtr0:[45,46,50,56,59,60,61,66,72,75],am6_dev_gpmc0:[45,46,50,59,60,61,66,75],am6_dev_gpu0:[45,46,50,59,60,61,66,75],am6_dev_gs80prg_mcu_wrap_wkup_0:[45,46,59,60,61,75],am6_dev_gs80prg_soc_wrap_wkup_0:[45,46,59,60,61,75],am6_dev_gtc0:[45,46,50,59,60,61,66,75],am6_dev_i2c0:[45,46,50,59,60,61,66,75],am6_dev_i2c1:[45,46,50,59,60,61,66,75],am6_dev_i2c2:[45,46,50,59,60,61,66,75],am6_dev_i2c3:[45,46,50,59,60,61,66,75],am6_dev_icemelter_wkup_0:[46,59,61,75],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[45,46,59,60,61,75],am6_dev_k3_led_main_0:[46,59,61,75],am6_dev_main2mcu_lvl_intrtr0:[45,46,50,56,59,60,61,66,72,75],am6_dev_main2mcu_pls_intrtr0:[45,46,50,56,59,60,61,66,72,75],am6_dev_mcasp0:[45,46,50,59,60,61,66,75],am6_dev_mcasp1:[45,46,50,59,60,61,66,75],am6_dev_mcasp2:[45,46,50,59,60,61,66,75],am6_dev_mcspi0:[45,46,50,59,60,61,66,75],am6_dev_mcspi1:[45,46,50,59,60,61,66,75],am6_dev_mcspi2:[45,46,50,59,60,61,66,75],am6_dev_mcspi3:[45,46,50,59,60,61,66,75],am6_dev_mcspi4:[45,46,59,60,61,75],am6_dev_mcu_adc0:[45,46,59,60,61,75],am6_dev_mcu_adc1:[45,46,59,60,61,75],am6_dev_mcu_armss0:[46,59,60,61,75],am6_dev_mcu_armss0_cpu0:[45,46,50,59,60,61,66,75],am6_dev_mcu_armss0_cpu1:[45,46,50,59,60,61,66,75],am6_dev_mcu_cbass0:[45,46,59,60,61,75],am6_dev_mcu_cbass_debug0:[45,46,59,60,61,75],am6_dev_mcu_cbass_fw0:[45,46,59,60,61,75],am6_dev_mcu_cpsw0:[45,46,50,59,60,61,66,75],am6_dev_mcu_cpt2_aggr0:[45,46,59,60,61,75],am6_dev_mcu_ctrl_mmr0:[45,46,59,60,61,75],am6_dev_mcu_dcc0:[45,46,59,60,61,75],am6_dev_mcu_dcc1:[45,46,59,60,61,75],am6_dev_mcu_dcc2:[45,46,59,60,61,75],am6_dev_mcu_debugss0:[45,46,59,60,61,75],am6_dev_mcu_ecc_aggr0:[45,46,59,60,61,75],am6_dev_mcu_ecc_aggr1:[45,46,59,60,61,75],am6_dev_mcu_efuse0:[45,46,59,60,61,75],am6_dev_mcu_esm0:[45,46,59,60,61,75],am6_dev_mcu_fss0_fsas_0:[46,59,61,75],am6_dev_mcu_fss0_hyperbus0:[45,46,59,60,61,75],am6_dev_mcu_fss0_ospi_0:[45,46,59,60,61,75],am6_dev_mcu_fss0_ospi_1:[45,46,59,60,61,75],am6_dev_mcu_i2c0:[45,46,59,60,61,75],am6_dev_mcu_mcan0:[45,46,59,60,61,75],am6_dev_mcu_mcan1:[45,46,59,60,61,75],am6_dev_mcu_mcspi0:[45,46,59,60,61,75],am6_dev_mcu_mcspi1:[45,46,59,60,61,75],am6_dev_mcu_mcspi2:[45,46,59,60,61,75],am6_dev_mcu_msram0:[45,46,59,60,61,75],am6_dev_mcu_navss0:[45,46,54,59,60,61,70,75],am6_dev_mcu_navss0_intr_aggr_0:[46,50,56,59,61,66,72,75],am6_dev_mcu_navss0_intr_router_0:[46,50,56,59,61,66,72,75],am6_dev_mcu_navss0_mcrc0:[46,50,59,61,66,75],am6_dev_mcu_navss0_proxy0:[46,53,56,59,61,69,72,75],am6_dev_mcu_navss0_ringacc0:[46,50,55,56,59,61,66,71,72,75],am6_dev_mcu_navss0_udmap0:[46,47,50,56,59,61,62,66,72,75],am6_dev_mcu_pbist0:[45,46,59,60,61,75],am6_dev_mcu_pdma0:[45,46,59,60,61,75],am6_dev_mcu_pdma1:[45,46,59,60,61,75],am6_dev_mcu_pll_mmr0:[45,46,59,60,61,75],am6_dev_mcu_psram0:[45,46,59,60,61,75],am6_dev_mcu_rom0:[45,46,59,60,61,75],am6_dev_mcu_rti0:[45,46,59,60,61,75],am6_dev_mcu_rti1:[45,46,59,60,61,75],am6_dev_mcu_sec_mmr0:[45,46,59,60,61,75],am6_dev_mcu_timer0:[45,46,59,60,61,75],am6_dev_mcu_timer1:[45,46,59,60,61,75],am6_dev_mcu_timer2:[45,46,59,60,61,75],am6_dev_mcu_timer3:[45,46,59,60,61,75],am6_dev_mcu_uart0:[45,46,59,60,61,75],am6_dev_mmcsd0:[45,46,50,59,60,61,66,75],am6_dev_mmcsd1:[45,46,50,59,60,61,66,75],am6_dev_mx_efuse_main_chain_main_0:[46,59,60,61,75],am6_dev_mx_efuse_mcu_chain_mcu_0:[46,59,60,61,75],am6_dev_mx_wakeup_reset_sync_wkup_0:[46,59,61,75],am6_dev_navss0:[45,46,50,54,59,60,61,66,70,75],am6_dev_navss0_cpts0:[46,50,59,61,66,75],am6_dev_navss0_intr_router_0:[46,50,56,59,61,66,72,75],am6_dev_navss0_mailbox0_cluster0:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster10:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster11:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster1:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster2:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster3:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster4:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster5:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster6:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster7:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster8:[46,50,59,61,66,75],am6_dev_navss0_mailbox0_cluster9:[46,50,59,61,66,75],am6_dev_navss0_mcrc0:[46,50,59,61,66,75],am6_dev_navss0_modss_inta0:[46,50,56,59,61,66,72,75],am6_dev_navss0_modss_inta1:[46,50,56,59,61,66,72,75],am6_dev_navss0_proxy0:[46,53,56,59,61,69,72,75],am6_dev_navss0_pvu0:[46,50,59,61,66,75],am6_dev_navss0_pvu1:[46,50,59,61,66,75],am6_dev_navss0_ringacc0:[46,50,55,56,59,61,66,71,72,75],am6_dev_navss0_timer_mgr0:[46,59,61,75],am6_dev_navss0_timer_mgr1:[46,59,61,75],am6_dev_navss0_udmap0:[46,47,50,56,59,61,62,66,72,75],am6_dev_navss0_udmass_inta0:[46,50,56,59,61,66,72,75],am6_dev_oldi_tx_core_main_0:[45,46,59,60,61,75],am6_dev_pbist0:[45,46,59,60,61,75],am6_dev_pbist1:[45,46,59,60,61,75],am6_dev_pcie0:[45,46,50,59,60,61,66,75],am6_dev_pcie1:[45,46,50,59,60,61,66,75],am6_dev_pdma0:[45,46,59,60,61,75],am6_dev_pdma1:[45,46,50,59,60,61,66,75],am6_dev_pdma_debug0:[45,46,59,60,61,75],am6_dev_pll_mmr0:[45,46,59,60,61,75],am6_dev_pllctrl0:[45,46,59,60,61,75],am6_dev_pru_icssg0:[45,46,50,59,60,61,66,75],am6_dev_pru_icssg1:[45,46,50,59,60,61,66,75],am6_dev_pru_icssg2:[45,46,50,59,60,61,66,75],am6_dev_psc0:[45,46,59,60,61,75],am6_dev_psramecc0:[45,46,59,60,61,75],am6_dev_rti0:[45,46,59,60,61,75],am6_dev_rti1:[45,46,59,60,61,75],am6_dev_rti2:[45,46,59,60,61,75],am6_dev_rti3:[45,46,59,60,61,75],am6_dev_sa2_ul0:[45,46,50,59,60,61,66,75,129],am6_dev_serdes0:[45,46,59,60,61,75],am6_dev_serdes1:[45,46,59,60,61,75],am6_dev_stm0:[45,46,59,60,61,75],am6_dev_timer0:[45,46,50,59,60,61,66,75],am6_dev_timer10:[45,46,50,59,60,61,66,75],am6_dev_timer11:[45,46,50,59,60,61,66,75],am6_dev_timer1:[45,46,50,59,60,61,66,75],am6_dev_timer2:[45,46,50,59,60,61,66,75],am6_dev_timer3:[45,46,50,59,60,61,66,75],am6_dev_timer4:[45,46,50,59,60,61,66,75],am6_dev_timer5:[45,46,50,59,60,61,66,75],am6_dev_timer6:[45,46,50,59,60,61,66,75],am6_dev_timer7:[45,46,50,59,60,61,66,75],am6_dev_timer8:[45,46,50,59,60,61,66,75],am6_dev_timer9:[45,46,50,59,60,61,66,75],am6_dev_timesync_intrtr0:[45,46,50,56,59,60,61,66,72,75],am6_dev_uart0:[45,46,50,59,60,61,66,75],am6_dev_uart1:[45,46,50,59,60,61,66,75],am6_dev_uart2:[45,46,50,59,60,61,66,75],am6_dev_usb3ss0:[45,46,50,59,60,61,66,75],am6_dev_usb3ss1:[45,46,50,59,60,61,66,75],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[46,59,61,75],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[46,59,61,75],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[46,59,61,75],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[46,59,61,75],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[46,59,61,75],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[46,59,61,75],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[46,59,61,75],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[46,59,61,75],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[46,59,61,75],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[46,59,61,75],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[46,59,61,75],am6_dev_wkup_cbass0:[45,46,59,60,61,75],am6_dev_wkup_cbass_fw0:[45,46,59,60,61,75],am6_dev_wkup_ctrl_mmr0:[45,46,59,60,61,75],am6_dev_wkup_dmsc0:[46,59,60,61,75],am6_dev_wkup_dmsc0_cortex_m3_0:[46,50,59,61,66,75],am6_dev_wkup_ecc_aggr0:[45,46,59,60,61,75],am6_dev_wkup_esm0:[45,46,50,59,60,61,66,75],am6_dev_wkup_gpio0:[45,46,50,59,60,61,66,75],am6_dev_wkup_gpiomux_intrtr0:[45,46,50,56,59,60,61,66,72,75],am6_dev_wkup_i2c0:[45,46,59,60,61,75],am6_dev_wkup_pllctrl0:[45,46,59,60,61,75],am6_dev_wkup_psc0:[45,46,59,60,61,75],am6_dev_wkup_uart0:[45,46,59,60,61,75],am6_dev_wkup_vtm0:[45,46,59,60,61,75],am6x:[2,129],among:[5,132],amount:[20,29],ani:[0,2,5,6,8,10,11,12,13,20,23,24,25,26,29,38,121,122,124,129,131,132],anoth:[2,5,6,12,13,14,16,21,25,29,39,47,54,62,70,79,86,93,100,108,115,124,125],anti:20,api:[0,1,2,4,8,9,10,11,12,19,20,23,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,125,126,127,128,129,130,132,133],appdata:131,append:[5,20,25,126,130],appli:[5,12,13,15,19,20,125,130,131],applic:[0,3,5,8,10,11,12,13,16,18,19,20,22,23,24,25,32,36,47,51,62,67,79,83,93,97,108,112,121,122,124,126,131,132],approach:[0,126],appropri:[5,6,13,23,130],aqcmpintr_level:[50,66],arbitrari:29,arch32:13,architectur:[8,22,25,121],area:[26,63,124],argument:[7,25,125,131,132],arm0:36,arm:[0,29,51,67,83,97,112],arrai:[12,14,15,17,20,22,25,32,35,40,47,50,53,55,62,66,69,71,79,82,85,87,93,96,99,101,108,111,114,116,124,131],ascend:25,asel:11,asn1:[20,128,131],asn1p_imax:29,asn:20,assert:[6,13,19],assign:[9,11,12,16,22,29,32,35,40,47,49,50,53,55,62,65,66,69,71,76,79,82,85,87,93,96,99,101,108,111,114,116,124],associ:[16,19,22,24,30,45,60,77,91,106],assum:[9,11,12,25,122,131,132],assur:25,asymmetr:[18,126],atcm:13,atcm_en:13,atf:34,attack:13,attempt:[5,6,11,13,19,25,29,121],attribut:[20,25,122,125],atyp:[25,29],audio:[83,97,112],auth_in_plac:20,authent:[0,2,20,23,24,26,126,129],authenticate_and_start_imag:13,authinplac:20,author:[23,131],automat:[3,5,19,125],avabl:129,avail:[0,2,3,5,12,13,14,15,18,19,21,23,24,25,26,29,122,124,132],availabler:129,avoid:[13,131,132],back:[2,3,9,10,11,15,22,23,34,49,65,81,95,110,125,129],backup:128,backward:[5,7,24,25,105,120,123],bad:29,bad_devic:29,bank:132,base:[0,5,6,8,10,11,12,13,16,19,20,22,23,24,29,32,36,39,40,47,51,53,54,55,62,67,69,70,71,79,83,85,86,87,93,97,99,100,101,108,112,114,115,116,122,124,125,128,129,131],baseport:[7,22],basi:25,basic:[0,13,20],basicconstraint:[20,128,131],bc_lvl:[50,66],bcdma:[0,2,12],bcdma_chan_data_complet:35,bcdma_chan_error:35,bcdma_chan_ring_complet:35,bcdma_rx:39,bcdma_rx_chan_data_complet:35,bcdma_rx_chan_error:35,bcdma_rx_chan_ring_complet:35,bcdma_tx:39,bcdma_tx_chan_data_complet:35,bcdma_tx_chan_error:35,bcdma_tx_chan_ring_complet:35,bcfg:20,bcfg_hash:20,bch:128,becaus:[11,13,19,25,121],becom:[123,124],been:[2,5,15,19,25,29,124,132],beenabl:129,befor:[2,5,10,13,19,20,22,25,26,29,125,126,128,130,131],begin:[3,20],behav:[0,105,120],behavior:[3,6,7,25],behaviour:125,behind:[25,129],being:[2,5,6,8,12,13,20,22,24,26,32,41,47,56,62,72,79,88,93,102,108,117,121,122,125,131],belong:[5,29],below:[0,2,5,6,13,14,16,19,20,21,22,23,24,25,26,29,33,48,64,80,94,109,122,124,125,126,130,131,132],ber:20,best:5,better:[5,13],between:[2,6,8,11,13,19,25],beyond:[2,12,25],big:20,binari:[0,13,20,23,25,122,125,126,127,128,133],binary_fil:25,bit:[2,3,5,6,8,9,10,11,12,13,15,16,17,19,20,22,23,24,25,26,29,41,56,63,72,88,102,117,121,122,123,124,125,128,131],bitfield:[6,8,9,10,11,12,23,25,121,123],blob:[2,20,22,23,25,126],block:[0,2,5,6,12,20,25,32,128,131],block_copy_chan:[32,40],block_everyon:[33,48,64,80,94,109],bmek:128,bmpk:[128,131],bmpkh:128,board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,28,29,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,120,121,122,123,124,125,127,128,129,130,133],boardcfg:[0,20,24,25,26,33,48,64,80,94,109,126],boardcfg_abi_maj:22,boardcfg_abi_min:22,boardcfg_abi_rev:[22,26],boardcfg_cfg:22,boardcfg_control_magic_num:22,boardcfg_dbg_cfg:29,boardcfg_dbg_cfg_magic_num:22,boardcfg_devgrp:22,boardcfg_dkek_cfg_magic_num:22,boardcfg_host_hierarchy_magic_num:22,boardcfg_max_main_host_count:22,boardcfg_max_mcu_host_count:22,boardcfg_msmc:3,boardcfg_msmc_magic_num:22,boardcfg_otp_cfg_magic_num:22,boardcfg_pm_devgrp:24,boardcfg_pm_siz:24,boardcfg_pmp_high:24,boardcfg_pmp_low:24,boardcfg_proc_acl_magic_num:22,boardcfg_rm_devgrp:25,boardcfg_rm_host_cfg:22,boardcfg_rm_host_cfg_magic_num:22,boardcfg_rm_resasg:22,boardcfg_rm_resasg_magic_num:22,boardcfg_rm_siz:25,boardcfg_rmp_high:25,boardcfg_rmp_low:25,boardcfg_sec:26,boardcfg_secproxy_magic_num:22,boardcfg_security_devgrp:26,boardcfg_security_s:26,boardcfg_securityp_high:26,boardcfg_securityp_low:26,boardcfg_siz:22,boardcfg_subhdr:22,boardcfghash:[20,126],boardcfgp_high:22,boardcfgp_low:22,boardconfig:[23,29,121],bodi:126,boot:[0,3,4,18,22,23,24,25,26,29,33,34,36,44,48,49,51,59,64,65,67,75,80,81,83,90,94,95,97,104,109,110,112,119,121,124,127,128,129,131,132,133],boot_seq:20,bootcor:20,bootcoreopts_clr:20,bootcoreopts_set:20,bootload:[0,3,23,36,51,67,83,97,112,121],bootpin:[36,51,67,83,97,112],bootvector:13,bootvector_hi:13,bootvector_lo:13,both:[0,2,5,8,10,13,20,22,23,24,25,26,125,126,128,131,132],boundari:25,bp_init_complet:29,brddat:131,bring:[7,121,130],broadcast:25,btcm:13,btcm_en:13,buffer:[12,20,22],build:[23,29,42,57,73],built:[24,29],burnt:122,burst:[12,29],bus:[11,12,13,25],bus_intr_64:[58,74],bus_intr_65:[58,74],bus_intr_66:[58,74],bus_intr_67:[58,74],bus_spi_64:[58,74],bus_spi_65:[58,74],bus_spi_66:[58,74],bus_spi_67:[58,74],bus_spi_68:[58,74],bus_spi_69:[58,74],bus_spi_70:[58,74],bus_spi_71:[58,74],bus_spi_72:[58,74],bus_spi_73:[58,74],bus_spi_74:[58,74],bus_spi_75:[58,74],bus_spi_76:[58,74],bus_spi_77:[58,74],bus_spi_78:[58,74],bus_spi_79:[58,74],c47d9ca8d1aae57b8e8784a12f636b2b:131,c66:[13,97,112],c66_event_in_sync:[96,111],c66_event_in_sync_4:[103,118],c66_event_in_sync_5:[103,118],c66_event_in_sync_6:[103,118],c66_event_in_sync_7:[103,118],c66ss0_core0:[98,103,113,118],c66ss1_core0:[98,103,113,118],c6x_0:[95,110],c6x_0_0:[95,103,110,118],c6x_0_1:[95,103,110,118],c6x_1:[95,110],c6x_1_0:[95,103,110,118],c6x_1_1:[95,103,110,118],c71ss0:[98,113],c7x:[95,97,110,112],c7x_0:[95,103,110,118],c7x_1:[95,103,110,118],cach:[3,22,33,48,64,80,94,109],cal0_rx:[54,70],calc_val:2,calcul:[11,18,126,130],call:[5,7,8,13,23,24,29,121,122,123,126,132],can:[0,2,5,6,7,8,10,11,12,13,16,17,19,21,22,23,24,25,26,29,30,31,33,36,45,46,47,48,51,60,61,62,64,67,77,78,79,80,83,91,92,93,94,97,106,107,108,109,112,121,122,123,124,128,129,131,132],cannot:[11,12,13,19,25,26,32,35,39,40,47,49,50,53,54,55,62,65,66,69,70,71,79,82,85,86,87,93,96,99,100,101,108,111,114,115,116,125,129,131],canon:20,capabl:[0,5,8,10,24,25,26,121],captur:[24,25],card:131,care:[6,24,121,126],carefulli:6,carri:[122,124],categori:[124,125],caus:[3,25],cba:0,cba_permission_0:[33,48,64,80,94,109],cba_permission_1:[33,48,64,80,94,109],cba_permission_2:[33,48,64,80,94,109],cba_permission_x:[33,48,64,80,94,109],cbc:[20,126,130],ccboard0:131,cccccccccccccccccccccccccccccccc:131,ccdc_intr_pend:[96,111],ccs1010:131,ccs:131,ccs_base:131,ccs_version:131,center:3,cer:20,certain:[2,5,6,7,21,23,128],certif:[4,13,17,18,19,23,26,29,128,130],certifc:128,certifi:122,certificate_address_hi:13,certificate_address_lo:13,certtyp:23,cfg:[11,12,13,25,26],challeng:0,chang:[5,8,12,29,126,130],channel:[2,8,9,10,11,16,22,25,29,50,66,82,96,111,125],chapter:[0,5,6,8,9,10,11,12,13,14,15,16,17,18,21,23,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,124,125,133],charact:131,character:24,characterist:122,chart:5,check:[5,11,12,13,19,20,22,25,26,121,122,125,131],chip:126,choic:[0,22],choos:[2,5,25,30,45,60,77,91,106,121,126,128,129,130,131],chose:2,chosen:[2,6,7,20,126,130],claim:[6,13,125,129],cleanup:13,clear:[6,8,10,12,13,19,20,24,29,132],clk32:5,clk:[5,29],clk_gate:13,clk_id:5,clk_stop:13,clkout:[36,51,67,83,97,112],clock:[0,4,13,29,36,51,67,76,83,97,112],clock_dis:29,clock_en:29,clock_set_par:29,clock_set_r:29,clockstatu:5,close:[5,19,128,131],closest:5,clstr_cfg:13,cluster:[13,37,52,68,84,98,113,131],cmac:122,cnt:11,code:[2,5,13,17,24,25,29,128,131,132],coher:[13,22,25],cold:124,collect:0,com:[20,25,128,131],combin:[0,3,8,11,19,20,24,25,27,33,48,64,80,94,109,126,128,131,133],come:[29,126],command:[4,5,13,18,23,131],common:[12,15,16,18,23,25,29,47,62,79,93,108,131],commun:[0,3,19,24,43,58,74,81,89,95,103,118,121,131],compact:[22,29],compait:[105,120],compar:[20,121,124,126,131],comparison:[12,29],compat:[0,7,22,24,25,123],compatibl:2,complet:[2,6,8,11,12,13,19,22,24,25,26,29,36,51,67,83,97,112,121,122,130,132],complex:[0,130],complianc:6,complic:13,compon:[0,3,23],component1:23,component2:23,component3:23,component4:23,component5:23,compos:131,comprehend:29,compulsorili:132,comput:[34,49,65,81,95,110,122,128],compute_cluster0_clec:[103,118],compute_cluster0_gic500ss:[89,103,118],compute_cluster0_msmc_1mb:89,compute_cluster0_msmc_en:89,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:[98,113],compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:84,compute_cluster_msmc0:[52,68,131],concaten:131,concept:[0,13,121,125],concern:121,condit:[0,13],config:[3,10,13,16,23,29,121,128,131],config_flags_1:13,config_flags_1_clear:13,config_flags_1_set:13,config_security_keystore_s:[42,57,73],configflags_clr:20,configflags_set:20,configur:[0,1,2,3,4,7,8,14,15,17,18,19,21,28,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,120,121,122,123,127,129,130,133],configutaion:23,confirm:[5,13,129],confirugr:[42,57,73],conform:[25,125],confus:[37,52,68,84,98,113,121],conjunct:[6,13],connect:[5,8,24,35,36,50,51,66,67,82,83,96,97,111,112,131],consecut:13,consid:[2,3,9,11,12,13,24,25],consider:29,consist:[3,5,6,7,13,22,24,25,26],consol:[25,29],constant:[12,128],constraint:[13,25],consum:25,contact:124,contain:[0,2,3,5,6,7,13,14,17,18,19,20,22,24,25,26,38,122,123,124,131],content:[0,3,16,20,25,29,128,131],context:[2,6,14,34,49,65,81,95,110,122,124],context_loss_count:6,contigu:[12,25],continu:[13,25,132],control:[0,4,8,9,12,16,19,20,22,25,26,30,34,44,45,49,59,60,65,75,77,81,90,91,95,104,106,110,119,121,122,125,129,132,133],control_flags_1:13,control_flags_1_clear:13,control_flags_1_set:13,conveni:[121,131],convent:[29,131],convert:[11,128],copi:[5,12,20,25,32],core:[0,2,3,13,20,21,23,26,29,122,123,124,125,130,131,132],core_halt:13,coredbgen:[20,131],coredbgsecen:[20,131],corepac:13,coresecdbgen:131,correct:[12,13],correctli:[2,26,132],correl:122,correspond:[2,5,8,9,11,12,13,23,30,33,45,48,60,64,77,80,91,94,106,109,121,123,125,126,128,131,132],corrupt:22,cortex:[34,49,65,81,95,110],could:[7,13,22,25,121,124],count:[10,11,12,24,29,124],counter:[6,11,122,126],cover:[9,10,11,129],cpsw2_rx:39,cpsw2_tx:39,cpsw:[51,67,83,97,112],cpsw_rx_chan:[32,40],cpsw_tx_chan:[32,40],cpts0_comp:[50,66,82,96,111],cpts0_genf0:[50,66,82,96,111],cpts0_genf1:[50,66,82,96,111],cpts0_genf2:[50,66,82,96,111],cpts0_genf3:[50,66,82,96,111],cpts0_genf4:[50,66,82,96,111],cpts0_genf5:[50,66,82,96,111],cpts0_hw1_push:[50,66,82,96,111],cpts0_hw2_push:[50,66,82,96,111],cpts0_hw3_push:[50,66,82,96,111],cpts0_hw4_push:[50,66,82,96,111],cpts0_hw5_push:[50,66,82,96,111],cpts0_hw6_push:[50,66,82,96,111],cpts0_hw7_push:[50,66,82,96,111],cpts0_hw8_push:[50,66,82,96,111],cpts0_sync:[50,66,82,96,111],cpts_comp:[35,50,66,82,96,111],cpts_genf0:[35,50,66,82,96,111],cpts_genf1:[35,50,66,82,96,111],cpts_genf2:35,cpts_genf3:35,cpts_genf4:35,cpts_genf5:35,cpts_hw1_push:[35,82,96,111],cpts_hw2_push:[35,82,96,111],cpts_hw3_push:[35,50,66,82,96,111],cpts_hw4_push:[35,50,66,82,96,111],cpts_hw5_push:[35,82,96,111],cpts_hw6_push:[35,82,96,111],cpts_hw7_push:[35,82,96,111],cpts_hw8_push:[35,82,96,111],cpts_sync:[35,50,66,82,96,111],cpu1:13,cpu:[0,13,122],creat:[3,5,6,7,13,22,24,25,26,122,126,128],credenti:[11,26],credit:[10,12,22,29],criteria:25,critic:[0,2,3,13,59,75,90,104,119,121],crypto:[0,2,129],cryptograph:129,crystal:[36,51,67,83,97,112],cs_dap:131,cs_dap_0:131,csi_err_irq:[96,111],csi_interrupt:[96,111],csi_irq:[96,111],csi_level:[96,111],csl_efail:5,ctm_level:[50,66],ctrl:24,ctrl_mmr:13,ctrlmmr_sec_clstrx_cfg:13,cumul:[24,25],current:[3,5,6,13,15,16,20,22,24,25,26,29,41,56,72,88,102,117,125,128,131],current_st:[5,6],custmpk:131,custom:[0,5,17,19,20,22,25,124,128,131],dat:131,data0_v:11,data1_v:11,data:[0,2,9,11,13,20,23,121,122,124,125,128,129,131,133],databas:122,dbg_en:13,dbg_niden:13,dbg_spiden:13,dbg_spniden:13,dbgauth:131,ddr:[36,51,67,83,97,112],ddrss_control:[82,96,111],ddrss_hs_phy_global_error:[82,96,111],ddrss_pll_freq_change_req:[82,96,111],ddrss_v2a_other_err_lvl:[82,96,111],ddrss_v2h_other_err_lvl:[50,66],deal:[121,124],deassert:13,debug:[0,4,13,17,19,33,48,64,80,94,109,121,127,133],debug_cert_addr:18,debug_cfg:22,debug_core_sel:20,debug_dis:20,debug_ful:[20,131],debug_preserv:20,debug_priv_level:[20,131],debug_publ:20,debug_public_us:20,debug_respons:17,debug_secure_us:20,debug_unlock_cert:131,debugctrl:20,debugg:[19,131],debugss:19,debugtyp:[20,131],debuguid:[20,131],decis:[20,128,131],decod:[20,29],decoupl:11,decrypt:[2,20,23,122,124,126,129,130],dedic:[0,22,129],def:23,defer:[26,29],defin:[0,2,7,8,9,10,11,12,16,20,22,23,24,25,26,29,30,31,42,45,46,49,57,60,61,65,73,77,78,91,92,105,106,107,120,121,122,123,125,126],definit:[2,7,22,25,131],deiniti:7,delai:[13,19],delay_before_iteration_loop_start_u:13,delay_per_iteration_u:13,deleg:[47,62,79,93,108],delegated_host:12,deliveri:124,demand:22,denot:123,dep:29,depend:[6,7,8,13,19,20,23,24,25,26,29,121,124,131],deprec:[125,126],depth:[12,121],der:[20,128,131],deriv:[0,4,22,24,33,48,64,80,94,109,127,129,133],describ:[0,2,3,5,6,7,8,11,12,18,19,20,22,23,25,26,29,30,32,35,39,40,45,47,50,53,54,55,60,62,66,69,70,71,77,79,82,85,86,87,91,93,96,99,100,101,106,108,111,114,115,116,122,124,125,126,128,129,130,131,132],descript:[2,3,4,5,6,7,19,20,22,23,24,25,26,30,45,60,76,77,91,106,121,122,123,124,125,128,129,131,132],descriptor:[12,29],design:[3,5,26,29,132],desir:[2,5,6,8,13,26,121,122,125,126,132],desrib:0,destaddr:20,destin:[2,8,10,12,20,29],detail:[2,13,23,29,33,48,64,80,94,109,121,124,128,129],detect:[25,32,35,40,47,50,53,55,62,66,69,71,79,82,85,87,93,96,99,101,108,111,114,116,121],determin:[5,6,10,20,36,51,67,83,97,112,130,131],determinist:122,dev:[25,29],dev_a53ss0_a53_divh_clk4_obsclk_out_clk:30,dev_a53ss0_core_0_a53_core0_arm_clk_clk:30,dev_a53ss0_core_1_a53_core1_arm_clk_clk:30,dev_a53ss0_corepac_arm_clk_clk:30,dev_a53ss0_pll_ctrl_clk:30,dev_a72ss0_arm_clk_clk:[91,106],dev_a72ss0_core0_0_arm_clk_clk:77,dev_a72ss0_core0_1_arm_clk_clk:77,dev_a72ss0_core0_arm_clk_clk:[77,91,106],dev_a72ss0_core0_msmc_clk:77,dev_a72ss0_core0_pll_ctrl_clk:77,dev_a72ss0_core1_arm_clk_clk:[91,106],dev_a72ss0_msmc_clk:[91,106],dev_a72ss0_pll_ctrl_clk:[91,106],dev_aasrc0_rx0_sync:[91,106],dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:[91,106],dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[91,106],dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[91,106],dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:[91,106],dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:[91,106],dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:[91,106],dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:[91,106],dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:[91,106],dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:[91,106],dev_aasrc0_rx1_sync:[91,106],dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:[91,106],dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[91,106],dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[91,106],dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:[91,106],dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:[91,106],dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:[91,106],dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:[91,106],dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:[91,106],dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:[91,106],dev_aasrc0_rx2_sync:[91,106],dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:[91,106],dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[91,106],dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[91,106],dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:[91,106],dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:[91,106],dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:[91,106],dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:[91,106],dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:[91,106],dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:[91,106],dev_aasrc0_rx3_sync:[91,106],dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:[91,106],dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[91,106],dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[91,106],dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:[91,106],dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:[91,106],dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:[91,106],dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:[91,106],dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:[91,106],dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:[91,106],dev_aasrc0_sys_clk:[91,106],dev_aasrc0_tx0_sync:[91,106],dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:[91,106],dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[91,106],dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[91,106],dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:[91,106],dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:[91,106],dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:[91,106],dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:[91,106],dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:[91,106],dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:[91,106],dev_aasrc0_tx1_sync:[91,106],dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:[91,106],dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[91,106],dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[91,106],dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:[91,106],dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:[91,106],dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:[91,106],dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:[91,106],dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:[91,106],dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:[91,106],dev_aasrc0_tx2_sync:[91,106],dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:[91,106],dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[91,106],dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[91,106],dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:[91,106],dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:[91,106],dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:[91,106],dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:[91,106],dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:[91,106],dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:[91,106],dev_aasrc0_tx3_sync:[91,106],dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:[91,106],dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:[91,106],dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:[91,106],dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:[91,106],dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:[91,106],dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:[91,106],dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:[91,106],dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:[91,106],dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:[91,106],dev_aasrc0_vbusp_clk:[91,106],dev_adc0_adc_clk:30,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:30,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:30,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:30,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:30,dev_adc0_sys_clk:30,dev_adc0_vbus_clk:30,dev_atl0_atl_clk:[77,91,106],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[77,91,106],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:77,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:[91,106],dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:[91,106],dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[77,91,106],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:77,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[91,106],dev_atl0_atl_io_port_atclk_out:[77,91,106],dev_atl0_atl_io_port_atclk_out_1:[77,91,106],dev_atl0_atl_io_port_atclk_out_2:[77,91,106],dev_atl0_atl_io_port_atclk_out_3:[77,91,106],dev_atl0_vbus_clk:[77,91,106],dev_board0_audio_ext_refclk0_in:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:[91,106],dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[77,91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk0_out:[77,91,106],dev_board0_audio_ext_refclk1_in:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:[91,106],dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[77,91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk1_out:[77,91,106],dev_board0_audio_ext_refclk2_in:[91,106],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:[91,106],dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk2_out:[91,106],dev_board0_audio_ext_refclk3_in:[91,106],dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:[91,106],dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:[91,106],dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:[91,106],dev_board0_audio_ext_refclk3_out:[91,106],dev_board0_bus_ccdc0_pclk_out:[45,60],dev_board0_bus_cpts_rft_clk_out:[45,60],dev_board0_bus_dss0extpclkin_out:[45,60],dev_board0_bus_dss0pclk_in:[45,60],dev_board0_bus_ext_refclk1_out:[45,60],dev_board0_bus_gpmcclk_out:[45,60],dev_board0_bus_mcasp0aclkr_out:[45,60],dev_board0_bus_mcasp0aclkx_out:[45,60],dev_board0_bus_mcasp0ahclkr_out:[45,60],dev_board0_bus_mcasp0ahclkx_out:[45,60],dev_board0_bus_mcasp1aclkr_out:[45,60],dev_board0_bus_mcasp1aclkx_out:[45,60],dev_board0_bus_mcasp1ahclkr_out:[45,60],dev_board0_bus_mcasp1ahclkx_out:[45,60],dev_board0_bus_mcasp2aclkr_out:[45,60],dev_board0_bus_mcasp2aclkx_out:[45,60],dev_board0_bus_mcasp2ahclkr_out:[45,60],dev_board0_bus_mcasp2ahclkx_out:[45,60],dev_board0_bus_mcu_clkout_in:[45,60],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[45,60],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[45,60],dev_board0_bus_mcu_cpts_rft_clk_out:[45,60],dev_board0_bus_mcu_ext_refclk0_out:[45,60],dev_board0_bus_mcu_hyperbus_clk_in:60,dev_board0_bus_mcu_hyperbus_nclk_in:60,dev_board0_bus_mcu_obsclk_in:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[45,60],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_board0_bus_mcu_ospi0clk_in:[45,60],dev_board0_bus_mcu_ospi0dqs_out:[45,60],dev_board0_bus_mcu_ospi0lbclko_in:[45,60],dev_board0_bus_mcu_ospi1clk_in:[45,60],dev_board0_bus_mcu_ospi1dqs_out:[45,60],dev_board0_bus_mcu_ospi1lbclko_in:[45,60],dev_board0_bus_mcu_rgmii1_rclk_out:[45,60],dev_board0_bus_mcu_rgmii1_tclk_out:[45,60],dev_board0_bus_mcu_rmii1_refclk_out:[45,60],dev_board0_bus_mcu_scl0_in:60,dev_board0_bus_mcu_spi0clk_out:[45,60],dev_board0_bus_mcu_spi1clk_out:[45,60],dev_board0_bus_mcu_sysclkout_in:[45,60],dev_board0_bus_obsclk_in:[45,60],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[45,60],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[45,60],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[45,60],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[45,60],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[45,60],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[45,60],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[45,60],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[45,60],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[45,60],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[45,60],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_board0_bus_pcie1refclkm_out:60,dev_board0_bus_pcie1refclkp_out:60,dev_board0_bus_prg0_rgmii1_rclk_out:[45,60],dev_board0_bus_prg0_rgmii1_tclk_in:60,dev_board0_bus_prg0_rgmii1_tclk_out:45,dev_board0_bus_prg0_rgmii2_rclk_out:[45,60],dev_board0_bus_prg0_rgmii2_tclk_in:60,dev_board0_bus_prg0_rgmii2_tclk_out:45,dev_board0_bus_prg1_rgmii1_rclk_out:[45,60],dev_board0_bus_prg1_rgmii1_tclk_in:60,dev_board0_bus_prg1_rgmii1_tclk_out:45,dev_board0_bus_prg1_rgmii2_rclk_out:[45,60],dev_board0_bus_prg1_rgmii2_tclk_out:45,dev_board0_bus_prg2_rgmii1_rclk_out:[45,60],dev_board0_bus_prg2_rgmii1_tclk_in:60,dev_board0_bus_prg2_rgmii1_tclk_out:45,dev_board0_bus_prg2_rgmii2_rclk_out:[45,60],dev_board0_bus_prg2_rgmii2_tclk_in:60,dev_board0_bus_prg2_rgmii2_tclk_out:45,dev_board0_bus_refclk0m_in:60,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:60,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:60,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:60,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:60,dev_board0_bus_refclk0p_in:[45,60],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[45,60],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[45,60],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[45,60],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_board0_bus_refclk1m_in:60,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:60,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:60,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:60,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:60,dev_board0_bus_refclk1p_in:[45,60],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[45,60],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[45,60],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[45,60],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_board0_bus_scl0_in:60,dev_board0_bus_scl1_in:60,dev_board0_bus_scl2_in:60,dev_board0_bus_scl3_in:60,dev_board0_bus_spi0clk_out:[45,60],dev_board0_bus_spi1clk_out:[45,60],dev_board0_bus_spi2clk_out:[45,60],dev_board0_bus_spi3clk_out:[45,60],dev_board0_bus_sysclkout_in:[45,60],dev_board0_bus_usb0refclkm_out:60,dev_board0_bus_usb0refclkp_out:60,dev_board0_bus_wkup_scl0_in:60,dev_board0_bus_wkup_tck_out:[45,60],dev_board0_clkout_in:[77,91,106],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[77,91,106],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[77,91,106],dev_board0_cp_gemac_cpts0_rft_clk_out:30,dev_board0_cpts0_rft_clk_out:[30,77,91,106],dev_board0_ddr0_ck0_in:[91,106],dev_board0_ddr0_ck0_n_in:[91,106],dev_board0_dsi_txclkn_in:[91,106],dev_board0_dsi_txclkp_in:[91,106],dev_board0_ext_refclk1_out:[30,77,91,106],dev_board0_fsi_rx0_clk_out:30,dev_board0_fsi_rx1_clk_out:30,dev_board0_fsi_rx2_clk_out:30,dev_board0_fsi_rx3_clk_out:30,dev_board0_fsi_rx4_clk_out:30,dev_board0_fsi_rx5_clk_out:30,dev_board0_fsi_tx0_clk_in:30,dev_board0_fsi_tx1_clk_in:30,dev_board0_gpmc0_clk_in:[30,77,91,106],dev_board0_gpmc0_clk_out:[77,91,106],dev_board0_gpmc0_clklb_in:30,dev_board0_gpmc0_clklb_out:30,dev_board0_gpmc0_clkout_in:77,dev_board0_gpmc0_fclk_mux_in:[30,77,91,106],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:30,dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:30,dev_board0_hfosc1_clk_out:[45,60,77,91,106],dev_board0_i2c0_scl_in:30,dev_board0_i2c0_scl_out:[30,77,91,106],dev_board0_i2c1_scl_in:30,dev_board0_i2c1_scl_out:[30,77,91,106],dev_board0_i2c2_scl_in:30,dev_board0_i2c2_scl_out:[30,77,91,106],dev_board0_i2c3_scl_in:30,dev_board0_i2c3_scl_out:[30,77,91,106],dev_board0_i2c4_scl_out:[77,91,106],dev_board0_i2c5_scl_out:[77,91,106],dev_board0_i2c6_scl_out:[77,91,106],dev_board0_i3c0_scl_in:[77,91,106],dev_board0_i3c0_scl_out:[77,91,106],dev_board0_led_clk_out:[30,77,91,106],dev_board0_mcasp0_aclkr_in:[77,91,106],dev_board0_mcasp0_aclkr_out:[77,91,106],dev_board0_mcasp0_aclkx_in:[77,91,106],dev_board0_mcasp0_aclkx_out:[77,91,106],dev_board0_mcasp0_afsr_out:[91,106],dev_board0_mcasp0_afsx_out:[91,106],dev_board0_mcasp10_aclkr_in:[91,106],dev_board0_mcasp10_aclkr_out:[91,106],dev_board0_mcasp10_aclkx_in:[91,106],dev_board0_mcasp10_aclkx_out:[91,106],dev_board0_mcasp10_afsr_out:[91,106],dev_board0_mcasp10_afsx_out:[91,106],dev_board0_mcasp11_aclkr_in:[91,106],dev_board0_mcasp11_aclkr_out:[91,106],dev_board0_mcasp11_aclkx_in:[91,106],dev_board0_mcasp11_aclkx_out:[91,106],dev_board0_mcasp11_afsr_out:[91,106],dev_board0_mcasp11_afsx_out:[91,106],dev_board0_mcasp1_aclkr_in:[77,91,106],dev_board0_mcasp1_aclkr_out:[77,91,106],dev_board0_mcasp1_aclkx_in:[77,91,106],dev_board0_mcasp1_aclkx_out:[77,91,106],dev_board0_mcasp1_afsr_out:[91,106],dev_board0_mcasp1_afsx_out:[91,106],dev_board0_mcasp2_aclkr_in:[77,91,106],dev_board0_mcasp2_aclkr_out:[77,91,106],dev_board0_mcasp2_aclkx_in:[77,91,106],dev_board0_mcasp2_aclkx_out:[77,91,106],dev_board0_mcasp2_afsr_out:[91,106],dev_board0_mcasp2_afsx_out:[91,106],dev_board0_mcasp3_aclkr_in:[91,106],dev_board0_mcasp3_aclkr_out:[91,106],dev_board0_mcasp3_aclkx_in:[91,106],dev_board0_mcasp3_aclkx_out:[91,106],dev_board0_mcasp3_afsr_out:[91,106],dev_board0_mcasp3_afsx_out:[91,106],dev_board0_mcasp4_aclkr_in:[91,106],dev_board0_mcasp4_aclkr_out:[91,106],dev_board0_mcasp4_aclkx_in:[91,106],dev_board0_mcasp4_aclkx_out:[91,106],dev_board0_mcasp4_afsr_out:[91,106],dev_board0_mcasp4_afsx_out:[91,106],dev_board0_mcasp5_aclkr_in:[91,106],dev_board0_mcasp5_aclkr_out:[91,106],dev_board0_mcasp5_aclkx_in:[91,106],dev_board0_mcasp5_aclkx_out:[91,106],dev_board0_mcasp5_afsr_out:[91,106],dev_board0_mcasp5_afsx_out:[91,106],dev_board0_mcasp6_aclkr_in:[91,106],dev_board0_mcasp6_aclkr_out:[91,106],dev_board0_mcasp6_aclkx_in:[91,106],dev_board0_mcasp6_aclkx_out:[91,106],dev_board0_mcasp6_afsr_out:[91,106],dev_board0_mcasp6_afsx_out:[91,106],dev_board0_mcasp7_aclkr_in:[91,106],dev_board0_mcasp7_aclkr_out:[91,106],dev_board0_mcasp7_aclkx_in:[91,106],dev_board0_mcasp7_aclkx_out:[91,106],dev_board0_mcasp7_afsr_out:[91,106],dev_board0_mcasp7_afsx_out:[91,106],dev_board0_mcasp8_aclkr_in:[91,106],dev_board0_mcasp8_aclkr_out:[91,106],dev_board0_mcasp8_aclkx_in:[91,106],dev_board0_mcasp8_aclkx_out:[91,106],dev_board0_mcasp8_afsr_out:[91,106],dev_board0_mcasp8_afsx_out:[91,106],dev_board0_mcasp9_aclkr_in:[91,106],dev_board0_mcasp9_aclkr_out:[91,106],dev_board0_mcasp9_aclkx_in:[91,106],dev_board0_mcasp9_aclkx_out:[91,106],dev_board0_mcasp9_afsr_out:[91,106],dev_board0_mcasp9_afsx_out:[91,106],dev_board0_mcu_clkout0_in:[77,91,106],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[77,91,106],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[77,91,106],dev_board0_mcu_cpts0_rft_clk_out:[77,91,106],dev_board0_mcu_ext_refclk0_out:[30,77,91,106],dev_board0_mcu_hyperbus0_ck_in:[77,91,106],dev_board0_mcu_hyperbus0_ckn_in:[77,91,106],dev_board0_mcu_i2c0_scl_in:[30,77,91,106],dev_board0_mcu_i2c0_scl_out:[30,77,91,106],dev_board0_mcu_i2c1_scl_in:30,dev_board0_mcu_i2c1_scl_out:[30,77,91,106],dev_board0_mcu_i3c0_scl_in:[77,91,106],dev_board0_mcu_i3c0_scl_out:[77,91,106],dev_board0_mcu_i3c1_scl_in:[91,106],dev_board0_mcu_i3c1_scl_out:[91,106],dev_board0_mcu_mdio0_mdc_in:[77,91,106],dev_board0_mcu_obsclk0_in:[30,77,91,106],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[30,77,91,106],dev_board0_mcu_ospi0_clk_in:[77,91,106],dev_board0_mcu_ospi0_dqs_out:[77,91,106],dev_board0_mcu_ospi0_lbclko_in:[77,91,106],dev_board0_mcu_ospi1_clk_in:[91,106],dev_board0_mcu_ospi1_dqs_out:[91,106],dev_board0_mcu_ospi1_lbclko_in:[91,106],dev_board0_mcu_rgmii1_rxc_out:[77,91,106],dev_board0_mcu_rgmii1_txc_in:[77,91,106],dev_board0_mcu_rgmii1_txc_out:[91,106],dev_board0_mcu_rmii1_ref_clk_out:[77,91,106],dev_board0_mcu_spi0_clk_in:[30,77,91,106],dev_board0_mcu_spi0_clk_out:30,dev_board0_mcu_spi1_clk_in:[30,77,91,106],dev_board0_mcu_spi1_clk_out:30,dev_board0_mcu_sysclkout0_in:[30,77,91,106],dev_board0_mcu_timer_io0_in:30,dev_board0_mcu_timer_io1_in:30,dev_board0_mcu_timer_io2_in:30,dev_board0_mcu_timer_io3_in:30,dev_board0_mdio0_mdc_in:[77,91,106],dev_board0_mlb0_mlbclk_out:[91,106],dev_board0_mlb0_mlbcp_out:[91,106],dev_board0_mmc0_clk_in:[91,106],dev_board0_mmc1_clk_in:[30,77,91,106],dev_board0_mmc1_clklb_out:30,dev_board0_mmc2_clk_in:[91,106],dev_board0_obsclk0_in:[30,77,91,106],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[77,91,106],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:77,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[91,106],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:30,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[30,77,91,106],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:30,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[30,77,91,106],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:77,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:[91,106],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[30,77,91,106],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[30,77,91,106],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[30,77,91,106],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[30,77,91,106],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[77,91,106],dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:30,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:30,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:30,dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:77,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[77,91,106],dev_board0_obsclk1_in:[77,91,106],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:[91,106],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:[91,106],dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:[91,106],dev_board0_obsclk2_in:77,dev_board0_ospi0_dqs_out:30,dev_board0_ospi0_lbclko_in:30,dev_board0_ospi0_lbclko_out:30,dev_board0_pcie_refclk0n_out:[91,106],dev_board0_pcie_refclk0p_out:[91,106],dev_board0_pcie_refclk1n_out:[91,106],dev_board0_pcie_refclk1p_out:[91,106],dev_board0_pcie_refclk2n_out:[91,106],dev_board0_pcie_refclk2p_out:[91,106],dev_board0_pcie_refclk3n_out:[91,106],dev_board0_pcie_refclk3p_out:[91,106],dev_board0_prg0_mdio0_mdc_in:[30,91,106],dev_board0_prg0_rgmii1_rxc_out:[30,91,106],dev_board0_prg0_rgmii1_txc_in:[30,91,106],dev_board0_prg0_rgmii1_txc_out:[30,91,106],dev_board0_prg0_rgmii2_rxc_out:[30,91,106],dev_board0_prg0_rgmii2_txc_in:[30,91,106],dev_board0_prg0_rgmii2_txc_out:[30,91,106],dev_board0_prg1_mdio0_mdc_in:[30,91,106],dev_board0_prg1_rgmii1_rxc_out:[30,91,106],dev_board0_prg1_rgmii1_txc_in:[30,91,106],dev_board0_prg1_rgmii1_txc_out:[30,91,106],dev_board0_prg1_rgmii2_rxc_out:[30,91,106],dev_board0_prg1_rgmii2_txc_in:[30,91,106],dev_board0_prg1_rgmii2_txc_out:[30,91,106],dev_board0_rgmii1_rxc_out:[30,77],dev_board0_rgmii1_txc_in:[30,77],dev_board0_rgmii1_txc_out:30,dev_board0_rgmii2_rxc_out:[30,77],dev_board0_rgmii2_txc_in:[30,77],dev_board0_rgmii2_txc_out:30,dev_board0_rgmii3_rxc_out:[77,91,106],dev_board0_rgmii3_txc_in:77,dev_board0_rgmii4_rxc_out:[77,91,106],dev_board0_rgmii4_txc_in:77,dev_board0_rgmii5_rxc_out:[91,106],dev_board0_rgmii6_rxc_out:[91,106],dev_board0_rgmii7_rxc_out:[91,106],dev_board0_rgmii8_rxc_out:[91,106],dev_board0_rmii_ref_clk_out:[30,77,91,106],dev_board0_spi0_clk_in:[30,77,91,106],dev_board0_spi0_clk_out:30,dev_board0_spi1_clk_in:[30,77,91,106],dev_board0_spi1_clk_out:30,dev_board0_spi2_clk_in:[30,77,91,106],dev_board0_spi2_clk_out:30,dev_board0_spi3_clk_in:[30,77,91,106],dev_board0_spi3_clk_out:30,dev_board0_spi4_clk_in:30,dev_board0_spi4_clk_out:30,dev_board0_spi5_clk_in:[77,91,106],dev_board0_spi6_clk_in:[77,91,106],dev_board0_spi7_clk_in:[77,91,106],dev_board0_sysclkout0_in:[30,77,91,106],dev_board0_tck_out:[30,77,91,106],dev_board0_timer_io0_in:30,dev_board0_timer_io10_in:30,dev_board0_timer_io11_in:30,dev_board0_timer_io1_in:30,dev_board0_timer_io2_in:30,dev_board0_timer_io3_in:30,dev_board0_timer_io4_in:30,dev_board0_timer_io5_in:30,dev_board0_timer_io6_in:30,dev_board0_timer_io7_in:30,dev_board0_timer_io8_in:30,dev_board0_timer_io9_in:30,dev_board0_trc_clk_in:[77,91,106],dev_board0_ufs0_ref_clk_in:[91,106],dev_board0_vout1_extpclkin_out:[91,106],dev_board0_vout1_pclk_in:[91,106],dev_board0_vout2_extpclkin_out:[91,106],dev_board0_vout2_pclk_in:[91,106],dev_board0_vpfe0_pclk_out:[91,106],dev_board0_wkup_i2c0_scl_in:[77,91,106],dev_board0_wkup_i2c0_scl_out:[77,91,106],dev_board0_wkup_lf_clkin_out:77,dev_c66ss0_core0_gem_clk2_out_clk:[91,106],dev_c66ss0_core0_gem_clkin_clk:[91,106],dev_c66ss0_core0_gem_pbist_rom_clk:[91,106],dev_c66ss0_core0_gem_trc_clk:[91,106],dev_c66ss0_introuter0_intr_clk:[91,106],dev_c66ss1_core0_gem_clk2_out_clk:[91,106],dev_c66ss1_core0_gem_clkin_clk:[91,106],dev_c66ss1_core0_gem_pbist_rom_clk:[91,106],dev_c66ss1_core0_gem_trc_clk:[91,106],dev_c66ss1_introuter0_intr_clk:[91,106],dev_c71ss0_c7x_clk:[91,106],dev_c71ss0_mma_mma_clk:[91,106],dev_c71ss0_mma_pll_ctrl_clk:[91,106],dev_c71ss0_pll_ctrl_clk:[91,106],dev_cal0_bus_clk:[45,60],dev_cal0_bus_cp_c_clk:[45,60],dev_cbass0_bus_main_sysclk0_2_clk:[45,60],dev_cbass0_bus_main_sysclk0_4_clk:[45,60],dev_cbass_debug0_bus_main_sysclk0_2_clk:[45,60],dev_cbass_debug0_bus_main_sysclk0_4_clk:[45,60],dev_cbass_fw0_bus_main_sysclk0_2_clk:[45,60],dev_cbass_fw0_bus_main_sysclk0_4_clk:[45,60],dev_cbass_infra0_bus_gtc_clock_1_clk:[45,60],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[45,60],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[45,60],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[45,60],dev_cbass_infra0_bus_main_sysclk0_2_clk:[45,60],dev_cbass_infra0_bus_main_sysclk0_4_clk:[45,60],dev_ccdebugss0_bus_atb0_clk:[45,60],dev_ccdebugss0_bus_atb1_clk:[45,60],dev_ccdebugss0_bus_cfg_clk:[45,60],dev_ccdebugss0_bus_dbg_clk:[45,60],dev_ccdebugss0_bus_sys_clk:[45,60],dev_cmp_event_introuter0_intr_clk:30,dev_cmpevent_intrtr0_bus_intr_clk:[45,60],dev_cmpevent_intrtr0_intr_clk:[77,91,106],dev_compute_cluster0_cfg_wrap_clk4_clk:[91,106],dev_compute_cluster0_clec_clk1_clk:[91,106],dev_compute_cluster0_clec_clk4_clk:[91,106],dev_compute_cluster0_core_core_clk1_clk:[91,106],dev_compute_cluster0_core_core_psil_leaf_clk:[91,106],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:77,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:[91,106],dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:[91,106],dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:77,dev_compute_cluster0_debug_wrap_clk1_clk_clk:[91,106],dev_compute_cluster0_debug_wrap_clk2_clk_clk:[91,106],dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:[91,106],dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:[91,106],dev_compute_cluster0_gic500ss_vclk_clk:[91,106],dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:[91,106],dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[77,91,106],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:[91,106],dev_compute_cluster0_tb_soc_gic_clk:77,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:77,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:77,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:77,dev_compute_cluster_a53_0_bus_arm0_clk:[45,60],dev_compute_cluster_a53_1_bus_arm0_clk:[45,60],dev_compute_cluster_a53_2_bus_arm1_clk:[45,60],dev_compute_cluster_a53_3_bus_arm1_clk:[45,60],dev_compute_cluster_cpac0_bus_arm0_clk:60,dev_compute_cluster_cpac1_bus_arm1_clk:60,dev_compute_cluster_msmc0_bus_msmc_clk:[45,60],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:60,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:60,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:60,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:60,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:45,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:45,dev_cpsw0_cppi_clk_clk:[30,77,91,106],dev_cpsw0_cpts_genf0:[30,77,91,106],dev_cpsw0_cpts_genf1:30,dev_cpsw0_cpts_rft_clk:[30,77,91,106],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[30,77,91,106],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[30,77,91,106],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[77,91,106],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[77,91,106],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[77,91,106],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[30,77,91,106],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:77,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:30,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:30,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:30,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[91,106],dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[91,106],dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:77,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:77,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:77,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:77,dev_cpsw0_gmii1_mr_clk:[30,77,91,106],dev_cpsw0_gmii1_mt_clk:[30,77,91,106],dev_cpsw0_gmii2_mr_clk:[30,77,91,106],dev_cpsw0_gmii2_mt_clk:[30,77,91,106],dev_cpsw0_gmii3_mr_clk:[77,91,106],dev_cpsw0_gmii3_mt_clk:[77,91,106],dev_cpsw0_gmii4_mr_clk:[77,91,106],dev_cpsw0_gmii4_mt_clk:[77,91,106],dev_cpsw0_gmii5_mr_clk:[91,106],dev_cpsw0_gmii5_mt_clk:[91,106],dev_cpsw0_gmii6_mr_clk:[91,106],dev_cpsw0_gmii6_mt_clk:[91,106],dev_cpsw0_gmii7_mr_clk:[91,106],dev_cpsw0_gmii7_mt_clk:[91,106],dev_cpsw0_gmii8_mr_clk:[91,106],dev_cpsw0_gmii8_mt_clk:[91,106],dev_cpsw0_gmii_rft_clk:[30,77,91,106],dev_cpsw0_mdio_mdclk_o:[77,91,106],dev_cpsw0_pre_rgmii1_tclk:77,dev_cpsw0_pre_rgmii2_tclk:77,dev_cpsw0_pre_rgmii3_tclk:77,dev_cpsw0_pre_rgmii4_tclk:77,dev_cpsw0_rgmii1_rxc_i:[30,77],dev_cpsw0_rgmii1_txc_i:30,dev_cpsw0_rgmii1_txc_o:30,dev_cpsw0_rgmii2_rxc_i:[30,77],dev_cpsw0_rgmii2_txc_i:30,dev_cpsw0_rgmii2_txc_o:30,dev_cpsw0_rgmii3_rxc_i:77,dev_cpsw0_rgmii4_rxc_i:77,dev_cpsw0_rgmii_mhz_250_clk:[30,77,91,106],dev_cpsw0_rgmii_mhz_50_clk:[30,77,91,106],dev_cpsw0_rgmii_mhz_5_clk:[30,77,91,106],dev_cpsw0_rmii_mhz_50_clk:[30,77,91,106],dev_cpsw0_serdes1_refclk:[77,91,106],dev_cpsw0_serdes1_rxclk:[77,91,106],dev_cpsw0_serdes1_rxfclk:[77,91,106],dev_cpsw0_serdes1_txclk:[77,91,106],dev_cpsw0_serdes1_txfclk:[77,91,106],dev_cpsw0_serdes1_txmclk:[77,91,106],dev_cpsw0_serdes2_refclk:[77,91,106],dev_cpsw0_serdes2_rxclk:[77,91,106],dev_cpsw0_serdes2_rxfclk:[77,91,106],dev_cpsw0_serdes2_txclk:[77,91,106],dev_cpsw0_serdes2_txfclk:[77,91,106],dev_cpsw0_serdes2_txmclk:[77,91,106],dev_cpsw0_serdes3_refclk:[77,91,106],dev_cpsw0_serdes3_rxclk:[77,91,106],dev_cpsw0_serdes3_rxfclk:[77,91,106],dev_cpsw0_serdes3_txclk:[77,91,106],dev_cpsw0_serdes3_txfclk:[77,91,106],dev_cpsw0_serdes3_txmclk:[77,91,106],dev_cpsw0_serdes4_refclk:[77,91,106],dev_cpsw0_serdes4_rxclk:[77,91,106],dev_cpsw0_serdes4_rxfclk:[77,91,106],dev_cpsw0_serdes4_txclk:[77,91,106],dev_cpsw0_serdes4_txfclk:[77,91,106],dev_cpsw0_serdes4_txmclk:[77,91,106],dev_cpsw0_serdes5_refclk:[91,106],dev_cpsw0_serdes5_rxclk:[91,106],dev_cpsw0_serdes5_rxfclk:[91,106],dev_cpsw0_serdes5_txclk:[91,106],dev_cpsw0_serdes5_txfclk:[91,106],dev_cpsw0_serdes5_txmclk:[91,106],dev_cpsw0_serdes6_refclk:[91,106],dev_cpsw0_serdes6_rxclk:[91,106],dev_cpsw0_serdes6_rxfclk:[91,106],dev_cpsw0_serdes6_txclk:[91,106],dev_cpsw0_serdes6_txfclk:[91,106],dev_cpsw0_serdes6_txmclk:[91,106],dev_cpsw0_serdes7_refclk:[91,106],dev_cpsw0_serdes7_rxclk:[91,106],dev_cpsw0_serdes7_rxfclk:[91,106],dev_cpsw0_serdes7_txclk:[91,106],dev_cpsw0_serdes7_txfclk:[91,106],dev_cpsw0_serdes7_txmclk:[91,106],dev_cpsw0_serdes8_refclk:[91,106],dev_cpsw0_serdes8_rxclk:[91,106],dev_cpsw0_serdes8_rxfclk:[91,106],dev_cpsw0_serdes8_txclk:[91,106],dev_cpsw0_serdes8_txfclk:[91,106],dev_cpsw0_serdes8_txmclk:[91,106],dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:77,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:77,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:77,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:77,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:77,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:77,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:77,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:77,dev_cpt2_aggr0_bus_vclk_clk:[45,60],dev_cpt2_aggr0_vclk_clk:[30,77,91,106],dev_cpt2_aggr1_vclk_clk:[77,91,106],dev_cpt2_aggr2_vclk_clk:[77,91,106],dev_cpt2_aggr3_vclk_clk:77,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[45,60],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[45,60],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[45,60],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[45,60],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[45,60],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[45,60],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[45,60],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[45,60],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[45,60],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[45,60],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[45,60],dev_cpts0_cpts_genf1:30,dev_cpts0_cpts_genf2:30,dev_cpts0_cpts_genf3:30,dev_cpts0_cpts_genf4:30,dev_cpts0_cpts_rft_clk:30,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:30,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:30,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:30,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:30,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:30,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:30,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:30,dev_cpts0_vbusp_clk:30,dev_csi_psilss0_main_clk:[91,106],dev_csi_rx_if0_main_clk_clk:[91,106],dev_csi_rx_if0_ppi_rx_byte_clk:[91,106],dev_csi_rx_if0_vbus_clk_clk:[91,106],dev_csi_rx_if0_vp_clk_clk:[91,106],dev_csi_rx_if1_main_clk_clk:[91,106],dev_csi_rx_if1_ppi_rx_byte_clk:[91,106],dev_csi_rx_if1_vbus_clk_clk:[91,106],dev_csi_rx_if1_vp_clk_clk:[91,106],dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:[91,106],dev_csi_tx_if0_esc_clk_clk:[91,106],dev_csi_tx_if0_main_clk_clk:[91,106],dev_csi_tx_if0_vbus_clk_clk:[91,106],dev_ctrl_mmr0_bus_vbusp_clk:[45,60],dev_dbgsuspendrouter0_intr_clk:30,dev_dcc0_bus_dcc_clksrc0_clk:[45,60],dev_dcc0_bus_dcc_clksrc1_clk:[45,60],dev_dcc0_bus_dcc_clksrc2_clk:[45,60],dev_dcc0_bus_dcc_clksrc3_clk:[45,60],dev_dcc0_bus_dcc_clksrc4_clk:[45,60],dev_dcc0_bus_dcc_clksrc5_clk:[45,60],dev_dcc0_bus_dcc_clksrc6_clk:[45,60],dev_dcc0_bus_dcc_input00_clk:[45,60],dev_dcc0_bus_dcc_input01_clk:[45,60],dev_dcc0_bus_dcc_input02_clk:[45,60],dev_dcc0_bus_dcc_input10_clk:[45,60],dev_dcc0_bus_vbus_clk:[45,60],dev_dcc0_dcc_clksrc0_clk:[30,77,91,106],dev_dcc0_dcc_clksrc1_clk:[30,77,91,106],dev_dcc0_dcc_clksrc2_clk:[30,77,91,106],dev_dcc0_dcc_clksrc3_clk:[30,77,91,106],dev_dcc0_dcc_clksrc4_clk:[30,77,91,106],dev_dcc0_dcc_clksrc5_clk:[30,77,91,106],dev_dcc0_dcc_clksrc6_clk:[30,77,91,106],dev_dcc0_dcc_clksrc7_clk:[30,91,106],dev_dcc0_dcc_input00_clk:[30,77,91,106],dev_dcc0_dcc_input01_clk:[30,77,91,106],dev_dcc0_dcc_input02_clk:[30,77,91,106],dev_dcc0_dcc_input10_clk:[30,77,91,106],dev_dcc0_vbus_clk:[30,77,91,106],dev_dcc10_dcc_clksrc0_clk:[91,106],dev_dcc10_dcc_clksrc1_clk:[91,106],dev_dcc10_dcc_clksrc2_clk:[91,106],dev_dcc10_dcc_clksrc3_clk:[91,106],dev_dcc10_dcc_clksrc4_clk:[91,106],dev_dcc10_dcc_clksrc5_clk:[91,106],dev_dcc10_dcc_clksrc6_clk:[91,106],dev_dcc10_dcc_clksrc7_clk:[91,106],dev_dcc10_dcc_input00_clk:[91,106],dev_dcc10_dcc_input01_clk:[91,106],dev_dcc10_dcc_input02_clk:[91,106],dev_dcc10_dcc_input10_clk:[91,106],dev_dcc10_vbus_clk:[91,106],dev_dcc11_dcc_clksrc0_clk:[91,106],dev_dcc11_dcc_clksrc1_clk:[91,106],dev_dcc11_dcc_clksrc2_clk:[91,106],dev_dcc11_dcc_clksrc3_clk:[91,106],dev_dcc11_dcc_clksrc4_clk:[91,106],dev_dcc11_dcc_clksrc5_clk:[91,106],dev_dcc11_dcc_clksrc6_clk:[91,106],dev_dcc11_dcc_clksrc7_clk:[91,106],dev_dcc11_dcc_input00_clk:[91,106],dev_dcc11_dcc_input01_clk:[91,106],dev_dcc11_dcc_input02_clk:[91,106],dev_dcc11_dcc_input10_clk:[91,106],dev_dcc11_vbus_clk:[91,106],dev_dcc12_dcc_clksrc0_clk:[91,106],dev_dcc12_dcc_clksrc1_clk:[91,106],dev_dcc12_dcc_clksrc2_clk:[91,106],dev_dcc12_dcc_clksrc3_clk:[91,106],dev_dcc12_dcc_clksrc4_clk:[91,106],dev_dcc12_dcc_clksrc5_clk:[91,106],dev_dcc12_dcc_clksrc6_clk:[91,106],dev_dcc12_dcc_clksrc7_clk:[91,106],dev_dcc12_dcc_input00_clk:[91,106],dev_dcc12_dcc_input01_clk:[91,106],dev_dcc12_dcc_input02_clk:[91,106],dev_dcc12_dcc_input10_clk:[91,106],dev_dcc12_vbus_clk:[91,106],dev_dcc1_bus_dcc_clksrc0_clk:[45,60],dev_dcc1_bus_dcc_clksrc1_clk:[45,60],dev_dcc1_bus_dcc_clksrc2_clk:[45,60],dev_dcc1_bus_dcc_clksrc3_clk:[45,60],dev_dcc1_bus_dcc_clksrc4_clk:[45,60],dev_dcc1_bus_dcc_clksrc5_clk:[45,60],dev_dcc1_bus_dcc_clksrc6_clk:[45,60],dev_dcc1_bus_dcc_clksrc7_clk:[45,60],dev_dcc1_bus_dcc_input00_clk:[45,60],dev_dcc1_bus_dcc_input01_clk:[45,60],dev_dcc1_bus_dcc_input02_clk:[45,60],dev_dcc1_bus_dcc_input10_clk:[45,60],dev_dcc1_bus_vbus_clk:[45,60],dev_dcc1_dcc_clksrc0_clk:[30,77,91,106],dev_dcc1_dcc_clksrc1_clk:[30,77,91,106],dev_dcc1_dcc_clksrc2_clk:[30,77,91,106],dev_dcc1_dcc_clksrc3_clk:[30,77,91,106],dev_dcc1_dcc_clksrc4_clk:[30,77,91,106],dev_dcc1_dcc_clksrc5_clk:[30,77,91,106],dev_dcc1_dcc_clksrc6_clk:[30,77,91,106],dev_dcc1_dcc_clksrc7_clk:[30,91,106],dev_dcc1_dcc_input00_clk:[30,77,91,106],dev_dcc1_dcc_input01_clk:[30,77,91,106],dev_dcc1_dcc_input02_clk:[30,77,91,106],dev_dcc1_dcc_input10_clk:[30,77,91,106],dev_dcc1_vbus_clk:[30,77,91,106],dev_dcc2_bus_dcc_clksrc0_clk:[45,60],dev_dcc2_bus_dcc_clksrc1_clk:[45,60],dev_dcc2_bus_dcc_clksrc2_clk:[45,60],dev_dcc2_bus_dcc_clksrc3_clk:[45,60],dev_dcc2_bus_dcc_clksrc4_clk:[45,60],dev_dcc2_bus_dcc_clksrc5_clk:[45,60],dev_dcc2_bus_dcc_clksrc6_clk:[45,60],dev_dcc2_bus_dcc_clksrc7_clk:[45,60],dev_dcc2_bus_dcc_input00_clk:[45,60],dev_dcc2_bus_dcc_input01_clk:[45,60],dev_dcc2_bus_dcc_input02_clk:[45,60],dev_dcc2_bus_dcc_input10_clk:[45,60],dev_dcc2_bus_vbus_clk:[45,60],dev_dcc2_dcc_clksrc0_clk:[30,77,91,106],dev_dcc2_dcc_clksrc1_clk:[30,91,106],dev_dcc2_dcc_clksrc2_clk:[30,77,91,106],dev_dcc2_dcc_clksrc3_clk:[30,77,91,106],dev_dcc2_dcc_clksrc4_clk:[30,77,91,106],dev_dcc2_dcc_clksrc5_clk:[30,77,91,106],dev_dcc2_dcc_clksrc6_clk:[30,77,91,106],dev_dcc2_dcc_clksrc7_clk:[30,77,91,106],dev_dcc2_dcc_input00_clk:[30,77,91,106],dev_dcc2_dcc_input01_clk:[30,77,91,106],dev_dcc2_dcc_input02_clk:[30,77,91,106],dev_dcc2_dcc_input10_clk:[30,77,91,106],dev_dcc2_vbus_clk:[30,77,91,106],dev_dcc3_bus_dcc_clksrc0_clk:[45,60],dev_dcc3_bus_dcc_clksrc1_clk:[45,60],dev_dcc3_bus_dcc_clksrc2_clk:[45,60],dev_dcc3_bus_dcc_clksrc3_clk:[45,60],dev_dcc3_bus_dcc_clksrc4_clk:[45,60],dev_dcc3_bus_dcc_clksrc5_clk:[45,60],dev_dcc3_bus_dcc_clksrc7_clk:[45,60],dev_dcc3_bus_dcc_input00_clk:[45,60],dev_dcc3_bus_dcc_input01_clk:[45,60],dev_dcc3_bus_dcc_input02_clk:[45,60],dev_dcc3_bus_dcc_input10_clk:[45,60],dev_dcc3_bus_vbus_clk:[45,60],dev_dcc3_dcc_clksrc0_clk:[30,77,91,106],dev_dcc3_dcc_clksrc1_clk:[30,91,106],dev_dcc3_dcc_clksrc2_clk:[30,77,91,106],dev_dcc3_dcc_clksrc3_clk:[30,77,91,106],dev_dcc3_dcc_clksrc4_clk:[30,77,91,106],dev_dcc3_dcc_clksrc5_clk:[30,77,91,106],dev_dcc3_dcc_clksrc6_clk:[30,77,91,106],dev_dcc3_dcc_clksrc7_clk:[30,77,91,106],dev_dcc3_dcc_input00_clk:[30,77,91,106],dev_dcc3_dcc_input01_clk:[30,77,91,106],dev_dcc3_dcc_input02_clk:[30,77,91,106],dev_dcc3_dcc_input10_clk:[30,77,91,106],dev_dcc3_vbus_clk:[30,77,91,106],dev_dcc4_bus_dcc_clksrc0_clk:[45,60],dev_dcc4_bus_dcc_clksrc2_clk:[45,60],dev_dcc4_bus_dcc_clksrc3_clk:[45,60],dev_dcc4_bus_dcc_clksrc4_clk:[45,60],dev_dcc4_bus_dcc_clksrc5_clk:[45,60],dev_dcc4_bus_dcc_clksrc6_clk:[45,60],dev_dcc4_bus_dcc_clksrc7_clk:[45,60],dev_dcc4_bus_dcc_input00_clk:[45,60],dev_dcc4_bus_dcc_input01_clk:[45,60],dev_dcc4_bus_dcc_input02_clk:[45,60],dev_dcc4_bus_dcc_input10_clk:[45,60],dev_dcc4_bus_vbus_clk:[45,60],dev_dcc4_dcc_clksrc0_clk:[30,77,91,106],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:30,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:30,dev_dcc4_dcc_clksrc1_clk:[30,77,91,106],dev_dcc4_dcc_clksrc2_clk:[30,77,91,106],dev_dcc4_dcc_clksrc3_clk:[30,77,91,106],dev_dcc4_dcc_clksrc4_clk:[30,77,91,106],dev_dcc4_dcc_clksrc5_clk:[30,77,91,106],dev_dcc4_dcc_clksrc6_clk:[30,77,91,106],dev_dcc4_dcc_clksrc7_clk:[30,77,91,106],dev_dcc4_dcc_input00_clk:[30,77,91,106],dev_dcc4_dcc_input01_clk:[30,77,91,106],dev_dcc4_dcc_input02_clk:[30,77,91,106],dev_dcc4_dcc_input10_clk:[30,77,91,106],dev_dcc4_vbus_clk:[30,77,91,106],dev_dcc5_bus_dcc_clksrc0_clk:[45,60],dev_dcc5_bus_dcc_clksrc1_clk:[45,60],dev_dcc5_bus_dcc_clksrc2_clk:[45,60],dev_dcc5_bus_dcc_clksrc3_clk:[45,60],dev_dcc5_bus_dcc_clksrc4_clk:[45,60],dev_dcc5_bus_dcc_clksrc5_clk:[45,60],dev_dcc5_bus_dcc_clksrc6_clk:[45,60],dev_dcc5_bus_dcc_clksrc7_clk:[45,60],dev_dcc5_bus_dcc_input00_clk:[45,60],dev_dcc5_bus_dcc_input01_clk:[45,60],dev_dcc5_bus_dcc_input02_clk:[45,60],dev_dcc5_bus_dcc_input10_clk:[45,60],dev_dcc5_bus_vbus_clk:[45,60],dev_dcc5_dcc_clksrc0_clk:[30,77,91,106],dev_dcc5_dcc_clksrc1_clk:[30,77,91,106],dev_dcc5_dcc_clksrc2_clk:[30,91,106],dev_dcc5_dcc_clksrc3_clk:[30,91,106],dev_dcc5_dcc_clksrc4_clk:[30,77,91,106],dev_dcc5_dcc_clksrc5_clk:[30,91,106],dev_dcc5_dcc_clksrc6_clk:[30,77,91,106],dev_dcc5_dcc_clksrc7_clk:[30,91,106],dev_dcc5_dcc_input00_clk:[30,77,91,106],dev_dcc5_dcc_input01_clk:[30,77,91,106],dev_dcc5_dcc_input02_clk:[30,77,91,106],dev_dcc5_dcc_input10_clk:[30,77,91,106],dev_dcc5_vbus_clk:[30,77,91,106],dev_dcc6_bus_dcc_clksrc0_clk:[45,60],dev_dcc6_bus_dcc_clksrc1_clk:[45,60],dev_dcc6_bus_dcc_clksrc2_clk:[45,60],dev_dcc6_bus_dcc_clksrc3_clk:[45,60],dev_dcc6_bus_dcc_clksrc4_clk:[45,60],dev_dcc6_bus_dcc_clksrc5_clk:[45,60],dev_dcc6_bus_dcc_clksrc6_clk:[45,60],dev_dcc6_bus_dcc_clksrc7_clk:[45,60],dev_dcc6_bus_dcc_input00_clk:[45,60],dev_dcc6_bus_dcc_input01_clk:[45,60],dev_dcc6_bus_dcc_input02_clk:[45,60],dev_dcc6_bus_dcc_input10_clk:[45,60],dev_dcc6_bus_vbus_clk:[45,60],dev_dcc6_dcc_clksrc0_clk:[77,91,106],dev_dcc6_dcc_clksrc1_clk:[77,91,106],dev_dcc6_dcc_clksrc2_clk:[77,91,106],dev_dcc6_dcc_clksrc3_clk:[77,91,106],dev_dcc6_dcc_clksrc4_clk:[77,91,106],dev_dcc6_dcc_clksrc5_clk:[77,91,106],dev_dcc6_dcc_clksrc6_clk:[77,91,106],dev_dcc6_dcc_clksrc7_clk:[77,91,106],dev_dcc6_dcc_input00_clk:[77,91,106],dev_dcc6_dcc_input01_clk:[77,91,106],dev_dcc6_dcc_input02_clk:[77,91,106],dev_dcc6_dcc_input10_clk:[77,91,106],dev_dcc6_vbus_clk:[77,91,106],dev_dcc7_bus_dcc_clksrc0_clk:[45,60],dev_dcc7_bus_dcc_clksrc1_clk:[45,60],dev_dcc7_bus_dcc_clksrc2_clk:[45,60],dev_dcc7_bus_dcc_clksrc3_clk:[45,60],dev_dcc7_bus_dcc_clksrc4_clk:[45,60],dev_dcc7_bus_dcc_clksrc5_clk:[45,60],dev_dcc7_bus_dcc_clksrc6_clk:[45,60],dev_dcc7_bus_dcc_clksrc7_clk:[45,60],dev_dcc7_bus_dcc_input00_clk:[45,60],dev_dcc7_bus_dcc_input01_clk:[45,60],dev_dcc7_bus_dcc_input02_clk:[45,60],dev_dcc7_bus_dcc_input10_clk:[45,60],dev_dcc7_bus_vbus_clk:[45,60],dev_dcc7_dcc_clksrc0_clk:[91,106],dev_dcc7_dcc_clksrc1_clk:[91,106],dev_dcc7_dcc_clksrc2_clk:[91,106],dev_dcc7_dcc_clksrc3_clk:[91,106],dev_dcc7_dcc_clksrc4_clk:[91,106],dev_dcc7_dcc_clksrc5_clk:[91,106],dev_dcc7_dcc_clksrc6_clk:[91,106],dev_dcc7_dcc_clksrc7_clk:[91,106],dev_dcc7_dcc_input00_clk:[91,106],dev_dcc7_dcc_input01_clk:[91,106],dev_dcc7_dcc_input02_clk:[91,106],dev_dcc7_dcc_input10_clk:[91,106],dev_dcc7_vbus_clk:[91,106],dev_dcc8_dcc_clksrc0_clk:[91,106],dev_dcc8_dcc_clksrc1_clk:[91,106],dev_dcc8_dcc_clksrc2_clk:[91,106],dev_dcc8_dcc_clksrc3_clk:[91,106],dev_dcc8_dcc_clksrc4_clk:[91,106],dev_dcc8_dcc_clksrc5_clk:[91,106],dev_dcc8_dcc_clksrc6_clk:[91,106],dev_dcc8_dcc_clksrc7_clk:[91,106],dev_dcc8_dcc_input00_clk:[91,106],dev_dcc8_dcc_input01_clk:[91,106],dev_dcc8_dcc_input02_clk:[91,106],dev_dcc8_dcc_input10_clk:[91,106],dev_dcc8_vbus_clk:[91,106],dev_dcc9_dcc_clksrc0_clk:[91,106],dev_dcc9_dcc_clksrc1_clk:[91,106],dev_dcc9_dcc_clksrc2_clk:[91,106],dev_dcc9_dcc_clksrc3_clk:[91,106],dev_dcc9_dcc_clksrc4_clk:[91,106],dev_dcc9_dcc_clksrc5_clk:[91,106],dev_dcc9_dcc_clksrc6_clk:[91,106],dev_dcc9_dcc_clksrc7_clk:[91,106],dev_dcc9_dcc_input00_clk:[91,106],dev_dcc9_dcc_input01_clk:[91,106],dev_dcc9_dcc_input02_clk:[91,106],dev_dcc9_dcc_input10_clk:[91,106],dev_dcc9_vbus_clk:[91,106],dev_ddpa0_ddpa_clk:30,dev_ddr0_ddrss_cfg_clk:[91,106],dev_ddr0_ddrss_ddr_pll_clk:[77,91,106],dev_ddr0_ddrss_io_ck:[91,106],dev_ddr0_ddrss_io_ck_n:[91,106],dev_ddr0_ddrss_vbus_clk:[91,106],dev_ddr0_pll_ctrl_clk:[77,91,106],dev_ddr16ss0_ddrss_ddr_pll_clk:30,dev_ddr16ss0_pll_ctrl_clk:30,dev_ddrss0_bus_ddrss_byp_4x_clk:[45,60],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[45,60],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[45,60],dev_ddrss0_bus_ddrss_cfg_clk:[45,60],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[45,60],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[45,60],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[45,60],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[45,60],dev_ddrss0_bus_ddrss_tclk:[45,60],dev_ddrss0_bus_ddrss_vbus_clk:[45,60],dev_debugss0_bus_atb0_clk:[45,60],dev_debugss0_bus_atb1_clk:[45,60],dev_debugss0_bus_atb2_clk:[45,60],dev_debugss0_bus_atb3_clk:[45,60],dev_debugss0_bus_atb4_clk:[45,60],dev_debugss0_bus_atb5_clk:[45,60],dev_debugss0_bus_cfg_clk:[45,60],dev_debugss0_bus_dbg_clk:[45,60],dev_debugss0_bus_sys_clk:[45,60],dev_debugss_wrap0_atb_clk:[30,77,91,106],dev_debugss_wrap0_bus_atb_clk:[45,60],dev_debugss_wrap0_bus_core_clk:[45,60],dev_debugss_wrap0_bus_jtag_tck:[45,60],dev_debugss_wrap0_bus_trexpt_clk:[45,60],dev_debugss_wrap0_core_clk:[30,77,91,106],dev_debugss_wrap0_cstpiu_traceclk:[77,91,106],dev_debugss_wrap0_jtag_tck:[30,77,91,106],dev_debugss_wrap0_trexpt_clk:[30,77,91,106],dev_debugsuspendrtr0_bus_intr_clk:[45,60],dev_decoder0_sys_clk:[91,106],dev_dftss0_bus_vbusp_clk_clk:[45,60],dev_dmass0_bcdma_0_clk:30,dev_dmass0_cbass_0_clk:30,dev_dmass0_intaggr_0_clk:30,dev_dmass0_ipcss_0_clk:30,dev_dmass0_pktdma_0_clk:30,dev_dmass0_psilcfg_0_clk:30,dev_dmass0_psilss_0_pdma_main0_clk:30,dev_dmass0_psilss_0_pdma_main1_clk:30,dev_dmass0_psilss_0_vd2clk:30,dev_dmass0_ringacc_0_clk:30,dev_dmpac0_clk:[91,106],dev_dmpac0_pll_dco_clk:[91,106],dev_dmpac0_sde_0_clk:[91,106],dev_dphy_rx0_main_clk_clk:[91,106],dev_dphy_rx0_ppi_rx_byte_clk:[91,106],dev_dphy_rx1_main_clk_clk:[91,106],dev_dphy_rx1_ppi_rx_byte_clk:[91,106],dev_dphy_tx0_ck_m:[91,106],dev_dphy_tx0_ck_p:[91,106],dev_dphy_tx0_clk:[91,106],dev_dphy_tx0_dphy_ref_clk:[91,106],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[91,106],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[91,106],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[91,106],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[91,106],dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[91,106],dev_dphy_tx0_psm_clk:[91,106],dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:60,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:45,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:60,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:45,dev_dss0_bus_dpi_1_in_clk:[45,60],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[45,60],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:60,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:60,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:45,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:45,dev_dss0_bus_dpi_1_out_clk:[45,60],dev_dss0_bus_dss_func_clk:[45,60],dev_dss0_dpi0_ext_clksel:[91,106],dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:[91,106],dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[91,106],dev_dss0_dpi1_ext_clksel:[91,106],dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:[91,106],dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:[91,106],dev_dss0_dss_func_clk:[91,106],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[91,106],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[91,106],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[91,106],dev_dss0_dss_inst0_dpi_0_out_2x_clk:[91,106],dev_dss0_dss_inst0_dpi_0_out_clk:[91,106],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[91,106],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[91,106],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:[91,106],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[91,106],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[91,106],dev_dss0_dss_inst0_dpi_1_out_clk:[91,106],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[91,106],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[91,106],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[91,106],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:[91,106],dev_dss0_dss_inst0_dpi_2_out_clk:[91,106],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[91,106],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[91,106],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:[91,106],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[91,106],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[91,106],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:[91,106],dev_dss0_dss_inst0_dpi_3_out_clk:[91,106],dev_dss_dsi0_dphy_0_rx_esc_clk:[91,106],dev_dss_dsi0_dphy_0_tx_esc_clk:[91,106],dev_dss_dsi0_dpi_0_clk:[91,106],dev_dss_dsi0_pll_ctrl_clk:[91,106],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[91,106],dev_dss_dsi0_sys_clk:[91,106],dev_dss_edp0_aif_i2s_clk:[91,106],dev_dss_edp0_dpi_2_2x_clk:[91,106],dev_dss_edp0_dpi_2_clk:[91,106],dev_dss_edp0_dpi_3_clk:[91,106],dev_dss_edp0_dpi_4_clk:[91,106],dev_dss_edp0_dpi_5_clk:[91,106],dev_dss_edp0_dptx_mod_clk:[91,106],dev_dss_edp0_phy_ln0_refclk:[91,106],dev_dss_edp0_phy_ln0_rxclk:[91,106],dev_dss_edp0_phy_ln0_rxfclk:[91,106],dev_dss_edp0_phy_ln0_txclk:[91,106],dev_dss_edp0_phy_ln0_txfclk:[91,106],dev_dss_edp0_phy_ln0_txmclk:[91,106],dev_dss_edp0_phy_ln1_refclk:[91,106],dev_dss_edp0_phy_ln1_rxclk:[91,106],dev_dss_edp0_phy_ln1_rxfclk:[91,106],dev_dss_edp0_phy_ln1_txclk:[91,106],dev_dss_edp0_phy_ln1_txfclk:[91,106],dev_dss_edp0_phy_ln1_txmclk:[91,106],dev_dss_edp0_phy_ln2_refclk:[91,106],dev_dss_edp0_phy_ln2_rxclk:[91,106],dev_dss_edp0_phy_ln2_rxfclk:[91,106],dev_dss_edp0_phy_ln2_txclk:[91,106],dev_dss_edp0_phy_ln2_txfclk:[91,106],dev_dss_edp0_phy_ln2_txmclk:[91,106],dev_dss_edp0_phy_ln3_refclk:[91,106],dev_dss_edp0_phy_ln3_rxclk:[91,106],dev_dss_edp0_phy_ln3_rxfclk:[91,106],dev_dss_edp0_phy_ln3_txclk:[91,106],dev_dss_edp0_phy_ln3_txfclk:[91,106],dev_dss_edp0_phy_ln3_txmclk:[91,106],dev_dss_edp0_pll_ctrl_clk:[91,106],dev_ecap0_bus_vbus_clk:[45,60],dev_ecap0_vbus_clk:[30,77,91,106],dev_ecap1_vbus_clk:[30,77,91,106],dev_ecap2_vbus_clk:[30,77,91,106],dev_ecc_aggr0_bus_aggr_clk:[45,60],dev_ecc_aggr1_bus_aggr_clk:[45,60],dev_ecc_aggr2_bus_aggr_clk:[45,60],dev_efuse0_bus_efc0_ctl_fclk:60,dev_efuse0_bus_efc1_ctl_fclk:60,dev_efuse0_bus_vbusp_pll_clk_clk:[45,60],dev_ehrpwm0_bus_vbusp_clk:[45,60],dev_ehrpwm0_vbusp_clk:[77,91,106],dev_ehrpwm1_bus_vbusp_clk:[45,60],dev_ehrpwm1_vbusp_clk:[77,91,106],dev_ehrpwm2_bus_vbusp_clk:[45,60],dev_ehrpwm2_vbusp_clk:[77,91,106],dev_ehrpwm3_bus_vbusp_clk:[45,60],dev_ehrpwm3_vbusp_clk:[77,91,106],dev_ehrpwm4_bus_vbusp_clk:[45,60],dev_ehrpwm4_vbusp_clk:[77,91,106],dev_ehrpwm5_bus_vbusp_clk:[45,60],dev_ehrpwm5_vbusp_clk:[77,91,106],dev_elm0_bus_vbusp_clk:[45,60],dev_elm0_vbusp_clk:[30,77,91,106],dev_encoder0_sys_clk:[91,106],dev_epwm0_vbusp_clk:30,dev_epwm1_vbusp_clk:30,dev_epwm2_vbusp_clk:30,dev_epwm3_vbusp_clk:30,dev_epwm4_vbusp_clk:30,dev_epwm5_vbusp_clk:30,dev_epwm6_vbusp_clk:30,dev_epwm7_vbusp_clk:30,dev_epwm8_vbusp_clk:30,dev_eqep0_bus_vbus_clk:[45,60],dev_eqep0_vbus_clk:[30,77,91,106],dev_eqep1_bus_vbus_clk:[45,60],dev_eqep1_vbus_clk:[30,77,91,106],dev_eqep2_bus_vbus_clk:[45,60],dev_eqep2_vbus_clk:[30,77,91,106],dev_esm0_bus_clk:[45,60],dev_esm0_clk:[30,77,91,106],dev_fsirx0_fsi_rx_ck:30,dev_fsirx0_fsi_rx_lpbk_ck:30,dev_fsirx0_fsi_rx_vbus_clk:30,dev_fsirx1_fsi_rx_ck:30,dev_fsirx1_fsi_rx_lpbk_ck:30,dev_fsirx1_fsi_rx_vbus_clk:30,dev_fsirx2_fsi_rx_ck:30,dev_fsirx2_fsi_rx_lpbk_ck:30,dev_fsirx2_fsi_rx_vbus_clk:30,dev_fsirx3_fsi_rx_ck:30,dev_fsirx3_fsi_rx_lpbk_ck:30,dev_fsirx3_fsi_rx_vbus_clk:30,dev_fsirx4_fsi_rx_ck:30,dev_fsirx4_fsi_rx_lpbk_ck:30,dev_fsirx4_fsi_rx_vbus_clk:30,dev_fsirx5_fsi_rx_ck:30,dev_fsirx5_fsi_rx_lpbk_ck:30,dev_fsirx5_fsi_rx_vbus_clk:30,dev_fsitx0_fsi_tx_ck:30,dev_fsitx0_fsi_tx_pll_clk:30,dev_fsitx0_fsi_tx_vbus_clk:30,dev_fsitx1_fsi_tx_ck:30,dev_fsitx1_fsi_tx_pll_clk:30,dev_fsitx1_fsi_tx_vbus_clk:30,dev_fss0_fsas_0_gclk:30,dev_fss0_ospi_0_ospi_dqs_clk:30,dev_fss0_ospi_0_ospi_hclk_clk:30,dev_fss0_ospi_0_ospi_iclk_clk:30,dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:30,dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:30,dev_fss0_ospi_0_ospi_oclk_clk:30,dev_fss0_ospi_0_ospi_pclk_clk:30,dev_fss0_ospi_0_ospi_rclk_clk:30,dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:30,dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:30,dev_gic0_bus_vclk_clk:[45,60],dev_gicss0_vclk_clk:30,dev_gpio0_bus_mmr_clk:[45,60],dev_gpio0_mmr_clk:[30,77,91,106],dev_gpio1_bus_mmr_clk:[45,60],dev_gpio1_mmr_clk:[30,91,106],dev_gpio2_mmr_clk:[77,91,106],dev_gpio3_mmr_clk:[91,106],dev_gpio4_mmr_clk:[77,91,106],dev_gpio5_mmr_clk:[91,106],dev_gpio6_mmr_clk:[77,91,106],dev_gpio7_mmr_clk:[91,106],dev_gpiomux_intrtr0_bus_intr_clk:[45,60],dev_gpiomux_intrtr0_intr_clk:[77,91,106],dev_gpmc0_bus_func_clk:[45,60],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[45,60],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[45,60],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[45,60],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[45,60],dev_gpmc0_bus_pi_gpmc_ret_clk:[45,60],dev_gpmc0_bus_po_gpmc_dev_clk:[45,60],dev_gpmc0_bus_vbusp_clk:[45,60],dev_gpmc0_func_clk:[30,77,91,106],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[30,77,91,106],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[77,91,106],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[77,91,106],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[77,91,106],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:30,dev_gpmc0_pi_gpmc_ret_clk:[30,77,91,106],dev_gpmc0_po_gpmc_dev_clk:[30,77,91,106],dev_gpmc0_vbusm_clk:30,dev_gpmc0_vbusp_clk:[77,91,106],dev_gpu0_bus_hyd_core_clk:[45,60],dev_gpu0_bus_mem_clk:[45,60],dev_gpu0_bus_sgx_core_clk:[45,60],dev_gpu0_bus_sys_clk:[45,60],dev_gpu0_gpu_0_gpu_pll_clk:[91,106],dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[45,60],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[45,60],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[45,60],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[45,60],dev_gtc0_bus_vbusp_clk:[45,60],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[45,60],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[45,60],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[45,60],dev_gtc0_gtc_clk:[30,77,91,106],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[30,77,91,106],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[30,77,91,106],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[77,91,106],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[77,91,106],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[77,91,106],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[30,77,91,106],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:77,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:30,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:30,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:30,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[91,106],dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[91,106],dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:77,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:77,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:77,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:77,dev_gtc0_vbusp_clk:[30,77,91,106],dev_i2c0_bus_clk:[45,60],dev_i2c0_bus_piscl:60,dev_i2c0_bus_pisys_clk:[45,60],dev_i2c0_clk:[30,77,91,106],dev_i2c0_piscl:[30,77,91,106],dev_i2c0_pisys_clk:[30,77,91,106],dev_i2c0_porscl:[30,77],dev_i2c1_bus_clk:[45,60],dev_i2c1_bus_piscl:60,dev_i2c1_bus_pisys_clk:[45,60],dev_i2c1_clk:[30,77,91,106],dev_i2c1_piscl:[30,77,91,106],dev_i2c1_pisys_clk:[30,77,91,106],dev_i2c1_porscl:[30,77],dev_i2c2_bus_clk:[45,60],dev_i2c2_bus_piscl:60,dev_i2c2_bus_pisys_clk:[45,60],dev_i2c2_clk:[30,77,91,106],dev_i2c2_piscl:[30,77,91,106],dev_i2c2_pisys_clk:[30,77,91,106],dev_i2c2_porscl:[30,77],dev_i2c3_bus_clk:[45,60],dev_i2c3_bus_piscl:60,dev_i2c3_bus_pisys_clk:[45,60],dev_i2c3_clk:[30,77,91,106],dev_i2c3_piscl:[30,77,91,106],dev_i2c3_pisys_clk:[30,77,91,106],dev_i2c3_porscl:[30,77],dev_i2c4_clk:[77,91,106],dev_i2c4_piscl:[77,91,106],dev_i2c4_pisys_clk:[77,91,106],dev_i2c4_porscl:77,dev_i2c5_clk:[77,91,106],dev_i2c5_piscl:[77,91,106],dev_i2c5_pisys_clk:[77,91,106],dev_i2c5_porscl:77,dev_i2c6_clk:[77,91,106],dev_i2c6_piscl:[77,91,106],dev_i2c6_pisys_clk:[77,91,106],dev_i2c6_porscl:77,dev_i3c0_i3c_pclk_clk:[77,91,106],dev_i3c0_i3c_scl_di:[77,91,106],dev_i3c0_i3c_scl_do:[77,91,106],dev_i3c0_i3c_sclk_clk:[77,91,106],dev_id:12,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[45,60],dev_led0_led_clk:[30,77,91,106],dev_led0_vbus_clk:[77,91,106],dev_led0_vbusp_clk:30,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[45,60],dev_main2mcu_lvl_intrtr0_intr_clk:[91,106],dev_main2mcu_pls_intrtr0_bus_intr_clk:[45,60],dev_main2mcu_pls_intrtr0_intr_clk:[91,106],dev_main_gpiomux_introuter0_intr_clk:30,dev_mcan0_mcanss_cclk_clk:[30,77,91,106],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:30,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:30,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan0_mcanss_hclk_clk:[30,77,91,106],dev_mcan10_mcanss_cclk_clk:[77,91,106],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan10_mcanss_hclk_clk:[77,91,106],dev_mcan11_mcanss_cclk_clk:[77,91,106],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan11_mcanss_hclk_clk:[77,91,106],dev_mcan12_mcanss_cclk_clk:[77,91,106],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan12_mcanss_hclk_clk:[77,91,106],dev_mcan13_mcanss_cclk_clk:[77,91,106],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan13_mcanss_hclk_clk:[77,91,106],dev_mcan14_mcanss_cclk_clk:77,dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:77,dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:77,dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:77,dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:77,dev_mcan14_mcanss_hclk_clk:77,dev_mcan15_mcanss_cclk_clk:77,dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:77,dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:77,dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:77,dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:77,dev_mcan15_mcanss_hclk_clk:77,dev_mcan16_mcanss_cclk_clk:77,dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:77,dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:77,dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:77,dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:77,dev_mcan16_mcanss_hclk_clk:77,dev_mcan17_mcanss_cclk_clk:77,dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:77,dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:77,dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:77,dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:77,dev_mcan17_mcanss_hclk_clk:77,dev_mcan1_mcanss_cclk_clk:[30,77,91,106],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:30,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:30,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan1_mcanss_hclk_clk:[30,77,91,106],dev_mcan2_mcanss_cclk_clk:[77,91,106],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan2_mcanss_hclk_clk:[77,91,106],dev_mcan3_mcanss_cclk_clk:[77,91,106],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan3_mcanss_hclk_clk:[77,91,106],dev_mcan4_mcanss_cclk_clk:[77,91,106],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan4_mcanss_hclk_clk:[77,91,106],dev_mcan5_mcanss_cclk_clk:[77,91,106],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan5_mcanss_hclk_clk:[77,91,106],dev_mcan6_mcanss_cclk_clk:[77,91,106],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan6_mcanss_hclk_clk:[77,91,106],dev_mcan7_mcanss_cclk_clk:[77,91,106],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan7_mcanss_hclk_clk:[77,91,106],dev_mcan8_mcanss_cclk_clk:[77,91,106],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan8_mcanss_hclk_clk:[77,91,106],dev_mcan9_mcanss_cclk_clk:[77,91,106],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[77,91,106],dev_mcan9_mcanss_hclk_clk:[77,91,106],dev_mcasp0_aux_clk:[77,91,106],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:77,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[77,91,106],dev_mcasp0_bus_aux_clk:[45,60],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[45,60],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[45,60],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:60,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:45,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcasp0_bus_mcasp_ahclkr_pin:60,dev_mcasp0_bus_mcasp_ahclkx_pin:60,dev_mcasp0_bus_vbusp_clk:[45,60],dev_mcasp0_mcasp_aclkr_pin:[77,91,106],dev_mcasp0_mcasp_aclkr_pout:[77,91,106],dev_mcasp0_mcasp_aclkx_pin:[77,91,106],dev_mcasp0_mcasp_aclkx_pout:[77,91,106],dev_mcasp0_mcasp_ahclkr_pin:[77,91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:77,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:77,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp0_mcasp_ahclkr_pout:[77,91,106],dev_mcasp0_mcasp_ahclkx_pin:[77,91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:77,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:77,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp0_mcasp_ahclkx_pout:[77,91,106],dev_mcasp0_vbusp_clk:[77,91,106],dev_mcasp10_aux_clk:[91,106],dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mcasp10_mcasp_aclkr_pin:[91,106],dev_mcasp10_mcasp_aclkr_pout:[91,106],dev_mcasp10_mcasp_aclkx_pin:[91,106],dev_mcasp10_mcasp_aclkx_pout:[91,106],dev_mcasp10_mcasp_ahclkr_pin:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp10_mcasp_ahclkr_pout:[91,106],dev_mcasp10_mcasp_ahclkx_pin:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp10_mcasp_ahclkx_pout:[91,106],dev_mcasp10_vbusp_clk:[91,106],dev_mcasp11_aux_clk:[91,106],dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mcasp11_mcasp_aclkr_pin:[91,106],dev_mcasp11_mcasp_aclkr_pout:[91,106],dev_mcasp11_mcasp_aclkx_pin:[91,106],dev_mcasp11_mcasp_aclkx_pout:[91,106],dev_mcasp11_mcasp_ahclkr_pin:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp11_mcasp_ahclkr_pout:[91,106],dev_mcasp11_mcasp_ahclkx_pin:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp11_mcasp_ahclkx_pout:[91,106],dev_mcasp11_vbusp_clk:[91,106],dev_mcasp1_aux_clk:[77,91,106],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:77,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[77,91,106],dev_mcasp1_bus_aux_clk:[45,60],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[45,60],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[45,60],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:60,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:45,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcasp1_bus_mcasp_ahclkr_pin:60,dev_mcasp1_bus_mcasp_ahclkx_pin:60,dev_mcasp1_bus_vbusp_clk:[45,60],dev_mcasp1_mcasp_aclkr_pin:[77,91,106],dev_mcasp1_mcasp_aclkr_pout:[77,91,106],dev_mcasp1_mcasp_aclkx_pin:[77,91,106],dev_mcasp1_mcasp_aclkx_pout:[77,91,106],dev_mcasp1_mcasp_ahclkr_pin:[77,91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:77,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:77,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp1_mcasp_ahclkr_pout:[77,91,106],dev_mcasp1_mcasp_ahclkx_pin:[77,91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:77,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:77,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp1_mcasp_ahclkx_pout:[77,91,106],dev_mcasp1_vbusp_clk:[77,91,106],dev_mcasp2_aux_clk:[77,91,106],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:77,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[77,91,106],dev_mcasp2_bus_aux_clk:[45,60],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[45,60],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[45,60],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:60,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:45,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcasp2_bus_mcasp_ahclkr_pin:60,dev_mcasp2_bus_mcasp_ahclkx_pin:60,dev_mcasp2_bus_vbusp_clk:[45,60],dev_mcasp2_mcasp_aclkr_pin:[77,91,106],dev_mcasp2_mcasp_aclkr_pout:[77,91,106],dev_mcasp2_mcasp_aclkx_pin:[77,91,106],dev_mcasp2_mcasp_aclkx_pout:[77,91,106],dev_mcasp2_mcasp_ahclkr_pin:[77,91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:77,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:77,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp2_mcasp_ahclkr_pout:[77,91,106],dev_mcasp2_mcasp_ahclkx_pin:[77,91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[77,91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[77,91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[77,91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[77,91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:77,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:77,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[77,91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp2_mcasp_ahclkx_pout:[77,91,106],dev_mcasp2_vbusp_clk:[77,91,106],dev_mcasp3_aux_clk:[91,106],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mcasp3_mcasp_aclkr_pin:[91,106],dev_mcasp3_mcasp_aclkr_pout:[91,106],dev_mcasp3_mcasp_aclkx_pin:[91,106],dev_mcasp3_mcasp_aclkx_pout:[91,106],dev_mcasp3_mcasp_ahclkr_pin:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp3_mcasp_ahclkr_pout:[91,106],dev_mcasp3_mcasp_ahclkx_pin:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp3_mcasp_ahclkx_pout:[91,106],dev_mcasp3_vbusp_clk:[91,106],dev_mcasp4_aux_clk:[91,106],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mcasp4_mcasp_aclkr_pin:[91,106],dev_mcasp4_mcasp_aclkr_pout:[91,106],dev_mcasp4_mcasp_aclkx_pin:[91,106],dev_mcasp4_mcasp_aclkx_pout:[91,106],dev_mcasp4_mcasp_ahclkr_pin:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp4_mcasp_ahclkr_pout:[91,106],dev_mcasp4_mcasp_ahclkx_pin:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp4_mcasp_ahclkx_pout:[91,106],dev_mcasp4_vbusp_clk:[91,106],dev_mcasp5_aux_clk:[91,106],dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mcasp5_mcasp_aclkr_pin:[91,106],dev_mcasp5_mcasp_aclkr_pout:[91,106],dev_mcasp5_mcasp_aclkx_pin:[91,106],dev_mcasp5_mcasp_aclkx_pout:[91,106],dev_mcasp5_mcasp_ahclkr_pin:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp5_mcasp_ahclkr_pout:[91,106],dev_mcasp5_mcasp_ahclkx_pin:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp5_mcasp_ahclkx_pout:[91,106],dev_mcasp5_vbusp_clk:[91,106],dev_mcasp6_aux_clk:[91,106],dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mcasp6_mcasp_aclkr_pin:[91,106],dev_mcasp6_mcasp_aclkr_pout:[91,106],dev_mcasp6_mcasp_aclkx_pin:[91,106],dev_mcasp6_mcasp_aclkx_pout:[91,106],dev_mcasp6_mcasp_ahclkr_pin:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp6_mcasp_ahclkr_pout:[91,106],dev_mcasp6_mcasp_ahclkx_pin:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp6_mcasp_ahclkx_pout:[91,106],dev_mcasp6_vbusp_clk:[91,106],dev_mcasp7_aux_clk:[91,106],dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mcasp7_mcasp_aclkr_pin:[91,106],dev_mcasp7_mcasp_aclkr_pout:[91,106],dev_mcasp7_mcasp_aclkx_pin:[91,106],dev_mcasp7_mcasp_aclkx_pout:[91,106],dev_mcasp7_mcasp_ahclkr_pin:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp7_mcasp_ahclkr_pout:[91,106],dev_mcasp7_mcasp_ahclkx_pin:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp7_mcasp_ahclkx_pout:[91,106],dev_mcasp7_vbusp_clk:[91,106],dev_mcasp8_aux_clk:[91,106],dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mcasp8_mcasp_aclkr_pin:[91,106],dev_mcasp8_mcasp_aclkr_pout:[91,106],dev_mcasp8_mcasp_aclkx_pin:[91,106],dev_mcasp8_mcasp_aclkx_pout:[91,106],dev_mcasp8_mcasp_ahclkr_pin:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp8_mcasp_ahclkr_pout:[91,106],dev_mcasp8_mcasp_ahclkx_pin:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp8_mcasp_ahclkx_pout:[91,106],dev_mcasp8_vbusp_clk:[91,106],dev_mcasp9_aux_clk:[91,106],dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[91,106],dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:[91,106],dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mcasp9_mcasp_aclkr_pin:[91,106],dev_mcasp9_mcasp_aclkr_pout:[91,106],dev_mcasp9_mcasp_aclkx_pin:[91,106],dev_mcasp9_mcasp_aclkx_pout:[91,106],dev_mcasp9_mcasp_ahclkr_pin:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp9_mcasp_ahclkr_pout:[91,106],dev_mcasp9_mcasp_ahclkx_pin:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:[91,106],dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:[91,106],dev_mcasp9_mcasp_ahclkx_pout:[91,106],dev_mcasp9_vbusp_clk:[91,106],dev_mcspi0_bus_clkspiref_clk:[45,60],dev_mcspi0_bus_io_clkspii_clk:[45,60],dev_mcspi0_bus_io_clkspio_clk:[45,60],dev_mcspi0_bus_vbusp_clk:[45,60],dev_mcspi0_clkspiref_clk:[30,77,91,106],dev_mcspi0_io_clkspii_clk:30,dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:30,dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:30,dev_mcspi0_io_clkspio_clk:[30,77,91,106],dev_mcspi0_vbusp_clk:[30,77,91,106],dev_mcspi1_bus_clkspiref_clk:[45,60],dev_mcspi1_bus_io_clkspii_clk:[45,60],dev_mcspi1_bus_io_clkspio_clk:[45,60],dev_mcspi1_bus_vbusp_clk:[45,60],dev_mcspi1_clkspiref_clk:[30,77,91,106],dev_mcspi1_io_clkspii_clk:30,dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:30,dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:30,dev_mcspi1_io_clkspio_clk:[30,77,91,106],dev_mcspi1_vbusp_clk:[30,77,91,106],dev_mcspi2_bus_clkspiref_clk:[45,60],dev_mcspi2_bus_io_clkspii_clk:[45,60],dev_mcspi2_bus_io_clkspio_clk:[45,60],dev_mcspi2_bus_vbusp_clk:[45,60],dev_mcspi2_clkspiref_clk:[30,77,91,106],dev_mcspi2_io_clkspii_clk:30,dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:30,dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:30,dev_mcspi2_io_clkspio_clk:[30,77,91,106],dev_mcspi2_vbusp_clk:[30,77,91,106],dev_mcspi3_bus_clkspiref_clk:[45,60],dev_mcspi3_bus_io_clkspii_clk:[45,60],dev_mcspi3_bus_io_clkspio_clk:[45,60],dev_mcspi3_bus_vbusp_clk:[45,60],dev_mcspi3_clkspiref_clk:[30,77,91,106],dev_mcspi3_io_clkspii_clk:[30,77,91,106],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:30,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[30,77,91,106],dev_mcspi3_io_clkspio_clk:[30,77,91,106],dev_mcspi3_vbusp_clk:[30,77,91,106],dev_mcspi4_bus_clkspiref_clk:[45,60],dev_mcspi4_bus_io_clkspii_clk:45,dev_mcspi4_bus_io_clkspio_clk:45,dev_mcspi4_bus_vbusp_clk:[45,60],dev_mcspi4_clkspiref_clk:[30,77,91,106],dev_mcspi4_io_clkspii_clk:[30,77,91,106],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:30,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:30,dev_mcspi4_io_clkspio_clk:[30,77,91,106],dev_mcspi4_vbusp_clk:[30,77,91,106],dev_mcspi5_clkspiref_clk:[77,91,106],dev_mcspi5_io_clkspio_clk:[77,91,106],dev_mcspi5_vbusp_clk:[77,91,106],dev_mcspi6_clkspiref_clk:[77,91,106],dev_mcspi6_io_clkspio_clk:[77,91,106],dev_mcspi6_vbusp_clk:[77,91,106],dev_mcspi7_clkspiref_clk:[77,91,106],dev_mcspi7_io_clkspio_clk:[77,91,106],dev_mcspi7_vbusp_clk:[77,91,106],dev_mcu_adc0_adc_clk:77,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:77,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:77,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:77,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:77,dev_mcu_adc0_bus_adc_clk:[45,60],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[45,60],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[45,60],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_adc0_bus_sys_clk:[45,60],dev_mcu_adc0_bus_vbus_clk:[45,60],dev_mcu_adc0_sys_clk:77,dev_mcu_adc0_vbus_clk:77,dev_mcu_adc12_16ffc0_adc_clk:[91,106],dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[91,106],dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[91,106],dev_mcu_adc12_16ffc0_sys_clk:[91,106],dev_mcu_adc12_16ffc0_vbus_clk:[91,106],dev_mcu_adc12_16ffc1_adc_clk:[91,106],dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[91,106],dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[91,106],dev_mcu_adc12_16ffc1_sys_clk:[91,106],dev_mcu_adc12_16ffc1_vbus_clk:[91,106],dev_mcu_adc1_adc_clk:77,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:77,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:77,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:77,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:77,dev_mcu_adc1_bus_adc_clk:[45,60],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[45,60],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[45,60],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_adc1_bus_sys_clk:[45,60],dev_mcu_adc1_bus_vbus_clk:[45,60],dev_mcu_adc1_sys_clk:77,dev_mcu_adc1_vbus_clk:77,dev_mcu_armss0_bus_interface_clk:60,dev_mcu_armss0_cpu0_bus_cpu_clk:[45,60],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[45,60],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[45,60],dev_mcu_armss0_cpu0_bus_interface_clk:[45,60],dev_mcu_armss0_cpu0_bus_interface_phas:[45,60],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[45,60],dev_mcu_armss0_cpu1_bus_cpu_clk:[45,60],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[45,60],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[45,60],dev_mcu_armss0_cpu1_bus_interface_clk:[45,60],dev_mcu_armss0_cpu1_bus_interface_phas:[45,60],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[45,60],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[45,60],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[45,60],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[45,60],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[45,60],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[45,60],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[45,60],dev_mcu_cpsw0_bus_cppi_clk_clk:[45,60],dev_mcu_cpsw0_bus_cpts_genf0_0:60,dev_mcu_cpsw0_bus_cpts_rft_clk:[45,60],dev_mcu_cpsw0_bus_gmii1_mr_clk:[45,60],dev_mcu_cpsw0_bus_gmii1_mt_clk:[45,60],dev_mcu_cpsw0_bus_gmii_rft_clk:[45,60],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[45,60],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[45,60],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[45,60],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[45,60],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[45,60],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[45,60],dev_mcu_cpsw0_cppi_clk_clk:[77,91,106],dev_mcu_cpsw0_cpts_genf0:[77,91,106],dev_mcu_cpsw0_cpts_rft_clk:[77,91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[77,91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[77,91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[77,91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[77,91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[77,91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[77,91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:77,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[91,106],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:77,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:77,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:77,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:77,dev_mcu_cpsw0_gmii1_mr_clk:[77,91,106],dev_mcu_cpsw0_gmii1_mt_clk:[77,91,106],dev_mcu_cpsw0_gmii_rft_clk:[77,91,106],dev_mcu_cpsw0_mdio_mdclk_o:[77,91,106],dev_mcu_cpsw0_rgmii1_rxc_i:[77,91,106],dev_mcu_cpsw0_rgmii1_txc_i:[91,106],dev_mcu_cpsw0_rgmii1_txc_o:[77,91,106],dev_mcu_cpsw0_rgmii_mhz_250_clk:[77,91,106],dev_mcu_cpsw0_rgmii_mhz_50_clk:[77,91,106],dev_mcu_cpsw0_rgmii_mhz_5_clk:[77,91,106],dev_mcu_cpsw0_rmii_mhz_50_clk:[77,91,106],dev_mcu_cpt2_aggr0_bus_vclk_clk:[45,60],dev_mcu_cpt2_aggr0_vclk_clk:[77,91,106],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[45,60],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[45,60],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[45,60],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[45,60],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[45,60],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[45,60],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[45,60],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[45,60],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[45,60],dev_mcu_dcc0_bus_dcc_input00_clk:[45,60],dev_mcu_dcc0_bus_dcc_input01_clk:[45,60],dev_mcu_dcc0_bus_dcc_input02_clk:[45,60],dev_mcu_dcc0_bus_dcc_input10_clk:[45,60],dev_mcu_dcc0_bus_vbus_clk:[45,60],dev_mcu_dcc0_dcc_clksrc0_clk:[30,77,91,106],dev_mcu_dcc0_dcc_clksrc1_clk:[30,77,91,106],dev_mcu_dcc0_dcc_clksrc2_clk:[30,77,91,106],dev_mcu_dcc0_dcc_clksrc3_clk:[30,77,91,106],dev_mcu_dcc0_dcc_clksrc4_clk:[30,77,91,106],dev_mcu_dcc0_dcc_clksrc5_clk:[30,77,91,106],dev_mcu_dcc0_dcc_clksrc6_clk:[30,77,91,106],dev_mcu_dcc0_dcc_clksrc7_clk:[30,77,91,106],dev_mcu_dcc0_dcc_input00_clk:[30,77,91,106],dev_mcu_dcc0_dcc_input01_clk:[30,77,91,106],dev_mcu_dcc0_dcc_input02_clk:[30,77,91,106],dev_mcu_dcc0_dcc_input10_clk:[30,77,91,106],dev_mcu_dcc0_vbus_clk:[30,77,91,106],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[45,60],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[45,60],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[45,60],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[45,60],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[45,60],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[45,60],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[45,60],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[45,60],dev_mcu_dcc1_bus_dcc_input00_clk:[45,60],dev_mcu_dcc1_bus_dcc_input01_clk:[45,60],dev_mcu_dcc1_bus_dcc_input02_clk:[45,60],dev_mcu_dcc1_bus_dcc_input10_clk:[45,60],dev_mcu_dcc1_bus_vbus_clk:[45,60],dev_mcu_dcc1_dcc_clksrc0_clk:[77,91,106],dev_mcu_dcc1_dcc_clksrc1_clk:[77,91,106],dev_mcu_dcc1_dcc_clksrc2_clk:[77,91,106],dev_mcu_dcc1_dcc_clksrc3_clk:[77,91,106],dev_mcu_dcc1_dcc_clksrc4_clk:[77,91,106],dev_mcu_dcc1_dcc_clksrc5_clk:[77,91,106],dev_mcu_dcc1_dcc_clksrc6_clk:[77,91,106],dev_mcu_dcc1_dcc_clksrc7_clk:[77,91,106],dev_mcu_dcc1_dcc_input00_clk:[77,91,106],dev_mcu_dcc1_dcc_input01_clk:[77,91,106],dev_mcu_dcc1_dcc_input02_clk:[77,91,106],dev_mcu_dcc1_dcc_input10_clk:[77,91,106],dev_mcu_dcc1_vbus_clk:[77,91,106],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[45,60],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[45,60],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[45,60],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[45,60],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[45,60],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[45,60],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[45,60],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[45,60],dev_mcu_dcc2_bus_dcc_input00_clk:[45,60],dev_mcu_dcc2_bus_dcc_input01_clk:[45,60],dev_mcu_dcc2_bus_dcc_input02_clk:[45,60],dev_mcu_dcc2_bus_dcc_input10_clk:[45,60],dev_mcu_dcc2_bus_vbus_clk:[45,60],dev_mcu_dcc2_dcc_clksrc0_clk:[77,91,106],dev_mcu_dcc2_dcc_clksrc1_clk:[77,91,106],dev_mcu_dcc2_dcc_clksrc3_clk:[77,91,106],dev_mcu_dcc2_dcc_clksrc4_clk:[91,106],dev_mcu_dcc2_dcc_clksrc6_clk:[77,91,106],dev_mcu_dcc2_dcc_clksrc7_clk:[77,91,106],dev_mcu_dcc2_dcc_input00_clk:[77,91,106],dev_mcu_dcc2_dcc_input01_clk:[77,91,106],dev_mcu_dcc2_dcc_input02_clk:[77,91,106],dev_mcu_dcc2_dcc_input10_clk:[77,91,106],dev_mcu_dcc2_vbus_clk:[77,91,106],dev_mcu_debugss0_bus_atb0_clk:[45,60],dev_mcu_debugss0_bus_atb1_clk:[45,60],dev_mcu_debugss0_bus_atb2_clk:[45,60],dev_mcu_debugss0_bus_atb3_clk:[45,60],dev_mcu_debugss0_bus_cfg_clk:[45,60],dev_mcu_debugss0_bus_dbg_clk:[45,60],dev_mcu_debugss0_bus_sys_clk:[45,60],dev_mcu_ecc_aggr0_bus_aggr_clk:[45,60],dev_mcu_ecc_aggr1_bus_aggr_clk:[45,60],dev_mcu_efuse0_bus_efc0_ctl_fclk:60,dev_mcu_efuse0_bus_efc1_ctl_fclk:60,dev_mcu_efuse0_bus_efc2_ctl_fclk:60,dev_mcu_efuse0_bus_efc3_ctl_fclk:60,dev_mcu_efuse0_bus_vbusp_clk_clk:[45,60],dev_mcu_esm0_bus_clk:[45,60],dev_mcu_esm0_clk:[30,77,91,106],dev_mcu_fss0_fsas_0_gclk:[77,91,106],dev_mcu_fss0_hyperbus0_bus_cba_clk:[45,60],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[45,60],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[45,60],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[45,60],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:60,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:60,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:60,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[77,91,106],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[77,91,106],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[77,91,106],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[77,91,106],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[77,91,106],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[77,91,106],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[77,91,106],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:60,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:60,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:60,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:45,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:45,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:45,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:45,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:45,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:45,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:45,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:45,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:45,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:45,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[77,91,106],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[77,91,106],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[77,91,106],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[77,91,106],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[77,91,106],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[77,91,106],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[77,91,106],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[77,91,106],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[77,91,106],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[77,91,106],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:60,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:60,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:60,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:45,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:45,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:45,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:45,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:45,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:45,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:45,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:45,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:45,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:45,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[91,106],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[77,91,106],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[91,106],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[91,106],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[91,106],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[91,106],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[77,91,106],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[77,91,106],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[91,106],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[91,106],dev_mcu_gpio0_mmr_clk:30,dev_mcu_i2c0_bus_clk:[45,60],dev_mcu_i2c0_bus_piscl:60,dev_mcu_i2c0_bus_pisys_clk:[45,60],dev_mcu_i2c0_clk:[30,77,91,106],dev_mcu_i2c0_piscl:[30,77,91,106],dev_mcu_i2c0_pisys_clk:[30,77,91,106],dev_mcu_i2c0_porscl:[30,91,106],dev_mcu_i2c1_clk:[30,77,91,106],dev_mcu_i2c1_piscl:[30,77,91,106],dev_mcu_i2c1_pisys_clk:[30,77,91,106],dev_mcu_i2c1_porscl:[30,77],dev_mcu_i3c0_i3c_pclk_clk:[77,91,106],dev_mcu_i3c0_i3c_scl_di:[77,91,106],dev_mcu_i3c0_i3c_scl_do:[77,91,106],dev_mcu_i3c0_i3c_sclk_clk:[77,91,106],dev_mcu_i3c1_i3c_pclk_clk:[77,91,106],dev_mcu_i3c1_i3c_scl_di:[91,106],dev_mcu_i3c1_i3c_scl_do:[91,106],dev_mcu_i3c1_i3c_sclk_clk:[77,91,106],dev_mcu_m4fss0_core0_dap_clk:30,dev_mcu_m4fss0_core0_vbus_clk:30,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:30,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:30,dev_mcu_mcan0_bus_mcanss_cclk_clk:[45,60],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[45,60],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[45,60],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[45,60],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_mcan0_bus_mcanss_hclk_clk:[45,60],dev_mcu_mcan0_mcanss_cclk_clk:[77,91,106],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[77,91,106],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[77,91,106],dev_mcu_mcan0_mcanss_hclk_clk:[77,91,106],dev_mcu_mcan1_bus_mcanss_cclk_clk:[45,60],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[45,60],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[45,60],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[45,60],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_mcan1_bus_mcanss_hclk_clk:[45,60],dev_mcu_mcan1_mcanss_cclk_clk:[77,91,106],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[77,91,106],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[77,91,106],dev_mcu_mcan1_mcanss_hclk_clk:[77,91,106],dev_mcu_mcrc64_0_clk:30,dev_mcu_mcspi0_bus_clkspiref_clk:[45,60],dev_mcu_mcspi0_bus_io_clkspii_clk:[45,60],dev_mcu_mcspi0_bus_io_clkspio_clk:[45,60],dev_mcu_mcspi0_bus_vbusp_clk:[45,60],dev_mcu_mcspi0_clkspiref_clk:[30,77,91,106],dev_mcu_mcspi0_io_clkspii_clk:30,dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:30,dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:30,dev_mcu_mcspi0_io_clkspio_clk:[30,77,91,106],dev_mcu_mcspi0_vbusp_clk:[30,77,91,106],dev_mcu_mcspi1_bus_clkspiref_clk:[45,60],dev_mcu_mcspi1_bus_io_clkspii_clk:[45,60],dev_mcu_mcspi1_bus_io_clkspio_clk:[45,60],dev_mcu_mcspi1_bus_vbusp_clk:[45,60],dev_mcu_mcspi1_clkspiref_clk:[30,77,91,106],dev_mcu_mcspi1_io_clkspii_clk:[30,77,91,106],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:30,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[77,91,106],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:30,dev_mcu_mcspi1_io_clkspio_clk:[30,77,91,106],dev_mcu_mcspi1_vbusp_clk:[30,77,91,106],dev_mcu_mcspi2_bus_clkspiref_clk:[45,60],dev_mcu_mcspi2_bus_io_clkspii_clk:45,dev_mcu_mcspi2_bus_io_clkspio_clk:45,dev_mcu_mcspi2_bus_vbusp_clk:[45,60],dev_mcu_mcspi2_clkspiref_clk:[77,91,106],dev_mcu_mcspi2_io_clkspii_clk:[77,91,106],dev_mcu_mcspi2_io_clkspio_clk:[77,91,106],dev_mcu_mcspi2_vbusp_clk:[77,91,106],dev_mcu_mcu_gpiomux_introuter0_intr_clk:30,dev_mcu_msram0_bus_cclk_clk:[45,60],dev_mcu_msram0_bus_vclk_clk:[45,60],dev_mcu_navss0_bus_cpsw0clk:[45,60],dev_mcu_navss0_bus_modss_vd2clk:[45,60],dev_mcu_navss0_bus_pdma_mcu1clk:[45,60],dev_mcu_navss0_bus_udmass_vd2clk:60,dev_mcu_navss0_intr_0_intr_clk:[77,91,106],dev_mcu_navss0_mcrc_0_clk:[77,91,106],dev_mcu_navss0_modss_vd2clk:[77,91,106],dev_mcu_navss0_proxy0_clk_clk:[77,91,106],dev_mcu_navss0_ringacc0_sys_clk:[77,91,106],dev_mcu_navss0_udmap_0_sys_clk:[77,91,106],dev_mcu_navss0_udmass_inta_0_sys_clk:[77,91,106],dev_mcu_navss0_udmass_vd2clk:[77,91,106],dev_mcu_pbist0_bus_clk1_clk:[45,60],dev_mcu_pbist0_bus_clk2_clk:[45,60],dev_mcu_pbist0_bus_clk4_clk:[45,60],dev_mcu_pbist0_clk1_clk:77,dev_mcu_pbist0_clk2_clk:77,dev_mcu_pbist0_clk3_clk:77,dev_mcu_pbist0_clk4_clk:77,dev_mcu_pbist0_clk5_clk:77,dev_mcu_pbist0_clk6_clk:77,dev_mcu_pbist0_clk7_clk:77,dev_mcu_pbist0_clk8_clk:77,dev_mcu_pbist1_clk1_clk:77,dev_mcu_pbist1_clk2_clk:77,dev_mcu_pbist1_clk3_clk:77,dev_mcu_pbist1_clk4_clk:77,dev_mcu_pbist1_clk5_clk:77,dev_mcu_pbist1_clk6_clk:77,dev_mcu_pbist1_clk7_clk:77,dev_mcu_pbist1_clk8_clk:77,dev_mcu_pbist2_clk1_clk:77,dev_mcu_pbist2_clk2_clk:77,dev_mcu_pbist2_clk3_clk:77,dev_mcu_pbist2_clk4_clk:77,dev_mcu_pbist2_clk5_clk:77,dev_mcu_pbist2_clk6_clk:77,dev_mcu_pbist2_clk7_clk:77,dev_mcu_pbist2_clk8_clk:77,dev_mcu_pdma0_bus_vclk:[45,60],dev_mcu_pdma1_bus_vclk:[45,60],dev_mcu_pll_mmr0_bus_vbusp_clk:[45,60],dev_mcu_psc0_clk:30,dev_mcu_psc0_slow_clk:30,dev_mcu_psram0_bus_clk_clk:[45,60],dev_mcu_r5fss0_core0_cpu_clk:[77,91,106],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[77,91,106],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[77,91,106],dev_mcu_r5fss0_core0_interface_clk:[77,91,106],dev_mcu_r5fss0_core0_interface_phas:[77,91,106],dev_mcu_r5fss0_core1_cpu_clk:[77,91,106],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[77,91,106],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[77,91,106],dev_mcu_r5fss0_core1_interface_clk:[77,91,106],dev_mcu_r5fss0_core1_interface_phas:[77,91,106],dev_mcu_rom0_bus_clk_clk:[45,60],dev_mcu_rti0_bus_rti_clk:[45,60],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_mcu_rti0_bus_vbusp_clk:[45,60],dev_mcu_rti0_rti_clk:[30,77,91,106],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:77,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:30,dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_mcu_rti0_vbusp_clk:[30,77,91,106],dev_mcu_rti1_bus_rti_clk:[45,60],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_mcu_rti1_bus_vbusp_clk:[45,60],dev_mcu_rti1_rti_clk:[77,91,106],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:77,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_mcu_rti1_vbusp_clk:[77,91,106],dev_mcu_sa2_ul0_pka_in_clk:[77,91,106],dev_mcu_sa2_ul0_x1_clk:[77,91,106],dev_mcu_sa2_ul0_x2_clk:[77,91,106],dev_mcu_sec_mmr0_bus_vbusp_clk:[45,60],dev_mcu_timer0_bus_timer_hclk_clk:[45,60],dev_mcu_timer0_bus_timer_tclk_clk:[45,60],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[45,60],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:60,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[45,60],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_mcu_timer0_timer_hclk_clk:[30,77,91,106],dev_mcu_timer0_timer_pwm:[30,77,91,106],dev_mcu_timer0_timer_tclk_clk:[30,77,91,106],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[77,91,106],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:30,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[77,91,106],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:30,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:77,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[91,106],dev_mcu_timer1_bus_timer_hclk_clk:[45,60],dev_mcu_timer1_bus_timer_tclk_clk:[45,60],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[45,60],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:60,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[45,60],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_mcu_timer1_timer_hclk_clk:[30,77,91,106],dev_mcu_timer1_timer_pwm:30,dev_mcu_timer1_timer_tclk_clk:[30,77,91,106],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:30,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[77,91,106],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:30,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:30,dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:30,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[77,91,106],dev_mcu_timer2_bus_timer_hclk_clk:[45,60],dev_mcu_timer2_bus_timer_tclk_clk:[45,60],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[45,60],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:60,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[45,60],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_mcu_timer2_timer_hclk_clk:[30,77,91,106],dev_mcu_timer2_timer_pwm:[30,77,91,106],dev_mcu_timer2_timer_tclk_clk:[30,77,91,106],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[77,91,106],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:30,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[77,91,106],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:30,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:77,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[91,106],dev_mcu_timer3_bus_timer_hclk_clk:[45,60],dev_mcu_timer3_bus_timer_tclk_clk:[45,60],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[45,60],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:60,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[45,60],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_mcu_timer3_timer_hclk_clk:[30,77,91,106],dev_mcu_timer3_timer_pwm:30,dev_mcu_timer3_timer_tclk_clk:[30,77,91,106],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:30,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[77,91,106],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:30,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:30,dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:30,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[77,91,106],dev_mcu_timer4_timer_hclk_clk:[77,91,106],dev_mcu_timer4_timer_pwm:[77,91,106],dev_mcu_timer4_timer_tclk_clk:[77,91,106],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[77,91,106],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[77,91,106],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:77,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[91,106],dev_mcu_timer5_timer_hclk_clk:[77,91,106],dev_mcu_timer5_timer_tclk_clk:[77,91,106],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[77,91,106],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[77,91,106],dev_mcu_timer6_timer_hclk_clk:[77,91,106],dev_mcu_timer6_timer_pwm:[77,91,106],dev_mcu_timer6_timer_tclk_clk:[77,91,106],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[77,91,106],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[77,91,106],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:77,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[91,106],dev_mcu_timer7_timer_hclk_clk:[77,91,106],dev_mcu_timer7_timer_tclk_clk:[77,91,106],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[77,91,106],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[77,91,106],dev_mcu_timer8_timer_hclk_clk:[77,91,106],dev_mcu_timer8_timer_pwm:[77,91,106],dev_mcu_timer8_timer_tclk_clk:[77,91,106],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[77,91,106],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[77,91,106],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:77,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:[91,106],dev_mcu_timer9_timer_hclk_clk:[77,91,106],dev_mcu_timer9_timer_tclk_clk:[77,91,106],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[77,91,106],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[77,91,106],dev_mcu_uart0_bus_fclk_clk:[45,60],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[45,60],dev_mcu_uart0_bus_vbusp_clk:[45,60],dev_mcu_uart0_fclk_clk:[30,77,91,106],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[77,91,106],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:77,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[91,106],dev_mcu_uart0_vbusp_clk:[30,77,91,106],dev_mcu_uart1_fclk_clk:30,dev_mcu_uart1_vbusp_clk:30,dev_mlb0_mlbss_amlb_clk:[91,106],dev_mlb0_mlbss_hclk_clk:[91,106],dev_mlb0_mlbss_mlb_clk:[91,106],dev_mlb0_mlbss_pclk_clk:[91,106],dev_mlb0_mlbss_sclk_clk:[91,106],dev_mmcsd0_bus_emmcsdss_vbus_clk:[45,60],dev_mmcsd0_bus_emmcsdss_xin_clk:[45,60],dev_mmcsd0_emmcss_io_clk:[91,106],dev_mmcsd0_emmcss_vbus_clk:[30,77,91,106],dev_mmcsd0_emmcss_xin_clk:[30,77,91,106],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[77,91,106],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[77,91,106],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[30,91,106],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[77,91,106],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:77,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:30,dev_mmcsd1_bus_emmcsdss_vbus_clk:[45,60],dev_mmcsd1_bus_emmcsdss_xin_clk:[45,60],dev_mmcsd1_emmcsdss_io_clk_i:[30,77,91,106],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:30,dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:30,dev_mmcsd1_emmcsdss_io_clk_o:[30,77,91,106],dev_mmcsd1_emmcsdss_vbus_clk:[30,77,91,106],dev_mmcsd1_emmcsdss_xin_clk:[30,77,91,106],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[77,91,106],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[77,91,106],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[30,91,106],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[77,91,106],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:77,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:30,dev_mmcsd2_emmcsdss_io_clk_i:[91,106],dev_mmcsd2_emmcsdss_io_clk_o:[91,106],dev_mmcsd2_emmcsdss_vbus_clk:[91,106],dev_mmcsd2_emmcsdss_xin_clk:[91,106],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[91,106],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[91,106],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,106],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[91,106],dev_msram_256k0_cclk_clk:30,dev_msram_256k0_vclk_clk:30,dev_msram_256k1_cclk_clk:30,dev_msram_256k1_vclk_clk:30,dev_msram_256k2_cclk_clk:30,dev_msram_256k2_vclk_clk:30,dev_msram_256k3_cclk_clk:30,dev_msram_256k3_vclk_clk:30,dev_msram_256k4_cclk_clk:30,dev_msram_256k4_vclk_clk:30,dev_msram_256k5_cclk_clk:30,dev_msram_256k5_vclk_clk:30,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:60,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:60,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:60,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:60,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:60,dev_navss0_bus_cpts0_genf2_0:60,dev_navss0_bus_cpts0_genf3_0:60,dev_navss0_bus_cpts0_genf4_0:60,dev_navss0_bus_cpts0_genf5_0:60,dev_navss0_bus_icss_g0clk:[45,60],dev_navss0_bus_icss_g1clk:[45,60],dev_navss0_bus_icss_g2clk:[45,60],dev_navss0_bus_modss_vd2clk:60,dev_navss0_bus_msmc0clk:[45,60],dev_navss0_bus_nbss_vclk:[45,60],dev_navss0_bus_nbss_vd2clk:[45,60],dev_navss0_bus_pdma_main1clk:[45,60],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[45,60],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[45,60],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[45,60],dev_navss0_bus_udmass_vd2clk:60,dev_navss0_cpts0_genf2:[77,91,106],dev_navss0_cpts0_genf3:[77,91,106],dev_navss0_cpts0_genf4:77,dev_navss0_cpts_0_rclk:[77,91,106],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[77,91,106],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[77,91,106],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[77,91,106],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[77,91,106],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[77,91,106],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[77,91,106],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:77,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[91,106],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[91,106],dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:77,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:77,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:77,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:77,dev_navss0_cpts_0_ts_genf0:[77,91,106],dev_navss0_cpts_0_ts_genf1:[77,91,106],dev_navss0_cpts_0_vbusp_gclk:[77,91,106],dev_navss0_dti_0_clk_clk:[77,91,106],dev_navss0_dti_0_ext0_dti_clk_clk:[91,106],dev_navss0_dti_0_ext1_dti_clk_clk:[91,106],dev_navss0_dti_0_ext2_dti_clk_clk:[91,106],dev_navss0_dti_0_ext3_dti_clk_clk:[91,106],dev_navss0_intr_router_0_intr_clk:[77,91,106],dev_navss0_mailbox_0_vclk_clk:[77,91,106],dev_navss0_mailbox_10_vclk_clk:[77,91,106],dev_navss0_mailbox_11_vclk_clk:[77,91,106],dev_navss0_mailbox_1_vclk_clk:[77,91,106],dev_navss0_mailbox_2_vclk_clk:[77,91,106],dev_navss0_mailbox_3_vclk_clk:[77,91,106],dev_navss0_mailbox_4_vclk_clk:[77,91,106],dev_navss0_mailbox_5_vclk_clk:[77,91,106],dev_navss0_mailbox_6_vclk_clk:[77,91,106],dev_navss0_mailbox_7_vclk_clk:[77,91,106],dev_navss0_mailbox_8_vclk_clk:[77,91,106],dev_navss0_mailbox_9_vclk_clk:[77,91,106],dev_navss0_mcrc_0_clk:[77,91,106],dev_navss0_modss_inta_0_sys_clk:77,dev_navss0_modss_inta_1_sys_clk:77,dev_navss0_modss_intaggr_0_sys_clk:[91,106],dev_navss0_modss_intaggr_1_sys_clk:[91,106],dev_navss0_modss_vd2clk:[77,91,106],dev_navss0_proxy_0_clk_clk:[77,91,106],dev_navss0_ringacc_0_sys_clk:[77,91,106],dev_navss0_spinlock_0_clk:[77,91,106],dev_navss0_tbu_0_clk_clk:[77,91,106],dev_navss0_tcu_0_clk_clk:[91,106],dev_navss0_timermgr_0_eon_tick_evt:[77,91,106],dev_navss0_timermgr_0_vclk_clk:[77,91,106],dev_navss0_timermgr_1_eon_tick_evt:[77,91,106],dev_navss0_timermgr_1_vclk_clk:[77,91,106],dev_navss0_udmap_0_sys_clk:[77,91,106],dev_navss0_udmass_inta_0_sys_clk:77,dev_navss0_udmass_intaggr_0_sys_clk:[91,106],dev_navss0_udmass_vd2clk:[77,91,106],dev_navss0_virtss_vd2clk:[77,91,106],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:60,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:45,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:60,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:45,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[45,60],dev_pbist0_bus_clk1_clk:[45,60],dev_pbist0_bus_clk2_clk:[45,60],dev_pbist0_bus_clk4_clk:[45,60],dev_pbist0_clk1_clk:77,dev_pbist0_clk2_clk:77,dev_pbist0_clk3_clk:77,dev_pbist0_clk4_clk:77,dev_pbist0_clk5_clk:77,dev_pbist0_clk6_clk:77,dev_pbist0_clk7_clk:77,dev_pbist0_clk8_clk:[30,77],dev_pbist1_bus_clk1_clk:[45,60],dev_pbist1_bus_clk2_clk:[45,60],dev_pbist1_bus_clk4_clk:[45,60],dev_pbist1_clk1_clk:77,dev_pbist1_clk2_clk:77,dev_pbist1_clk3_clk:77,dev_pbist1_clk4_clk:77,dev_pbist1_clk5_clk:77,dev_pbist1_clk6_clk:77,dev_pbist1_clk7_clk:77,dev_pbist1_clk8_clk:[30,77],dev_pbist2_clk1_clk:77,dev_pbist2_clk2_clk:77,dev_pbist2_clk3_clk:77,dev_pbist2_clk4_clk:77,dev_pbist2_clk5_clk:77,dev_pbist2_clk6_clk:77,dev_pbist2_clk7_clk:77,dev_pbist2_clk8_clk:[30,77],dev_pbist3_clk8_clk:30,dev_pcie0_bus_pcie_cba_clk:[45,60],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[45,60],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[45,60],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[45,60],dev_pcie0_bus_pcie_txi0_clk:[45,60],dev_pcie0_bus_pcie_txr0_clk:[45,60],dev_pcie0_bus_pcie_txr1_clk:[45,60],dev_pcie0_pcie_cba_clk:[30,91,106],dev_pcie0_pcie_cpts_rclk_clk:[30,91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[30,91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[30,91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:30,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:30,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:30,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:[91,106],dev_pcie0_pcie_lane0_refclk:[30,91,106],dev_pcie0_pcie_lane0_rxclk:[30,91,106],dev_pcie0_pcie_lane0_rxfclk:[30,91,106],dev_pcie0_pcie_lane0_txclk:[30,91,106],dev_pcie0_pcie_lane0_txfclk:[30,91,106],dev_pcie0_pcie_lane0_txmclk:[30,91,106],dev_pcie0_pcie_lane1_refclk:[91,106],dev_pcie0_pcie_lane1_rxclk:[91,106],dev_pcie0_pcie_lane1_rxfclk:[91,106],dev_pcie0_pcie_lane1_txclk:[91,106],dev_pcie0_pcie_lane1_txfclk:[91,106],dev_pcie0_pcie_lane1_txmclk:[91,106],dev_pcie0_pcie_pm_clk:[30,91,106],dev_pcie1_bus_pcie_cba_clk:[45,60],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[45,60],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[45,60],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[45,60],dev_pcie1_bus_pcie_txi0_clk:[45,60],dev_pcie1_bus_pcie_txr0_clk:[45,60],dev_pcie1_pcie_cba_clk:[77,91,106],dev_pcie1_pcie_cpts_rclk_clk:[77,91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[77,91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[77,91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[77,91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[77,91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[77,91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[77,91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:77,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:[91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:[91,106],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:77,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:77,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:77,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:77,dev_pcie1_pcie_lane0_refclk:[77,91,106],dev_pcie1_pcie_lane0_rxclk:[77,91,106],dev_pcie1_pcie_lane0_rxfclk:[77,91,106],dev_pcie1_pcie_lane0_txclk:[77,91,106],dev_pcie1_pcie_lane0_txfclk:[77,91,106],dev_pcie1_pcie_lane0_txmclk:[77,91,106],dev_pcie1_pcie_lane1_refclk:[77,91,106],dev_pcie1_pcie_lane1_rxclk:[77,91,106],dev_pcie1_pcie_lane1_rxfclk:[77,91,106],dev_pcie1_pcie_lane1_txclk:[77,91,106],dev_pcie1_pcie_lane1_txfclk:[77,91,106],dev_pcie1_pcie_lane1_txmclk:[77,91,106],dev_pcie1_pcie_lane2_refclk:77,dev_pcie1_pcie_lane2_rxclk:77,dev_pcie1_pcie_lane2_rxfclk:77,dev_pcie1_pcie_lane2_txclk:77,dev_pcie1_pcie_lane2_txfclk:77,dev_pcie1_pcie_lane2_txmclk:77,dev_pcie1_pcie_lane3_refclk:77,dev_pcie1_pcie_lane3_rxclk:77,dev_pcie1_pcie_lane3_rxfclk:77,dev_pcie1_pcie_lane3_txclk:77,dev_pcie1_pcie_lane3_txfclk:77,dev_pcie1_pcie_lane3_txmclk:77,dev_pcie1_pcie_pm_clk:[77,91,106],dev_pcie2_pcie_cba_clk:[91,106],dev_pcie2_pcie_cpts_rclk_clk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:[91,106],dev_pcie2_pcie_lane0_refclk:[91,106],dev_pcie2_pcie_lane0_rxclk:[91,106],dev_pcie2_pcie_lane0_rxfclk:[91,106],dev_pcie2_pcie_lane0_txclk:[91,106],dev_pcie2_pcie_lane0_txfclk:[91,106],dev_pcie2_pcie_lane0_txmclk:[91,106],dev_pcie2_pcie_lane1_refclk:[91,106],dev_pcie2_pcie_lane1_rxclk:[91,106],dev_pcie2_pcie_lane1_rxfclk:[91,106],dev_pcie2_pcie_lane1_txclk:[91,106],dev_pcie2_pcie_lane1_txfclk:[91,106],dev_pcie2_pcie_lane1_txmclk:[91,106],dev_pcie2_pcie_pm_clk:[91,106],dev_pcie3_pcie_cba_clk:[91,106],dev_pcie3_pcie_cpts_rclk_clk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:[91,106],dev_pcie3_pcie_lane0_refclk:[91,106],dev_pcie3_pcie_lane0_rxclk:[91,106],dev_pcie3_pcie_lane0_rxfclk:[91,106],dev_pcie3_pcie_lane0_txclk:[91,106],dev_pcie3_pcie_lane0_txfclk:[91,106],dev_pcie3_pcie_lane0_txmclk:[91,106],dev_pcie3_pcie_lane1_refclk:[91,106],dev_pcie3_pcie_lane1_rxclk:[91,106],dev_pcie3_pcie_lane1_rxfclk:[91,106],dev_pcie3_pcie_lane1_txclk:[91,106],dev_pcie3_pcie_lane1_txfclk:[91,106],dev_pcie3_pcie_lane1_txmclk:[91,106],dev_pcie3_pcie_pm_clk:[91,106],dev_pdma0_bus_vclk:[45,60],dev_pdma1_bus_vclk:[45,60],dev_pdma_debug0_bus_vclk:[45,60],dev_pll_mmr0_bus_vbusp_clk:[45,60],dev_pllctrl0_bus_pll_clkout_clk:[45,60],dev_pllctrl0_bus_pll_refclk_clk:[45,60],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_pllctrl0_bus_vbus_slv_refclk_clk:[45,60],dev_postdiv1_16fft1_fref_clk:30,dev_postdiv1_16fft1_hsdivout5_clk:30,dev_postdiv1_16fft1_hsdivout6_clk:30,dev_postdiv1_16fft1_postdiv_clkin_clk:30,dev_postdiv4_16ff0_fref_clk:30,dev_postdiv4_16ff0_hsdivout5_clk:30,dev_postdiv4_16ff0_hsdivout6_clk:30,dev_postdiv4_16ff0_hsdivout7_clk:30,dev_postdiv4_16ff0_hsdivout8_clk:30,dev_postdiv4_16ff0_hsdivout9_clk:30,dev_postdiv4_16ff0_postdiv_clkin_clk:30,dev_postdiv4_16ff2_fref_clk:30,dev_postdiv4_16ff2_hsdivout5_clk:30,dev_postdiv4_16ff2_hsdivout6_clk:30,dev_postdiv4_16ff2_hsdivout7_clk:30,dev_postdiv4_16ff2_hsdivout8_clk:30,dev_postdiv4_16ff2_hsdivout9_clk:30,dev_postdiv4_16ff2_postdiv_clkin_clk:30,dev_pru_icssg0_bus_core_clk:[45,60],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[45,60],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_pru_icssg0_bus_iep_clk:[45,60],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[45,60],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[45,60],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[45,60],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:60,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:60,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:60,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:60,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[45,60],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[45,60],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[45,60],dev_pru_icssg0_bus_uclk_clk:[45,60],dev_pru_icssg0_bus_vclk_clk:[45,60],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[45,60],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[45,60],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[45,60],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[45,60],dev_pru_icssg0_core_clk:[30,91,106],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[30,91,106],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,106],dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:30,dev_pru_icssg0_iep_clk:[30,91,106],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[30,91,106],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[30,91,106],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,106],dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[30,91,106],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,106],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,106],dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[30,91,106],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:30,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:30,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:30,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[91,106],dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[91,106],dev_pru_icssg0_pr1_mdio_mdclk_o:[30,91,106],dev_pru_icssg0_pr1_rgmii0_rxc_i:[30,91,106],dev_pru_icssg0_pr1_rgmii0_txc_i:[30,91,106],dev_pru_icssg0_pr1_rgmii0_txc_o:[30,91,106],dev_pru_icssg0_pr1_rgmii1_rxc_i:[30,91,106],dev_pru_icssg0_pr1_rgmii1_txc_i:[30,91,106],dev_pru_icssg0_pr1_rgmii1_txc_o:[30,91,106],dev_pru_icssg0_rgmii_mhz_250_clk:[30,91,106],dev_pru_icssg0_rgmii_mhz_50_clk:[30,91,106],dev_pru_icssg0_rgmii_mhz_5_clk:[30,91,106],dev_pru_icssg0_uclk_clk:[30,91,106],dev_pru_icssg0_vclk_clk:[30,91,106],dev_pru_icssg1_bus_core_clk:[45,60],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[45,60],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_pru_icssg1_bus_iep_clk:[45,60],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[45,60],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[45,60],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[45,60],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:60,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:60,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:60,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:60,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[45,60],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[45,60],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[45,60],dev_pru_icssg1_bus_uclk_clk:[45,60],dev_pru_icssg1_bus_vclk_clk:[45,60],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[45,60],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[45,60],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[45,60],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[45,60],dev_pru_icssg1_core_clk:[30,91,106],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[30,91,106],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,106],dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:30,dev_pru_icssg1_iep_clk:[30,91,106],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[30,91,106],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[30,91,106],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,106],dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[30,91,106],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,106],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,106],dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[30,91,106],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[91,106],dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:30,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:30,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:30,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:[91,106],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:[91,106],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:[91,106],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:[91,106],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:[91,106],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:[91,106],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:[91,106],dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:[91,106],dev_pru_icssg1_pr1_mdio_mdclk_o:[30,91,106],dev_pru_icssg1_pr1_rgmii0_rxc_i:[30,91,106],dev_pru_icssg1_pr1_rgmii0_txc_i:[30,91,106],dev_pru_icssg1_pr1_rgmii0_txc_o:[30,91,106],dev_pru_icssg1_pr1_rgmii1_rxc_i:[30,91,106],dev_pru_icssg1_pr1_rgmii1_txc_i:[30,91,106],dev_pru_icssg1_pr1_rgmii1_txc_o:[30,91,106],dev_pru_icssg1_rgmii_mhz_250_clk:[30,91,106],dev_pru_icssg1_rgmii_mhz_50_clk:[30,91,106],dev_pru_icssg1_rgmii_mhz_5_clk:[30,91,106],dev_pru_icssg1_serdes0_refclk:[91,106],dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:[91,106],dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:[91,106],dev_pru_icssg1_serdes0_rxclk:[91,106],dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:[91,106],dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:[91,106],dev_pru_icssg1_serdes0_rxfclk:[91,106],dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:[91,106],dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:[91,106],dev_pru_icssg1_serdes0_txclk:[91,106],dev_pru_icssg1_serdes0_txfclk:[91,106],dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:[91,106],dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:[91,106],dev_pru_icssg1_serdes0_txmclk:[91,106],dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:[91,106],dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:[91,106],dev_pru_icssg1_serdes1_refclk:[91,106],dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:[91,106],dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:[91,106],dev_pru_icssg1_serdes1_rxclk:[91,106],dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:[91,106],dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:[91,106],dev_pru_icssg1_serdes1_rxfclk:[91,106],dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:[91,106],dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:[91,106],dev_pru_icssg1_serdes1_txclk:[91,106],dev_pru_icssg1_serdes1_txfclk:[91,106],dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:[91,106],dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:[91,106],dev_pru_icssg1_serdes1_txmclk:[91,106],dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:[91,106],dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:[91,106],dev_pru_icssg1_uclk_clk:[30,91,106],dev_pru_icssg1_vclk_clk:[30,91,106],dev_pru_icssg2_bus_core_clk:[45,60],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[45,60],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_pru_icssg2_bus_iep_clk:[45,60],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[45,60],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[45,60],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[45,60],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:60,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:60,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:60,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:60,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[45,60],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[45,60],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[45,60],dev_pru_icssg2_bus_uclk_clk:[45,60],dev_pru_icssg2_bus_vclk_clk:[45,60],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[45,60],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[45,60],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[45,60],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[45,60],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[45,60],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[45,60],dev_psc0_bus_clk:[45,60],dev_psc0_bus_slow_clk:[45,60],dev_psc0_clk:[30,77,91,106],dev_psc0_slow_clk:[30,77,91,106],dev_psramecc0_bus_clk_clk:[45,60],dev_psramecc0_clk_clk:30,dev_r5fss0_core0_cpu_clk:[30,77,91,106],dev_r5fss0_core0_interface_clk:[30,77,91,106],dev_r5fss0_core0_interface_phas:[77,91,106],dev_r5fss0_core1_cpu_clk:[30,77,91,106],dev_r5fss0_core1_interface_clk:[30,77,91,106],dev_r5fss0_core1_interface_phas:[77,91,106],dev_r5fss0_introuter0_intr_clk:[91,106],dev_r5fss1_core0_cpu_clk:[30,91,106],dev_r5fss1_core0_interface_clk:[30,91,106],dev_r5fss1_core0_interface_phas:[91,106],dev_r5fss1_core1_cpu_clk:[30,91,106],dev_r5fss1_core1_interface_clk:[30,91,106],dev_r5fss1_core1_interface_phas:[91,106],dev_r5fss1_introuter0_intr_clk:[91,106],dev_rti0_bus_rti_clk:[45,60],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[45,60],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[45,60],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[45,60],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_rti0_bus_vbusp_clk:[45,60],dev_rti0_rti_clk:[30,77,91,106],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[77,91,106],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[77,91,106],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[77,91,106],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:77,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:30,dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_rti0_vbusp_clk:[30,77,91,106],dev_rti10_rti_clk:30,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:30,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:30,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_rti10_vbusp_clk:30,dev_rti11_rti_clk:30,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:30,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:30,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_rti11_vbusp_clk:30,dev_rti15_rti_clk:[91,106],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,106],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,106],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,106],dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti15_vbusp_clk:[91,106],dev_rti16_rti_clk:[91,106],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,106],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,106],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,106],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti16_vbusp_clk:[91,106],dev_rti1_bus_rti_clk:[45,60],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[45,60],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[45,60],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[45,60],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_rti1_bus_vbusp_clk:[45,60],dev_rti1_rti_clk:[30,77,91,106],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[77,91,106],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[77,91,106],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[77,91,106],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:77,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:30,dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_rti1_vbusp_clk:[30,77,91,106],dev_rti24_rti_clk:[91,106],dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,106],dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,106],dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,106],dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti24_vbusp_clk:[91,106],dev_rti25_rti_clk:[91,106],dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,106],dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,106],dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,106],dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti25_vbusp_clk:[91,106],dev_rti28_rti_clk:[77,91,106],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[77,91,106],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[77,91,106],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[77,91,106],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:77,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_rti28_vbusp_clk:[77,91,106],dev_rti29_rti_clk:[77,91,106],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[77,91,106],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[77,91,106],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[77,91,106],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:77,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_rti29_vbusp_clk:[77,91,106],dev_rti2_bus_rti_clk:[45,60],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[45,60],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[45,60],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[45,60],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_rti2_bus_vbusp_clk:[45,60],dev_rti30_rti_clk:[91,106],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,106],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,106],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,106],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti30_vbusp_clk:[91,106],dev_rti31_rti_clk:[91,106],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,106],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,106],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,106],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[91,106],dev_rti31_vbusp_clk:[91,106],dev_rti3_bus_rti_clk:[45,60],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[45,60],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[45,60],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[45,60],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_rti3_bus_vbusp_clk:[45,60],dev_rti8_rti_clk:30,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:30,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:30,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_rti8_vbusp_clk:30,dev_rti9_rti_clk:30,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:30,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:30,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:30,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_rti9_vbusp_clk:30,dev_sa2_ul0_bus_pka_in_clk:[45,60],dev_sa2_ul0_bus_x1_clk:[45,60],dev_sa2_ul0_bus_x2_clk:[45,60],dev_sa2_ul0_pka_in_clk:[30,91,106],dev_sa2_ul0_x1_clk:[30,91,106],dev_sa2_ul0_x2_clk:[30,91,106],dev_serdes0_bus_clk:[45,60],dev_serdes0_bus_ip2_ln0_txrclk:[45,60],dev_serdes0_bus_ip3_ln0_txrclk:[45,60],dev_serdes0_bus_li_refclk:[45,60],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[45,60],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[45,60],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[45,60],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_serdes0_bus_ln0_rxclk:[45,60],dev_serdes0_bus_ln0_txclk:[45,60],dev_serdes0_bus_refclkpn:60,dev_serdes0_bus_refclkpp:60,dev_serdes1_bus_clk:[45,60],dev_serdes1_bus_ip1_ln0_txrclk:[45,60],dev_serdes1_bus_ip2_ln0_txrclk:[45,60],dev_serdes1_bus_ip3_ln0_txrclk:[45,60],dev_serdes1_bus_ln0_rxclk:[45,60],dev_serdes1_bus_ln0_txclk:[45,60],dev_serdes1_bus_refclkpn:60,dev_serdes1_bus_refclkpp:60,dev_serdes1_bus_ri_refclk:[45,60],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[45,60],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[45,60],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[45,60],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_serdes_10g0_clk:[30,91,106],dev_serdes_10g0_core_ref_clk:[30,91,106],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:30,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[30,91,106],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[30,91,106],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:30,dev_serdes_10g0_ip1_ln0_refclk:[30,91,106],dev_serdes_10g0_ip1_ln0_rxclk:[30,91,106],dev_serdes_10g0_ip1_ln0_rxfclk:[30,91,106],dev_serdes_10g0_ip1_ln0_txclk:[30,91,106],dev_serdes_10g0_ip1_ln0_txfclk:[30,91,106],dev_serdes_10g0_ip1_ln0_txmclk:[30,91,106],dev_serdes_10g0_ip1_ln1_refclk:[91,106],dev_serdes_10g0_ip1_ln1_rxclk:[91,106],dev_serdes_10g0_ip1_ln1_rxfclk:[91,106],dev_serdes_10g0_ip1_ln1_txclk:[91,106],dev_serdes_10g0_ip1_ln1_txfclk:[91,106],dev_serdes_10g0_ip1_ln1_txmclk:[91,106],dev_serdes_10g0_ip1_ln2_refclk:[91,106],dev_serdes_10g0_ip1_ln2_rxclk:[91,106],dev_serdes_10g0_ip1_ln2_rxfclk:[91,106],dev_serdes_10g0_ip1_ln2_txclk:[91,106],dev_serdes_10g0_ip1_ln2_txfclk:[91,106],dev_serdes_10g0_ip1_ln2_txmclk:[91,106],dev_serdes_10g0_ip1_ln3_refclk:[91,106],dev_serdes_10g0_ip1_ln3_rxclk:[91,106],dev_serdes_10g0_ip1_ln3_rxfclk:[91,106],dev_serdes_10g0_ip1_ln3_txclk:[91,106],dev_serdes_10g0_ip1_ln3_txfclk:[91,106],dev_serdes_10g0_ip1_ln3_txmclk:[91,106],dev_serdes_10g0_ip2_ln0_refclk:30,dev_serdes_10g0_ip2_ln0_rxclk:30,dev_serdes_10g0_ip2_ln0_rxfclk:30,dev_serdes_10g0_ip2_ln0_txclk:30,dev_serdes_10g0_ip2_ln0_txfclk:30,dev_serdes_10g0_ip2_ln0_txmclk:30,dev_serdes_10g0_ip3_ln0_refclk:[91,106],dev_serdes_10g0_ip3_ln0_rxclk:[91,106],dev_serdes_10g0_ip3_ln0_rxfclk:[91,106],dev_serdes_10g0_ip3_ln0_txclk:[91,106],dev_serdes_10g0_ip3_ln0_txfclk:[91,106],dev_serdes_10g0_ip3_ln0_txmclk:[91,106],dev_serdes_10g0_ip3_ln1_refclk:[91,106],dev_serdes_10g0_ip3_ln1_rxclk:[91,106],dev_serdes_10g0_ip3_ln1_rxfclk:[91,106],dev_serdes_10g0_ip3_ln1_txclk:[91,106],dev_serdes_10g0_ip3_ln1_txfclk:[91,106],dev_serdes_10g0_ip3_ln1_txmclk:[91,106],dev_serdes_10g0_ip3_ln2_refclk:[91,106],dev_serdes_10g0_ip3_ln2_rxclk:[91,106],dev_serdes_10g0_ip3_ln2_rxfclk:[91,106],dev_serdes_10g0_ip3_ln2_txclk:[91,106],dev_serdes_10g0_ip3_ln2_txfclk:[91,106],dev_serdes_10g0_ip3_ln2_txmclk:[91,106],dev_serdes_10g0_ip3_ln3_refclk:[91,106],dev_serdes_10g0_ip3_ln3_rxclk:[91,106],dev_serdes_10g0_ip3_ln3_rxfclk:[91,106],dev_serdes_10g0_ip3_ln3_txclk:[91,106],dev_serdes_10g0_ip3_ln3_txfclk:[91,106],dev_serdes_10g0_ip3_ln3_txmclk:[91,106],dev_serdes_10g0_ref_out_clk:[91,106],dev_serdes_10g1_clk:77,dev_serdes_10g1_core_ref_clk:77,dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:77,dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:77,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:77,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:77,dev_serdes_10g1_ip1_ln0_refclk:77,dev_serdes_10g1_ip1_ln0_rxclk:77,dev_serdes_10g1_ip1_ln0_rxfclk:77,dev_serdes_10g1_ip1_ln0_txclk:77,dev_serdes_10g1_ip1_ln0_txfclk:77,dev_serdes_10g1_ip1_ln0_txmclk:77,dev_serdes_10g1_ip1_ln1_refclk:77,dev_serdes_10g1_ip1_ln1_rxclk:77,dev_serdes_10g1_ip1_ln1_rxfclk:77,dev_serdes_10g1_ip1_ln1_txclk:77,dev_serdes_10g1_ip1_ln1_txfclk:77,dev_serdes_10g1_ip1_ln1_txmclk:77,dev_serdes_10g1_ip1_ln2_refclk:77,dev_serdes_10g1_ip1_ln2_rxclk:77,dev_serdes_10g1_ip1_ln2_rxfclk:77,dev_serdes_10g1_ip1_ln2_txclk:77,dev_serdes_10g1_ip1_ln2_txfclk:77,dev_serdes_10g1_ip1_ln2_txmclk:77,dev_serdes_10g1_ip1_ln3_refclk:77,dev_serdes_10g1_ip1_ln3_rxclk:77,dev_serdes_10g1_ip1_ln3_rxfclk:77,dev_serdes_10g1_ip1_ln3_txclk:77,dev_serdes_10g1_ip1_ln3_txfclk:77,dev_serdes_10g1_ip1_ln3_txmclk:77,dev_serdes_10g1_ip2_ln0_refclk:77,dev_serdes_10g1_ip2_ln0_rxclk:77,dev_serdes_10g1_ip2_ln0_rxfclk:77,dev_serdes_10g1_ip2_ln0_txclk:77,dev_serdes_10g1_ip2_ln0_txfclk:77,dev_serdes_10g1_ip2_ln0_txmclk:77,dev_serdes_10g1_ip2_ln1_refclk:77,dev_serdes_10g1_ip2_ln1_rxclk:77,dev_serdes_10g1_ip2_ln1_rxfclk:77,dev_serdes_10g1_ip2_ln1_txclk:77,dev_serdes_10g1_ip2_ln1_txfclk:77,dev_serdes_10g1_ip2_ln1_txmclk:77,dev_serdes_10g1_ip2_ln2_refclk:77,dev_serdes_10g1_ip2_ln2_rxclk:77,dev_serdes_10g1_ip2_ln2_rxfclk:77,dev_serdes_10g1_ip2_ln2_txclk:77,dev_serdes_10g1_ip2_ln2_txfclk:77,dev_serdes_10g1_ip2_ln2_txmclk:77,dev_serdes_10g1_ip2_ln3_refclk:77,dev_serdes_10g1_ip2_ln3_rxclk:77,dev_serdes_10g1_ip2_ln3_rxfclk:77,dev_serdes_10g1_ip2_ln3_txclk:77,dev_serdes_10g1_ip2_ln3_txfclk:77,dev_serdes_10g1_ip2_ln3_txmclk:77,dev_serdes_10g1_ip3_ln1_refclk:77,dev_serdes_10g1_ip3_ln1_rxclk:77,dev_serdes_10g1_ip3_ln1_rxfclk:77,dev_serdes_10g1_ip3_ln1_txclk:77,dev_serdes_10g1_ip3_ln1_txfclk:77,dev_serdes_10g1_ip3_ln1_txmclk:77,dev_serdes_10g1_ip3_ln3_refclk:77,dev_serdes_10g1_ip3_ln3_rxclk:77,dev_serdes_10g1_ip3_ln3_rxfclk:77,dev_serdes_10g1_ip3_ln3_txclk:77,dev_serdes_10g1_ip3_ln3_txfclk:77,dev_serdes_10g1_ip3_ln3_txmclk:77,dev_serdes_16g0_clk:[91,106],dev_serdes_16g0_cmn_refclk1_m:[91,106],dev_serdes_16g0_cmn_refclk1_p:[91,106],dev_serdes_16g0_core_ref1_clk:[91,106],dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[91,106],dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_serdes_16g0_core_ref_clk:[91,106],dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[91,106],dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_serdes_16g0_ip1_ln0_refclk:[91,106],dev_serdes_16g0_ip1_ln0_rxclk:[91,106],dev_serdes_16g0_ip1_ln0_rxfclk:[91,106],dev_serdes_16g0_ip1_ln0_txclk:[91,106],dev_serdes_16g0_ip1_ln0_txfclk:[91,106],dev_serdes_16g0_ip1_ln0_txmclk:[91,106],dev_serdes_16g0_ip1_ln1_refclk:[91,106],dev_serdes_16g0_ip1_ln1_rxclk:[91,106],dev_serdes_16g0_ip1_ln1_rxfclk:[91,106],dev_serdes_16g0_ip1_ln1_txclk:[91,106],dev_serdes_16g0_ip1_ln1_txfclk:[91,106],dev_serdes_16g0_ip1_ln1_txmclk:[91,106],dev_serdes_16g0_ip2_ln0_refclk:[91,106],dev_serdes_16g0_ip2_ln0_rxclk:[91,106],dev_serdes_16g0_ip2_ln0_rxfclk:[91,106],dev_serdes_16g0_ip2_ln0_txclk:[91,106],dev_serdes_16g0_ip2_ln0_txfclk:[91,106],dev_serdes_16g0_ip2_ln0_txmclk:[91,106],dev_serdes_16g0_ip2_ln1_refclk:[91,106],dev_serdes_16g0_ip2_ln1_rxclk:[91,106],dev_serdes_16g0_ip2_ln1_rxfclk:[91,106],dev_serdes_16g0_ip2_ln1_txclk:[91,106],dev_serdes_16g0_ip2_ln1_txfclk:[91,106],dev_serdes_16g0_ip2_ln1_txmclk:[91,106],dev_serdes_16g0_ip3_ln1_refclk:[91,106],dev_serdes_16g0_ip3_ln1_rxclk:[91,106],dev_serdes_16g0_ip3_ln1_rxfclk:[91,106],dev_serdes_16g0_ip3_ln1_txclk:[91,106],dev_serdes_16g0_ip3_ln1_txfclk:[91,106],dev_serdes_16g0_ip3_ln1_txmclk:[91,106],dev_serdes_16g0_ref1_out_clk:[91,106],dev_serdes_16g0_ref_out_clk:[91,106],dev_serdes_16g1_clk:[91,106],dev_serdes_16g1_cmn_refclk1_m:[91,106],dev_serdes_16g1_cmn_refclk1_p:[91,106],dev_serdes_16g1_core_ref1_clk:[91,106],dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[91,106],dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_serdes_16g1_core_ref_clk:[91,106],dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[91,106],dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_serdes_16g1_ip1_ln0_refclk:[91,106],dev_serdes_16g1_ip1_ln0_rxclk:[91,106],dev_serdes_16g1_ip1_ln0_rxfclk:[91,106],dev_serdes_16g1_ip1_ln0_txclk:[91,106],dev_serdes_16g1_ip1_ln0_txfclk:[91,106],dev_serdes_16g1_ip1_ln0_txmclk:[91,106],dev_serdes_16g1_ip1_ln1_refclk:[91,106],dev_serdes_16g1_ip1_ln1_rxclk:[91,106],dev_serdes_16g1_ip1_ln1_rxfclk:[91,106],dev_serdes_16g1_ip1_ln1_txclk:[91,106],dev_serdes_16g1_ip1_ln1_txfclk:[91,106],dev_serdes_16g1_ip1_ln1_txmclk:[91,106],dev_serdes_16g1_ip2_ln0_refclk:[91,106],dev_serdes_16g1_ip2_ln0_rxclk:[91,106],dev_serdes_16g1_ip2_ln0_rxfclk:[91,106],dev_serdes_16g1_ip2_ln0_txclk:[91,106],dev_serdes_16g1_ip2_ln0_txfclk:[91,106],dev_serdes_16g1_ip2_ln0_txmclk:[91,106],dev_serdes_16g1_ip2_ln1_refclk:[91,106],dev_serdes_16g1_ip2_ln1_rxclk:[91,106],dev_serdes_16g1_ip2_ln1_rxfclk:[91,106],dev_serdes_16g1_ip2_ln1_txclk:[91,106],dev_serdes_16g1_ip2_ln1_txfclk:[91,106],dev_serdes_16g1_ip2_ln1_txmclk:[91,106],dev_serdes_16g1_ip3_ln1_refclk:[91,106],dev_serdes_16g1_ip3_ln1_rxclk:[91,106],dev_serdes_16g1_ip3_ln1_rxfclk:[91,106],dev_serdes_16g1_ip3_ln1_txclk:[91,106],dev_serdes_16g1_ip3_ln1_txfclk:[91,106],dev_serdes_16g1_ip3_ln1_txmclk:[91,106],dev_serdes_16g1_ip4_ln0_refclk:[91,106],dev_serdes_16g1_ip4_ln0_rxclk:[91,106],dev_serdes_16g1_ip4_ln0_rxfclk:[91,106],dev_serdes_16g1_ip4_ln0_txclk:[91,106],dev_serdes_16g1_ip4_ln0_txfclk:[91,106],dev_serdes_16g1_ip4_ln0_txmclk:[91,106],dev_serdes_16g1_ip4_ln1_refclk:[91,106],dev_serdes_16g1_ip4_ln1_rxclk:[91,106],dev_serdes_16g1_ip4_ln1_rxfclk:[91,106],dev_serdes_16g1_ip4_ln1_txclk:[91,106],dev_serdes_16g1_ip4_ln1_txfclk:[91,106],dev_serdes_16g1_ip4_ln1_txmclk:[91,106],dev_serdes_16g1_ref1_out_clk:[91,106],dev_serdes_16g1_ref_out_clk:[91,106],dev_serdes_16g2_clk:[91,106],dev_serdes_16g2_cmn_refclk1_m:[91,106],dev_serdes_16g2_cmn_refclk1_p:[91,106],dev_serdes_16g2_core_ref1_clk:[91,106],dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[91,106],dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_serdes_16g2_core_ref_clk:[91,106],dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[91,106],dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_serdes_16g2_ip2_ln0_refclk:[91,106],dev_serdes_16g2_ip2_ln0_rxclk:[91,106],dev_serdes_16g2_ip2_ln0_rxfclk:[91,106],dev_serdes_16g2_ip2_ln0_txclk:[91,106],dev_serdes_16g2_ip2_ln0_txfclk:[91,106],dev_serdes_16g2_ip2_ln0_txmclk:[91,106],dev_serdes_16g2_ip2_ln1_refclk:[91,106],dev_serdes_16g2_ip2_ln1_rxclk:[91,106],dev_serdes_16g2_ip2_ln1_rxfclk:[91,106],dev_serdes_16g2_ip2_ln1_txclk:[91,106],dev_serdes_16g2_ip2_ln1_txfclk:[91,106],dev_serdes_16g2_ip2_ln1_txmclk:[91,106],dev_serdes_16g2_ip3_ln1_refclk:[91,106],dev_serdes_16g2_ip3_ln1_rxclk:[91,106],dev_serdes_16g2_ip3_ln1_rxfclk:[91,106],dev_serdes_16g2_ip3_ln1_txclk:[91,106],dev_serdes_16g2_ip3_ln1_txfclk:[91,106],dev_serdes_16g2_ip3_ln1_txmclk:[91,106],dev_serdes_16g2_ip4_ln0_refclk:[91,106],dev_serdes_16g2_ip4_ln0_rxclk:[91,106],dev_serdes_16g2_ip4_ln0_rxfclk:[91,106],dev_serdes_16g2_ip4_ln0_txclk:[91,106],dev_serdes_16g2_ip4_ln0_txfclk:[91,106],dev_serdes_16g2_ip4_ln0_txmclk:[91,106],dev_serdes_16g2_ip4_ln1_refclk:[91,106],dev_serdes_16g2_ip4_ln1_rxclk:[91,106],dev_serdes_16g2_ip4_ln1_rxfclk:[91,106],dev_serdes_16g2_ip4_ln1_txclk:[91,106],dev_serdes_16g2_ip4_ln1_txfclk:[91,106],dev_serdes_16g2_ip4_ln1_txmclk:[91,106],dev_serdes_16g2_ref1_out_clk:[91,106],dev_serdes_16g2_ref_out_clk:[91,106],dev_serdes_16g3_clk:[91,106],dev_serdes_16g3_cmn_refclk1_m:[91,106],dev_serdes_16g3_cmn_refclk1_p:[91,106],dev_serdes_16g3_core_ref1_clk:[91,106],dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[91,106],dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_serdes_16g3_core_ref_clk:[91,106],dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[91,106],dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[91,106],dev_serdes_16g3_ip2_ln0_refclk:[91,106],dev_serdes_16g3_ip2_ln0_rxclk:[91,106],dev_serdes_16g3_ip2_ln0_rxfclk:[91,106],dev_serdes_16g3_ip2_ln0_txclk:[91,106],dev_serdes_16g3_ip2_ln0_txfclk:[91,106],dev_serdes_16g3_ip2_ln0_txmclk:[91,106],dev_serdes_16g3_ip2_ln1_refclk:[91,106],dev_serdes_16g3_ip2_ln1_rxclk:[91,106],dev_serdes_16g3_ip2_ln1_rxfclk:[91,106],dev_serdes_16g3_ip2_ln1_txclk:[91,106],dev_serdes_16g3_ip2_ln1_txfclk:[91,106],dev_serdes_16g3_ip2_ln1_txmclk:[91,106],dev_serdes_16g3_ip3_ln1_refclk:[91,106],dev_serdes_16g3_ip3_ln1_rxclk:[91,106],dev_serdes_16g3_ip3_ln1_rxfclk:[91,106],dev_serdes_16g3_ip3_ln1_txclk:[91,106],dev_serdes_16g3_ip3_ln1_txfclk:[91,106],dev_serdes_16g3_ip3_ln1_txmclk:[91,106],dev_serdes_16g3_ref1_out_clk:[91,106],dev_serdes_16g3_ref_out_clk:[91,106],dev_spinlock0_vclk_clk:30,dev_stm0_atb_clk:[30,77,91,106],dev_stm0_bus_atb_clk:[45,60],dev_stm0_bus_core_clk:[45,60],dev_stm0_bus_vbusp_clk:[45,60],dev_stm0_core_clk:[30,77,91,106],dev_stm0_vbusp_clk:[30,77,91,106],dev_timer0_bus_timer_hclk_clk:[45,60],dev_timer0_bus_timer_tclk_clk:[45,60],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer0_timer_hclk_clk:[30,77,91,106],dev_timer0_timer_pwm:[30,77,91,106],dev_timer0_timer_tclk_clk:[30,77,91,106],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[30,77,91,106],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[30,77,91,106],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[30,77,91,106],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer10_bus_timer_hclk_clk:[45,60],dev_timer10_bus_timer_tclk_clk:[45,60],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer10_timer_hclk_clk:[30,77,91,106],dev_timer10_timer_pwm:[30,77,91,106],dev_timer10_timer_tclk_clk:[30,77,91,106],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[30,77,91,106],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[30,77,91,106],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[30,77,91,106],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer11_bus_timer_hclk_clk:[45,60],dev_timer11_bus_timer_tclk_clk:[45,60],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer11_timer_hclk_clk:[30,77,91,106],dev_timer11_timer_pwm:30,dev_timer11_timer_tclk_clk:[30,77,91,106],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:30,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:30,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:30,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[77,91,106],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:30,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:30,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[77,91,106],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer12_timer_hclk_clk:[77,91,106],dev_timer12_timer_pwm:[77,91,106],dev_timer12_timer_tclk_clk:[77,91,106],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[77,91,106],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[77,91,106],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[77,91,106],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer13_timer_hclk_clk:[77,91,106],dev_timer13_timer_tclk_clk:[77,91,106],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[77,91,106],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[77,91,106],dev_timer14_timer_hclk_clk:[77,91,106],dev_timer14_timer_pwm:[77,91,106],dev_timer14_timer_tclk_clk:[77,91,106],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[77,91,106],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[77,91,106],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[77,91,106],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer15_timer_hclk_clk:[77,91,106],dev_timer15_timer_tclk_clk:[77,91,106],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[77,91,106],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[77,91,106],dev_timer16_timer_hclk_clk:[77,91,106],dev_timer16_timer_pwm:[77,91,106],dev_timer16_timer_tclk_clk:[77,91,106],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[77,91,106],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[77,91,106],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[77,91,106],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer17_timer_hclk_clk:[77,91,106],dev_timer17_timer_tclk_clk:[77,91,106],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[77,91,106],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[77,91,106],dev_timer18_timer_hclk_clk:[77,91,106],dev_timer18_timer_pwm:[77,91,106],dev_timer18_timer_tclk_clk:[77,91,106],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[77,91,106],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[77,91,106],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[77,91,106],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[77,91,106],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer19_timer_hclk_clk:[77,91,106],dev_timer19_timer_tclk_clk:[77,91,106],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[77,91,106],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[77,91,106],dev_timer1_bus_timer_hclk_clk:[45,60],dev_timer1_bus_timer_tclk_clk:[45,60],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer1_timer_hclk_clk:[30,77,91,106],dev_timer1_timer_pwm:30,dev_timer1_timer_tclk_clk:[30,77,91,106],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:30,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:30,dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:30,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[77,91,106],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:30,dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:30,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[77,91,106],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer2_bus_timer_hclk_clk:[45,60],dev_timer2_bus_timer_tclk_clk:[45,60],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer2_timer_hclk_clk:[30,77,91,106],dev_timer2_timer_pwm:[30,77,91,106],dev_timer2_timer_tclk_clk:[30,77,91,106],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[30,77,91,106],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[30,77,91,106],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[30,77,91,106],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer3_bus_timer_hclk_clk:[45,60],dev_timer3_bus_timer_tclk_clk:[45,60],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer3_timer_hclk_clk:[30,77,91,106],dev_timer3_timer_pwm:30,dev_timer3_timer_tclk_clk:[30,77,91,106],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:30,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:30,dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:30,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[77,91,106],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:30,dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:30,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[77,91,106],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer4_bus_timer_hclk_clk:[45,60],dev_timer4_bus_timer_tclk_clk:[45,60],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer4_timer_hclk_clk:[30,77,91,106],dev_timer4_timer_pwm:[30,77,91,106],dev_timer4_timer_tclk_clk:[30,77,91,106],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[30,77,91,106],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[30,77,91,106],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[30,77,91,106],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer5_bus_timer_hclk_clk:[45,60],dev_timer5_bus_timer_tclk_clk:[45,60],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer5_timer_hclk_clk:[30,77,91,106],dev_timer5_timer_pwm:30,dev_timer5_timer_tclk_clk:[30,77,91,106],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:30,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:30,dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:30,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[77,91,106],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:30,dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:30,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[77,91,106],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer6_bus_timer_hclk_clk:[45,60],dev_timer6_bus_timer_tclk_clk:[45,60],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer6_timer_hclk_clk:[30,77,91,106],dev_timer6_timer_pwm:[30,77,91,106],dev_timer6_timer_tclk_clk:[30,77,91,106],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[30,77,91,106],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[30,77,91,106],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[30,77,91,106],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer7_bus_timer_hclk_clk:[45,60],dev_timer7_bus_timer_tclk_clk:[45,60],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer7_timer_hclk_clk:[30,77,91,106],dev_timer7_timer_pwm:30,dev_timer7_timer_tclk_clk:[30,77,91,106],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:30,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:30,dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:30,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[77,91,106],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:30,dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:30,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[77,91,106],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer8_bus_timer_hclk_clk:[45,60],dev_timer8_bus_timer_tclk_clk:[45,60],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer8_timer_hclk_clk:[30,77,91,106],dev_timer8_timer_pwm:[30,77,91,106],dev_timer8_timer_tclk_clk:[30,77,91,106],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[30,77,91,106],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[30,77,91,106],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[30,77,91,106],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:77,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:77,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:[91,106],dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[91,106],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:77,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[91,106],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:[91,106],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[77,91,106],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[30,77,91,106],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[77,91,106],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[91,106],dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:77,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:77,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:77,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:[91,106],dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:[91,106],dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[77,91,106],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timer9_bus_timer_hclk_clk:[45,60],dev_timer9_bus_timer_tclk_clk:[45,60],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[45,60],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[45,60],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[45,60],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[45,60],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[45,60],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[45,60],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[45,60],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[45,60],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[45,60],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:60,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:60,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:60,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:60,dev_timer9_timer_hclk_clk:[30,77,91,106],dev_timer9_timer_pwm:30,dev_timer9_timer_tclk_clk:[30,77,91,106],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:30,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:30,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:30,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:30,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:30,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:30,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[77,91,106],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:30,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:30,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:30,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:30,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:30,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:30,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:30,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:30,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[77,91,106],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:30,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:30,dev_timermgr0_vclk_clk:30,dev_timesync_event_introuter0_intr_clk:30,dev_timesync_intrtr0_bus_intr_clk:[45,60],dev_timesync_intrtr0_intr_clk:[91,106],dev_uart0_bus_fclk_clk:[45,60],dev_uart0_bus_vbusp_clk:[45,60],dev_uart0_fclk_clk:[30,77,91,106],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:30,dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:30,dev_uart0_vbusp_clk:[30,77,91,106],dev_uart1_bus_fclk_clk:[45,60],dev_uart1_bus_vbusp_clk:[45,60],dev_uart1_fclk_clk:[30,77,91,106],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:30,dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:30,dev_uart1_vbusp_clk:[30,77,91,106],dev_uart2_bus_fclk_clk:[45,60],dev_uart2_bus_vbusp_clk:[45,60],dev_uart2_fclk_clk:[30,77,91,106],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:30,dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:30,dev_uart2_vbusp_clk:[30,77,91,106],dev_uart3_fclk_clk:[30,77,91,106],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:30,dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:30,dev_uart3_vbusp_clk:[30,77,91,106],dev_uart4_fclk_clk:[30,77,91,106],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:30,dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:30,dev_uart4_vbusp_clk:[30,77,91,106],dev_uart5_fclk_clk:[30,77,91,106],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:30,dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:30,dev_uart5_vbusp_clk:[30,77,91,106],dev_uart6_fclk_clk:[30,77,91,106],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:30,dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:30,dev_uart6_vbusp_clk:[30,77,91,106],dev_uart7_fclk_clk:[77,91,106],dev_uart7_vbusp_clk:[77,91,106],dev_uart8_fclk_clk:[77,91,106],dev_uart8_vbusp_clk:[77,91,106],dev_uart9_fclk_clk:[77,91,106],dev_uart9_vbusp_clk:[77,91,106],dev_ufs0_ufshci_hclk_clk:[91,106],dev_ufs0_ufshci_mclk_clk:[91,106],dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:[91,106],dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:[91,106],dev_ufs0_ufshci_mphy_refclk:[91,106],dev_usb0_aclk_clk:[30,77,91,106],dev_usb0_buf_clk:[77,91,106],dev_usb0_clk_lpm_clk:[30,77,91,106],dev_usb0_pclk_clk:[30,77,91,106],dev_usb0_pipe_refclk:[30,77,91,106],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:[91,106],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:[91,106],dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:77,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:77,dev_usb0_pipe_rxclk:[30,77,91,106],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:[91,106],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:[91,106],dev_usb0_pipe_rxfclk:[30,77,91,106],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:[91,106],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:[91,106],dev_usb0_pipe_txclk:[30,77,91,106],dev_usb0_pipe_txfclk:[30,77,91,106],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:[91,106],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:[91,106],dev_usb0_pipe_txmclk:[30,77,91,106],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:[91,106],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:[91,106],dev_usb0_usb2_apb_pclk_clk:[30,77,91,106],dev_usb0_usb2_refclock_clk:[30,77,91,106],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[77,91,106],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[30,77,91,106],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:30,dev_usb1_aclk_clk:[91,106],dev_usb1_buf_clk:[91,106],dev_usb1_clk_lpm_clk:[91,106],dev_usb1_pclk_clk:[91,106],dev_usb1_pipe_refclk:[91,106],dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:[91,106],dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:[91,106],dev_usb1_pipe_rxclk:[91,106],dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:[91,106],dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:[91,106],dev_usb1_pipe_rxfclk:[91,106],dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:[91,106],dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:[91,106],dev_usb1_pipe_txclk:[91,106],dev_usb1_pipe_txfclk:[91,106],dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:[91,106],dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:[91,106],dev_usb1_pipe_txmclk:[91,106],dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:[91,106],dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:[91,106],dev_usb1_usb2_apb_pclk_clk:[91,106],dev_usb1_usb2_refclock_clk:[91,106],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[91,106],dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_usb3ss0_bus_bus_clk:[45,60],dev_usb3ss0_bus_hsic_clk_clk:[45,60],dev_usb3ss0_bus_phy2_refclk960m_clk:[45,60],dev_usb3ss0_bus_pipe3_txb_clk:[45,60],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:60,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:45,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[45,60],dev_usb3ss0_bus_ref_clk:[45,60],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[45,60],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:60,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:45,dev_usb3ss0_bus_susp_clk:[45,60],dev_usb3ss0_bus_utmi_clk_clk:[45,60],dev_usb3ss1_bus_bus_clk:[45,60],dev_usb3ss1_bus_hsic_clk_clk:[45,60],dev_usb3ss1_bus_phy2_refclk960m_clk:[45,60],dev_usb3ss1_bus_pipe3_txb_clk:[45,60],dev_usb3ss1_bus_ref_clk:[45,60],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[45,60],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:60,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:45,dev_usb3ss1_bus_susp_clk:[45,60],dev_usb3ss1_bus_utmi_clk_clk:[45,60],dev_vpac0_clk:[91,106],dev_vpac0_pll_dco_clk:[91,106],dev_vpfe0_ccd_pclk_clk:[91,106],dev_vpfe0_vpfe_clk:[91,106],dev_vtm0_fix_ref2_clk:30,dev_vtm0_fix_ref_clk:30,dev_vtm0_vbusp_clk:30,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[45,60],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[45,60],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[45,60],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[45,60],dev_wkup_ddpa0_ddpa_clk:[77,91,106],dev_wkup_dmsc0_bus_dap_clk:60,dev_wkup_dmsc0_bus_ext_clk:60,dev_wkup_dmsc0_bus_func_32k_rc_clk:60,dev_wkup_dmsc0_bus_func_32k_rt_clk:60,dev_wkup_dmsc0_bus_func_mosc_clk:60,dev_wkup_dmsc0_bus_sec_efc_fclk:60,dev_wkup_dmsc0_bus_vbus_clk:60,dev_wkup_ecc_aggr0_bus_aggr_clk:[45,60],dev_wkup_esm0_bus_clk:[45,60],dev_wkup_esm0_clk:[77,91,106],dev_wkup_gpio0_bus_mmr_clk:[45,60],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[45,60],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[45,60],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[45,60],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[45,60],dev_wkup_gpio0_mmr_clk:[77,91,106],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:77,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:77,dev_wkup_gpio1_mmr_clk:[77,91,106],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:77,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:77,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:77,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:77,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[45,60],dev_wkup_gpiomux_intrtr0_intr_clk:[91,106],dev_wkup_i2c0_bus_clk:[45,60],dev_wkup_i2c0_bus_piscl:60,dev_wkup_i2c0_bus_pisys_clk:[45,60],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[45,60],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_wkup_i2c0_clk:[77,91,106],dev_wkup_i2c0_piscl:[77,91,106],dev_wkup_i2c0_pisys_clk:[77,91,106],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[91,106],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[91,106],dev_wkup_i2c0_porscl:[77,91,106],dev_wkup_pllctrl0_bus_pll_clkout_clk:[45,60],dev_wkup_pllctrl0_bus_pll_refclk_clk:[45,60],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[45,60],dev_wkup_porz_sync0_clk_12m_rc_clk:[77,91,106],dev_wkup_psc0_bus_clk:[45,60],dev_wkup_psc0_bus_slow_clk:[45,60],dev_wkup_psc0_clk:[77,91,106],dev_wkup_psc0_slow_clk:[77,91,106],dev_wkup_uart0_bus_fclk_clk:[45,60],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:60,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[45,60],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:45,dev_wkup_uart0_bus_vbusp_clk:[45,60],dev_wkup_uart0_fclk_clk:[77,91,106],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[77,91,106],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[77,91,106],dev_wkup_uart0_vbusp_clk:[77,91,106],dev_wkup_vtm0_bus_fix_ref_clk:[45,60],dev_wkup_vtm0_bus_vbusp_clk:[45,60],dev_wkup_vtm0_fix_ref2_clk:[77,91,106],dev_wkup_vtm0_fix_ref_clk:[77,91,106],dev_wkup_vtm0_vbusp_clk:[77,91,106],dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:77,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:77,dev_wkup_wakeup0_wkup_rcosc_32k_clk:77,develop:[23,131],devgrp:[24,25,26,29],devgrp_00:[44,59,75,90,104,119,121],devgrp_01:[44,59,75,90,104,119,121],devgrp_02:121,devgrp_03:121,devgrp_04:121,devgrp_05:121,devgrp_06:121,devgrp_al:121,devgrp_boardcfg:29,devgrp_devic:29,devgrp_t:[22,24,25,26,121],devgrp_valid:29,devic:[4,5,7,8,9,10,11,12,13,14,15,17,18,19,20,22,23,26,29,34,41,42,49,56,57,65,72,73,76,81,88,95,102,117,123,125,127,129,132,133],device_id:[5,29],device_off:29,device_on:29,devstat:[24,36,51,67,83,97,112],df2ff3b26e37396b932efde77b1a4bea:131,diagram:[0,2,126,132],did:123,dies:13,differ:[0,2,5,11,19,20,22,23,24,25,34,36,49,51,65,67,81,83,95,97,110,112,122,123,124,125,126],differenti:[2,123,125],direct:[30,43,45,58,60,74,77,89,91,103,106,118,125,129],directli:[2,8,11,12,122],directori:[20,131],dirstring_typ:[20,128,131],disabl:[5,6,8,10,12,13,20,22,29,125,131],disable_main_nav_secure_proxi:22,discard:[11,19],discoveri:25,discuss:[22,121],dispc_intr_req_0:[50,66],dispc_intr_req_1:[50,66],disregard:2,distinct:131,distinguish:[13,20,128,131],distinguished_nam:[20,128,131],distribut:[2,132],div2:13,div3:13,div4:13,divid:[5,11,13,24],dkek:26,dkek_allowed_host:26,dkek_config:26,dm2dmsc:[81,89,95,103],dma:[0,2,12,76,122],dma_event_intr:[50,66,82,96,111],dma_pvu0_exp_intr:82,dmass0_bcdma_0:[32,35,40],dmass0_pktdma_0:[32,40],dmass0_ringacc_0:40,dmsc2dm:[81,89,95,103],dmsc:[0,3,9,11,13,16,19,23,25,26,31,32,33,34,35,39,40,46,47,48,49,50,53,54,55,61,62,64,65,66,69,70,71,78,79,80,81,82,85,86,87,92,93,94,95,96,99,100,101,107,108,109,110,111,114,115,116,122,128,132],document:[0,13,14,15,17,18,19,21,25,26,30,36,43,45,51,58,60,67,74,77,83,89,91,97,103,106,112,118,121,122,123,124,125,126,128,130,131,132,133],doe:[0,3,5,7,8,12,13,20,23,25,26,38,121,122,124,125,128,129,131],domain:[0,6,7,8,44,59,75,76,90,104,119,121,127,133],domgrp:[105,120],domgrp_00:[105,120,123],domgrp_01:[105,120,123],domgrp_02:123,domgrp_03:123,domgrp_04:123,domgrp_05:123,domgrp_06:123,domgrp_compat:[7,105,120,123],domgrp_t:[7,123],don:[6,12,121],done:[5,13,36,51,67,83,97,112,122,125],doorbel:11,doubl:22,down:[13,121],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[20,128,131],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:131,driven:0,driver:[5,6,8,10,24,25,29],dru:25,dsi_0_func_intr:[96,111],dsp:[0,6],dss:[51,67,97,112],dss_inst0_dispc_func_irq_proc0:[96,111],dss_inst0_dispc_func_irq_proc1:[96,111],dss_inst0_dispc_safety_error_irq_proc0:[96,111],dss_inst0_dispc_safety_error_irq_proc1:[96,111],dss_inst0_dispc_secure_irq_proc0:[96,111],dss_inst0_dispc_secure_irq_proc1:[96,111],dst_host_irq:8,dst_id:8,dst_thread:10,dual:[13,25,128],due:[2,5,6,12,13,22,25,29,122,124,126],dump:125,durat:13,dure:[12,13,20,23,25,29,36,42,44,51,57,59,67,73,75,83,90,97,104,112,119,121,124,131,132],each:[0,2,5,8,11,13,16,19,22,23,24,25,26,29,32,33,39,40,47,48,54,55,62,64,70,71,79,80,86,87,93,94,100,101,108,109,115,116,121,122,123,124,125,126,129,131],earli:[29,123],earlier:[0,121],earliest:29,early_can:123,eas:[30,45,60,77,91,106],easili:[29,124],eavesdropp:129,ecap_int:[50,66,82,96,111],ecc:[0,129],ecc_intr_err_pend:[96,111],edit:25,editor:131,effect:[26,29,121,131],effici:[0,123],efus:[0,15,17,122,124,126,128,131],egress:129,einval:5,either:[2,11,13],el2:34,element:[8,11,22,23,25,26],elm_porocpsinterrupt_lvl:[50,66,82,96,111],els:5,elsiz:11,emailaddress:[20,128,131],embed:23,emmcsdss_intr:[50,66,82,96,111],emmcss_intr:[82,96,111],emploi:23,empti:[3,5,6,7,13,22,24,25,26],emu_ctrl:12,emu_ctrl_fre:12,emu_ctrl_soft:12,emul:12,emupack:131,enabl:[0,2,3,5,6,8,10,11,12,13,15,18,20,22,24,26,29,125,126,129,131],enc:[20,128],enc_aes_kei:128,enc_bmpk_signed_aes_kei:128,enc_smpk_signed_aes_kei:128,encod:[11,13,20,23,25,122,128,131],encrypt:[14,22,24,25,26,122,124,128],end:[0,3,5,20,25,29,33,48,64,80,94,109,121,128,131],end_address:16,endian:[13,20,131],enforc:[13,26,124,126,128,129,130,131],engin:[0,122,129],enodev:5,ensur:[0,5,20,22,24,25,26,126,132],entir:[29,105,120,121],entiti:[0,5,6,10,13,22,25,26,34,41,43,49,56,58,65,72,74,81,88,89,95,102,103,110,117,118,125],entitl:0,entri:[11,12,25,41,56,72,88,102,117,124,132],enumer:[2,20,24,25,30,45,60,77,91,106],eoe:[12,50,66,82,96,111],epwm_etint:[50,66,82,96,111],epwm_synco_o:35,epwm_tripzint:[50,66,82,96,111],eqep_int:[50,66,82,96,111],equal:[5,10,121,131],equival:[0,7],eras:14,err_level:[96,111],errataid:11,error:[7,9,11,12,25,29,35,43,50,58,66,74,82,89,96,103,111,118],esd:25,esm_int_cfg_lvl:[96,111],esm_int_hi_lvl:[96,111],esm_int_low_lvl:[96,111],esm_pls_event0:[35,50,66,82,96,111],esm_pls_event1:[35,50,66,82,96,111],esm_pls_event2:[35,50,66,82,96,111],especi:29,essenti:[3,5,6,7,13,22,24,25,26],establish:[13,126],etc:[0,13,29,121,125],evalu:5,even:[2,11,12,26,34,49,65,81,95,110,121,122,124,131],event:[0,7,8,9,11,12,13,24,25,29],event_pend_intr:[50,66,82,96,111],everi:[0,13,25,125],everyon:[33,48,64,80,94,109],everyth:121,evm:131,evnt_pend:[82,96,111],exact:[22,36,51,67,83,97,112],exactli:22,exampl:[2,3,6,20,22,24,25,121,123,125,129],exceed:5,except:[3,13,125,132],exchang:6,exclus:[0,6,29,121,126],exclusive_busi:29,exclusive_devic:29,exe:131,execut:[0,5,8,11,13,29,124,131],exist:[9,10,11,12,24,25],exit:[25,131],exp_intr:[50,66],expans:[9,10],expect:[2,13,22,24,25,121,124,128,131],explain:13,explicitli:[24,25,126],expon:29,expos:122,ext_boot_info:23,extboot_boardcfg_num_field:23,extboot_boardcfg_pm_pres:23,extboot_boardcfg_pm_valid:23,extboot_boardcfg_pres:23,extboot_boardcfg_rm_pres:23,extboot_boardcfg_rm_valid:23,extboot_boardcfg_security_pres:23,extboot_boardcfg_security_valid:23,extboot_boardcfg_valid:23,extboot_pres:23,extboot_statu:[3,23],extboot_valid:23,extend:[0,3,4,5,12,20,22,23,29,76,127,133],extended_ch_typ:12,extens:[2,18,19,23,126,128,130],extern:[5,12,19,24],extra:5,extract:[18,124],extrem:[3,13,25],fact:6,factor:22,factori:[122,124,128],fail:[5,6,13,16,19,21,23,24,25,29],failur:[2,5,13,16,17,25,29],fals:[15,25,33,48,64,80,94,109],famili:[0,5,6,13,25,124,125,129,131,133],familiar:[121,122],faq:[127,133],far:[3,8],fashion:131,fast:[13,29],faster:[25,59,75,90,104,119],fault:22,favour:125,fdepth:[12,29],fdq0:29,fdq1:29,fdq2:29,fdq3:29,featur:[0,2,5,22,25,129,132],fed:122,fek:128,fenc:[22,25],fetch:[3,12,29],few:[0,20],field:[2,5,6,8,10,13,14,16,18,19,22,23,25,26,29,121,122,123,124,126,132],fieldvalid:20,fifo:12,figur:[0,126,128],file:[25,131],fill:[18,19,20,128,131],filter:29,finalstatu:5,find:[5,8,131],finer:5,firewal:[0,2,3,4,8,9,10,11,12,22,25,26,29,76,122,127,128,129,131,132,133],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,23,24,25,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,127,128,129,130,132,133],first:[2,13,24,25,26,121,130,131],fix:[22,24,25,26,124,126],flag:[5,6,7,20,24,25,26,44,59,75,90,104,105,119,120,122,131],flagsvalid:20,flash:128,flat:26,flexbl:[18,19],flexibl:126,flow:[5,23,25,29,50,66,82,96,111,121,126,130],flow_index:12,flow_start:12,flowid_cnt:12,flowid_start:12,flush:13,fly:8,focu:123,folder:131,follow:[0,2,3,6,8,11,12,13,16,19,20,22,23,24,25,26,29,30,36,42,45,51,57,60,67,73,77,83,91,97,106,112,121,122,123,125,126,128,129,130,131],forc:13,form:[25,33,48,64,80,94,109],format:[0,2,10,13,17,18,19,20,22,24,25,26,27,121,123,125,128,131,133],formula:11,forwar:0,forward:[0,5],found:[5,25,29,125,128,131],foundat:23,foundpar:5,four:131,fraction:[22,36,51,67,83,97,112],fragment:123,framework:20,free:[0,8,12,13,132],freed:[8,10],freeli:129,freq:[5,36,51,67,83,97,112],freq_hz:5,frequenc:[2,24,29,36,51,67,83,97,112],from:[0,2,3,5,6,7,8,10,11,12,13,15,16,17,18,19,20,22,23,24,25,26,29,30,33,36,45,48,51,60,64,67,77,80,83,91,94,97,106,109,112,122,123,124,125,126,128,129,130,131,132],ftbool:22,full:[3,5,6,7,13,20,22,24,25,26,121,126,129,131],fulli:10,fundament:13,further:[19,43,58,74,89,103,118,121,124,129,131],futur:[2,9,10,17,20,22,26,29],fwl:125,fwl_id:16,gain:129,gcfg:[12,29],gen_ign_bootvector:13,gen_level:[96,111],gener:[0,6,8,11,12,14,16,21,25,29,44,59,75,90,104,105,119,120,121,122,123,124,126,128,129,131,133],generic_debug:29,generic_ipc:40,get:[2,3,5,6,12,24,29,121],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:13,get_processor_control:13,get_processor_wake_reason:13,get_reset_cfg:29,getuid:131,gevt:[35,50,66,82,96,111],gic500ss_main_0:[58,74],gic_output_waker_gic_pwr0_wake_request:[96,111],gic_spi_64:89,gic_spi_65:89,gic_spi_66:89,gic_spi_67:89,gic_spi_68:89,gic_spi_69:89,gic_spi_70:89,gic_spi_71:89,gic_spi_72:89,gic_spi_73:89,gicss0:43,give:[2,5,9,13,36,51,67,83,97,112],given:[0,5,17,24,121,122],glitch:[13,24],global:[8,11,29],global_ev:8,global_soft_lock:15,goe:[2,13],going:13,gpio:[25,35,50,66],gpio_bank:[35,50,66,82,96,111],gpmc_sinterrupt:[50,66,82,96,111],gpu:[97,112],gpu_0:[48,49,58,64,65,74,94,95,103,109,110,118],gpu_1:[49,58,65,74],gpu_irq:[50,66],gqe843yqv0sag:[20,128,131],grant:[8,11,12],granular:[13,29,30,45,60,77,91,106,124],greater:[5,10,11,12,25],group:[22,26,29,76,127,133],gtc_push_ev:[35,50,66,82,96,111],guarante:[5,25,29],guid:[0,13,25,33,48,64,80,94,109,128,129],guidanc:[121,123],guidelin:25,had:[0,13],halt:13,hand:[13,21,132],handl:[0,6,7,8,12,13,20,29,33,48,64,80,94,109],handler:[24,25,29],handov:[4,127,133],handover_msg_send:26,handover_processor:13,handover_to_host_id:[26,132],handshak:6,happen:[2,131],hard:13,hardwar:[0,3,5,6,7,12,13,15,19,121,122,125],has:[0,2,5,6,13,15,19,20,21,23,25,26,29,30,45,60,77,91,106,121,122,124,125,126,128,129,132],hash:[20,29,126,128,130,131],have:[0,2,3,5,6,8,10,12,13,22,25,26,29,30,33,44,45,48,59,60,64,75,77,80,90,91,94,104,106,109,119,122,123,124,125,129,131],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,25,26],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,23,24,25,26,122,125],help:[13,23,25,125,131],henc:13,henceforth:0,here:[13,26,30,45,60,77,91,106,121,126,128],heterogen:0,hex:[20,125,128,131],hexadecim:131,hfosc:[24,36,51,67,83,97,112],hierarchi:22,high:[2,3,11,12,22,24,26,121,126,129,131],high_prior:[58,74,89,103,118],higher:[13,17,131],highli:22,highlight:0,his:[20,131],hit:13,hlo:[8,121],hold:[5,13],holder:[20,128,131],hole:22,home:[25,131],hop:8,host:[0,2,3,5,6,7,8,9,10,11,12,13,16,21,22,24,25,29,32,33,35,37,40,43,47,48,50,52,53,55,58,62,64,66,68,69,71,74,76,79,80,82,84,85,87,89,93,94,96,98,99,101,103,108,109,111,113,114,116,118,122,124,129,131,132],host_cfg:25,host_cfg_entri:25,host_hierarchi:26,host_hierarchy_entri:26,host_id:[13,25,26,37,52,68,84,98,113],host_id_al:[25,49,65],host_perm:26,host_system_error:[82,96,111],how:[0,6,12,13,20,22,24,25,26,29,124,126,129,131],howev:[0,2,6,11,13,19,22,24,25,29,30,45,60,77,91,106,126,132],hpb_intr:[96,111],hsdiv0:[36,83,97,112],hsdiv1:[36,51,67,83,97,112],hsdiv2:[36,51,67,83,97,112],hsdiv3:[36,51,67,83,97,112],hsdiv4:[36,51,67,83,97,112],hsdiv5:[36,83,97,112],hsdiv6:[36,83,97,112],hsdiv7:[36,83,97,112],hsdiv8:[36,83,97,112],hsm:[0,23],html:25,http:[20,25],huge:29,human:[3,29],hw_read_lock:15,hw_write_lock:15,hyp:34,hypervisor:11,hypothet:[5,13],i00_lvl:[50,66],i01_lvl:[50,66],i02_lvl:[50,66],i03_lvl:[50,66],i04_lvl:[50,66],i05_lvl:[50,66],i06_lvl:[50,66],i07_lvl:[50,66],i08_lvl:[50,66],i09_lvl:[50,66],i10_lvl:[50,66],i11_lvl:[50,66],i12_lvl:[50,66],i13_lvl:[50,66],i14_lvl:[50,66],i15_lvl:[50,66],i2023:11,i2c:121,i3c__int:[82,96,111],ia_global_ev:29,ia_id:8,ia_vint:29,ia_vint_status_bit:29,icss:[6,49,65],icssg0_rx:[39,54,70],icssg0_tx:[39,54,70],icssg1_rx:[39,54,70],icssg1_tx:[39,54,70],icssg2_rx:[54,70],icssg2_tx:[54,70],icssg:[34,48,64,95,110],icssg_0:[34,43,49,58,65,74,95,103,110,118],icssg_0_rx_chan:[32,40],icssg_0_tx_chan:[32,40],icssg_1:[49,58,65,74],icssg_1_rx_chan:[32,40],icssg_1_tx_chan:[32,40],icssg_2:[49,58,65,74],identif:[34,43,49,58,65,74,81,89,95,103,110,118,121,123],identifi:[2,5,6,13,18,20,24,25,29,33,48,64,76,80,94,105,109,120,122,123,125,131],ids:[29,125],iec:20,ignor:[5,6,11,12,15,26,29,122,131],illustr:128,imag:[3,27,126,130,133],image_addr_hi:17,image_addr_lo:17,image_address_hi:13,image_address_lo:13,image_s:13,images:20,immedi:[22,29],impact:[0,13,29,121],implement:[0,2,3,5,6,7,8,11,13,22,24,25,26,30,45,60,77,91,106,125],impli:[13,24,30,33,45,48,60,64,77,80,91,94,106,109,121,124],improv:126,in_intr:[50,66,82,96,111],inact:22,includ:[0,2,5,6,8,12,20,23,121,125,131,132],inclus:25,incom:[30,45,60,77,91,106],increas:[11,121,126,130],increment:131,indefinit:129,independ:[0,3,6,13,26,124,126],index:[8,9,10,11,12,15,16,25,29,32,35,40,47,50,53,55,62,66,69,71,79,82,85,87,93,96,99,101,108,111,114,116],indic:[2,3,5,6,12,13,15,16,17,19,20,21,23,26,29,34,49,65,81,95,110,121,131],individu:[6,9,11,12,36,51,67,83,97,112,124,131],infer:128,infifo_level:[96,111],info:[3,12,16,23,29],inform:[0,3,5,6,8,9,10,11,12,13,14,15,17,18,20,21,23,25,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,128,131,132],infrastructur:3,ingress:129,ingroup_level:[96,111],init:[29,36,44,51,59,67,75,83,90,97,104,112,119],init_err:[50,66],initalvector:20,initi:[2,3,5,13,20,26,29,44,59,75,90,104,119,122,125,126,130,132],initialvector:[20,126],inlin:25,inline_sort:25,inner:23,input:[5,8,11,12,14,17,24,25,29,30,32,36,39,40,45,47,51,53,54,55,60,62,67,69,70,71,77,79,83,85,86,87,91,93,97,99,100,101,106,108,112,114,115,116,122,123,130],insecur:22,insert:2,insid:[29,122,131],instal:131,instanc:[13,14,24,25,121,123,129],instead:[5,20,25,121,122,124,126,130],instrument:[0,4,131,133],insur:6,int_cal_l:[50,66],intact:2,intaggr_levi_pend:[35,82,96,111],intaggr_vintr_pend:[50,66,82,96,111],integ:[20,128,131],integ_check:2,integr:[0,22,23,25,26,126,130],intend:[3,26,34,49,65,81,95,110],intent:[2,16],intention:22,interact:[0,2,3,13],interchang:0,interconnect:[20,33,48,64,80,94,109,125],interest:[5,29,121],interfac:[0,4,13,18,29,35,50,66,82,96,111,122,125,133],intern:[5,8,11,12,13,16,23,25,33,48,64,80,94,109,132],interpret:[0,2,5,12,20,29,133],interrupt:[0,2,8,13,29,76],intial:23,intiti:20,intput:25,intr:[35,50,66,82,96,111],intr_224:[89,103,118],intr_225:[89,103,118],intr_226:[89,103,118],intr_227:[89,103,118],intr_64:[43,89,103,118],intr_65:[43,89,103,118],intr_66:[43,89,103,118],intr_67:[43,89,103,118],intr_69:89,intr_70:[89,103],intr_71:[89,103],intr_72:[89,103],intr_73:[89,103],intr_74:[89,103],intr_75:103,intr_done_level:[50,66,82,96,111],intr_pend:[50,66,82,96,111],intr_spi:[50,66,82,96,111],intr_wwd:[96,111],introduc:[0,121,125],introduct:133,invalid:[5,12,15,20,22,25,29,50,66,82,96,111,121],invalid_st:29,invas:13,invoc:13,invok:[6,13,24,121,122,123,132],involv:[13,19,24,25],invovl:13,io_pvu0_exp_intr:82,io_tbu0_ras_intr:[96,111],ir_input:29,ir_inst:25,ir_output:29,iram:132,irbit:131,irq:[4,6,11,12,29,43,58,74,82,89,96,103,111,118,125],irq_dst_host_irq:29,irq_dst_id:29,irq_global_ev:29,irq_ia_id:29,irq_ia_init:29,irq_ia_map_vint:29,irq_ia_oes_get:29,irq_ia_oes_set:29,irq_ia_unmap_vint:29,irq_init:29,irq_ir_cfg:29,irq_ir_clr:29,irq_ir_init:29,irq_releaes_respons:8,irq_releas:[8,29],irq_secondary_host:29,irq_set:[8,29],irq_set_respons:8,irq_src_id:29,irq_src_index:29,irq_vint:29,irq_vint_status_bit_index:29,irrespect:124,isc:[11,132],islana:34,island:[0,34,49,65,81,95,110],iso:20,isol:[6,22,24,26],issu:[5,7,29,122],iter:[11,13],iterationcnt:[20,126],itm:[22,29],its:[2,5,9,11,12,13,20,23,122,129,131],itself:[0,13,129],itu:20,j7200:[13,23,133],j7200_dev_a72ss0_core0:[77,78,90],j7200_dev_a72ss0_core0_0:[77,78,90],j7200_dev_a72ss0_core0_1:[77,78,90],j7200_dev_atl0:[77,78,90],j7200_dev_board0:[77,78,90],j7200_dev_cmpevent_intrtr0:[77,78,82,88,90],j7200_dev_compute_cluster0:[77,78,90],j7200_dev_compute_cluster0_cfg_wrap:[78,90],j7200_dev_compute_cluster0_clec:[78,90],j7200_dev_compute_cluster0_core_cor:[78,90],j7200_dev_compute_cluster0_debug_wrap:[78,90],j7200_dev_compute_cluster0_divh2_divh0:[78,90],j7200_dev_compute_cluster0_divp_tft0:[78,90],j7200_dev_compute_cluster0_dmsc_wrap:[78,90],j7200_dev_compute_cluster0_en_msmc_domain:[78,90],j7200_dev_compute_cluster0_gic500ss:[78,82,90],j7200_dev_compute_cluster0_pbist_wrap:[77,78,90],j7200_dev_cpsw0:[77,78,82,90],j7200_dev_cpsw_tx_rgmii0:[77,78,90],j7200_dev_cpt2_aggr0:[77,78,90],j7200_dev_cpt2_aggr1:[77,78,90],j7200_dev_cpt2_aggr2:[77,78,90],j7200_dev_cpt2_aggr3:[77,78,90],j7200_dev_dcc0:[77,78,82,90],j7200_dev_dcc1:[77,78,82,90],j7200_dev_dcc2:[77,78,82,90],j7200_dev_dcc3:[77,78,82,90],j7200_dev_dcc4:[77,78,82,90],j7200_dev_dcc5:[77,78,82,90],j7200_dev_dcc6:[77,78,82,90],j7200_dev_ddr0:[77,78,82,90],j7200_dev_debugss_wrap0:[77,78,90],j7200_dev_ecap0:[77,78,82,90],j7200_dev_ecap1:[77,78,82,90],j7200_dev_ecap2:[77,78,82,90],j7200_dev_ehrpwm0:[77,78,82,90],j7200_dev_ehrpwm1:[77,78,82,90],j7200_dev_ehrpwm2:[77,78,82,90],j7200_dev_ehrpwm3:[77,78,82,90],j7200_dev_ehrpwm4:[77,78,82,90],j7200_dev_ehrpwm5:[77,78,82,90],j7200_dev_elm0:[77,78,82,90],j7200_dev_emif_data_0_vd:[78,90],j7200_dev_eqep0:[77,78,82,90],j7200_dev_eqep1:[77,78,82,90],j7200_dev_eqep2:[77,78,82,90],j7200_dev_esm0:[77,78,82,90],j7200_dev_ffi_main_infra_cbass_vd:[78,90],j7200_dev_ffi_main_ip_cbass_vd:[78,90],j7200_dev_ffi_main_rc_cbass_vd:[78,90],j7200_dev_gpio0:[77,78,82,90],j7200_dev_gpio2:[77,78,82,90],j7200_dev_gpio4:[77,78,82,90],j7200_dev_gpio6:[77,78,82,90],j7200_dev_gpiomux_intrtr0:[77,78,82,88,90],j7200_dev_gpmc0:[77,78,82,90],j7200_dev_gtc0:[77,78,82,90],j7200_dev_i2c0:[77,78,82,90],j7200_dev_i2c1:[77,78,82,90],j7200_dev_i2c2:[77,78,82,90],j7200_dev_i2c3:[77,78,82,90],j7200_dev_i2c4:[77,78,82,90],j7200_dev_i2c5:[77,78,82,90],j7200_dev_i2c6:[77,78,82,90],j7200_dev_i3c0:[77,78,82,90],j7200_dev_led0:[77,78,90],j7200_dev_main0:[78,90],j7200_dev_main2mcu_lvl_intrtr0:[78,82,88,90],j7200_dev_main2mcu_pls_intrtr0:[78,82,88,90],j7200_dev_main2wkupmcu_vd:[78,90],j7200_dev_mcan0:[77,78,82,90],j7200_dev_mcan10:[77,78,82,90],j7200_dev_mcan11:[77,78,82,90],j7200_dev_mcan12:[77,78,82,90],j7200_dev_mcan13:[77,78,82,90],j7200_dev_mcan14:[77,78,82,90],j7200_dev_mcan15:[77,78,82,90],j7200_dev_mcan16:[77,78,82,90],j7200_dev_mcan17:[77,78,82,90],j7200_dev_mcan1:[77,78,82,90],j7200_dev_mcan2:[77,78,82,90],j7200_dev_mcan3:[77,78,82,90],j7200_dev_mcan4:[77,78,82,90],j7200_dev_mcan5:[77,78,82,90],j7200_dev_mcan6:[77,78,82,90],j7200_dev_mcan7:[77,78,82,90],j7200_dev_mcan8:[77,78,82,90],j7200_dev_mcan9:[77,78,82,90],j7200_dev_mcasp0:[77,78,82,90],j7200_dev_mcasp1:[77,78,82,90],j7200_dev_mcasp2:[77,78,82,90],j7200_dev_mcspi0:[77,78,82,90],j7200_dev_mcspi1:[77,78,82,90],j7200_dev_mcspi2:[77,78,82,90],j7200_dev_mcspi3:[77,78,82,90],j7200_dev_mcspi4:[77,78,82,90],j7200_dev_mcspi5:[77,78,82,90],j7200_dev_mcspi6:[77,78,82,90],j7200_dev_mcspi7:[77,78,82,90],j7200_dev_mcu_adc0:[77,78,90],j7200_dev_mcu_adc1:[77,78,90],j7200_dev_mcu_cpsw0:[77,78,82,90],j7200_dev_mcu_cpt2_aggr0:[77,78,90],j7200_dev_mcu_dcc0:[77,78,90],j7200_dev_mcu_dcc1:[77,78,90],j7200_dev_mcu_dcc2:[77,78,90],j7200_dev_mcu_esm0:[77,78,90],j7200_dev_mcu_fss0:[78,90],j7200_dev_mcu_fss0_fsas_0:[77,78,90],j7200_dev_mcu_fss0_hyperbus1p0_0:[77,78,90],j7200_dev_mcu_fss0_ospi_0:[77,78,90],j7200_dev_mcu_fss0_ospi_1:[77,78,90],j7200_dev_mcu_i2c0:[77,78,90],j7200_dev_mcu_i2c1:[77,78,90],j7200_dev_mcu_i3c0:[77,78,90],j7200_dev_mcu_i3c1:[77,78,90],j7200_dev_mcu_mcan0:[77,78,90],j7200_dev_mcu_mcan1:[77,78,90],j7200_dev_mcu_mcspi0:[77,78,90],j7200_dev_mcu_mcspi1:[77,78,90],j7200_dev_mcu_mcspi2:[77,78,90],j7200_dev_mcu_navss0:[78,86,90],j7200_dev_mcu_navss0_intr_0:[77,78,82,88,90],j7200_dev_mcu_navss0_mcrc_0:[77,78,82,90],j7200_dev_mcu_navss0_modss:[77,78,90],j7200_dev_mcu_navss0_proxy0:[77,78,85,88,90],j7200_dev_mcu_navss0_ringacc0:[77,78,82,87,88,90],j7200_dev_mcu_navss0_udmap_0:[77,78,79,82,88,90],j7200_dev_mcu_navss0_udmass:[77,78,90],j7200_dev_mcu_navss0_udmass_inta_0:[77,78,82,88,90],j7200_dev_mcu_pbist0:[77,78,90],j7200_dev_mcu_pbist1:[77,78,90],j7200_dev_mcu_pbist2:[77,78,90],j7200_dev_mcu_r5fss0:[78,90],j7200_dev_mcu_r5fss0_core0:[77,78,82,90],j7200_dev_mcu_r5fss0_core1:[77,78,82,90],j7200_dev_mcu_rti0:[77,78,90],j7200_dev_mcu_rti1:[77,78,90],j7200_dev_mcu_sa2_ul0:[77,78,90],j7200_dev_mcu_timer0:[77,78,90],j7200_dev_mcu_timer1:[77,78,90],j7200_dev_mcu_timer2:[77,78,90],j7200_dev_mcu_timer3:[77,78,90],j7200_dev_mcu_timer4:[77,78,90],j7200_dev_mcu_timer5:[77,78,90],j7200_dev_mcu_timer6:[77,78,90],j7200_dev_mcu_timer7:[77,78,90],j7200_dev_mcu_timer8:[77,78,90],j7200_dev_mcu_timer9:[77,78,90],j7200_dev_mcu_uart0:[77,78,90],j7200_dev_mmcsd0:[77,78,82,90],j7200_dev_mmcsd1:[77,78,82,90],j7200_dev_navss0:[77,78,82,86,90],j7200_dev_navss0_cpts_0:[77,78,82,90],j7200_dev_navss0_dti_0:[77,78,90],j7200_dev_navss0_intr_router_0:[77,78,82,88,90],j7200_dev_navss0_mailbox_0:[77,78,82,90],j7200_dev_navss0_mailbox_10:[77,78,82,90],j7200_dev_navss0_mailbox_11:[77,78,82,90],j7200_dev_navss0_mailbox_1:[77,78,82,90],j7200_dev_navss0_mailbox_2:[77,78,82,90],j7200_dev_navss0_mailbox_3:[77,78,82,90],j7200_dev_navss0_mailbox_4:[77,78,82,90],j7200_dev_navss0_mailbox_5:[77,78,82,90],j7200_dev_navss0_mailbox_6:[77,78,82,90],j7200_dev_navss0_mailbox_7:[77,78,82,90],j7200_dev_navss0_mailbox_8:[77,78,82,90],j7200_dev_navss0_mailbox_9:[77,78,82,90],j7200_dev_navss0_mcrc_0:[77,78,82,90],j7200_dev_navss0_modss:[77,78,90],j7200_dev_navss0_modss_inta_0:[77,78,82,88,90],j7200_dev_navss0_modss_inta_1:[77,78,82,88,90],j7200_dev_navss0_proxy_0:[77,78,85,88,90],j7200_dev_navss0_ringacc_0:[77,78,82,87,88,90],j7200_dev_navss0_spinlock_0:[77,78,90],j7200_dev_navss0_tbu_0:[77,78,90],j7200_dev_navss0_timermgr_0:[77,78,90],j7200_dev_navss0_timermgr_1:[77,78,90],j7200_dev_navss0_udmap_0:[77,78,79,82,88,90],j7200_dev_navss0_udmass:[77,78,90],j7200_dev_navss0_udmass_inta_0:[77,78,82,88,90],j7200_dev_navss0_virtss:[77,78,82,90],j7200_dev_pbist0:[77,78,90],j7200_dev_pbist1:[77,78,90],j7200_dev_pbist2:[77,78,90],j7200_dev_pcie1:[77,78,82,90],j7200_dev_psc0:[77,78,90],j7200_dev_r5fss0:[78,90],j7200_dev_r5fss0_core0:[77,78,82,90],j7200_dev_r5fss0_core1:[77,78,82,90],j7200_dev_rti0:[77,78,90],j7200_dev_rti1:[77,78,90],j7200_dev_rti28:[77,78,90],j7200_dev_rti29:[77,78,90],j7200_dev_serdes_10g1:[77,78,90],j7200_dev_stm0:[77,78,90],j7200_dev_timer0:[77,78,82,90],j7200_dev_timer10:[77,78,82,90],j7200_dev_timer11:[77,78,82,90],j7200_dev_timer12:[77,78,82,90],j7200_dev_timer13:[77,78,82,90],j7200_dev_timer14:[77,78,82,90],j7200_dev_timer15:[77,78,82,90],j7200_dev_timer16:[77,78,82,90],j7200_dev_timer17:[77,78,82,90],j7200_dev_timer18:[77,78,82,90],j7200_dev_timer19:[77,78,82,90],j7200_dev_timer1:[77,78,82,90],j7200_dev_timer2:[77,78,82,90],j7200_dev_timer3:[77,78,82,90],j7200_dev_timer4:[77,78,82,90],j7200_dev_timer5:[77,78,82,90],j7200_dev_timer6:[77,78,82,90],j7200_dev_timer7:[77,78,82,90],j7200_dev_timer8:[77,78,82,90],j7200_dev_timer9:[77,78,82,90],j7200_dev_timesync_intrtr0:[78,82,88,90],j7200_dev_uart0:[77,78,82,90],j7200_dev_uart1:[77,78,82,90],j7200_dev_uart2:[77,78,82,90],j7200_dev_uart3:[77,78,82,90],j7200_dev_uart4:[77,78,82,90],j7200_dev_uart5:[77,78,82,90],j7200_dev_uart6:[77,78,82,90],j7200_dev_uart7:[77,78,82,90],j7200_dev_uart8:[77,78,82,90],j7200_dev_uart9:[77,78,82,90],j7200_dev_usb0:[77,78,82,90],j7200_dev_wkup_ddpa0:[77,78,90],j7200_dev_wkup_dmsc0:[78,90],j7200_dev_wkup_esm0:[77,78,82,90],j7200_dev_wkup_gpio0:[77,78,82,90],j7200_dev_wkup_gpio1:[77,78,82,90],j7200_dev_wkup_gpiomux_intrtr0:[78,82,88,90],j7200_dev_wkup_i2c0:[77,78,90],j7200_dev_wkup_porz_sync0:[77,78,90],j7200_dev_wkup_psc0:[77,78,90],j7200_dev_wkup_uart0:[77,78,90],j7200_dev_wkup_vtm0:[77,78,90],j7200_dev_wkup_wakeup0:[77,78,90],j7200_dev_wkupmcu2main_vd:[78,90],j721e:[13,25,29,126,129,133],j721e_dev_a72ss0:[91,92,104,106,107,119],j721e_dev_a72ss0_core0:[91,92,104,106,107,119],j721e_dev_a72ss0_core1:[91,92,104,106,107,119],j721e_dev_aasrc0:[91,92,96,104,106,107,111,119],j721e_dev_atl0:[91,92,104,106,107,119],j721e_dev_board0:[91,92,104,106,107,119],j721e_dev_c66ss0:[92,104,107,119],j721e_dev_c66ss0_core0:[91,92,96,104,106,107,111,119],j721e_dev_c66ss0_introuter0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_c66ss0_pbist0:[92,104,107,119],j721e_dev_c66ss1:[92,104,107,119],j721e_dev_c66ss1_core0:[91,92,96,104,106,107,111,119],j721e_dev_c66ss1_introuter0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_c66ss1_pbist0:[92,104,107,119],j721e_dev_c71ss0:[91,92,104,106,107,119],j721e_dev_c71ss0_mma:[91,92,104,106,107,119],j721e_dev_c71x_0_pbist_vd:[92,104,107,119],j721e_dev_cmpevent_intrtr0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_compute_cluster0:[92,96,104,107,111,119],j721e_dev_compute_cluster0_cfg_wrap:[91,92,104,106,107,119],j721e_dev_compute_cluster0_clec:[91,92,96,104,106,107,111,119],j721e_dev_compute_cluster0_core_cor:[91,92,104,106,107,119],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[91,92,104,106,107,119],j721e_dev_compute_cluster0_debug_wrap:[91,92,104,106,107,119],j721e_dev_compute_cluster0_divh2_divh0:[92,104,107,119],j721e_dev_compute_cluster0_divp_tft0:[92,104,107,119],j721e_dev_compute_cluster0_dmsc_wrap:[91,92,104,106,107,119],j721e_dev_compute_cluster0_en_msmc_domain:[91,92,104,106,107,119],j721e_dev_compute_cluster0_gic500ss:[91,92,96,104,106,107,111,119],j721e_dev_compute_cluster0_pbist_wrap:[91,92,104,106,107,119],j721e_dev_cpsw0:[91,92,96,104,106,107,111,119],j721e_dev_cpt2_aggr0:[91,92,104,106,107,119],j721e_dev_cpt2_aggr1:[91,92,104,106,107,119],j721e_dev_cpt2_aggr2:[91,92,104,106,107,119],j721e_dev_csi_psilss0:[91,92,104,106,107,119],j721e_dev_csi_rx_if0:[91,92,96,104,106,107,111,119],j721e_dev_csi_rx_if1:[91,92,96,104,106,107,111,119],j721e_dev_csi_tx_if0:[91,92,96,104,106,107,111,119],j721e_dev_dcc0:[91,92,96,104,106,107,111,119],j721e_dev_dcc10:[91,92,96,104,106,107,111,119],j721e_dev_dcc11:[91,92,96,104,106,107,111,119],j721e_dev_dcc12:[91,92,96,104,106,107,111,119],j721e_dev_dcc1:[91,92,96,104,106,107,111,119],j721e_dev_dcc2:[91,92,96,104,106,107,111,119],j721e_dev_dcc3:[91,92,96,104,106,107,111,119],j721e_dev_dcc4:[91,92,96,104,106,107,111,119],j721e_dev_dcc5:[91,92,96,104,106,107,111,119],j721e_dev_dcc6:[91,92,96,104,106,107,111,119],j721e_dev_dcc7:[91,92,96,104,106,107,111,119],j721e_dev_dcc8:[91,92,96,104,106,107,111,119],j721e_dev_dcc9:[91,92,96,104,106,107,111,119],j721e_dev_ddr0:[91,92,96,104,106,107,111,119],j721e_dev_debugss_wrap0:[91,92,104,106,107,119],j721e_dev_decoder0:[91,92,96,104,106,107,111,119],j721e_dev_dmpac0:[91,92,104,106,107,119],j721e_dev_dmpac0_sde_0:[91,92,104,106,107,119],j721e_dev_dphy_rx0:[91,92,104,106,107,119],j721e_dev_dphy_rx1:[91,92,104,106,107,119],j721e_dev_dphy_tx0:[91,92,104,106,107,119],j721e_dev_dss0:[91,92,96,104,106,107,111,119],j721e_dev_dss_dsi0:[91,92,96,104,106,107,111,119],j721e_dev_dss_edp0:[91,92,96,104,106,107,111,119],j721e_dev_ecap0:[91,92,96,104,106,107,111,119],j721e_dev_ecap1:[91,92,96,104,106,107,111,119],j721e_dev_ecap2:[91,92,96,104,106,107,111,119],j721e_dev_ehrpwm0:[91,92,96,104,106,107,111,119],j721e_dev_ehrpwm1:[91,92,96,104,106,107,111,119],j721e_dev_ehrpwm2:[91,92,96,104,106,107,111,119],j721e_dev_ehrpwm3:[91,92,96,104,106,107,111,119],j721e_dev_ehrpwm4:[91,92,96,104,106,107,111,119],j721e_dev_ehrpwm5:[91,92,96,104,106,107,111,119],j721e_dev_elm0:[91,92,96,104,106,107,111,119],j721e_dev_emif_data_0_vd:[92,104,107,119],j721e_dev_encoder0:[91,92,96,104,106,107,111,119],j721e_dev_eqep0:[91,92,96,104,106,107,111,119],j721e_dev_eqep1:[91,92,96,104,106,107,111,119],j721e_dev_eqep2:[91,92,96,104,106,107,111,119],j721e_dev_esm0:[91,92,96,104,106,107,111,119],j721e_dev_gpio0:[91,92,96,104,106,107,111,119],j721e_dev_gpio1:[91,92,96,104,106,107,111,119],j721e_dev_gpio2:[91,92,96,104,106,107,111,119],j721e_dev_gpio3:[91,92,96,104,106,107,111,119],j721e_dev_gpio4:[91,92,96,104,106,107,111,119],j721e_dev_gpio5:[91,92,96,104,106,107,111,119],j721e_dev_gpio6:[91,92,96,104,106,107,111,119],j721e_dev_gpio7:[91,92,96,104,106,107,111,119],j721e_dev_gpiomux_intrtr0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_gpmc0:[91,92,96,104,106,107,111,119],j721e_dev_gpu0:[92,104,107,119],j721e_dev_gpu0_dft_pbist_0:[92,104,107,119],j721e_dev_gpu0_gpu_0:[91,92,104,106,107,119],j721e_dev_gpu0_gpucore_0:[92,104,107,119],j721e_dev_gtc0:[91,92,96,104,106,107,111,119],j721e_dev_i2c0:[91,92,96,104,106,107,111,119],j721e_dev_i2c1:[91,92,96,104,106,107,111,119],j721e_dev_i2c2:[91,92,96,104,106,107,111,119],j721e_dev_i2c3:[91,92,96,104,106,107,111,119],j721e_dev_i2c4:[91,92,96,104,106,107,111,119],j721e_dev_i2c5:[91,92,96,104,106,107,111,119],j721e_dev_i2c6:[91,92,96,104,106,107,111,119],j721e_dev_i3c0:[91,92,96,104,106,107,111,119],j721e_dev_led0:[91,92,104,106,107,119],j721e_dev_main2mcu_lvl_intrtr0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_main2mcu_pls_intrtr0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_main2wkupmcu_vd:[92,104,107,119],j721e_dev_mcan0:[91,92,96,104,106,107,111,119],j721e_dev_mcan10:[91,92,96,104,106,107,111,119],j721e_dev_mcan11:[91,92,96,104,106,107,111,119],j721e_dev_mcan12:[91,92,96,104,106,107,111,119],j721e_dev_mcan13:[91,92,96,104,106,107,111,119],j721e_dev_mcan1:[91,92,96,104,106,107,111,119],j721e_dev_mcan2:[91,92,96,104,106,107,111,119],j721e_dev_mcan3:[91,92,96,104,106,107,111,119],j721e_dev_mcan4:[91,92,96,104,106,107,111,119],j721e_dev_mcan5:[91,92,96,104,106,107,111,119],j721e_dev_mcan6:[91,92,96,104,106,107,111,119],j721e_dev_mcan7:[91,92,96,104,106,107,111,119],j721e_dev_mcan8:[91,92,96,104,106,107,111,119],j721e_dev_mcan9:[91,92,96,104,106,107,111,119],j721e_dev_mcasp0:[91,92,96,104,106,107,111,119],j721e_dev_mcasp10:[91,92,96,104,106,107,111,119],j721e_dev_mcasp11:[91,92,96,104,106,107,111,119],j721e_dev_mcasp1:[91,92,96,104,106,107,111,119],j721e_dev_mcasp2:[91,92,96,104,106,107,111,119],j721e_dev_mcasp3:[91,92,96,104,106,107,111,119],j721e_dev_mcasp4:[91,92,96,104,106,107,111,119],j721e_dev_mcasp5:[91,92,96,104,106,107,111,119],j721e_dev_mcasp6:[91,92,96,104,106,107,111,119],j721e_dev_mcasp7:[91,92,96,104,106,107,111,119],j721e_dev_mcasp8:[91,92,96,104,106,107,111,119],j721e_dev_mcasp9:[91,92,96,104,106,107,111,119],j721e_dev_mcspi0:[91,92,96,104,106,107,111,119],j721e_dev_mcspi1:[91,92,96,104,106,107,111,119],j721e_dev_mcspi2:[91,92,96,104,106,107,111,119],j721e_dev_mcspi3:[91,92,96,104,106,107,111,119],j721e_dev_mcspi4:[91,92,96,104,106,107,111,119],j721e_dev_mcspi5:[91,92,96,104,106,107,111,119],j721e_dev_mcspi6:[91,92,96,104,106,107,111,119],j721e_dev_mcspi7:[91,92,96,104,106,107,111,119],j721e_dev_mcu_adc12_16ffc0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_adc12_16ffc1:[91,92,96,104,106,107,111,119],j721e_dev_mcu_cpsw0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_cpt2_aggr0:[91,92,104,106,107,119],j721e_dev_mcu_dcc0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_dcc1:[91,92,96,104,106,107,111,119],j721e_dev_mcu_dcc2:[91,92,96,104,106,107,111,119],j721e_dev_mcu_esm0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_fss0:[92,104,107,119],j721e_dev_mcu_fss0_fsas_0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_fss0_hyperbus1p0_0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_fss0_ospi_0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_fss0_ospi_1:[91,92,96,104,106,107,111,119],j721e_dev_mcu_i2c0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_i2c1:[91,92,96,104,106,107,111,119],j721e_dev_mcu_i3c0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_i3c1:[91,92,96,104,106,107,111,119],j721e_dev_mcu_mcan0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_mcan1:[91,92,96,104,106,107,111,119],j721e_dev_mcu_mcspi0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_mcspi1:[91,92,96,104,106,107,111,119],j721e_dev_mcu_mcspi2:[91,92,96,104,106,107,111,119],j721e_dev_mcu_navss0:[92,100,104,107,115,119],j721e_dev_mcu_navss0_intr_0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_mcu_navss0_mcrc_0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_navss0_modss:[91,92,104,106,107,119],j721e_dev_mcu_navss0_proxy0:[91,92,99,102,104,106,107,114,117,119],j721e_dev_mcu_navss0_ringacc0:[91,92,96,101,102,104,106,107,111,116,117,119],j721e_dev_mcu_navss0_udmap_0:[91,92,93,96,102,104,106,107,108,111,117,119],j721e_dev_mcu_navss0_udmass:[91,92,104,106,107,119],j721e_dev_mcu_navss0_udmass_inta_0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_mcu_pbist0:[92,104,107,119],j721e_dev_mcu_pbist1:[92,104,107,119],j721e_dev_mcu_r5fss0:[92,104,107,119],j721e_dev_mcu_r5fss0_core0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_r5fss0_core1:[91,92,96,104,106,107,111,119],j721e_dev_mcu_rti0:[91,92,104,106,107,119],j721e_dev_mcu_rti1:[91,92,104,106,107,119],j721e_dev_mcu_sa2_ul0:[91,92,96,104,106,107,111,119,129],j721e_dev_mcu_timer0:[91,92,96,104,106,107,111,119],j721e_dev_mcu_timer1:[91,92,96,104,106,107,111,119],j721e_dev_mcu_timer2:[91,92,96,104,106,107,111,119],j721e_dev_mcu_timer3:[91,92,96,104,106,107,111,119],j721e_dev_mcu_timer4:[91,92,96,104,106,107,111,119],j721e_dev_mcu_timer5:[91,92,96,104,106,107,111,119],j721e_dev_mcu_timer6:[91,92,96,104,106,107,111,119],j721e_dev_mcu_timer7:[91,92,96,104,106,107,111,119],j721e_dev_mcu_timer8:[91,92,96,104,106,107,111,119],j721e_dev_mcu_timer9:[91,92,96,104,106,107,111,119],j721e_dev_mcu_uart0:[91,92,96,104,106,107,111,119],j721e_dev_mlb0:[91,92,96,104,106,107,111,119],j721e_dev_mmcsd0:[91,92,96,104,106,107,111,119],j721e_dev_mmcsd1:[91,92,96,104,106,107,111,119],j721e_dev_mmcsd2:[91,92,96,104,106,107,111,119],j721e_dev_navss0:[91,92,96,100,104,106,107,111,115,119],j721e_dev_navss0_cpts_0:[91,92,96,104,106,107,111,119],j721e_dev_navss0_dti_0:[91,92,104,106,107,119],j721e_dev_navss0_intr_router_0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_navss0_mailbox_0:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_10:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_11:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_1:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_2:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_3:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_4:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_5:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_6:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_7:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_8:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mailbox_9:[91,92,96,104,106,107,111,119],j721e_dev_navss0_mcrc_0:[91,92,96,104,106,107,111,119],j721e_dev_navss0_modss:[91,92,104,106,107,119],j721e_dev_navss0_modss_intaggr_0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_navss0_modss_intaggr_1:[91,92,96,102,104,106,107,111,117,119],j721e_dev_navss0_proxy_0:[91,92,99,102,104,106,107,114,117,119],j721e_dev_navss0_ringacc_0:[91,92,96,101,102,104,106,107,111,116,117,119],j721e_dev_navss0_spinlock_0:[91,92,104,106,107,119],j721e_dev_navss0_tbu_0:[91,92,96,104,106,107,111,119],j721e_dev_navss0_tcu_0:[91,92,96,104,106,107,111,119],j721e_dev_navss0_timermgr_0:[91,92,104,106,107,119],j721e_dev_navss0_timermgr_1:[91,92,104,106,107,119],j721e_dev_navss0_udmap_0:[91,92,93,96,102,104,106,107,108,111,117,119],j721e_dev_navss0_udmass:[91,92,104,106,107,119],j721e_dev_navss0_udmass_intaggr_0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_navss0_virtss:[91,92,104,106,107,119],j721e_dev_pbist0:[92,104,107,119],j721e_dev_pbist10:[92,104,107,119],j721e_dev_pbist1:[92,104,107,119],j721e_dev_pbist2:[92,104,107,119],j721e_dev_pbist3:[92,104,107,119],j721e_dev_pbist4:[92,104,107,119],j721e_dev_pbist5:[92,104,107,119],j721e_dev_pbist6:[92,104,107,119],j721e_dev_pbist7:[92,104,107,119],j721e_dev_pbist9:[92,104,107,119],j721e_dev_pcie0:[91,92,96,104,106,107,111,119],j721e_dev_pcie1:[91,92,96,104,106,107,111,119],j721e_dev_pcie2:[91,92,96,104,106,107,111,119],j721e_dev_pcie3:[91,92,96,104,106,107,111,119],j721e_dev_pru_icssg0:[91,92,96,104,106,107,111,119],j721e_dev_pru_icssg1:[91,92,96,104,106,107,111,119],j721e_dev_psc0:[91,92,104,106,107,119],j721e_dev_r5fss0:[92,104,107,119],j721e_dev_r5fss0_core0:[91,92,96,104,106,107,111,119],j721e_dev_r5fss0_core1:[91,92,96,104,106,107,111,119],j721e_dev_r5fss0_introuter0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_r5fss1:[92,104,107,119],j721e_dev_r5fss1_core0:[91,92,96,104,106,107,111,119],j721e_dev_r5fss1_core1:[91,92,96,104,106,107,111,119],j721e_dev_r5fss1_introuter0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_rti0:[91,92,104,106,107,119],j721e_dev_rti15:[91,92,104,106,107,119],j721e_dev_rti16:[91,92,104,106,107,119],j721e_dev_rti1:[91,92,104,106,107,119],j721e_dev_rti24:[91,92,96,104,106,107,111,119],j721e_dev_rti25:[91,92,96,104,106,107,111,119],j721e_dev_rti28:[91,92,104,106,107,119],j721e_dev_rti29:[91,92,104,106,107,119],j721e_dev_rti30:[91,92,104,106,107,119],j721e_dev_rti31:[91,92,104,106,107,119],j721e_dev_sa2_ul0:[91,92,96,104,106,107,111,119,129],j721e_dev_serdes_10g0:[91,92,104,106,107,119],j721e_dev_serdes_16g0:[91,92,104,106,107,119],j721e_dev_serdes_16g1:[91,92,104,106,107,119],j721e_dev_serdes_16g2:[91,92,104,106,107,119],j721e_dev_serdes_16g3:[91,92,104,106,107,119],j721e_dev_stm0:[91,92,104,106,107,119],j721e_dev_timer0:[91,92,96,104,106,107,111,119],j721e_dev_timer10:[91,92,96,104,106,107,111,119],j721e_dev_timer11:[91,92,96,104,106,107,111,119],j721e_dev_timer12:[91,92,96,104,106,107,111,119],j721e_dev_timer13:[91,92,96,104,106,107,111,119],j721e_dev_timer14:[91,92,96,104,106,107,111,119],j721e_dev_timer15:[91,92,96,104,106,107,111,119],j721e_dev_timer16:[91,92,96,104,106,107,111,119],j721e_dev_timer17:[91,92,96,104,106,107,111,119],j721e_dev_timer18:[91,92,96,104,106,107,111,119],j721e_dev_timer19:[91,92,96,104,106,107,111,119],j721e_dev_timer1:[91,92,96,104,106,107,111,119],j721e_dev_timer2:[91,92,96,104,106,107,111,119],j721e_dev_timer3:[91,92,96,104,106,107,111,119],j721e_dev_timer4:[91,92,96,104,106,107,111,119],j721e_dev_timer5:[91,92,96,104,106,107,111,119],j721e_dev_timer6:[91,92,96,104,106,107,111,119],j721e_dev_timer7:[91,92,96,104,106,107,111,119],j721e_dev_timer8:[91,92,96,104,106,107,111,119],j721e_dev_timer9:[91,92,96,104,106,107,111,119],j721e_dev_timesync_intrtr0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_uart0:[91,92,96,104,106,107,111,119],j721e_dev_uart1:[91,92,96,104,106,107,111,119],j721e_dev_uart2:[91,92,96,104,106,107,111,119],j721e_dev_uart3:[91,92,96,104,106,107,111,119],j721e_dev_uart4:[91,92,96,104,106,107,111,119],j721e_dev_uart5:[91,92,96,104,106,107,111,119],j721e_dev_uart6:[91,92,96,104,106,107,111,119],j721e_dev_uart7:[91,92,96,104,106,107,111,119],j721e_dev_uart8:[91,92,96,104,106,107,111,119],j721e_dev_uart9:[91,92,96,104,106,107,111,119],j721e_dev_ufs0:[91,92,96,104,106,107,111,119],j721e_dev_usb0:[91,92,96,104,106,107,111,119],j721e_dev_usb1:[91,92,96,104,106,107,111,119],j721e_dev_vpac0:[91,92,104,106,107,119],j721e_dev_vpfe0:[91,92,96,104,106,107,111,119],j721e_dev_wkup_ddpa0:[91,92,104,106,107,119],j721e_dev_wkup_dmsc0:[92,104,107,119],j721e_dev_wkup_esm0:[91,92,96,104,106,107,111,119],j721e_dev_wkup_gpio0:[91,92,96,104,106,107,111,119],j721e_dev_wkup_gpio1:[91,92,96,104,106,107,111,119],j721e_dev_wkup_gpiomux_intrtr0:[91,92,96,102,104,106,107,111,117,119],j721e_dev_wkup_i2c0:[91,92,96,104,106,107,111,119],j721e_dev_wkup_porz_sync0:[91,92,104,106,107,119],j721e_dev_wkup_psc0:[91,92,104,106,107,119],j721e_dev_wkup_uart0:[91,92,96,104,106,107,111,119],j721e_dev_wkup_vtm0:[91,92,96,104,106,107,111,119],j721e_dev_wkupmcu2main_vd:[92,104,107,119],j721e_legaci:76,j7_main_sec_mmr_main_0:[98,113],j7_mcu_sec_mmr_mcu_0:[98,113],j7vcl_main_sec_mmr_main_0:84,j7vcl_mcu_sec_mmr_mcu_0:84,jitter:5,job:8,json:25,jtag:[0,18,20,22,26,128],jtag_unlock_host:[26,131],judgement:13,judici:25,just:[13,34,49,65,81,95,110,129],kdf:14,kdf_context_len:14,kdf_label_and_context:14,kdf_label_and_context_len_max:14,kdf_label_len:14,keep:[2,3,6,25,29],kei:[0,2,14,18,19,22,24,25,124,126,127,129,130,131,133],kek:[4,22,127,133],kept:[0,5],key_prog_mask:17,keycnt:128,keyrev:[20,128],keyrevis:20,keyston:131,keystor:[19,76],keywr:20,keywr_aes_enc_bmek:20,keywr_aes_enc_bmpk_opt:20,keywr_aes_enc_bmpkh:20,keywr_aes_enc_keyrev:20,keywr_aes_enc_msv:20,keywr_aes_enc_smek:20,keywr_aes_enc_smpk_opt:20,keywr_aes_enc_smpkh:20,keywr_aes_enc_swrev:20,keywr_aes_enc_user_otp:20,keywr_enc_a:20,keywr_enc_bmpk_sign_a:20,keywr_enc_smpk_sign_a:20,keywrit:[4,128],kfp5ugcgwxxcfxi:[20,128,131],kind:0,kindli:0,knob:[13,19],know:[0,3,5,23,121],knowledg:0,known:[7,10,25,47,62,79,93,108],l2_access_latency_valu:13,l2_pipeline_latency_valu:13,l2flush_don:13,l2flushreq:13,label:[14,122,132],lack:[0,5],larg:121,larger:5,last:[6,13,20,24,25,131,132],latenc:[13,121],later:[3,121,126,131],latest:25,launch:131,layer:[2,28,133],layout:[2,12],lead:7,least:13,leav:[2,7,128],left:[8,12,29,132],legaci:133,legal:12,length:[2,14,19,20,25,29,122,126,130],less:5,lesser:121,let:[3,13],level:[2,13,20,23,26,131],levent_in:[50,66],levt:35,librari:[0,23],like:[0,2,6,13,19,23,129],limit:[2,5,13,14,19,22,25,121,122,125,129,131,132],line:[6,20,131],link:[3,34,39,49,54,65,70,81,86,95,100,110,115,125],linux:[0,2,131],list:[0,2,5,9,11,12,13,14,16,19,21,22,25,29,121,122,125,128,129,130,131,132],lite:2,littl:[13,131],load:[3,6,13,23,126,130],loader:131,local:[6,11,25,29,131],local_rm_boardcfg:25,locat:[0,2,9,11,12,13,20,22,23,24,25,26,37,52,68,84,98,113,126,130,131],lock:[20,24,124,131],lockstep:[0,13],lockstep_permit:13,log2:11,log:[13,24,25,29],log_output_consol:25,log_output_fil:25,logic:[13,121],longer:13,look:[2,36,51,67,83,97,112,131],loop:[5,13,24],lost:6,low:[2,3,6,11,12,22,24,25,26],low_prior:[43,58,74,89,103,118],lower:[13,17,20,29,122],lpsc:[13,29],lpsc_main_debug_err_intr:[50,66],lpsc_main_infra_err_intr:[50,66],lpsc_per_common_err_intr:[50,66],lrst:6,lsb:[2,11,19,25],m4_0:[33,34,43],machin:[29,34,49,65,81,95,110],macro:22,made:[0,5,22,25,34,49,65,81,95,110,122],magic:[25,26],mai:[2,5,6,7,12,13,20,23,24,34,49,65,81,95,110,121,123,129],main2mcu:25,main:[0,20,22,24,25,26,34,36,49,51,65,67,81,83,95,97,105,110,112,120,123],main_0_c6x_0_nonsecur:[94,109],main_0_c6x_0_secur:[94,109],main_0_c6x_1_nonsecur:[94,109],main_0_c6x_1_secur:[94,109],main_0_c7x_0_nonsecur:[94,109],main_0_c7x_0_secur:[94,109],main_0_icssg_0:[33,94,109],main_0_r5_0:[34,43,81,89,95,103,110,118],main_0_r5_0_nonsecur:[33,80,94,109],main_0_r5_0_secur:[33,80,94,109],main_0_r5_1:[34,43,81,89,95,103,110,118],main_0_r5_1_nonsecur:[33,80,94,109],main_0_r5_1_secur:[33,80,94,109],main_0_r5_2:[34,43,81,89,95,103,110,118],main_0_r5_3:[34,43,81,89,95,103,110,118],main_1_r5_0:[34,43,95,103,110,118],main_1_r5_0_nonsecur:[33,94,109],main_1_r5_0_secur:[33,94,109],main_1_r5_1:[34,43,95,103,110,118],main_1_r5_1_nonsecur:[33,94,109],main_1_r5_1_secur:[33,94,109],main_1_r5_2:[34,43,95,103,110,118],main_1_r5_3:[34,43,95,103,110,118],main_isolation_en:22,main_isolation_hostid:22,maintain:[2,7,36,51,67,83,97,112,122,124,125,132],major:[2,3,22,29],make:[2,5,8,9,11,12,13,20,24,25,26,121,128,131],manag:[3,7,14,15,16,20,22,27,30,31,33,34,45,46,48,49,60,61,64,65,76,77,78,80,81,91,92,94,95,106,107,109,122,132,133],mandatori:[2,18,19,23,26,34,43,49,58,65,74,81,89,95,103,110,118,128,131],mani:[5,6,12,13,24,29],manipul:8,manner:[2,16,121,122,131],manual:[6,13,125],manufactur:122,map:[8,10,11,12,24,25,26,29,30,35,45,60,77,91,106,124,125],mark:[2,5,13,26,30,32,35,39,40,45,47,50,53,54,55,60,62,66,69,70,71,77,79,82,85,86,87,91,93,96,99,100,101,106,108,111,114,115,116,122,124,125],mask:[15,124],maskabl:13,master:[13,26,33,48,64,80,94,109],match:[5,13,22,25,26,131],materi:122,max:5,max_cpu_cor:20,max_freq_hz:5,max_hz:5,maximum:[2,5,11,12,14,19,22,25,41,56,72,88,102,117,124],mcanss_ext_ts_rollover_lvl_int:[82,96,111],mcanss_mcan_lvl_int:[82,96,111],mcu0:[51,67],mcu:[0,2,13,22,23,25,26,36,44,49,59,65,75,81,90,95,104,105,110,119,120,123],mcu_0_r5_0:[81,89,95,103,110,118],mcu_0_r5_1:[81,89,95,103,110,118],mcu_0_r5_2:[81,89,95,103,110,118],mcu_0_r5_3:[81,89,95,103,110,118],mcu_armss0_cpu0:[58,74],mcu_armss0_cpu1:[58,74],mcu_cpsw:[83,97,112],mcu_m4fss0_core0:37,mcu_navss0_ringacc0:[55,71,87,101,116],mcu_navss0_udmap0:[47,50,62,66],mcu_navss0_udmap_0:[79,82,93,96,108,111],mcu_per:[83,97,112],mcu_pulsar:[83,97,112],mcu_r5:13,mcu_r5fss0_core0:[84,89,98,103,113,118],mcu_r5fss0_core1:[84,89,98,103,113,118],mcu_sec_mmr0:[52,68,131],mcusram:132,mdio_pend:[82,96,111],mean:[3,6,13,17,20,22,25,29],meant:[5,13,123],meanwhil:3,mechan:[2,12,25],mek:[126,128,130],mem_init_di:13,member:[20,26],memori:[0,2,3,16,22,23,24,25,26,34,49,65,81,95,110,122,124,126,129,130,131,132],memset:5,mention:121,messag:[0,13,23,29,30,31,32,35,36,39,40,43,45,46,47,50,51,53,54,55,58,60,61,62,66,67,69,70,71,74,77,78,79,82,83,85,86,87,89,91,92,93,96,97,99,100,101,103,106,107,108,111,112,114,115,116,118,122,124,125,130,131,132,133],method:[18,19,23,125],mevt:[35,50,66,82,96,111],mhz:[0,36,51,67,83,97,112],micro:13,might:[5,13,34,49,65,81,95,110],milli:13,millisecond:126,min:5,min_cert_rev:[26,131],min_freq_hz:5,min_hz:5,mind:[3,6,34,49,65,81,95,110],minim:[0,11,23],minimum:[5,13,26,131],minor:[3,22,29,130],misc_lvl:[50,66],misconfigur:22,mismatch:22,mitig:[0,122],mix:121,mlbss_mlb_ahb_int:[96,111],mlbss_mlb_int:[96,111],mmr:[12,24,26,63,124,129],mmr_idx:15,mmr_val:15,mmra:129,mmu:[0,2,13],mode:[0,2,11,13,29,121,122,126,130,131],modif:124,modifi:[5,6,11,13,19,29,31,46,61,78,92,107,124,129,130,131],modul:[0,2,5,6,13,22,24,29,36,51,67,83,97,112,129],module_get:29,module_put:29,moduleclockparentchang:5,moment:[9,10],monitor:[29,50,55,66,71,82,87,96,101,111,116],monoton:6,more:[0,2,12,18,20,23,24,25,29,33,41,44,48,56,59,64,72,75,80,88,90,94,102,104,105,109,117,119,120,121,124,125,128,129],most:[5,11,19,25,124,132],motiv:121,mount:[30,45,60,77,91,106],move:[20,24],movement:0,mpk:[126,128,130],mpu:[2,22],mrst:6,msb:[2,11,19],msd:29,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:29,msg_param_v:29,msg_receiv:29,msmc0_rx:[54,70],msmc0_tx:[54,70],msmc:22,msmc_cache_s:[3,22],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,multi:5,multipl:[0,2,5,6,23,24,25,29,122,124,125,126,129,130,131,132],multipli:5,must:[2,3,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,25,26,121,122,124,125,126,128,129,130,131,132],mutlipl:131,mutual:121,mux:[8,30,45,60,77,91,106],n_permission_reg:16,nack:[5,10,12,16,21,24,25,41,56,72,88,102,117,132],nak:[2,5,6,7,13,22],name:[5,6,8,9,10,11,12,13,14,15,16,17,18,20,21,22,29,30,31,32,33,34,35,36,37,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,64,65,66,67,68,69,70,71,72,74,75,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,128,131,132],natur:2,nav:22,nav_id:[9,10,11,12],navig:[0,2,9,10,11,12],navss0_ringacc0:[55,71],navss0_ringacc_0:[87,101,116],navss0_udmap0:[47,50,62,66],navss0_udmap_0:[79,82,93,96,108,111],navss:[16,29,125],navss_main_cpsw5_rx:86,navss_main_cpsw5_tx:86,navss_main_cpsw9_rx:[100,115],navss_main_cpsw9_tx:[100,115],navss_main_csi_rx:[86,100,115],navss_main_csi_tx:[86,100,115],navss_main_dmpac_tc0_cc_rx:[86,100,115],navss_main_dmpac_tc0_cc_tx:[86,100,115],navss_main_icssg0_rx:[86,100,115],navss_main_icssg0_tx:[86,100,115],navss_main_icssg1_rx:[86,100,115],navss_main_icssg1_tx:[86,100,115],navss_main_msmc0_rx:[86,100,115],navss_main_msmc0_tx:[86,100,115],navss_main_pdma_main_aasrc_rx:[86,100,115],navss_main_pdma_main_aasrc_tx:[86,100,115],navss_main_pdma_main_debug_ccmcu_rx:[86,100,115],navss_main_pdma_main_debug_mainc66_rx:[86,100,115],navss_main_pdma_main_mcan_rx:[86,100,115],navss_main_pdma_main_mcan_tx:[86,100,115],navss_main_pdma_main_mcasp_g0_rx:[86,100,115],navss_main_pdma_main_mcasp_g0_tx:[86,100,115],navss_main_pdma_main_mcasp_g1_rx:[86,100,115],navss_main_pdma_main_mcasp_g1_tx:[86,100,115],navss_main_pdma_main_misc_g0_rx:[100,115],navss_main_pdma_main_misc_g0_tx:[100,115],navss_main_pdma_main_misc_g1_rx:[86,100,115],navss_main_pdma_main_misc_g1_tx:[86,100,115],navss_main_pdma_main_misc_g2_rx:[86,100,115],navss_main_pdma_main_misc_g2_tx:[86,100,115],navss_main_pdma_main_misc_g3_rx:[86,100,115],navss_main_pdma_main_misc_g3_tx:[86,100,115],navss_main_pdma_main_spi_g0_rx:86,navss_main_pdma_main_spi_g0_tx:86,navss_main_pdma_main_spi_g1_rx:86,navss_main_pdma_main_spi_g1_tx:86,navss_main_pdma_main_usart_g0_rx:[86,100,115],navss_main_pdma_main_usart_g0_tx:[86,100,115],navss_main_pdma_main_usart_g1_rx:[86,100,115],navss_main_pdma_main_usart_g1_tx:[86,100,115],navss_main_pdma_main_usart_g2_rx:[86,100,115],navss_main_pdma_main_usart_g2_tx:[86,100,115],navss_main_saul0_rx:[86,100,115],navss_main_saul0_tx:[86,100,115],navss_main_udmap0_rx:[86,100,115],navss_main_udmap0_tx:[86,100,115],navss_main_vpac_tc0_cc_rx:[86,100,115],navss_main_vpac_tc0_cc_tx:[86,100,115],navss_main_vpac_tc1_cc_rx:[86,100,115],navss_main_vpac_tc1_cc_tx:[86,100,115],navss_mcu_pdma_adc_rx:[86,100,115],navss_mcu_pdma_adc_tx:[86,100,115],navss_mcu_pdma_cpsw0_rx:[86,100,115],navss_mcu_pdma_cpsw0_tx:[86,100,115],navss_mcu_pdma_mcu0_rx:[86,100,115],navss_mcu_pdma_mcu0_tx:[86,100,115],navss_mcu_pdma_mcu1_rx:[86,100,115],navss_mcu_pdma_mcu1_tx:[86,100,115],navss_mcu_pdma_mcu2_rx:[86,100,115],navss_mcu_pdma_mcu2_tx:[86,100,115],navss_mcu_saul0_rx:[86,100,115],navss_mcu_saul0_tx:[86,100,115],navss_mcu_udmap0_rx:[86,100,115],navss_mcu_udmap0_tx:[86,100,115],necessari:[7,13,26,29,124],need:[0,2,3,9,10,11,13,19,20,22,23,24,25,121,126,128,130,131,132],never:124,newer:5,next:[2,24,25,124,131],nich:25,nist:122,nmfi_en:13,nobmp:[20,128,131],node:131,non:[0,10,11,12,13,15,20,23,25,26,33,34,48,49,59,64,65,75,80,81,90,94,95,104,109,110,119,122,124,125,131],none:[22,25,33,48,64,80,94,109,125,129],nonsec_a72_2_notify_tx:[89,103],nonsec_a72_2_response_tx:[89,103],nonsec_a72_3_notify_tx:[89,103],nonsec_a72_3_response_tx:[89,103],nonsec_a72_4_notify_tx:[89,103],nonsec_a72_4_response_tx:[89,103],nonsec_c6x_0_1_notify_tx:103,nonsec_c6x_0_1_response_tx:103,nonsec_c6x_1_1_notify_tx:103,nonsec_c6x_1_1_response_tx:103,nonsec_c7x_1_notify_tx:103,nonsec_c7x_1_response_tx:103,nonsec_dmsc2dm_notify_tx:[89,103],nonsec_dmsc2dm_response_tx:[89,103],nonsec_gpu_0_notify_tx:103,nonsec_gpu_0_response_tx:103,nonsec_high_priority_rx:[89,103],nonsec_icssg_0_notify_tx:103,nonsec_icssg_0_response_tx:103,nonsec_low_priority_rx:[89,103],nonsec_main_0_r5_0_notify_tx:[89,103],nonsec_main_0_r5_0_response_tx:[89,103],nonsec_main_0_r5_2_notify_tx:[89,103],nonsec_main_0_r5_2_response_tx:[89,103],nonsec_main_1_r5_0_notify_tx:103,nonsec_main_1_r5_0_response_tx:103,nonsec_main_1_r5_2_notify_tx:103,nonsec_main_1_r5_2_response_tx:103,nonsec_mcu_0_r5_0_notify_tx:[89,103],nonsec_mcu_0_r5_0_response_tx:[89,103],nonsec_mcu_0_r5_2_notify_tx:[89,103],nonsec_mcu_0_r5_2_response_tx:[89,103],nonsec_notify_resp_rx:[89,103],normal:[3,5,6,7,8,9,10,11,12,13,14,16,18,20,21,22,24,25,26,126,131],notat:20,note:[0,5,6,8,13,19,26,29,30,37,45,47,52,60,62,68,77,79,84,91,93,98,106,108,113,125,131],notif:[2,3,22,23,24,25,26],notifi:[3,25,58,74,89,103,118],notify_resp:[58,74,89,103,118],now:[15,20,23,24,25,121,126],num:5,num_match_iter:13,num_par:5,num_parents32:5,num_resourc:25,num_wait_iter:13,number:[2,3,5,6,8,11,12,13,14,15,16,19,23,24,25,26,29,41,43,56,58,63,72,74,88,89,102,103,117,118,121,124,128,129,131],numpar:5,nvic:[35,50,66],obtain:[18,20,122,125,129,131],occup:11,occur:[12,13,19,29,125],ocmc:[22,25,26],oct:[20,128,131],octet:20,oem:128,oes_reg_index:29,ofc:24,off:[5,6,13,29],offer:[2,124,126],offici:24,offset:[12,13,29,32],often:[2,124],oid:20,old:5,older:[5,131],onc:[5,6,13,19,23,24,25,29,36,51,67,83,97,112,122,124,131,132],one:[0,5,11,13,14,15,19,22,24,25,26,30,45,60,77,91,106,121,122,124,125,126,128,129,131],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,29,121,122,124,125,126,128,129,130,131,132],onto:22,open:[20,25,128,129,131,132],openssl:131,oper:[0,2,5,6,10,12,13,15,16,19,20,24,25,26,29,121,122,124,126,130,131],opt:[20,131],optim:[23,121],option:[0,2,5,8,11,12,13,19,22,23,25,26,30,44,45,59,60,75,77,90,91,104,106,119,122,123,128,131],order:[2,6,11,12,13,22,23,24,25,26,29,47,62,79,93,108,121,125,128,129,130],order_id:11,orderid:[11,12],organ:[30,45,60,77,91,106,121,124,126],origin:[5,11,12,24,126],origpar:5,os1:34,os2:34,osal:29,ospi_lvl_intr:[96,111],otfa_intr_err_pend:[96,111],otg_lvl:[50,66],otgirq:[82,96,111],other:[0,2,5,6,8,11,12,13,15,17,18,19,20,22,25,26,29,121,122,124,125,126,129,130,131,132],otherwis:[2,5,8,12,25,26,131],otp:[4,22,76,127,128,133],otp_config:26,otp_entri:26,out:[6,13,122,125,126,130,131,132],outer:20,outfifo_level:[96,111],outform:131,outgo:[30,45,60,77,91,106],outgroup_level:[96,111],outl_intr:[50,66,96,111],outp:[82,96,111],output:[5,8,12,20,25,29,30,45,60,77,91,106,126,130,131],output_binary_fil:25,outsid:[127,133],over:[2,13,21,26,29,121,132],overal:[6,13,22,25],overhead:13,overlap:[25,32,35,40,47,50,53,55,62,66,69,71,79,82,85,87,93,96,99,101,108,111,114,116,123],overrid:[13,125],overridden:125,overview:[2,129],own:[5,10,11,12,13,22,23,25,33,47,48,62,64,79,80,93,94,108,109,122,124,125,129],owner:[10,11,12,13,25,29,33,48,64,80,94,109,124,125,129],owner_index:16,owner_permission_bit:16,owner_privid:16,ownership:[13,16,26,121,129],packet:[12,29],pad:[126,130],page:0,pair:[29,129],parallel:[0,23],paramet:[2,3,5,6,7,13,14,15,16,17,18,19,20,21,22,23,24,25,26,30,31,32,35,39,40,45,46,47,50,53,54,55,60,61,62,66,69,70,71,77,78,79,82,85,86,87,91,92,93,96,99,100,101,106,107,108,111,114,115,116,123,126],paramt:22,parent32:5,parent:[5,29,30,45,60,77,91,106],pars:[23,29],parser:20,part:[7,11,12,13,20,23,24,29,32,35,39,40,47,50,53,54,55,62,66,69,70,71,79,82,85,86,87,93,96,99,100,101,108,111,114,115,116,121,128,131],parti:0,particular:[13,30,31,45,46,60,61,77,78,91,92,106,107],partit:[29,123],pass:[5,6,7,9,11,12,20,22,24,25,26,131],patch:[3,29],patch_vers:3,path:[5,43,58,74,89,103,118,125,131],paus:[12,29],payload:[2,19,20,130],pcie0_pend:[50,66],pcie10_pend:[50,66],pcie11_pend:[50,66],pcie12_pend:[50,66],pcie13_pend:[50,66],pcie14_pend:[50,66],pcie1_pend:[50,66],pcie2_pend:[50,66],pcie3_pend:[50,66],pcie4_pend:[50,66],pcie5_pend:[50,66],pcie6_pend:[50,66],pcie7_pend:[50,66],pcie8_pend:[50,66],pcie9_pend:[50,66],pcie_cpts_comp:[35,50,66,82,96,111],pcie_cpts_genf0:[35,50,66,82,96,111],pcie_cpts_hw1_push:[35,50,66,82,96,111],pcie_cpts_hw2_push:[35,50,66,82,96,111],pcie_cpts_pend:[50,66,82,96,111],pcie_cpts_sync:[35,50,66,82,96,111],pcie_downstream_puls:[82,96,111],pcie_dpa_puls:82,pcie_error_puls:[82,96,111],pcie_flr_puls:[82,96,111],pcie_hot_reset_puls:[82,96,111],pcie_legacy_puls:[82,96,111],pcie_link_state_puls:[82,96,111],pcie_local_level:[82,96,111],pcie_phy_level:[82,96,111],pcie_ptm_valid_puls:[35,82,96,111],pcie_pwr_state_puls:[82,96,111],pd_get:29,pd_init:29,pd_inv_dep_data:29,pd_put:29,pd_rstdne_timeout:29,pd_trans_timeout:29,pdk:17,pdma_cpsw0_rx:[54,70],pdma_cpsw0_tx:[54,70],pdma_debug_cc_rx:[54,70],pdma_debug_main_rx:[54,70],pdma_debug_mcu_rx:[54,70],pdma_main0_mcasp0_rx:[54,70],pdma_main0_mcasp0_tx:[54,70],pdma_main0_mcasp1_rx:[54,70],pdma_main0_mcasp1_tx:[54,70],pdma_main0_mcasp2_rx:[54,70],pdma_main0_mcasp2_tx:[54,70],pdma_main0_mcspi0_rx:39,pdma_main0_mcspi0_tx:39,pdma_main0_mcspi1_rx:39,pdma_main0_mcspi1_tx:39,pdma_main0_mcspi2_rx:39,pdma_main0_mcspi2_tx:39,pdma_main0_mcspi3_rx:39,pdma_main0_mcspi3_tx:39,pdma_main0_uart0_rx:39,pdma_main0_uart0_tx:39,pdma_main0_uart1_rx:39,pdma_main0_uart1_tx:39,pdma_main1_adc0_rx:39,pdma_main1_mcan0_rx:39,pdma_main1_mcan0_tx:39,pdma_main1_mcan1_rx:39,pdma_main1_mcan1_tx:39,pdma_main1_mcspi4_rx:39,pdma_main1_mcspi4_tx:39,pdma_main1_spi0_rx:[54,70],pdma_main1_spi0_tx:[54,70],pdma_main1_spi1_rx:[54,70],pdma_main1_spi1_tx:[54,70],pdma_main1_spi2_rx:[54,70],pdma_main1_spi2_tx:[54,70],pdma_main1_spi3_rx:[54,70],pdma_main1_spi3_tx:[54,70],pdma_main1_spi4_rx:[54,70],pdma_main1_spi4_tx:[54,70],pdma_main1_uart2_rx:39,pdma_main1_uart2_tx:39,pdma_main1_uart3_rx:39,pdma_main1_uart3_tx:39,pdma_main1_uart4_rx:39,pdma_main1_uart4_tx:39,pdma_main1_uart5_rx:39,pdma_main1_uart5_tx:39,pdma_main1_uart6_rx:39,pdma_main1_uart6_tx:39,pdma_main1_usart0_rx:[54,70],pdma_main1_usart0_tx:[54,70],pdma_main1_usart1_rx:[54,70],pdma_main1_usart1_tx:[54,70],pdma_main1_usart2_rx:[54,70],pdma_main1_usart2_tx:[54,70],pdma_mcu0_adc12_rx:[54,70],pdma_mcu0_adc12_tx:[54,70],pdma_mcu1_mcan0_rx:[54,70],pdma_mcu1_mcan0_tx:[54,70],pdma_mcu1_mcan1_rx:[54,70],pdma_mcu1_mcan1_tx:[54,70],pdma_mcu1_spi0_rx:[54,70],pdma_mcu1_spi0_tx:[54,70],pdma_mcu1_spi1_rx:[54,70],pdma_mcu1_spi1_tx:[54,70],pdma_mcu1_spi2_rx:[54,70],pdma_mcu1_spi2_tx:[54,70],pdma_mcu1_usart0_rx:[54,70],pdma_mcu1_usart0_tx:[54,70],peer:29,pem:131,pend:6,pend_intr:[50,66,82,96,111],per0:[36,51,67,83,97,112],per1:[36,51,67,97,112],per:[2,11,12,13,22,23,24,25,26,29,30,45,60,63,77,91,106,122,125,131],perf_ctrl:12,perf_ctrl_timeout_cnt:12,perform:[2,7,10,11,12,13,15,16,18,19,20,21,24,25,26,29,105,120,121,122,124,125,126,127,129,133],peripher:[0,8,24,25,44,59,75,90,104,119,121,123,128],perman:124,permiss:[11,16,26,33,48,64,80,94,109,124,129],permit:[13,22,31,34,37,41,43,44,46,49,52,56,58,59,61,65,68,72,74,75,78,81,84,88,89,90,92,95,98,102,103,104,105,107,110,113,117,118,119,120,121],perspect:[23,30,45,60,77,91,106,125],physic:[2,3,13,18,22,24,25,26,37,52,68,84,98,113,121,131],pick:20,piec:[3,124],pin:24,pinmux:24,pipelin:13,piyali:25,pka:[0,129],pkh:126,pktdma:[0,2,12],pktdma_rx:39,pktdma_rx_chan_error:35,pktdma_rx_flow_complet:35,pktdma_rx_flow_firewal:35,pktdma_rx_flow_starv:35,pktdma_tx:39,pktdma_tx_chan_error:35,pktdma_tx_flow_complet:35,place:[2,5,10,13,20,22,23,25,26,126,128,131],placement:2,plain:[13,22,25],platform:[21,123],pleas:[6,13,19,20,22,24,25,26,121,123,124,125,129,130,131,132],pll:[24,76],pllfrac2_ssmod_16fft_main_0:[97,112],pllfrac2_ssmod_16fft_main_13:[97,112],pllfrac2_ssmod_16fft_main_14:[97,112],pllfrac2_ssmod_16fft_main_15:[97,112],pllfrac2_ssmod_16fft_main_16:[97,112],pllfrac2_ssmod_16fft_main_17:[97,112],pllfrac2_ssmod_16fft_main_18:[97,112],pllfrac2_ssmod_16fft_main_19:[97,112],pllfrac2_ssmod_16fft_main_1:[97,112],pllfrac2_ssmod_16fft_main_23:[97,112],pllfrac2_ssmod_16fft_main_25:[97,112],pllfrac2_ssmod_16fft_main_2:[97,112],pllfrac2_ssmod_16fft_main_3:[97,112],pllfrac2_ssmod_16fft_main_4:[97,112],pllfrac2_ssmod_16fft_main_5:[97,112],pllfrac2_ssmod_16fft_main_6:[97,112],pllfrac2_ssmod_16fft_main_7:[97,112],pllfrac2_ssmod_16fft_main_8:[97,112],pllfrac2_ssmod_16fft_mcu_0:[97,112],pllfrac2_ssmod_16fft_mcu_1:[97,112],pllfrac2_ssmod_16fft_mcu_2:[97,112],pllfracf_ssmod_16fft_main_0:[36,83],pllfracf_ssmod_16fft_main_12:[36,83,97,112],pllfracf_ssmod_16fft_main_14:[36,83],pllfracf_ssmod_16fft_main_1:[36,83],pllfracf_ssmod_16fft_main_2:36,pllfracf_ssmod_16fft_main_3:83,pllfracf_ssmod_16fft_main_4:83,pllfracf_ssmod_16fft_main_8:[36,83],pllfracf_ssmod_16fft_mcu_0:[36,83],pllfracf_ssmod_16fft_mcu_1:83,pllfracf_ssmod_16fft_mcu_2:83,plu:12,pm_bcfg_hash:20,pm_dev_init:29,pm_init:29,pm_sys_reset:29,pmboardcfghash:[20,126],pme_gen_lvl:[50,66],pmmc:5,point:[3,13,17,19,23,24,25,29,121,131],pointer:[5,11,12,22,24,25,26,126],pointrpend:[50,66,82,96,111],polic:[2,13],polici:129,poll:[5,19],pool:13,popul:[2,18,24,25,26,122,126,128,130],por:124,port:[18,19,20,125,128,131],portion:[25,26,129,132],posit:[6,29],possess:122,possibl:[3,5,6,11,13,25,122],post:[25,29],potenti:29,power:[0,3,6,7,13,22,27,30,31,45,46,60,61,77,78,91,92,106,107,131,133],powerdomain:29,pppp:131,pr1_edc0_latch0_in:[35,50,66,96,111],pr1_edc0_latch1_in:[35,50,66,96,111],pr1_edc0_sync0_out:[35,50,66,96,111],pr1_edc0_sync1_out:[35,50,66,96,111],pr1_edc1_latch0_in:[35,50,66,96,111],pr1_edc1_latch1_in:[35,50,66,96,111],pr1_edc1_sync0_out:[35,50,66,96,111],pr1_edc1_sync1_out:[35,50,66,96,111],pr1_host_intr_pend:[50,66,96,111],pr1_host_intr_req:[35,50,66,96,111],pr1_iep0_cap_intr_req:[35,50,66,96,111],pr1_iep0_cmp_intr_req:[35,50,66,96,111],pr1_iep1_cap_intr_req:[35,50,66,96,111],pr1_iep1_cmp_intr_req:[35,50,66,96,111],pr1_rx_sof_intr_req:[50,66,96,111],pr1_slv_intr:[35,50,66,96,111],pr1_tx_sof_intr_req:[50,66,96,111],precaut:22,preclud:25,predefin:[121,123,124],prefix:2,prepar:2,prepend:2,present:[2,3,5,12,19,23,26,29,122,131],preserv:20,presum:22,prevent:[6,13,15,24,25,121,124,125,129,131],previou:121,previous:13,prf:122,primari:[2,18,19,25,26,121,129],prime:23,primer:[127,133],print:[29,131],print_freq:5,printf:5,prior:[5,6,8,12,13,29],prioriti:[2,12,22,25,29],priv:[16,20,29,128],privat:[126,128,130],privid:122,priviledg:2,privileg:[2,20,33,48,64,80,94,109,125,131],privilig:122,probabl:13,proc_access_list:26,proc_access_mast:26,proc_access_secondari:26,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133],proc_id:13,proce:131,procedur:[122,131],proceess:18,process:[0,2,3,5,6,7,8,9,11,12,13,16,18,19,20,22,26,34,41,43,49,56,58,65,72,74,81,88,89,95,102,103,110,117,118,123,124,128,130,131,132],processor:[0,2,4,8,20,22,25,34,43,49,58,65,74,76,81,89,95,103,110,118,131,132],processor_access_list:26,processor_acl_list:26,processor_id:[13,26],produc:122,product:[24,121,131],profil:22,program:[2,6,8,9,10,11,12,16,17,20,24,25,26,29,36,51,67,83,97,112,128,132],programm:[11,15,124],programmed_st:[5,6],progress:29,project:25,prompt:[20,128,131],proper:[2,24],properli:[24,29],protect:[0,24,26,121,122,124,125,126,128,130,132],protocol:[2,12,131],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,131],proxi:[0,2,4,5,8,10,12,16,22,26,29,76,125],proxy_cfg:[9,29],proxy_cfg_respons:9,proxy_init:29,proxy_oes_get:29,proxy_oes_set:29,psc:[6,13,24,29],psc_inv_data:29,pseudo:[5,122],pseudorandom:122,psi:[0,2,4,12,29,76],psil:[10,129],psil_dst_thread:29,psil_init:29,psil_pair:29,psil_read:29,psil_src_thread:29,psil_src_thread_p:29,psil_thread:29,psil_thread_cfg_reg_addr:29,psil_thread_cfg_reg_val_hi:29,psil_thread_cfg_reg_val_lo:29,psil_thread_dis:29,psil_thread_en:29,psil_to:12,psil_to_tout:12,psil_to_tout_cnt:12,psil_unpair:29,psil_writ:29,psinfo:29,psuedo:5,pub:[20,128],pub_boardcfg_rm_tisci:25,pulsar_0:[48,64,80,94,109],pulsar_1:[48,64,80,94,109],purpos:[0,13,20,29,34,49,65,81,95,110,122,123,124,126,129,131],put:[29,128],put_aesenc_bmek:128,put_aesenc_bmpkh:128,put_aesenc_smek:128,put_aesenc_smpkh:128,put_enc_aes_kei:128,put_enc_bmpk_signed_aes_kei:128,put_enc_smpk_signed_aes_kei:128,put_iv_aesenc_bmek:128,put_iv_aesenc_bmpkh:128,put_iv_aesenc_smek:128,put_iv_aesenc_smpkh:128,put_rs_aesenc_bmek:128,put_rs_aesenc_bmpkh:128,put_rs_aesenc_smek:128,put_rs_aesenc_smpkh:128,put_size_aesenc_bmek:128,put_size_aesenc_bmpkh:128,put_size_aesenc_smek:128,put_size_aesenc_smpkh:128,put_size_enc_a:128,put_size_enc_bmpk_signed_a:128,put_size_enc_smpk_signed_a:128,qmode:11,qos:12,qqqq:131,queri:[5,15,16,25,124],query_freq_resp:5,question:16,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,24,25,26,29],quick:[121,123],quietli:[11,12],quirk:0,r5_0:[34,49,58,65,74,81,95,110],r5_1:[34,49,58,65,74,95,110],r5_2:[49,58,65,74],r5_3:[49,58,65,74],r5_cl0_c0:[52,68,131],r5_cl0_c1:[52,68,131],r5_lpsc:13,r5_reset:13,r5f:[0,2,13,36,83,97,112],r5fss0_core0:[37,43,84,89,98,103,113,118],r5fss0_core1:[37,43,84,89,98,103,113,118],r5fss1_core0:[37,43,98,103,113,118],r5fss1_core1:[37,43,98,103,113,118],ra_init:29,ra_inst:25,ram:[3,9,13],random:[20,122,126,128,130,131],randomli:122,randomstr:[20,126],rang:[3,5,9,11,12,19,22,29,32,35,39,40,41,47,49,50,53,54,55,56,62,65,66,69,70,71,72,79,82,85,86,87,88,93,96,99,100,101,102,108,111,114,115,116,117],range_num:25,range_num_sec:25,range_start:25,range_start_sec:25,rapidli:5,rare:5,rat:13,rat_exp_intr:[96,111],rate:[5,13],rather:5,rational:13,raw:126,rchan_rcfg:12,rchan_rcq:12,rchan_rflow_rng:12,rchan_rpri_ctrl:12,rchan_rst_sch:12,rchan_thrd_id:10,read:[2,3,9,11,12,13,14,17,19,21,24,26,29,33,36,43,48,51,58,64,67,74,80,83,89,94,97,103,109,112,118,121,122,125,128,129,131,132],readabl:[3,29,30,45,60,77,91,106],readback:125,readi:[3,13,23],real:[5,8,10,11,12,25],realli:121,reamin:26,reason:[11,13,22,24,25,121,124],reboot:[29,122,124],rec_intr_pend:[50,66,82,96,111],receipt:[24,26],receiv:[2,3,5,10,13,22,26,29,32,47,50,62,66,79,82,93,96,108,111,122,132],recept:25,reciev:[0,23],recommend:[22,24,25,121,122],reconfigur:[7,22,24],record:11,recov:13,recoveri:[7,13,26],reduc:[25,26,126],ref:[8,10,11,12,25],refer:[0,2,5,6,13,17,22,23,24,25,26,33,36,48,51,64,67,80,83,94,97,109,112,121,123,124,125,128,129,130,131],reflect:[20,23,24,25,131],refresh:124,regard:[0,2,6,12],regardless:[5,6],region:[0,9,10,11,12,29,123,124,129,132],regist:[2,5,8,9,11,12,13,14,15,16,19,20,24,25,26,29,36,51,67,83,97,112,122,124],regular:[22,25],reject:[12,22,25,32,35,40,47,50,53,55,62,66,69,71,79,82,85,87,93,96,99,101,108,111,114,116],rel:5,relat:[12,122,129],relationship:3,releas:[0,2,6,25,122,129,132],release_processor:13,relev:[13,20,121],reli:126,relinquish:13,reloc:3,remain:[0,3,5,19,24,26,121,125,126,131],remot:10,remov:[22,132],reorder:131,repeat:[19,121],replac:[11,20,123,128],repons:0,report:[13,25,29,131],repres:[5,25,29,30,31,34,37,41,43,45,46,49,52,56,58,60,61,65,68,72,74,77,78,81,84,88,89,91,92,95,98,102,103,106,107,110,113,117,118],represent:20,reprogram:125,req:[20,128,131],req_distinguished_nam:[20,128,131],request:[0,3,5,6,7,10,14,15,16,17,18,21,22,23,24,25,26,29,32,35,39,40,47,50,53,54,55,62,66,69,70,71,79,82,85,86,87,93,96,99,100,101,108,111,114,115,116,122,132],request_processor:13,requir:[0,2,5,6,8,11,13,16,18,19,20,22,24,25,26,29,32,35,39,40,47,50,53,54,55,62,66,69,70,71,79,82,85,86,87,93,96,99,100,101,108,111,114,115,116,121,122,123,125,126,128,129,130,131,132],requisit:5,resasg:25,resasg_entri:25,resasg_entries_s:25,resasg_firewall_cfg:29,resasg_fwl_ch:29,resasg_fwl_id:29,resasg_subtype_bcdma_block_copy_chan:41,resasg_subtype_bcdma_ring_block_copy_chan:41,resasg_subtype_bcdma_ring_split_tr_rx_chan:41,resasg_subtype_bcdma_ring_split_tr_tx_chan:41,resasg_subtype_bcdma_split_tr_rx_chan:41,resasg_subtype_bcdma_split_tr_tx_chan:41,resasg_subtype_global_event_sevt:[41,56,72,88,102,117],resasg_subtype_global_event_trigg:[41,56,72,88,102,117],resasg_subtype_ia_bcdma_chan_data_completion_o:41,resasg_subtype_ia_bcdma_chan_error_o:41,resasg_subtype_ia_bcdma_chan_ring_completion_o:41,resasg_subtype_ia_bcdma_rx_chan_data_completion_o:41,resasg_subtype_ia_bcdma_rx_chan_error_o:41,resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:41,resasg_subtype_ia_bcdma_tx_chan_data_completion_o:41,resasg_subtype_ia_bcdma_tx_chan_error_o:41,resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:41,resasg_subtype_ia_pktdma_rx_chan_error_o:41,resasg_subtype_ia_pktdma_rx_flow_completion_o:41,resasg_subtype_ia_pktdma_rx_flow_firewall_o:41,resasg_subtype_ia_pktdma_rx_flow_starvation_o:41,resasg_subtype_ia_pktdma_tx_chan_error_o:41,resasg_subtype_ia_pktdma_tx_flow_completion_o:41,resasg_subtype_ia_timermgr_evt_o:41,resasg_subtype_ia_vint:[41,56,72,88,102,117],resasg_subtype_ir_output:[41,56,72,88,102,117],resasg_subtype_pktdma_cpsw_rx_chan:41,resasg_subtype_pktdma_cpsw_tx_chan:41,resasg_subtype_pktdma_flow_cpsw_rx_chan:41,resasg_subtype_pktdma_flow_icssg_0_rx_chan:41,resasg_subtype_pktdma_flow_icssg_1_rx_chan:41,resasg_subtype_pktdma_flow_saul_rx_0_chan:41,resasg_subtype_pktdma_flow_saul_rx_1_chan:41,resasg_subtype_pktdma_flow_saul_rx_2_chan:41,resasg_subtype_pktdma_flow_saul_rx_3_chan:41,resasg_subtype_pktdma_flow_unmapped_rx_chan:41,resasg_subtype_pktdma_icssg_0_rx_chan:41,resasg_subtype_pktdma_icssg_0_tx_chan:41,resasg_subtype_pktdma_icssg_1_rx_chan:41,resasg_subtype_pktdma_icssg_1_tx_chan:41,resasg_subtype_pktdma_ring_cpsw_rx_chan:41,resasg_subtype_pktdma_ring_cpsw_tx_chan:41,resasg_subtype_pktdma_ring_icssg_0_rx_chan:41,resasg_subtype_pktdma_ring_icssg_0_tx_chan:41,resasg_subtype_pktdma_ring_icssg_1_rx_chan:41,resasg_subtype_pktdma_ring_icssg_1_tx_chan:41,resasg_subtype_pktdma_ring_saul_rx_0_chan:41,resasg_subtype_pktdma_ring_saul_rx_1_chan:41,resasg_subtype_pktdma_ring_saul_rx_2_chan:41,resasg_subtype_pktdma_ring_saul_rx_3_chan:41,resasg_subtype_pktdma_ring_saul_tx_0_chan:41,resasg_subtype_pktdma_ring_saul_tx_1_chan:41,resasg_subtype_pktdma_ring_unmapped_rx_chan:41,resasg_subtype_pktdma_ring_unmapped_tx_chan:41,resasg_subtype_pktdma_saul_rx_0_chan:41,resasg_subtype_pktdma_saul_rx_1_chan:41,resasg_subtype_pktdma_saul_rx_2_chan:41,resasg_subtype_pktdma_saul_rx_3_chan:41,resasg_subtype_pktdma_saul_tx_0_chan:41,resasg_subtype_pktdma_saul_tx_1_chan:41,resasg_subtype_pktdma_unmapped_rx_chan:41,resasg_subtype_pktdma_unmapped_tx_chan:41,resasg_subtype_proxy_proxi:[56,72,88,102,117],resasg_subtype_ra_error_o:[41,56,72,88,102,117],resasg_subtype_ra_generic_ipc:41,resasg_subtype_ra_gp:[56,72,88,102,117],resasg_subtype_ra_monitor:[25,56,72,88,102,117],resasg_subtype_ra_udmap_rx:[56,72,88,102,117],resasg_subtype_ra_udmap_rx_h:[56,72,88,102,117],resasg_subtype_ra_udmap_rx_uh:[88,102,117],resasg_subtype_ra_udmap_tx:[56,72,88,102,117],resasg_subtype_ra_udmap_tx_ext:[56,72,102,117],resasg_subtype_ra_udmap_tx_h:[56,72,88,102,117],resasg_subtype_ra_udmap_tx_uh:[88,102,117],resasg_subtype_ra_virtid:[41,56,72,88,102,117],resasg_subtype_udmap_global_config:[41,56,72,88,102,117],resasg_subtype_udmap_invalid_flow_o:[56,72,88,102,117],resasg_subtype_udmap_rx_chan:[56,72,88,102,117],resasg_subtype_udmap_rx_flow_common:[56,72,88,102,117],resasg_subtype_udmap_rx_hchan:[56,72,88,102,117],resasg_subtype_udmap_rx_uhchan:[88,102,117],resasg_subtype_udmap_tx_chan:[56,72,88,102,117],resasg_subtype_udmap_tx_echan:[56,72,102,117],resasg_subtype_udmap_tx_hchan:[56,72,88,102,117],resasg_subtype_udmap_tx_uhchan:[88,102,117],resasg_utyp:29,resasg_validate_host:29,resasg_validate_resourc:29,resend:[7,19],resent:19,reserv:[2,3,5,6,11,12,13,17,20,24,25,29,32,35,39,40,47,50,53,54,55,62,66,69,70,71,79,82,85,86,87,93,96,99,100,101,108,111,114,115,116,129,131],reserved_cfg_entri:26,reset:[2,4,5,6,13,19,20,29,105,120,123,124,130],resetdon:29,resetvec:20,resid:8,resourc:[0,3,6,7,13,16,22,26,27,31,32,33,35,40,44,46,47,48,49,50,53,55,59,61,62,64,65,66,69,71,75,76,78,79,80,82,85,87,90,92,93,94,96,99,101,104,107,108,109,111,114,116,119,121,132,133],resource_get:29,resource_get_range_num:29,resource_get_range_start:29,resource_get_secondary_host:29,resource_get_subtyp:29,resource_get_typ:29,respect:126,respfreq_hz:5,respon:15,respond:[3,5],respons:[0,3,5,6,7,10,13,14,16,17,18,19,21,22,23,24,25,26,29,43,58,74,89,103,118,121,122,123,124,132],rest:[0,2,13,125,126,131],restor:[5,13],restrict:[12,29,125,129],result:[2,5,8,9,11,12,25,29,41,56,72,88,102,117,122,125],ret:5,retain:122,retent:[5,6,29],retention_get:29,retention_put:29,retriev:[3,6,11,16,25,29],reus:20,rev:25,revers:5,review:19,revis:[25,26,124,126,130],rflow_rf:12,rflow_rfa:12,rflow_rfb:12,rflow_rfc:12,rflow_rfd:12,rflow_rff:12,rflow_rfg:12,rflow_rfh:12,rflowfwstat:12,rflowfwstat_pend:12,rgx:[95,110],right:[5,25],ring:[0,2,4,8,12,22,29,35,50,66,76,82,96,111,125,132],ring_ba_hi:11,ring_ba_lo:11,ring_ba_lo_hi:29,ring_ba_lo_lo:29,ring_configur:29,ring_control2:11,ring_count_hi:29,ring_count_lo:29,ring_get_cfg:29,ring_mod:29,ring_mon_cfg:[11,29],ring_mon_cfg_respons:11,ring_monitor_mod:29,ring_monitor_queu:29,ring_monitor_sourc:29,ring_oes_get:29,ring_oes_set:29,ring_orderid:[11,29],ring_siz:[11,29],ring_validate_index:29,ring_virtid:29,ringacc:11,ringacc_control:11,ringacc_data0:11,ringacc_data1:11,ringacc_occ_j:11,ringacc_queu:11,rm_bcfg_hash:20,rm_boardcfg:25,rm_core_init:29,rm_init:29,rmboardcfghash:[20,126],role:22,rollback:[0,20,26,126,130],rom:[18,20,24,27,36,51,67,83,97,112,126,128,131,133],rom_msg_cert_auth_fail:23,rom_msg_cert_auth_pass:23,rom_msg_m3_to_r5_m3fw_result:23,rom_msg_r5_to_m3_m3fw:23,root:[0,2,18,22,25,124,125,126,128,131],round:22,rout:[12,25,29],router:[0,2,8,25],routin:122,row:[63,124],row_idx:15,row_mask:15,row_soft_lock:15,row_val:15,rsa:0,rsdv2:20,rsdv3:20,rsvd1:20,rsvd2:20,rsvd3:20,rsvd:[2,26],rto:[0,2],rule:[20,25],rules_fil:25,run:[0,2,3,5,13,19,23,25,121,122,124,125,131,132],runtim:[4,19,25,26,29,44,59,75,76,90,104,119,130,131],rwcd:[33,48,64,80,94,109],rwd:[33,48,64,80,94,109],rx_atyp:12,rx_burst_siz:12,rx_chan:[47,62,79,93,108],rx_chan_typ:12,rx_desc_typ:12,rx_dest_qnum:12,rx_dest_tag_hi:12,rx_dest_tag_hi_sel:12,rx_dest_tag_lo:12,rx_dest_tag_lo_sel:12,rx_einfo_pres:12,rx_error_handl:12,rx_fdq0_sz0_qnum:12,rx_fdq0_sz1_qnum:12,rx_fdq0_sz2_qnum:12,rx_fdq0_sz3_qnum:12,rx_fdq1_qnum:12,rx_fdq1_sz0_qnum:12,rx_fdq2_qnum:12,rx_fdq2_sz0_qnum:12,rx_fdq3_qnum:12,rx_fdq3_sz0_qnum:12,rx_fetch_siz:12,rx_hchan:[47,62,79,93,108],rx_ignore_long:12,rx_ignore_short:12,rx_orderid:12,rx_pause_on_err:12,rx_prioriti:12,rx_ps_locat:12,rx_psinfo_pres:12,rx_qo:12,rx_sched_prior:12,rx_size_thresh0:12,rx_size_thresh1:12,rx_size_thresh2:12,rx_size_thresh_en:12,rx_sop_offset:12,rx_src_tag_hi:12,rx_src_tag_hi_sel:12,rx_src_tag_lo:12,rx_src_tag_lo_sel:12,rx_uhchan:[79,93,108],rxcq_qnum:12,sa2:2,sa2ul:[14,127,132,133],sa2ul_dkek_key_len:14,sa2ul_inst:14,sa_ul_pka:[50,66,96,111],sa_ul_trng:[50,66,96,111],safeti:[0,123],salt:[20,126],same:[0,2,5,6,11,19,25,26,29,34,49,65,81,95,105,110,120,122,124,126,131],sane:13,satisfi:5,saul0_rx:[39,54,70],saul0_tx:[39,54,70],saul_rx_0_chan:[32,40],saul_rx_1_chan:[32,40],saul_rx_2_chan:[32,40],saul_rx_3_chan:[32,40],saul_tx_0_chan:[32,40],saul_tx_1_chan:[32,40],save:11,sbl:23,scalabl:25,scale:22,scaling_factor:22,scaling_profil:22,scan:13,scenario:[0,13],schedul:[12,25,29],scheme:121,sci:[2,15,16,18,22,23,24,26,29],sciserv:0,script:25,sdbg_debug_ctrl:20,sdk:2,search:5,sec:[19,131],sec_bcfg_enc_iv:20,sec_bcfg_enc_r:20,sec_bcfg_hash:20,sec_bcfg_key_derive_index:20,sec_bcfg_key_derive_salt:20,sec_bcfg_ver:20,sec_boot_ctrl:20,sec_debug_core_sel:20,secboardcfghash:[20,126],secboardcfgv:[20,126],second:[13,25],secondari:[8,25,29],secondary_host:[8,25],secondarybootload:23,secproxi:22,secreci:122,secret:[24,26,132],section:[2,11,12,13,20,23,25,26,30,32,33,35,39,40,45,47,48,50,53,54,55,60,62,64,66,69,70,71,77,79,80,82,85,86,87,91,93,94,96,99,100,101,106,108,109,111,114,115,116,121,122,125,129,130,131],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,22,23,24,25,27,28,30,31,32,33,34,35,36,37,38,39,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,75,76,77,78,79,80,81,82,83,84,85,86,87,88,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,127,129,133],see:[3,5,6,12,13,14,18,19,20,25,26,29,43,58,74,89,103,118,122,124,125,126,131],select:[5,11,22,29,131],selector:[12,29],self:13,send:[2,3,5,11,22,23,24,25,26,29,41,56,72,88,102,117,125],send_receive_with_timeout:5,sender:[2,132],sensit:[121,129],sent:[2,3,5,21,22,23,24,25,26,29,36,51,67,83,97,112,125,126,132],separ:[0,2,11,13,22,25,26,122,126],seq:2,sequenc:[2,3,5,20,23,24,25,44,59,75,90,104,119,121,126,128,131,132],serv:[22,25],server:23,servic:[0,2,23,25,26,121,129],set:[0,2,3,5,6,9,10,11,12,15,19,20,22,24,25,26,29,36,44,51,59,67,75,83,90,97,104,112,119,121,122,124,125,126,128,129,131,132],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:29,set_processor_config:[13,20],set_processor_control:13,set_processor_suspend_readi:13,setup:[5,9,13,124],sever:3,sevt:[35,50,66,82,96,111],sfals:8,sgx544:[49,65],sha2:[0,20,126,130],sha512:131,sha:[20,128],shall:[13,121],share:[3,6,25,47,62,79,93,108,122,131],shatyp:20,shavalu:20,she:0,shift:12,should:[2,5,13,18,19,20,23,25,29,37,52,68,84,98,113,121,131],show:[20,25,126,131,132],shown:[2,20,25,125,126,130,131],shutdown:13,side:[14,21,121,122,124,128,132],sigend:128,sign:[18,19,22,24,25,26,127,128,131,133],signatur:[19,131],significand:29,signing_config:131,silicon:[13,24],similar:[2,13,121,125,131],similarli:5,simpl:16,simplest:121,simplifi:5,simutan:22,sinc:[0,2,6,13,22,24,121],singl:[13,23,25,29,122,124,126,131],single_cor:13,singlecore_onli:13,situat:[23,122],size:[3,11,13,14,19,20,22,24,25,26,29,122,128],size_byt:11,sizeof:[5,22],skip:131,slave:[2,125],slight:0,slightli:6,slot:[33,48,64,80,94,109],small:5,smaller:124,smek:128,smpk:[128,131],smpkh:128,snapshot:5,snippet:5,snoop:13,soc:[0,2,3,5,6,7,8,9,10,11,12,13,19,20,22,23,24,25,26,29,31,32,34,35,36,37,39,40,41,42,43,44,46,47,49,50,51,52,53,54,55,56,57,58,59,61,62,63,65,66,67,68,69,70,71,72,73,74,75,78,79,81,82,83,84,85,86,87,88,89,90,92,93,95,96,97,98,99,100,101,102,103,104,105,107,108,110,111,112,113,114,115,116,117,118,119,120,121,123,124,125,128,129,132,133],soc_doc_am6_public_host_desc_host_list:22,soc_events_in:[96,111],soc_events_in_64:[103,118],soc_events_in_65:[103,118],soc_events_in_66:[103,118],soc_events_in_67:[103,118],soc_events_in_68:[103,118],soc_events_in_69:[103,118],soc_events_in_70:[103,118],soc_events_in_71:[103,118],soc_events_in_72:[103,118],soc_events_in_732:[103,118],soc_events_in_733:[103,118],soc_events_in_734:[103,118],soc_events_in_735:[103,118],soc_events_in_73:[103,118],soc_events_out_level:[96,111],soc_phys_addr_t:16,soc_uid:18,soft:124,softwar:[2,3,7,19,22,23,24,25,121,122,124,125,126,129,130,131],some:[5,6,8,9,11,12,13,22,31,32,34,35,39,40,46,47,49,50,53,54,55,61,62,65,66,69,70,71,78,79,81,82,85,86,87,92,93,95,96,99,100,101,107,108,110,111,114,115,116,125,130,132],soon:122,sop:29,sort:25,sound:121,sourc:[5,6,8,10,11,12,29,30,45,60,77,91,106,126],space:5,span:[121,125],special:[6,13,30,45,60,77,91,106,131],specif:[0,2,3,5,6,12,14,15,18,20,21,22,23,24,25,29,32,35,39,40,44,47,50,53,54,55,59,62,66,69,70,71,75,79,82,85,86,87,90,93,96,99,100,101,104,105,108,111,114,115,116,119,120,121,122,123,124,125,131,132,133],specifi:[8,10,11,12,13,15,16,18,19,20,21,22,23,24,25,26,29,30,31,34,45,46,49,60,61,65,77,78,81,91,92,95,106,107,110,124,126,131,132],spectrum:5,speed:121,spi:[35,50,66,82,96,111],spi_64:[43,89,103,118],spi_65:[43,89,103,118],spi_66:[43,89,103,118],spi_67:[43,89,103,118],spi_68:[89,103,118],spi_69:[89,103,118],spi_70:[89,103,118],spi_71:[89,103,118],spi_72:[89,103,118],spi_732:[103,118],spi_733:[103,118],spi_734:[103,118],spi_735:[103,118],spi_73:[89,103,118],spl:23,split:[0,12,13],split_tr_rx_chan:[32,40],split_tr_tx_chan:[32,40],spmkh:128,spread:5,sproxi:[43,58,74,89,103,118],sproxy_priv:[33,48,64,80,94,109],sr1:[125,133],sr2:133,sram:[3,13,22,23,25,26],src_id:8,src_index:8,src_thread:10,ss_device_id:29,ssc:5,ssclk_mode_div_clk_mode_valu:13,stabil:0,stabl:13,stack:0,stage:[13,44,59,75,90,104,119,121],stai:6,standalon:[26,124],standard:[0,2,6,8,9,10,11,12,13,17,24,25,26,29,125],standbywfil2:13,start:[3,6,10,12,13,15,16,20,24,25,29,33,41,48,56,64,72,80,88,94,102,109,117,121,131],start_address:16,start_resourc:25,startup:[3,13,16,121],stat_pend:[82,96,111],state:[0,3,5,6,7,11,13,24,25,29,121,124,128,132],state_on:6,state_retent:6,statu:[3,5,8,9,11,12,23,29,34,49,65,81,95,110,124,129,131],status_flags_1:13,status_flags_1_clr_all_wait:13,status_flags_1_clr_any_wait:13,status_flags_1_set_all_wait:13,status_flags_1_set_any_wait:13,steadi:132,steer:[8,25],step:[11,13,19,23,24,25,121,126,128,130,131,132],still:[2,5,24,25,131],stop:13,storag:25,store:[2,5,12,14,24,26,122,124],str:3,stream:0,stricter:129,string:[3,20,29,122,126,130,131],strongli:[24,121],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26],structur:[13,20,23,126,131],strue:8,studio:131,sub:3,sub_vers:3,subhdr:[22,25,26],subject:8,subordin:[11,12],subpath:131,subsect:[2,23,125],subsequ:[19,25,26],subset:[12,21,121],substructur:[24,25],subsystem:[0,2,8,9,10,11,12,29,30,31,45,46,60,61,77,78,91,92,106,107,129],subtyp:[25,29,41,56,72,88,102,117],subvers:29,succe:[5,22],succeed:2,succes:[16,131],success:[2,5,6,10,13,17,19,20,21,126,130],successfulli:[16,131],suffic:[5,131],summari:0,superset:126,superstructur:22,supervisor:[10,11,12,22,26],supervisor_host_id:26,supervisori:26,suppli:[12,30,45,60,77,91,106,125,126,131],support:[0,2,5,11,12,13,14,18,19,20,22,23,24,25,29,41,56,72,88,102,117,124,126,129,130,131,132],suppress:[12,29],sure:[8,12,13,24,25,121],suspend:13,sw_main_warmrst:[105,120],sw_mcu_warmrst:[105,120],swrev:20,swrstdisabl:6,swrv:[20,131],symmetr:[0,122],synchron:11,syncreset:6,syntax:20,sysfw:[0,13,20,23,25,121,123,126,127,133],sysfw_boardcfg_rul:25,sysfw_boardcfg_valid:25,sysfw_boot_seq:20,sysfw_hs_boardcfg:20,sysfw_image_integr:20,sysfw_image_load:20,sysfw_vers:29,sysreset:123,system:[0,1,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,21,23,24,25,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,127,128,129,130,132,133],systemresetwhileconnect:131,sz0:29,sz1:29,sz2:29,sz3:29,tabl:[0,2,6,8,11,12,20,22,23,24,30,33,36,45,48,51,60,64,67,77,80,83,91,94,97,106,109,112,126,129,131],taddr:10,tag:[12,29],take:[0,10,11,22,23,25,26,29,32,33,35,39,40,47,48,50,53,54,55,62,64,66,69,70,71,79,80,82,85,86,87,93,94,96,99,100,101,108,109,111,114,115,116,121,124,125,131,132],taken:[2,24],target:[0,5,9,18,19,20,29,126,128,130,131,132],target_err:[50,66],target_freq_hz:5,task:[11,22],tchan_tcfg:12,tchan_tcq:12,tchan_tcredit:12,tchan_tfifo_depth:12,tchan_thrd_id:10,tchan_tpri_ctrl:12,tchan_tst_sch:12,tcm:13,tcm_rstbase:13,tcu_cmd_sync_ns_intr:[96,111],tcu_cmd_sync_s_intr:[96,111],tcu_event_q_ns_intr:[96,111],tcu_event_q_s_intr:[96,111],tcu_global_ns_intr:[96,111],tcu_global_s_intr:[96,111],tcu_ras_intr:[96,111],tda4vm:0,tda4x:0,tdtype:12,te_init:13,teardown:[12,29],technic:[6,13,125],technolog:20,term:[0,121],termin:[5,25],test_image_enc_iv:20,test_image_enc_r:20,test_image_key_derive_index:20,test_image_key_derive_salt:20,test_image_length:20,test_image_sha512:20,tester:122,texa:[0,4,131,133],text:[22,25,131],than:[5,10,11,12,25,41,56,72,88,102,117,121,131,132],thei:[2,5,11,12,25,29,124,125,126,131,132],them:[23,29,30,45,47,60,62,77,79,91,93,106,108,131],themselv:13,theorit:19,therefor:[10,11,22,25,124],therm_lvl_gt_th1_intr:[96,111],therm_lvl_gt_th2_intr:[96,111],therm_lvl_lt_th0_intr:[96,111],thi:[0,2,3,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,128,129,130,131,132],thing:[34,49,65,81,95,110],those:3,though:[26,34,49,65,81,95,110,121,131],thrd_id:10,thread:[2,25,26,29,129],three:16,threshold:[11,29,43,58,74,89,103,118],through:[2,8,10,11,12,18,19,24,25,26,122,124,125,129,131],throughout:29,throughput:122,thu:[8,22,23,25],thumb:13,ti_bcfg_info:20,ti_enc_info:20,ti_load_info:20,tied:[18,124],tif:[0,2,13],tifek:20,till:24,time:[6,8,10,11,12,13,15,19,23,24,25,26,33,48,64,80,94,109,121,122,124],timedout:13,timeout:[12,13,29],timer_pwm:[35,82,96,111],timermgr_evt:35,tisci:[0,19,20,23,29,30,31,32,33,35,39,40,45,46,47,48,50,53,54,55,60,61,62,64,66,69,70,71,77,78,79,80,82,85,86,87,91,92,93,94,96,99,100,101,106,107,108,109,111,114,115,116,124,125,128,130,132],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,25,26],tisci_msg_:2,tisci_msg_board_config:[22,23,25,29,121],tisci_msg_board_config_pm:[22,23,24,121],tisci_msg_board_config_pm_handl:24,tisci_msg_board_config_pm_req:24,tisci_msg_board_config_pm_resp:24,tisci_msg_board_config_req:22,tisci_msg_board_config_resp:22,tisci_msg_board_config_rm:[23,25,121],tisci_msg_board_config_rm_handl:25,tisci_msg_board_config_rm_req:25,tisci_msg_board_config_rm_resp:25,tisci_msg_board_config_secur:[23,26,121,126],tisci_msg_board_config_security_req:26,tisci_msg_board_config_security_resp:26,tisci_msg_boot_notif:23,tisci_msg_boot_notification_req:[3,23],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[125,129],tisci_msg_data:5,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:16,tisci_msg_fwl_change_owner_info_resp:16,tisci_msg_fwl_get_firewall_region_req:16,tisci_msg_fwl_get_firewall_region_resp:16,tisci_msg_fwl_set_firewall_region_req:16,tisci_msg_fwl_set_firewall_region_resp:16,tisci_msg_get_clock:24,tisci_msg_get_clock_par:24,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[13,24],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:24,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:125,tisci_msg_get_num_clock_par:24,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:124,tisci_msg_get_otp_row_lock_status_req:15,tisci_msg_get_otp_row_lock_status_resp:15,tisci_msg_get_soc_uid:131,tisci_msg_get_soc_uid_req:18,tisci_msg_get_soc_uid_resp:18,tisci_msg_keywriter_req:17,tisci_msg_keywriter_resp:17,tisci_msg_lock_otp_row:124,tisci_msg_lock_otp_row_req:15,tisci_msg_lock_otp_row_resp:15,tisci_msg_open_debug_fwl:131,tisci_msg_open_debug_fwls_req:18,tisci_msg_open_debug_fwls_resp:18,tisci_msg_pm_board_config_pm:24,tisci_msg_proc_auth_boot:[130,132],tisci_msg_proc_auth_boot_req:13,tisci_msg_proc_auth_boot_resp:13,tisci_msg_proc_get_statu:132,tisci_msg_proc_get_status_req:13,tisci_msg_proc_get_status_resp:13,tisci_msg_proc_handov:132,tisci_msg_proc_handover_req:13,tisci_msg_proc_handover_resp:13,tisci_msg_proc_releas:132,tisci_msg_proc_release_req:13,tisci_msg_proc_release_resp:13,tisci_msg_proc_request:132,tisci_msg_proc_request_req:13,tisci_msg_proc_request_resp:13,tisci_msg_proc_set_config:132,tisci_msg_proc_set_config_req:13,tisci_msg_proc_set_config_resp:13,tisci_msg_proc_set_control:132,tisci_msg_proc_set_control_req:13,tisci_msg_proc_set_control_resp:13,tisci_msg_proc_status_wait_req:13,tisci_msg_proc_status_wait_resp:13,tisci_msg_proc_wait_statu:132,tisci_msg_query_freq:[24,36,51,67,83,97,112],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_otp_mmr:124,tisci_msg_read_otp_mmr_req:15,tisci_msg_read_otp_mmr_resp:15,tisci_msg_receiv:29,tisci_msg_rm_board_config_rm:25,tisci_msg_rm_get_resource_rang:25,tisci_msg_rm_get_resource_range_req:25,tisci_msg_rm_get_resource_range_resp:25,tisci_msg_rm_irq_releas:25,tisci_msg_rm_irq_release_req:8,tisci_msg_rm_irq_release_resp:8,tisci_msg_rm_irq_set:25,tisci_msg_rm_irq_set_req:8,tisci_msg_rm_irq_set_resp:8,tisci_msg_rm_proxy_cfg:25,tisci_msg_rm_proxy_cfg_req:9,tisci_msg_rm_proxy_cfg_resp:9,tisci_msg_rm_psil_pair:[25,129],tisci_msg_rm_psil_pair_req:10,tisci_msg_rm_psil_pair_resp:10,tisci_msg_rm_psil_read:25,tisci_msg_rm_psil_read_req:10,tisci_msg_rm_psil_read_resp:10,tisci_msg_rm_psil_unpair:25,tisci_msg_rm_psil_unpair_req:10,tisci_msg_rm_psil_unpair_resp:10,tisci_msg_rm_psil_writ:[25,129],tisci_msg_rm_psil_write_req:10,tisci_msg_rm_psil_write_resp:10,tisci_msg_rm_ring_cfg:25,tisci_msg_rm_ring_cfg_req:11,tisci_msg_rm_ring_cfg_resp:11,tisci_msg_rm_ring_mon_cfg:25,tisci_msg_rm_ring_mon_cfg_req:11,tisci_msg_rm_ring_mon_cfg_resp:11,tisci_msg_rm_udmap_flow_cfg:25,tisci_msg_rm_udmap_flow_cfg_req:12,tisci_msg_rm_udmap_flow_cfg_resp:12,tisci_msg_rm_udmap_flow_deleg:[47,62,79,93,108],tisci_msg_rm_udmap_flow_delegate_req:12,tisci_msg_rm_udmap_flow_delegate_resp:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:25,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:12,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:12,tisci_msg_rm_udmap_gcfg_cfg:25,tisci_msg_rm_udmap_gcfg_cfg_req:12,tisci_msg_rm_udmap_gcfg_cfg_resp:12,tisci_msg_rm_udmap_rx_ch_cfg:25,tisci_msg_rm_udmap_rx_ch_cfg_req:12,tisci_msg_rm_udmap_rx_ch_cfg_resp:12,tisci_msg_rm_udmap_tx_ch_cfg:25,tisci_msg_rm_udmap_tx_ch_cfg_req:12,tisci_msg_rm_udmap_tx_ch_cfg_resp:12,tisci_msg_sa2ul_get_dkek:122,tisci_msg_sa2ul_get_dkek_req:14,tisci_msg_sa2ul_get_dkek_resp:14,tisci_msg_sa2ul_release_dkek:122,tisci_msg_sa2ul_release_dkek_req:14,tisci_msg_sa2ul_release_dkek_resp:14,tisci_msg_sa2ul_set_dkek:122,tisci_msg_sa2ul_set_dkek_req:14,tisci_msg_sa2ul_set_dkek_resp:14,tisci_msg_sec_handov:132,tisci_msg_security_handover_req:21,tisci_msg_security_handover_resp:21,tisci_msg_sender_host_id:29,tisci_msg_set_clock:24,tisci_msg_set_clock_par:24,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:24,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:24,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[24,36,51,67,83,97,112],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[125,129],tisci_msg_soft_lock_otp_write_glob:124,tisci_msg_soft_lock_otp_write_global_req:15,tisci_msg_soft_lock_otp_write_global_resp:15,tisci_msg_sys_reset:[24,123],tisci_msg_sys_reset_req:7,tisci_msg_sys_reset_resp:7,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:8,tisci_msg_value_rm_dst_id_valid:8,tisci_msg_value_rm_global_event_valid:8,tisci_msg_value_rm_ia_id_valid:8,tisci_msg_value_rm_mon_data0_val_valid:11,tisci_msg_value_rm_mon_data1_val_valid:11,tisci_msg_value_rm_mon_mode_dis:11,tisci_msg_value_rm_mon_mode_push_pop:11,tisci_msg_value_rm_mon_mode_starv:11,tisci_msg_value_rm_mon_mode_threshold:11,tisci_msg_value_rm_mon_mode_valid:11,tisci_msg_value_rm_mon_mode_watermark:11,tisci_msg_value_rm_mon_queue_valid:11,tisci_msg_value_rm_mon_source_valid:11,tisci_msg_value_rm_mon_src_accum_q_s:11,tisci_msg_value_rm_mon_src_elem_cnt:11,tisci_msg_value_rm_mon_src_head_pkt_s:11,tisci_msg_value_rm_ring_addr_hi_valid:11,tisci_msg_value_rm_ring_addr_lo_valid:11,tisci_msg_value_rm_ring_asel_valid:11,tisci_msg_value_rm_ring_count_valid:11,tisci_msg_value_rm_ring_mode_credenti:11,tisci_msg_value_rm_ring_mode_messag:11,tisci_msg_value_rm_ring_mode_qm:11,tisci_msg_value_rm_ring_mode_r:11,tisci_msg_value_rm_ring_mode_valid:11,tisci_msg_value_rm_ring_order_id_valid:11,tisci_msg_value_rm_ring_size_128b:11,tisci_msg_value_rm_ring_size_16b:11,tisci_msg_value_rm_ring_size_256b:11,tisci_msg_value_rm_ring_size_32b:11,tisci_msg_value_rm_ring_size_4b:11,tisci_msg_value_rm_ring_size_64b:11,tisci_msg_value_rm_ring_size_8b:11,tisci_msg_value_rm_ring_size_valid:11,tisci_msg_value_rm_ring_virtid_valid:11,tisci_msg_value_rm_udmap_ch_atype_intermedi:12,tisci_msg_value_rm_udmap_ch_atype_non_coher:12,tisci_msg_value_rm_udmap_ch_atype_phi:12,tisci_msg_value_rm_udmap_ch_atype_valid:12,tisci_msg_value_rm_udmap_ch_atype_virtu:12,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_valid:12,tisci_msg_value_rm_udmap_ch_chan_type_valid:12,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:12,tisci_msg_value_rm_udmap_ch_fetch_size_max:12,tisci_msg_value_rm_udmap_ch_fetch_size_valid:12,tisci_msg_value_rm_udmap_ch_order_id_max:12,tisci_msg_value_rm_udmap_ch_order_id_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:12,tisci_msg_value_rm_udmap_ch_pause_on_error_en:12,tisci_msg_value_rm_udmap_ch_priority_max:12,tisci_msg_value_rm_udmap_ch_priority_valid:12,tisci_msg_value_rm_udmap_ch_qos_max:12,tisci_msg_value_rm_udmap_ch_qos_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:12,tisci_msg_value_rm_udmap_ch_sched_prior_high:12,tisci_msg_value_rm_udmap_ch_sched_prior_low:12,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:12,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:12,tisci_msg_value_rm_udmap_ch_sched_priority_valid:12,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:12,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:12,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:12,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:12,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_block_v:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:12,tisci_msg_value_rm_udmap_ch_type_packet:12,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:12,tisci_msg_value_rm_udmap_flow_delegate_clear:12,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:12,tisci_msg_value_rm_udmap_flow_delegate_host_valid:12,tisci_msg_value_rm_udmap_flow_desc_type_valid:12,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:12,tisci_msg_value_rm_udmap_flow_einfo_present_valid:12,tisci_msg_value_rm_udmap_flow_error_handling_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_ps_location_valid:12,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:12,tisci_msg_value_rm_udmap_flow_sop_offset_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:12,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:12,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:12,tisci_msg_value_rm_udmap_rx_ch_packet_except:12,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:12,tisci_msg_value_rm_udmap_rx_flow_desc_host:12,tisci_msg_value_rm_udmap_rx_flow_desc_mono:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:12,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_err_drop:12,tisci_msg_value_rm_udmap_rx_flow_err_retri:12,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:12,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:12,tisci_msg_value_rm_udmap_rx_flow_sop_max:12,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_src_select_non:12,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:12,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:12,tisci_msg_value_rm_unused_secondary_host:25,tisci_msg_value_rm_vint_status_bit_index_valid:8,tisci_msg_value_rm_vint_valid:8,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_otp_row:124,tisci_msg_write_otp_row_req:15,tisci_msg_write_otp_row_resp:15,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todo:126,togeth:12,toler:[5,22],tool:[25,131],top:[13,23,26],topic:[0,133],total:[11,13,14,63,122,129],toward:132,trace:[0,8,22,125,133],trace_data_vers:29,trace_dst:22,trace_dst_en:22,trace_dst_itm:22,trace_dst_mem:22,trace_dst_uart0:22,trace_src:22,trace_src_bas:22,trace_src_en:22,trace_src_pm:22,trace_src_rm:22,trace_src_sec:22,trace_src_supr:22,trace_src_us:22,track:[2,121],tradit:0,transact:[19,122,125],transfer:[2,12,16,26,125,131],transit:[6,29,129],translat:8,transmit:[2,10,29,50,66,82,96,111],transmitt:2,travers:125,treatment:12,tree:[24,26],tremend:0,tri:13,tricki:122,trigger:[8,35,50,66,82,96,111],tripl:22,trivial:13,trm:[12,13,16,23,33,48,64,80,94,109,125,129],trng:129,trust:[0,2,18,19,22,124,126,131],tune:26,turn:[6,13,29],tweak:[24,36,51,67,83,97,112],two:[2,13,19,22,25,121,124,125,126,131,132],tx_atyp:12,tx_burst_siz:12,tx_chan:[47,62,79,93,108],tx_chan_typ:12,tx_credit_count:12,tx_echan:[47,62,93,108],tx_fetch_siz:12,tx_filt_einfo:12,tx_filt_psword:12,tx_hchan:[47,62,79,93,108],tx_orderid:12,tx_pause_on_err:12,tx_prioriti:12,tx_qo:12,tx_sched_prior:12,tx_supr_tdpkt:12,tx_tdtype:12,tx_uhchan:[79,93,108],txcq_qnum:12,txt:131,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,23,24,25,26,29,32,39,40,47,54,55,62,70,71,76,79,86,87,93,100,101,108,115,116,121,123,126],typic:[0,5,6,11,13,34,49,65,81,95,110,121,131],u16:[2,3,8,9,10,11,12,16,20,22,24,25,26],u32:[2,3,5,6,8,9,10,11,12,13,15,16,17,18,20,22,23,24,25,26,29],u64:[5,18,20],uart0:22,uart:[24,29,121],udma:[0,12,50,66,82,96,111,125],udma_ch_atyp:29,udma_ch_burst_s:29,udma_ch_cq_qnum:29,udma_ch_fetch_s:29,udma_ch_orderid:29,udma_ch_pause_on_err:29,udma_ch_prior:29,udma_ch_qo:29,udma_ch_sched_prior:29,udma_ch_thread_id:29,udma_ch_typ:29,udma_flow_desc_typ:29,udma_flow_dest_tag_sel:29,udma_flow_rx_dest_qnum:29,udma_flow_rx_einfo_pres:29,udma_flow_rx_error_handl:29,udma_flow_rx_fdq0_sz0_qnum:29,udma_flow_rx_fdq0_sz1_qnum:29,udma_flow_rx_fdq0_sz2_qnum:29,udma_flow_rx_fdq0_sz3_qnum:29,udma_flow_rx_fdq1_qnum:29,udma_flow_rx_fdq2_qnum:29,udma_flow_rx_fdq3_qnum:29,udma_flow_rx_ps_loc:29,udma_flow_rx_psinfo_pres:29,udma_flow_rx_size_thresh_en:29,udma_flow_rx_sop_offset:29,udma_flow_src_tag_sel:29,udma_rx_ch_flow_id_count:29,udma_rx_ch_flow_id_start:29,udma_rx_ch_ignore_long:29,udma_rx_ch_ignore_short:29,udma_tx_ch_credit_count:29,udma_tx_ch_fdepth:29,udma_tx_ch_filt_einfo:29,udma_tx_ch_filt_psword:29,udma_tx_ch_supr_tdpkt:29,udma_tx_ch_tdtyp:29,udma_utc_ctrl:25,udmap0_cfgstrm_tx:[54,70,86,100,115],udmap0_rx:[54,70],udmap0_trstrm_tx:[54,70,86,100,115],udmap0_tx:[54,70],udmap:[2,4,8,10,11,25,29],udmap_flow_cfg:29,udmap_flow_get_cfg:29,udmap_flow_sz_cfg:29,udmap_flow_sz_get_cfg:29,udmap_gcfg_cfg:[12,29],udmap_gcfg_cfg_respons:12,udmap_gcfg_get_cfg:29,udmap_init:29,udmap_oes_get:29,udmap_oes_set:29,udmap_rx:[54,55,70,71,87,101,116],udmap_rx_ch_cfg:29,udmap_rx_ch_get_cfg:29,udmap_rx_ch_set_thrd_id:29,udmap_rx_h:[55,71,87,101,116],udmap_rx_uh:[87,101,116],udmap_tx:[54,55,70,71,87,101,116],udmap_tx_ch_cfg:29,udmap_tx_ch_get_cfg:29,udmap_tx_ch_set_thrd_id:29,udmap_tx_ext:[55,71,101,116],udmap_tx_h:[55,71,87,101,116],udmap_tx_uh:[87,101,116],ufs_intr:[96,111],uid:[20,26],uid_len_word:18,uint32_t:5,unabl:131,unavail:132,unawar:2,undefin:[25,125],under:[2,24,25,125],underli:[5,124,125],understand:[2,3,26,121],understood:[36,51,67,83,97,112],unencrypt:128,unifi:0,uniqu:[0,18,19,20,22,24,25,29,33,41,48,56,64,72,80,88,94,102,109,117,122],unit:[0,12,22],unknown:12,unless:[5,13,131],unlock:[0,18,19,20,24],unmap:[8,29],unmapped_rx_chan:[32,40],unmapped_tx_chan:[32,40],unown:129,unpair:[29,129],unprivileg:125,unrel:125,unsign:[22,25,126],unsuccess:19,unsupport:26,until:[3,13,19,24,25,26,29,122,124,126,130],unus:[5,9,10,16,25,26,29],updat:[13,20,24,25,126,129,131],upfront:121,upon:[25,26,121],upper:[11,20,29],upto:13,url:25,usag:[2,14,16,18,21,23,29,122,123],usart_irq:[50,66,82,96,111],uscif:131,use:[0,2,3,6,7,9,10,11,12,13,17,20,22,25,26,29,32,34,35,39,40,44,47,49,50,53,54,55,59,62,65,66,69,70,71,75,79,81,82,85,86,87,90,93,95,96,99,100,101,104,108,110,111,114,115,116,119,121,122,123,124,125,126,129,131,132],use_dkek:122,useabl:[49,65],usecas:[3,5,13,20,22,24,36,51,67,83,97,112,130,132],used:[0,2,3,5,6,7,8,9,10,11,12,13,16,18,19,20,22,23,24,25,26,29,30,34,35,39,40,44,45,49,50,53,54,55,59,60,65,66,69,70,71,75,77,81,82,85,86,87,90,91,95,96,99,100,101,104,105,106,110,111,114,115,116,119,120,121,122,123,124,126,128,129,130,131,132],useful:29,user:[0,2,5,7,12,13,22,24,25,29,30,31,33,36,45,46,48,51,60,61,64,67,77,78,80,83,91,92,94,97,106,107,109,112,121,122,123,128,132],uses:[2,3,8,20,122,132],using:[0,10,12,13,16,18,19,22,23,24,25,29,47,62,79,93,108,121,122,124,125,126,128,130,131],usual:[2,5],utc_chan_start:12,util:[0,8,10,29,59,75,90,104,119],v2020:0,v3_ca:[20,128,131],val:[20,128],valid:[2,3,5,10,13,20,22,23,29,32,35,39,40,47,50,53,54,55,62,66,69,70,71,79,82,85,86,87,93,96,99,100,101,108,111,114,115,116,121,132],valid_param:[8,9,10,11,12,29],valid_param_hi:29,valid_param_lo:29,valu:[2,3,5,7,8,9,10,11,12,13,14,15,19,20,22,23,24,25,26,29,32,35,36,39,40,44,47,50,51,53,54,55,59,62,63,66,67,69,70,71,75,79,82,83,85,86,87,90,93,96,97,99,100,101,104,105,108,111,112,114,115,116,119,120,122,124,125,129,130,131],vari:[6,7,13,25,121,124],variabl:25,variant:[20,131],variat:0,variou:[0,2,5,6,13,19,20,26,29,121,125,126,129,130],vector:[13,20,126,130],veri:[5,13],verifi:[2,10,12,19,20,24,25,126,130,131],version:[3,5,20,22,25,26,29,126,131],versu:0,via:[0,2,3,5,8,9,10,11,12,13,14,18,19,22,25,26,30,31,45,46,60,61,77,78,91,92,106,107,125,132],video:[97,112],view:[0,5,6],vint:[8,35,50,66,82,96,111],vint_status_bit_index:8,virt:[11,29],virtid:11,virtual:[0,8,25,29,34,49,65,81,95,110],vision:[97,112],vm2:34,voltag:121,vshs9c9qqwgrb:[20,128,131],wai:[2,20,29,122,126,131],wait:[19,23,29],wake:[6,123],wake_arm:29,wake_handl:29,wakeup:[13,29,59,75,90,104,119],wakeupss:22,warm:[7,124],warn:[2,13,41,56,72,88,102,117],well:[2,5,11,19,22,24,25,26,29,126,131],wfe:13,wfi:13,what:[0,5,8,10,22,25,36,51,67,83,97,112,121,123],whatev:2,when:[2,3,5,6,7,8,9,11,12,13,19,20,22,23,25,26,29,36,51,67,83,97,112,121,122,123,125,126,130,131,132],whenev:25,where:[0,5,8,9,11,12,19,20,24,25,26,33,48,64,80,94,109,121,122,129,130,131],wherev:122,whether:[0,2,9,11,12,20,25,26],which:[0,2,5,6,8,10,11,12,13,17,20,22,23,24,25,26,29,30,34,36,43,45,49,51,58,60,65,67,74,77,81,83,89,91,95,97,103,106,110,112,118,121,122,124,126,128,129,131],who:[11,12,25,26,122,132],whole:[24,25],whose:[10,25],wide:[5,6,7,11,24,26,29,131],wider:121,width:[10,124],wild:131,wildcard:[26,131],window:131,wipe:132,wise:23,wish:26,within:[5,6,8,9,10,11,12,13,19,23,25,26,29,32,35,40,47,50,53,55,62,66,69,71,79,82,85,87,93,96,99,101,108,111,114,116],without:2,wkup:[24,105,120,123],word:[10,12,18,19,25,29,125,131],work:[12,25,26,124],workaround:[0,11],worst:13,would:[5,7,13,22,23,24,25,30,45,60,77,91,106,129,131],wrap:[2,11],writabl:125,write:[2,3,9,11,12,13,19,26,29,33,43,48,58,64,74,80,89,94,103,109,118,122,128,129,131],write_host:[26,124],writeback:[22,25],writer:[124,127,133],written:[10,11,15,19,29,122,124],x0fsqgtpwbgpuiv:[20,128,131],x509:[4,13,18,19,23,26,126,130,131],x509_extens:[20,128,131],xds110:131,xmit_intr_pend:[50,66,82,96,111],xyz:[30,45,60,77,91,106],yes:13,yet:[5,8,19,20],you:[2,12,13,26,121,131],your:[5,6,13],zero:[2,5,8,11,12,13,15,16,19,20,24,25,126,130,131]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E_LEGACY DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E_LEGACY Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E_LEGACY Proxy Device Descriptions","J721E_LEGACY PSI-L Device Descriptions","J721E_LEGACY Ring Accelerator Device Descriptions","J721E_LEGACY Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[36,51,67,83,97,112,131],"function":22,"static":25,AES:20,Are:125,IDs:[29,31,32,34,35,37,39,40,44,46,47,49,50,52,53,54,55,59,61,62,65,66,68,69,70,71,75,78,79,81,82,84,85,86,87,90,92,93,95,96,98,99,100,101,104,105,107,108,110,111,113,114,115,116,119,120],Used:[5,6,7],Using:[122,124,131],a53ss0:30,a53ss0_core_0:30,a53ss0_core_1:30,a72ss0:[91,106],a72ss0_core0:[77,91,106],a72ss0_core0_0:77,a72ss0_core0_1:77,a72ss0_core1:[91,106],aasrc0:[91,106],abi:22,acceler:[11,25,40,55,71,87,101,116],access:[13,26,44,59,75,90,104,119,129],action:29,adc0:30,after:[24,25],aggreg:[35,50,66,82,96,111],all:[121,125],alloc:[43,58,74,89,103,118],am64x:[30,31,32,33,34,35,36,37,38,39,40,41,43,44,76],am65x:[63,76],am65x_sr2:[47,50,53,54,55,56],am6:[42,45,46,48,49,51,52,57,58,59,60,61,62,64,65,66,67,68,69,70,71,72,73,74,75],ani:125,api:[3,5,6,7,13,14,15,16,17,18,21,22,24,25,26,124,131],approach:122,architectur:0,arm:13,armv8:13,arrai:26,assign:[25,41,56,72,88,102,117],atl0:[77,91,106],authent:13,avail:129,background:[16,125],base:[25,33,35,48,50,64,66,80,82,94,96,109,111],baseport:29,between:[0,125],binari:130,bmek:20,bmpk:20,bmpkh:20,board0:[30,45,60,77,91,106],board:[20,22,23,24,25,26,27,41,56,72,88,102,117,126,131,132],boardcfg:22,boardcfg_control:22,boardcfg_dbg_cfg:22,boardcfg_dbg_dst_port:22,boardcfg_dbg_src:22,boardcfg_host_hierarchi:26,boardcfg_msmc:22,boardcfg_pm:24,boardcfg_proc:26,boardcfg_rm:25,boardcfg_rm_host_cfg:25,boardcfg_rm_host_cfg_entri:25,boardcfg_rm_resasg:25,boardcfg_rm_resasg_entri:25,boardcfg_secproxi:22,book:13,boot:[13,20,126,130],buffer:29,c66ss0:[91,106],c66ss0_core0:[91,106],c66ss0_introuter0:[91,96,106,111],c66ss0_pbist0:[91,106],c66ss1:[91,106],c66ss1_core0:[91,106],c66ss1_introuter0:[91,96,106,111],c66ss1_pbist0:[91,106],c6x:13,c71ss0:[91,106],c71ss0_mma:[91,106],c71x_0_pbist_vd:[91,106],c7x:13,cal0:[45,60],calcul:2,can:125,caveat:122,cbass0:[45,60],cbass_debug0:[45,60],cbass_fw0:[45,60],cbass_infra0:[45,60],ccdebugss0:[45,60],central:0,certif:[20,126,131],chang:[0,16],channel:[12,32,33,47,48,62,64,79,80,93,94,108,109],chapter:[1,4,27,28,76,127],check:2,clock:[2,5,24,30,45,60,77,91,106],cmp_event_introuter0:[30,35],cmpevent_intrtr0:[45,50,60,66,77,82,91,96,106,111],combin:23,command:19,commun:2,compar:122,comparison:122,compat:5,compil:22,compute_cluster0:[30,77,91,106],compute_cluster0_cfg_wrap:[77,91,106],compute_cluster0_clec:[77,91,106],compute_cluster0_core_cor:[77,91,106],compute_cluster0_ddr32ss_emif0_ew:[91,106],compute_cluster0_debug_wrap:[77,91,106],compute_cluster0_dmsc_wrap:[77,91,106],compute_cluster0_en_msmc_domain:[77,91,106],compute_cluster0_gic500ss:[77,91,106],compute_cluster0_pbist_0:30,compute_cluster0_pbist_wrap:[77,91,106],compute_cluster_a53_0:[45,60],compute_cluster_a53_1:[45,60],compute_cluster_a53_2:[45,60],compute_cluster_a53_3:[45,60],compute_cluster_cpac0:[45,60],compute_cluster_cpac1:[45,60],compute_cluster_cpac_pbist0:[45,60],compute_cluster_cpac_pbist1:[45,60],compute_cluster_msmc0:[45,60],compute_cluster_pbist0:[45,60],config:[22,24,25,26],configur:[5,6,9,10,11,12,13,16,20,22,23,24,25,26,27,29,41,56,72,88,102,117,124,125,126,128,131,132],consol:22,control:[2,5,6,13,131],convers:128,core:[24,25,126],cpsw0:[30,77,91,106],cpsw_tx_rgmii0:77,cpt2_aggr0:[30,45,60,77,91,106],cpt2_aggr1:[77,91,106],cpt2_aggr2:[77,91,106],cpt2_aggr3:77,cpt2_probe_vbusm_main_cal0_0:[45,60],cpt2_probe_vbusm_main_dss_2:[45,60],cpt2_probe_vbusm_main_navddrhi_5:[45,60],cpt2_probe_vbusm_main_navddrlo_6:[45,60],cpt2_probe_vbusm_main_navsramhi_3:[45,60],cpt2_probe_vbusm_main_navsramlo_4:[45,60],cpt2_probe_vbusm_mcu_export_slv_0:[45,60],cpt2_probe_vbusm_mcu_fss_s0_2:[45,60],cpt2_probe_vbusm_mcu_fss_s1_3:[45,60],cpt2_probe_vbusm_mcu_sram_slv_1:[45,60],cpts0:30,creat:131,csi_psilss0:[91,106],csi_rx_if0:[91,106],csi_rx_if1:[91,106],csi_tx_if0:[91,106],ctrl_mmr0:[45,60],data:[3,5,6,7,10,19,22,24,25,26,28,29],dbgsuspendrouter0:30,dcc0:[30,45,60,77,91,106],dcc10:[91,106],dcc11:[91,106],dcc12:[91,106],dcc1:[30,45,60,77,91,106],dcc2:[30,45,60,77,91,106],dcc3:[30,45,60,77,91,106],dcc4:[30,45,60,77,91,106],dcc5:[30,45,60,77,91,106],dcc6:[45,60,77,91,106],dcc7:[45,60,91,106],dcc8:[91,106],dcc9:[91,106],ddpa0:30,ddr0:[77,91,106],ddr16ss0:30,ddrss0:[45,60],debug:[18,20,22,26,29,125,131],debugss0:[45,60],debugss_wrap0:[30,45,60,77,91,106],debugsuspendrtr0:[45,60],decoder0:[91,106],definit:[13,121,123],deleg:12,deriv:[14,26,122],descript:[8,9,10,11,12,13,14,15,16,17,18,21,31,32,33,34,35,37,38,39,40,41,43,44,46,47,48,49,50,52,53,54,55,56,58,59,61,62,64,65,66,68,69,70,71,72,74,75,78,79,80,81,82,84,85,86,87,88,89,90,92,93,94,95,96,98,99,100,101,102,103,104,105,107,108,109,110,111,113,114,115,116,117,118,119,120],design:[22,25],destin:[35,39,50,54,66,70,82,86,96,100,111,115],detail:[22,25],develop:126,devgrp:[44,59,75,90,104,119,121],devic:[0,2,6,24,25,30,31,32,35,36,38,39,40,44,45,46,47,50,51,53,54,55,59,60,61,62,66,67,69,70,71,75,77,78,79,82,83,85,86,87,90,91,92,93,96,97,99,100,101,104,106,107,108,111,112,114,115,116,119,121,122,124,126,128,130,131],dftss0:[45,60],directli:125,dkek:[14,122],dma:[25,32,47,62,79,93,108],dmass0:30,dmass0_bcdma_0:30,dmass0_cbass_0:30,dmass0_intaggr_0:[30,35],dmass0_ipcss_0:30,dmass0_pktdma_0:30,dmass0_psilcfg_0:30,dmass0_psilss_0:30,dmass0_ringacc_0:30,dmass0_sec_proxy_0:43,dmpac0:[91,106],dmpac0_sde_0:[91,106],dmsc0:30,dmsc:[24,125],document:[3,4,5,6,7,20,76],domain:[29,105,120,123],domgrp:123,done:131,dphy_rx0:[91,106],dphy_rx1:[91,106],dphy_tx0:[91,106],dsp:13,dss0:[45,60,91,106],dss_dsi0:[91,106],dss_edp0:[91,106],dummy_ip_lpsc_debug2dmsc_vd:[45,60],dummy_ip_lpsc_dmsc_vd:[45,60],dummy_ip_lpsc_emif_data_vd:[45,60],dummy_ip_lpsc_main2mcu_vd:[45,60],dummy_ip_lpsc_mcu2main_infra_vd:[45,60],dummy_ip_lpsc_mcu2main_vd:[45,60],dummy_ip_lpsc_mcu2wkup_vd:[45,60],dummy_ip_lpsc_wkup2main_infra_vd:[45,60],dummy_ip_lpsc_wkup2mcu_vd:[45,60],dure:[19,126],ecap0:[30,45,60,77,91,106],ecap1:[30,77,91,106],ecap2:[30,77,91,106],ecc_aggr0:[45,60],ecc_aggr1:[45,60],ecc_aggr2:[45,60],efuse0:[45,60],ehrpwm0:[45,60,77,91,106],ehrpwm1:[45,60,77,91,106],ehrpwm2:[45,60,77,91,106],ehrpwm3:[45,60,77,91,106],ehrpwm4:[45,60,77,91,106],ehrpwm5:[45,60,77,91,106],elig:2,elm0:[30,45,60,77,91,106],emif_data_0_vd:[30,77,91,106],enabl:121,encoder0:[91,106],encrypt:[20,126,130],entiti:2,entri:26,enumer:[22,26,31,34,37,43,44,46,49,52,58,59,61,65,68,74,75,78,81,84,89,90,92,95,98,103,104,105,107,110,113,118,119,120],epwm0:30,epwm1:30,epwm2:30,epwm3:30,epwm4:30,epwm5:30,epwm6:30,epwm7:30,epwm8:30,eqep0:[30,45,60,77,91,106],eqep1:[30,45,60,77,91,106],eqep2:[30,45,60,77,91,106],esm0:[30,45,60,77,91,106],event:[35,50,66,82,96,111],exampl:[5,13,131],extend:[15,26,63,124],extens:[20,131],famili:76,faq:125,ffi_main_infra_cbass_vd:77,ffi_main_ip_cbass_vd:77,ffi_main_rc_cbass_vd:77,field:[9,11,12,20,128,131],firewal:[16,18,33,48,64,80,94,109,125],firmwar:[20,22,26,126,131],flag:[2,13],flow:[12,32,47,62,79,93,108],foreground:125,format:[23,29,126],foundat:[0,2],frequenc:5,fsirx0:30,fsirx1:30,fsirx2:30,fsirx3:30,fsirx4:30,fsirx5:30,fsitx0:30,fsitx1:30,fss0:30,fss0_fsas_0:30,fss0_ospi_0:30,fss_mcu_0:45,further:0,gener:[2,3,4,13],get:[13,14,15,16,18,19,25],gic0:[45,60],gicss0:30,global:[12,15,35,50,66,82,96,111],glossari:0,goal:22,gpio0:[30,45,60,77,91,106],gpio1:[30,45,60,91,106],gpio2:[77,91,106],gpio3:[91,106],gpio4:[77,91,106],gpio5:[91,106],gpio6:[77,91,106],gpio7:[91,106],gpiomux_intrtr0:[45,50,60,66,77,82,91,96,106,111],gpmc0:[30,45,60,77,91,106],gpu0:[45,60,91,106],gpu0_dft_pbist_0:[91,106],gpu0_gpu_0:[91,106],gpu0_gpucore_0:[91,106],group:[24,25,44,59,75,90,104,105,119,120,121,123],gs80prg_mcu_wrap_wkup_0:[45,60],gs80prg_soc_wrap_wkup_0:[45,60],gtc0:[30,45,60,77,91,106],guid:[127,131,133],handov:[13,21,26,132],hardwar:124,header:[2,22],hierarchi:26,high:[25,128],host:[26,34,49,65,81,95,110,125],how:125,i2c0:[30,45,60,77,91,106],i2c1:[30,45,60,77,91,106],i2c2:[30,45,60,77,91,106],i2c3:[30,45,60,77,91,106],i2c4:[77,91,106],i2c5:[77,91,106],i2c6:[77,91,106],i3c0:[77,91,106],icemelter_wkup_0:[45,60],identifi:[30,45,60,77,91,106],ids:[33,48,64,80,94,109],imag:[13,20,23],includ:126,increment:121,index:5,indic:[32,40,47,53,55,62,69,71,79,85,87,93,99,101,108,114,116],inform:[16,63,126],init:[24,25],initi:[16,24,25,121],input:[35,50,66,82,96,111],instrument:2,integr:[2,20],interfac:[2,19,131],interpret:28,interrupt:[25,35,50,66,82,96,111],introduct:[0,1,5,6,8,9,10,11,12,13,18,19,20,23,24,25,31,32,33,34,35,37,39,40,41,42,43,44,46,47,48,49,50,52,53,54,55,56,57,58,59,61,62,63,64,65,66,68,69,70,71,72,73,74,75,78,79,80,81,82,84,85,86,87,88,89,90,92,93,94,95,96,98,99,100,101,102,103,104,105,107,108,109,110,111,113,114,115,116,117,118,119,120,121,123,129,131],irq:[8,25],issu:125,j7200:[76,77,78,79,80,81,82,83,84,85,86,87,88,89,90],j721e:[76,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,109,110,112,113,118,119,120],j721e_legaci:[108,111,114,115,116,117],jtag:[19,131],k3_arm_atb_funnel_3_32_mcu_0:[45,60],k3_led_main_0:[45,60],keep:13,kei:[17,20,122,128],kek:[14,26,122],keystor:[42,57,73],keywrit:[17,20],know:125,larg:5,layer:29,led0:[30,77,91,106],legaci:76,level:25,list:[26,30,33,45,48,60,64,77,80,91,94,106,109],load:20,locat:29,lock:15,m4f:13,macro:[5,6,7],magic:22,mailbox0:30,main0:77,main2mcu_lvl_intrtr0:[45,50,60,66,77,82,91,96,106,111],main2mcu_pls_intrtr0:[45,50,60,66,77,82,91,96,106,111],main2mcu_vd:30,main2wkupmcu_vd:[77,91,106],main:[44,59,75,90,104,119],main_gpiomux_introuter0:[30,35],main_sec_proxy0:[58,74],manag:[0,2,4,5,8,9,10,11,12,13,24,25,26,29,35,50,66,82,96,111,125],map:0,mcan0:[30,77,91,106],mcan10:[77,91,106],mcan11:[77,91,106],mcan12:[77,91,106],mcan13:[77,91,106],mcan14:77,mcan15:77,mcan16:77,mcan17:77,mcan1:[30,77,91,106],mcan2:[77,91,106],mcan3:[77,91,106],mcan4:[77,91,106],mcan5:[77,91,106],mcan6:[77,91,106],mcan7:[77,91,106],mcan8:[77,91,106],mcan9:[77,91,106],mcasp0:[45,60,77,91,106],mcasp10:[91,106],mcasp11:[91,106],mcasp1:[45,60,77,91,106],mcasp2:[45,60,77,91,106],mcasp3:[91,106],mcasp4:[91,106],mcasp5:[91,106],mcasp6:[91,106],mcasp7:[91,106],mcasp8:[91,106],mcasp9:[91,106],mcspi0:[30,45,60,77,91,106],mcspi1:[30,45,60,77,91,106],mcspi2:[30,45,60,77,91,106],mcspi3:[30,45,60,77,91,106],mcspi4:[30,45,60,77,91,106],mcspi5:[77,91,106],mcspi6:[77,91,106],mcspi7:[77,91,106],mcu2main_vd:30,mcu_adc0:[45,60,77],mcu_adc12_16ffc0:[91,106],mcu_adc12_16ffc1:[91,106],mcu_adc1:[45,60,77],mcu_armss0:[45,60],mcu_armss0_cpu0:[45,60],mcu_armss0_cpu1:[45,60],mcu_cbass0:[45,60],mcu_cbass_debug0:[45,60],mcu_cbass_fw0:[45,60],mcu_cpsw0:[45,60,77,91,106],mcu_cpt2_aggr0:[45,60,77,91,106],mcu_ctrl_mmr0:[45,60],mcu_dcc0:[30,45,60,77,91,106],mcu_dcc1:[45,60,77,91,106],mcu_dcc2:[45,60,77,91,106],mcu_debugss0:[45,60],mcu_ecc_aggr0:[45,60],mcu_ecc_aggr1:[45,60],mcu_efuse0:[45,60],mcu_esm0:[30,45,60,77,91,106],mcu_fss0:[77,91,106],mcu_fss0_fsas_0:[45,60,77,91,106],mcu_fss0_hyperbus0:[45,60],mcu_fss0_hyperbus1p0_0:[77,91,106],mcu_fss0_ospi_0:[45,60,77,91,106],mcu_fss0_ospi_1:[45,60,77,91,106],mcu_gpio0:30,mcu_i2c0:[30,45,60,77,91,106],mcu_i2c1:[30,77,91,106],mcu_i3c0:[77,91,106],mcu_i3c1:[77,91,106],mcu_m4fss0:30,mcu_m4fss0_core0:30,mcu_mcan0:[45,60,77,91,106],mcu_mcan1:[45,60,77,91,106],mcu_mcrc64_0:30,mcu_mcspi0:[30,45,60,77,91,106],mcu_mcspi1:[30,45,60,77,91,106],mcu_mcspi2:[45,60,77,91,106],mcu_mcu_gpiomux_introuter0:[30,35],mcu_msram0:[45,60],mcu_navss0:[45,60,77,91,106],mcu_navss0_intr_0:[77,82,91,96,106,111],mcu_navss0_intr_aggr_0:[45,50,60,66],mcu_navss0_intr_router_0:[45,50,60,66],mcu_navss0_mcrc0:[45,60],mcu_navss0_mcrc_0:[77,91,106],mcu_navss0_modss:[77,91,106],mcu_navss0_proxy0:[45,60,77,91,106],mcu_navss0_ringacc0:[45,60,77,91,106],mcu_navss0_sec_proxy0:[89,103,118],mcu_navss0_udmap0:[45,60],mcu_navss0_udmap_0:[77,91,106],mcu_navss0_udmass:[77,91,106],mcu_navss0_udmass_inta_0:[77,82,91,96,106,111],mcu_pbist0:[45,60,77,91,106],mcu_pbist1:[77,91,106],mcu_pbist2:77,mcu_pdma0:[45,60],mcu_pdma1:[45,60],mcu_pll_mmr0:[45,60],mcu_psc0:30,mcu_psram0:[45,60],mcu_r5fss0:[77,91,106],mcu_r5fss0_core0:[77,91,106],mcu_r5fss0_core1:[77,91,106],mcu_rom0:[45,60],mcu_rti0:[30,45,60,77,91,106],mcu_rti1:[45,60,77,91,106],mcu_sa2_ul0:[77,91,106],mcu_sec_mmr0:[45,60],mcu_sec_proxy0:[58,74],mcu_timer0:[30,45,60,77,91,106],mcu_timer1:[30,45,60,77,91,106],mcu_timer2:[30,45,60,77,91,106],mcu_timer3:[30,45,60,77,91,106],mcu_timer4:[77,91,106],mcu_timer5:[77,91,106],mcu_timer6:[77,91,106],mcu_timer7:[77,91,106],mcu_timer8:[77,91,106],mcu_timer9:[77,91,106],mcu_uart0:[30,45,60,77,91,106],mcu_uart1:30,mcu_wakeup:[44,59,75,90,104,119],memori:29,messag:[2,3,4,5,6,7,8,9,10,11,12,14,15,16,17,18,21,22,24,25,26,126],method:122,mlb0:[91,106],mmcsd0:[30,45,60,77,91,106],mmcsd1:[30,45,60,77,91,106],mmcsd2:[91,106],mmr:15,model:121,monitor:11,msmc:3,msram_256k0:30,msram_256k1:30,msram_256k2:30,msram_256k3:30,msram_256k4:30,msram_256k5:30,msv:20,multiplex:5,mux:5,mx_efuse_main_chain_main_0:[45,60],mx_efuse_mcu_chain_mcu_0:[45,60],mx_wakeup_reset_sync_wkup_0:[45,60],navss0:[45,60,77,91,106],navss0_cpts0:[45,60],navss0_cpts_0:[77,91,106],navss0_dti_0:[77,91,106],navss0_intr_router_0:[45,50,60,66,77,82,91,96,106,111],navss0_mailbox0_cluster0:[45,60],navss0_mailbox0_cluster10:[45,60],navss0_mailbox0_cluster11:[45,60],navss0_mailbox0_cluster1:[45,60],navss0_mailbox0_cluster2:[45,60],navss0_mailbox0_cluster3:[45,60],navss0_mailbox0_cluster4:[45,60],navss0_mailbox0_cluster5:[45,60],navss0_mailbox0_cluster6:[45,60],navss0_mailbox0_cluster7:[45,60],navss0_mailbox0_cluster8:[45,60],navss0_mailbox0_cluster9:[45,60],navss0_mailbox_0:[77,91,106],navss0_mailbox_10:[77,91,106],navss0_mailbox_11:[77,91,106],navss0_mailbox_1:[77,91,106],navss0_mailbox_2:[77,91,106],navss0_mailbox_3:[77,91,106],navss0_mailbox_4:[77,91,106],navss0_mailbox_5:[77,91,106],navss0_mailbox_6:[77,91,106],navss0_mailbox_7:[77,91,106],navss0_mailbox_8:[77,91,106],navss0_mailbox_9:[77,91,106],navss0_mcrc0:[45,60],navss0_mcrc_0:[77,91,106],navss0_modss:[77,91,106],navss0_modss_inta0:[45,50,60,66],navss0_modss_inta1:[45,50,60,66],navss0_modss_inta_0:[77,82],navss0_modss_inta_1:[77,82],navss0_modss_intaggr_0:[91,96,106,111],navss0_modss_intaggr_1:[91,96,106,111],navss0_proxy0:[45,60],navss0_proxy_0:[77,91,106],navss0_pvu0:[45,60],navss0_pvu1:[45,60],navss0_ringacc0:[45,60],navss0_ringacc_0:[77,91,106],navss0_sec_proxy_0:[89,103,118],navss0_spinlock_0:[77,91,106],navss0_tbu_0:[77,91,106],navss0_tcu_0:[91,106],navss0_timer_mgr0:[45,60],navss0_timer_mgr1:[45,60],navss0_timermgr_0:[77,91,106],navss0_timermgr_1:[77,91,106],navss0_udmap0:[45,60],navss0_udmap_0:[77,91,106],navss0_udmass:[77,91,106],navss0_udmass_inta0:[45,50,60,66],navss0_udmass_inta_0:[77,82],navss0_udmass_intaggr_0:[91,96,106,111],navss0_virtss:[77,91,106],non:2,normal:132,note:14,number:22,object:[3,5,6,7],oldi_tx_core_main_0:[45,60],open:[18,19],oper:132,optim:126,option:[20,29],osal:[24,25],otp:[15,17,20,26,63,124],outer:126,output:[35,50,66,82,96,111],outsid:129,over:131,overlap:125,overview:29,owner:16,ownership:125,pair:10,paramet:[8,9,10,11,12,63],part:25,pass:23,path:2,payload:126,pbist0:[30,45,60,77,91,106],pbist10:[91,106],pbist1:[30,45,60,77,91,106],pbist2:[30,77,91,106],pbist3:[30,91,106],pbist4:[91,106],pbist5:[91,106],pbist6:[91,106],pbist7:[91,106],pbist9:[91,106],pcie0:[30,45,60,91,106],pcie1:[45,60,77,91,106],pcie2:[91,106],pcie3:[91,106],pdma0:[45,60],pdma1:[45,60],pdma_debug0:[45,60],per:[43,58,74,89,103,118],perform:[131,132],permiss:125,pll:[36,51,67,83,97,112],pll_mmr0:[45,60],pllctrl0:[45,60],popul:[20,131],post:132,postdiv1_16fft1:30,postdiv4_16ff0:30,postdiv4_16ff2:30,power:[2,4,5,24,29],pre:25,primer:[121,123],priv:[33,48,64,80,94,109,125],procedur:[11,126,128],process:25,processor:[13,26,37,52,68,84,98,113],program:[5,122,124,125],programm:125,protocol:19,proxi:[9,25,38,39,43,53,54,58,69,70,74,85,86,89,99,100,103,114,115,118],pru_icssg0:[30,45,60,91,106],pru_icssg1:[30,45,60,91,106],pru_icssg2:[45,60],psc0:[30,45,60,77,91,106],psi:[10,39,54,70,86,100,115],psil:25,psramecc0:[30,45,60],queri:3,r5fss0:[30,77,91,106],r5fss0_core0:[30,77,91,106],r5fss0_core1:[30,77,91,106],r5fss0_introuter0:[91,96,106,111],r5fss1:[30,91,106],r5fss1_core0:[30,91,106],r5fss1_core1:[30,91,106],r5fss1_introuter0:[91,96,106,111],rang:25,read:[0,10,15,124],receiv:[12,19,24,25],refer:20,region:[16,33,48,64,80,94,109,125],regist:[10,125],relationship:125,releas:[8,13,14],request:[2,9,11,12,13],reserv:26,reset:[7,11],resourc:[2,4,8,9,10,11,12,25,29,41,56,72,88,102,117,125,129],respons:[2,8,9,11,12],retriev:131,revis:[20,22,131],ring:[11,25,40,55,71,87,101,116],rom:23,rout:8,router:[35,50,66,82,96,111],row:[15,26],rti0:[30,45,60,77,91,106],rti10:30,rti11:30,rti15:[91,106],rti16:[91,106],rti1:[30,45,60,77,91,106],rti24:[91,106],rti25:[91,106],rti28:[77,91,106],rti29:[77,91,106],rti2:[45,60],rti30:[91,106],rti31:[91,106],rti3:[45,60],rti8:30,rti9:30,runtim:[18,42,57,73,132],sa2_ul0:[30,45,60,91,106],sa2ul:[122,129],same:125,sampl:20,sci:[0,25],sdk:0,secur:[0,2,4,19,20,21,26,29,43,58,74,89,103,118,126,128,130,131,132],send:131,sequenc:13,serdes0:[45,60],serdes1:[45,60],serdes_10g0:[30,91,106],serdes_10g1:77,serdes_16g0:[91,106],serdes_16g1:[91,106],serdes_16g2:[91,106],serdes_16g3:[91,106],server:0,set:[8,13,14,16],sign:[20,126,130],size:[12,42,57,73],smek:20,smpk:20,smpkh:20,soc:[18,30,45,60,76,77,91,106,131],soft:15,softwar:[0,20],sourc:[35,39,50,54,66,70,82,86,96,100,111,115],specif:[13,76],specifi:125,spinlock0:30,sr1:76,sr2:76,state:131,statu:[13,15],stm0:[30,45,60,77,91,106],structur:[3,5,6,7,10,22,24,25,26],sub:[29,128],substructur:[22,26],subsystem:[24,25],suppli:122,support:[125,128],sysfw:129,system:[2,7,20,22,26,126,131],templat:[20,128],texa:2,thi:[5,6,7],thread:[10,39,43,54,58,70,74,86,89,100,103,115,118],threshold:12,time:[22,126],timeout:19,timer0:[30,45,60,77,91,106],timer10:[30,45,60,77,91,106],timer11:[30,45,60,77,91,106],timer12:[77,91,106],timer13:[77,91,106],timer14:[77,91,106],timer15:[77,91,106],timer16:[77,91,106],timer17:[77,91,106],timer18:[77,91,106],timer19:[77,91,106],timer1:[30,45,60,77,91,106],timer2:[30,45,60,77,91,106],timer3:[30,45,60,77,91,106],timer4:[30,45,60,77,91,106],timer5:[30,45,60,77,91,106],timer6:[30,45,60,77,91,106],timer7:[30,45,60,77,91,106],timer8:[30,45,60,77,91,106],timer9:[30,45,60,77,91,106],timermgr0:30,timesync_event_introuter0:[30,35],timesync_intrtr0:[45,50,60,66,77,82,91,96,106,111],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,21,22,24,25,26,122,126,131,133],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:16,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:16,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:15,tisci_msg_get_soc_uid:18,tisci_msg_key_writ:17,tisci_msg_lock_otp_row:15,tisci_msg_open_debug_fwl:18,tisci_msg_proc_auth_boot:13,tisci_msg_proc_get_statu:13,tisci_msg_proc_handov:13,tisci_msg_proc_releas:13,tisci_msg_proc_request:13,tisci_msg_proc_set_config:13,tisci_msg_proc_set_control:13,tisci_msg_proc_wait_statu:13,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_otp_mmr:15,tisci_msg_rm_irq_releas:8,tisci_msg_rm_irq_set:8,tisci_msg_rm_proxy_cfg:9,tisci_msg_rm_psil_pair:10,tisci_msg_rm_psil_read:10,tisci_msg_rm_psil_unpair:10,tisci_msg_rm_psil_writ:10,tisci_msg_rm_ring_cfg:11,tisci_msg_rm_ring_mon_cfg:11,tisci_msg_rm_udmap_flow_cfg:12,tisci_msg_rm_udmap_flow_deleg:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:12,tisci_msg_rm_udmap_gcfg_cfg:12,tisci_msg_rm_udmap_rx_ch_cfg:12,tisci_msg_rm_udmap_tx_ch_cfg:12,tisci_msg_sa2ul_get_dkek:14,tisci_msg_sa2ul_release_dkek:14,tisci_msg_sa2ul_set_dkek:14,tisci_msg_sec_handov:21,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:16,tisci_msg_soft_lock_otp_write_glob:15,tisci_msg_sys_reset:7,tisci_msg_vers:3,tisci_msg_write_otp_row:15,topic:127,trace:[28,29],transfer:19,transmit:[12,19],transport:2,trigger:132,two:122,type:[41,56,72,88,102,117,128,131],uart0:[30,45,60,77,91,106],uart1:[30,45,60,77,91,106],uart2:[30,45,60,77,91,106],uart3:[30,77,91,106],uart4:[30,77,91,106],uart5:[30,77,91,106],uart6:[30,77,91,106],uart7:[77,91,106],uart8:[77,91,106],uart9:[77,91,106],uart:131,udmap:12,ufs0:[91,106],uid:[18,19,131],unencrypt:130,unlock:[26,131],unpair:10,usag:[3,5,6,7,8,9,10,11,12,13,15,17,22,24,25,26,121],usb0:[30,77,91,106],usb1:[91,106],usb3ss0:[45,60],usb3ss1:[45,60],user:[20,125,127,131,133],valid:[8,9,11,12,24,25,131],valu:[121,123],variou:131,vdc_data_vbusm_32b_ref_mcu2wkup:[45,60],vdc_data_vbusm_32b_ref_wkup2mcu:[45,60],vdc_data_vbusm_64b_ref_main2mcu:[45,60],vdc_data_vbusm_64b_ref_mcu2main:[45,60],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[45,60],vdc_infra_vbusp_32b_ref_mcu2main_infra:[45,60],vdc_infra_vbusp_32b_ref_wkup2main_infra:[45,60],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[45,60],vdc_nav_psil_128b_ref_main2mcu:[45,60],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[45,60],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[45,60],via:[122,131],virtual:[35,50,66,82,96,111],vpac0:[91,106],vpfe0:[91,106],vtm0:30,wait:13,what:125,which:125,wise:[30,45,60,77,91,106],without:[5,23],wkup_cbass0:[45,60],wkup_cbass_fw0:[45,60],wkup_ctrl_mmr0:[45,60],wkup_ddpa0:[77,91,106],wkup_dmsc0:[45,60,77,91,106],wkup_dmsc0_cortex_m3_0:[45,60],wkup_ecc_aggr0:[45,60],wkup_esm0:[45,60,77,91,106],wkup_gpio0:[45,60,77,91,106],wkup_gpio1:[77,91,106],wkup_gpiomux_intrtr0:[45,50,60,66,77,82,91,96,106,111],wkup_i2c0:[45,60,77,91,106],wkup_pllctrl0:[45,60],wkup_porz_sync0:[77,91,106],wkup_psc0:[45,60,77,91,106],wkup_uart0:[45,60,77,91,106],wkup_vtm0:[45,60,77,91,106],wkup_wakeup0:77,wkupmcu2main_vd:[77,91,106],write:[10,15,124,125],writer:[17,128],x509:[20,128]}})