// Seed: 4161045537
module module_0 (
    input tri1 id_0
);
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1
    , id_3
);
  wire id_4;
  ;
  assign id_3 = 1;
  initial $unsigned(76);
  ;
  module_0 modCall_1 (id_1);
  logic id_5;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    output uwire id_3
);
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
module module_3 (
    input tri id_0,
    input supply0 id_1
);
  struct packed {
    logic id_3;
    logic id_4;
  } id_5;
  wire id_6;
  module_0 modCall_1 (id_1);
  logic id_7['b0 : 1] = id_0;
  assign id_5.id_3 = (1);
endmodule
