<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>strathsdr.com</spirit:vendor>
  <spirit:library>strathsdr</spirit:library>
  <spirit:name>axis_fifo_uflow_ctrl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI_Lite</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI_Lite"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_LITE.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_LITE.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_LITE.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M_AXIS:S_AXIS:S_AXI_Lite</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>irq_underflow</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq_underflow</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ_UNDERFLOW.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>empty</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>empty</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>prog_empty</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>prog_empty</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI_Lite</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_Lite_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axis_asyncfifo_uflow_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>54314c08</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axis_asyncfifo_uflow_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>54314c08</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1c5ae631</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3c2b0e10</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_DATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_DATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>empty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>prog_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_underflow</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXIS_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axis Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_DATA_WIDTH">256</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_d9752efa</spirit:name>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>40</spirit:enumeration>
      <spirit:enumeration>48</spirit:enumeration>
      <spirit:enumeration>56</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>72</spirit:enumeration>
      <spirit:enumeration>80</spirit:enumeration>
      <spirit:enumeration>88</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>104</spirit:enumeration>
      <spirit:enumeration>112</spirit:enumeration>
      <spirit:enumeration>120</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>136</spirit:enumeration>
      <spirit:enumeration>144</spirit:enumeration>
      <spirit:enumeration>152</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>168</spirit:enumeration>
      <spirit:enumeration>176</spirit:enumeration>
      <spirit:enumeration>184</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>200</spirit:enumeration>
      <spirit:enumeration>208</spirit:enumeration>
      <spirit:enumeration>216</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>232</spirit:enumeration>
      <spirit:enumeration>240</spirit:enumeration>
      <spirit:enumeration>248</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/async_fifo_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_asyncfifo_uflow_v1_0_S_AXI_Lite.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_asyncfifo_uflow_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5a27cf79</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/async_fifo_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_asyncfifo_uflow_v1_0_S_AXI_Lite.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_asyncfifo_uflow_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axis_asyncfifo_uflow_v1_0/data/axis_asyncfifo_uflow.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_asyncfifo_uflow_v1_0/data/axis_asyncfifo_uflow.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_asyncfifo_uflow_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_asyncfifo_uflow_v1_0/src/axis_asyncfifo_uflow.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_asyncfifo_uflow_v1_0/src/axis_asyncfifo_uflow.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axis_asyncfifo_uflow_v1_0/src/axis_asyncfifo_uflow_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axis_fifo_uflow_ctrl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3c2b0e10</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>An AXI4-Stream FIFO controller with underflow detection.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Lite_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI Lite BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Lite_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_Lite_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Lite_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI Lite HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Lite_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_Lite_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axis_fifo_uflow_ctrl_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_DATA_WIDTH</spirit:name>
      <spirit:displayName>AXI4-Stream Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_DATA_WIDTH" spirit:choiceRef="choice_list_d9752efa">256</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI4-Stream FIFO Underflow Controller</xilinx:displayName>
      <xilinx:vendorDisplayName>StrathSDR</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://sdr.eee.strath.ac.uk/</xilinx:vendorURL>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-05-30T14:43:36Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb9b99_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73105335_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48739a84_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e5a5db_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60deb9c2_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3036b79c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212fdf21_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403afd76_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1838e8cd_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ac0455_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19212e91_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afddd53_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535c9a68_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd91220_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349a5fdc_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100aa0c9_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3112a1f8_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32938aa6_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49665e3d_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34502e_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e2abc6_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f550d61_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26446e41_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8af536_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57445bbd_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38568567_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3324ab02_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7214811e_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642c0838_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0ffc7d_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f3fe31_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7895feca_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474cdc2b_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edfab4d_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2252a094_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dfc9049_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6dda8a_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d22a31_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5425583d_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222d6ca1_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543cb0cd_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52588596_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2746d3c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b8af76_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc275bf_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebf33d4_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677af52e_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5225feda_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69237ad_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2712ebcd_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5a0d37_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a2eed2_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aea45a3_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dba54c0_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58170824_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f639854_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a1cb34_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1baa7136_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ef4dec_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a56efc7_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0762c3_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f577ac5_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e183a9_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573fd6da_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1de02b_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ec7281_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faebea_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ac1e81_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc6e9f3_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa38c95_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec2479e_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4479df_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10cf376c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258f6e1a_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afe892c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fde4eb4_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a4b1b_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f56bdd1_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc41852_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19691b2_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677b70cf_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203104d0_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333a7c96_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6bee77_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307e677a_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18261342_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b606e17_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f97e56_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594dd63a_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dba4b8_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b160147_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27dc8dee_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474dec34_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500b62f3_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315e5312_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578fb56_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70297e58_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec85ca8_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44658f39_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2615db20_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e07e3b4_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c278eaa_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ebeee5_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb5b727_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc2f6f4_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e692422_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2594c455_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165a5bbd_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4fcd84_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c52bfc5_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f8fd76_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124b1269_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0c60e5_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd6faaa_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58407488_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1734de0c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49641d34_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249a43b5_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53849297_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ddc8814_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ae14b_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b17906f_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2959db_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5a10e8_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fd0d12_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1027ee_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@887d6e5_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dce7c65_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550b363a_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a742bb_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2faa60af_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601698d5_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763928bb_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b11e3cf_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12832b1f_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aebf87d_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dba467_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14eeaeaa_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645a2544_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa8b4cf_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649c261a_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c77443_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55494381_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ced96b_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b41ada_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209d0de5_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aadcb54_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7572aa59_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f98fb3e_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173297e2_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5561f8d4_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e44204e_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5d3296_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0e326d_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eaa131_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c121ae_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187e16dc_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f564306_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95dff45_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf8d1ff_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3faec8f0_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159ef56e_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0a5050_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cebbe3_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4250464e_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3918ce0c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26419dd2_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74352a3c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771e4d5f_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dce9f52_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54aaa7b3_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157eb2ac_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1140ba2b_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7766ac_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512fc177_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379160f2_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638c231c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208aaac7_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc896b1_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e5f8a5_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a9c649_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c877198_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39602b5d_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ca269b_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8aefa0_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e88b61_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ff1b11_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfa4b34_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681e5f75_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7151fc_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4771a5bf_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ff458c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243370eb_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf92a2e_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55aa41fe_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c09eac1_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea56aed_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b3e525_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dad3968_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b78f2cc_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4438a7c0_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f32ec75_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622e237_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f58040_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca99606_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d45885_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358680c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7acd93_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d64fb2_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c67f697_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b223868_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4824fd_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb2ba97_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635b4b31_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5487dc1d_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe2349c_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0da8e1_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ace456f_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac4ea86_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9727c0_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e19c42_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31eaf68b_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39225d7f_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149a0daa_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d901d2_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6152de17_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381b7ce0_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f2c395_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c574cf0_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131a601_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b89a06_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bd741b_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7265189f_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3caf4e62_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac4e814_ARCHIVE_LOCATION">c:/GitHub/RFSoC_Instrumentation_Overlay/boards/RFSoC4x2/ip_repo/axis_asyncfifo_uflow_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e6ae1ed4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="e275e024"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1c3c1037"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="996ace6a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="3413a96e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="afae0bc1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
