Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 10 16:40:07 2025
| Host         : RaviAcer running 64-bit major release  (build 9200)
| Command      : report_timing -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_3 -file {E:/0aCrashedHP/0a_ResumePreparation2020/00a2024/pixxel/assignment/vfiles/dsp/reports generated by XilinxVivado/timing_report.txt}
| Design       : top2
| Device       : 7a200t-sbv484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_rst_busy
                            (output port clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 1.849ns (59.317%)  route 1.268ns (40.683%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.900ns
  Clock Path Skew:        -4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=2, routed)           1.268     6.534    wr_rst_busy_OBUF
    E18                                                               r  wr_rst_busy_OBUF_inst/I
    E18                  OBUF (Prop_obuf_I_O)         1.470     8.004 r  wr_rst_busy_OBUF_inst/O
                         net (fo=0)                   0.000     8.004    wr_rst_busy
    E18                                                               r  wr_rst_busy (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.900     8.065    
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 p2s/serial_data_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            serial_data
                            (output port clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 1.887ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        -4.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.556     4.182    p2s/clk_200mhz_IBUF_BUFG
    OLOGIC_X0Y178        FDCE                                         r  p2s/serial_data_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y178        FDCE (Prop_fdce_C_Q)         0.418     4.600 r  p2s/serial_data_reg/Q
                         net (fo=1, routed)           0.001     4.601    serial_data_OBUF
    J20                                                               r  serial_data_OBUF_inst/I
    J20                  OBUF (Prop_obuf_I_O)         1.469     6.070 r  serial_data_OBUF_inst/O
                         net (fo=0)                   0.000     6.070    serial_data
    J20                                                               r  serial_data (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                 1.200     6.165    
  -------------------------------------------------------------------
                         required time                          6.165    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 controller/addr_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bramdut/ram_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.537%)  route 0.174ns (51.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.692     2.033    controller/clk_100mhz_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  controller/addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.164     2.197 r  controller/addr_counter_reg[0]/Q
                         net (fo=5, routed)           0.174     2.371    bramdut/Q[0]
    RAMB36_X0Y17         RAMB36E1                                     r  bramdut/ram_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.008     2.465    bramdut/clk_100mhz_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  bramdut/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.376     2.089    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.272    bramdut/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 p2s/serial_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            serial_valid
                            (output port clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 1.884ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        -4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.554     4.180    p2s/clk_200mhz_IBUF_BUFG
    OLOGIC_X0Y173        FDCE                                         r  p2s/serial_valid_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y173        FDCE (Prop_fdce_C_Q)         0.418     4.598 r  p2s/serial_valid_reg/Q
                         net (fo=1, routed)           0.001     4.599    serial_valid_OBUF
    K19                                                               r  serial_valid_OBUF_inst/I
    K19                  OBUF (Prop_obuf_I_O)         1.466     6.065 r  serial_valid_OBUF_inst/O
                         net (fo=0)                   0.000     6.065    serial_valid
    K19                                                               r  serial_valid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                 1.200     6.165    
  -------------------------------------------------------------------
                         required time                          6.165    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 img_proc/pool/u_avg_pooling/row_buffer_reg[1][61][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[0][61][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.148ns (36.086%)  route 0.262ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.652     1.704    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X2Y151         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][61][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDCE (Prop_fdce_C_Q)         0.148     1.852 r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][61][4]/Q
                         net (fo=3, routed)           0.262     2.114    img_proc/pool/u_avg_pooling/row_buffer_reg[1][61]_197[4]
    SLICE_X0Y149         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][61][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.932     2.080    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X0Y149         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[0][61][4]/C
                         clock pessimism             -0.096     1.984    
    SLICE_X0Y149         FDCE (Hold_fdce_C_D)         0.017     2.001    img_proc/pool/u_avg_pooling/row_buffer_reg[0][61][4]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 img_proc/sobel/line_buffer_reg[2][42][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[1][42][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.684%)  route 0.243ns (63.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.726     1.779    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  img_proc/sobel/line_buffer_reg[2][42][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.920 r  img_proc/sobel/line_buffer_reg[2][42][6]/Q
                         net (fo=4, routed)           0.243     2.163    img_proc/sobel/line_buffer_reg_n_0_[2][42][6]
    SLICE_X4Y101         FDCE                                         r  img_proc/sobel/line_buffer_reg[1][42][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.931     2.079    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  img_proc/sobel/line_buffer_reg[1][42][6]/C
                         clock pessimism             -0.101     1.978    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.071     2.049    img_proc/sobel/line_buffer_reg[1][42][6]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 img_proc/sobel/line_buffer_reg[2][20][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[1][20][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.156%)  route 0.249ns (63.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.696     1.749    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X17Y99         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][20][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDCE (Prop_fdce_C_Q)         0.141     1.890 r  img_proc/sobel/line_buffer_reg[2][20][1]/Q
                         net (fo=4, routed)           0.249     2.138    img_proc/sobel/line_buffer_reg_n_0_[2][20][1]
    SLICE_X20Y101        FDCE                                         r  img_proc/sobel/line_buffer_reg[1][20][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.899     2.047    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X20Y101        FDCE                                         r  img_proc/sobel/line_buffer_reg[1][20][1]/C
                         clock pessimism             -0.101     1.946    
    SLICE_X20Y101        FDCE (Hold_fdce_C_D)         0.076     2.022    img_proc/sobel/line_buffer_reg[1][20][1]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.653     1.705    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y113         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.901    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X1Y113         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.926     2.074    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y113         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.369     1.705    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.078     1.783    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.725     2.066    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     2.207 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     2.262    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.002     2.458    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.392     2.066    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.078     2.144    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.653     1.705    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y113         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.901    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X1Y113         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.926     2.074    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y113         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.369     1.705    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.076     1.781    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.725     2.066    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     2.207 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.262    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.002     2.458    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.392     2.066    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.076     2.142    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.653     1.705    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y113         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.901    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X1Y113         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.926     2.074    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y113         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.369     1.705    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.075     1.780    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.622     1.674    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y159         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDPE (Prop_fdpe_C_Q)         0.141     1.815 r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.870    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X9Y159         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.894     2.042    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y159         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.368     1.674    
    SLICE_X9Y159         FDPE (Hold_fdpe_C_D)         0.075     1.749    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.725     2.066    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     2.207 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.262    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.002     2.458    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.392     2.066    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.075     2.141    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.725     2.066    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y94          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     2.207 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.262    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X1Y94          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.002     2.458    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y94          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.392     2.066    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.075     2.141    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.726     1.779    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y97          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.920 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.975    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X1Y97          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.003     2.151    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y97          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.372     1.779    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.075     1.854    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.644     1.696    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X1Y124         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.837 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.892    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X1Y124         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.915     2.063    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X1Y124         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.367     1.696    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.075     1.771    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 controller/addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bramdut/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.443%)  route 0.181ns (58.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.692     2.033    controller/clk_100mhz_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  controller/addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.128     2.161 r  controller/addr_counter_reg[3]/Q
                         net (fo=4, routed)           0.181     2.342    bramdut/Q[3]
    RAMB36_X0Y17         RAMB36E1                                     r  bramdut/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.008     2.465    bramdut/clk_100mhz_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  bramdut/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.376     2.089    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     2.218    bramdut/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 img_proc/pool/u_avg_pooling/window_reg[1][0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/sumb_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.251ns (46.903%)  route 0.284ns (53.097%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.624     1.676    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X9Y151         FDCE                                         r  img_proc/pool/u_avg_pooling/window_reg[1][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDCE (Prop_fdce_C_Q)         0.141     1.817 r  img_proc/pool/u_avg_pooling/window_reg[1][0][6]/Q
                         net (fo=2, routed)           0.284     2.101    img_proc/pool/u_avg_pooling/window_reg[1][0]_199[6]
    SLICE_X12Y143                                                     r  img_proc/pool/u_avg_pooling/sumb[7]_i_3/I0
    SLICE_X12Y143        LUT2 (Prop_lut2_I0_O)        0.045     2.146 r  img_proc/pool/u_avg_pooling/sumb[7]_i_3/O
                         net (fo=1, routed)           0.000     2.146    img_proc/pool/u_avg_pooling/sumb[7]_i_3_n_0
    SLICE_X12Y143                                                     r  img_proc/pool/u_avg_pooling/sumb_reg[7]_i_1/S[2]
    SLICE_X12Y143        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.211 r  img_proc/pool/u_avg_pooling/sumb_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.211    img_proc/pool/u_avg_pooling/sumb0[6]
    SLICE_X12Y143        FDCE                                         r  img_proc/pool/u_avg_pooling/sumb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.901     2.049    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X12Y143        FDCE                                         r  img_proc/pool/u_avg_pooling/sumb_reg[6]/C
                         clock pessimism             -0.096     1.953    
    SLICE_X12Y143        FDCE (Hold_fdce_C_D)         0.134     2.087    img_proc/pool/u_avg_pooling/sumb_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.725     2.066    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     2.207 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.262    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.002     2.458    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y95          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.392     2.066    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.071     2.137    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 controller/addr_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bramdut/ram_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.274%)  route 0.227ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.692     2.033    controller/clk_100mhz_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  controller/addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.141     2.174 r  controller/addr_counter_reg[1]/Q
                         net (fo=4, routed)           0.227     2.401    bramdut/Q[1]
    RAMB36_X0Y17         RAMB36E1                                     r  bramdut/ram_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.008     2.465    bramdut/clk_100mhz_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  bramdut/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.376     2.089    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.272    bramdut/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 controller/addr_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bramdut/ram_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.265%)  route 0.227ns (61.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.692     2.033    controller/clk_100mhz_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  controller/addr_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.141     2.174 r  controller/addr_counter_reg[4]/Q
                         net (fo=4, routed)           0.227     2.401    bramdut/Q[4]
    RAMB36_X0Y17         RAMB36E1                                     r  bramdut/ram_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.008     2.465    bramdut/clk_100mhz_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  bramdut/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.376     2.089    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.272    bramdut/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.379     0.379 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.315    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.721     2.062    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     2.203 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.064     2.267    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X4Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.428    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.457 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.999     2.455    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.393     2.062    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.075     2.137    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 2.868ns (59.786%)  route 1.929ns (40.214%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 8.948 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.557     4.183    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X2Y128         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.433     4.616 f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/Q
                         net (fo=4, routed)           0.388     5.004    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X3Y129                                                      f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.105     5.109 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     5.109    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X3Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/S[1]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.566 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.566    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X3Y130                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CI
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.664 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.664    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X3Y131                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CI
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.762 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.762    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X3Y132                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/CI
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.953 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.667     6.619    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/S[10]
    SLICE_X5Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/I1
    SLICE_X5Y134         LUT3 (Prop_lut3_I1_O)        0.252     6.871 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/O
                         net (fo=2, routed)           0.344     7.215    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/I1
    SLICE_X4Y134         LUT2 (Prop_lut2_I1_O)        0.267     7.482 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.482    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1_n_0
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[0]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.922 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.922    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y135                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     8.199 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=13, routed)          0.530     8.730    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/rem_inc[13]
    SLICE_X5Y133                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[10]_i_1/I3
    SLICE_X5Y133         LUT5 (Prop_lut5_I3_O)        0.250     8.980 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.980    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[10]_0
    SLICE_X5Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.454     8.948    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X5Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[10]/C
                         clock pessimism              0.198     9.147    
                         clock uncertainty           -0.035     9.111    
    SLICE_X5Y133         FDRE (Setup_fdre_C_D)        0.032     9.143    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 2.868ns (59.891%)  route 1.921ns (40.109%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.557     4.183    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X2Y128         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.433     4.616 f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/Q
                         net (fo=4, routed)           0.388     5.004    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X3Y129                                                      f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.105     5.109 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     5.109    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X3Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/S[1]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.566 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.566    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X3Y130                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CI
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.664 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.664    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X3Y131                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CI
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.762 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.762    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X3Y132                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/CI
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.953 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.667     6.619    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/S[10]
    SLICE_X5Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/I1
    SLICE_X5Y134         LUT3 (Prop_lut3_I1_O)        0.252     6.871 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/O
                         net (fo=2, routed)           0.344     7.215    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/I1
    SLICE_X4Y134         LUT2 (Prop_lut2_I1_O)        0.267     7.482 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.482    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1_n_0
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[0]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.922 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.922    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y135                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     8.199 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=13, routed)          0.522     8.721    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/rem_inc[13]
    SLICE_X6Y137                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[0]_i_1/I1
    SLICE_X6Y137         LUT3 (Prop_lut3_I1_O)        0.250     8.971 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.971    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]_0
    SLICE_X6Y137         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.457     8.951    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X6Y137         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.198     9.150    
                         clock uncertainty           -0.035     9.114    
    SLICE_X6Y137         FDRE (Setup_fdre_C_D)        0.074     9.188    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 2.868ns (60.519%)  route 1.871ns (39.481%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 8.948 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.557     4.183    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X2Y128         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.433     4.616 f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/Q
                         net (fo=4, routed)           0.388     5.004    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X3Y129                                                      f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.105     5.109 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     5.109    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X3Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/S[1]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.566 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.566    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X3Y130                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CI
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.664 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.664    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X3Y131                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CI
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.762 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.762    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X3Y132                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/CI
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.953 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.667     6.619    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/S[10]
    SLICE_X5Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/I1
    SLICE_X5Y134         LUT3 (Prop_lut3_I1_O)        0.252     6.871 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/O
                         net (fo=2, routed)           0.344     7.215    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/I1
    SLICE_X4Y134         LUT2 (Prop_lut2_I1_O)        0.267     7.482 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.482    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1_n_0
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[0]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.922 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.922    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y135                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     8.199 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=13, routed)          0.472     8.672    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/rem_inc[13]
    SLICE_X5Y133                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[6]_i_1/I3
    SLICE_X5Y133         LUT5 (Prop_lut5_I3_O)        0.250     8.922 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.922    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]_0
    SLICE_X5Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.454     8.948    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X5Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                         clock pessimism              0.198     9.147    
                         clock uncertainty           -0.035     9.111    
    SLICE_X5Y133         FDRE (Setup_fdre_C_D)        0.030     9.141    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 2.868ns (60.626%)  route 1.863ns (39.374%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.557     4.183    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X2Y128         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.433     4.616 f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/Q
                         net (fo=4, routed)           0.388     5.004    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X3Y129                                                      f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.105     5.109 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     5.109    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X3Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/S[1]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.566 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.566    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X3Y130                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CI
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.664 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.664    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X3Y131                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CI
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.762 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.762    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X3Y132                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/CI
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.953 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.667     6.619    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/S[10]
    SLICE_X5Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/I1
    SLICE_X5Y134         LUT3 (Prop_lut3_I1_O)        0.252     6.871 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/O
                         net (fo=2, routed)           0.344     7.215    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/I1
    SLICE_X4Y134         LUT2 (Prop_lut2_I1_O)        0.267     7.482 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.482    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1_n_0
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[0]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.922 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.922    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y135                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     8.199 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=13, routed)          0.464     8.663    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/rem_inc[13]
    SLICE_X3Y133                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[2]_i_1/I3
    SLICE_X3Y133         LUT5 (Prop_lut5_I3_O)        0.250     8.913 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.913    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]_0
    SLICE_X3Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.457     8.951    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X3Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism              0.212     9.164    
                         clock uncertainty           -0.035     9.128    
    SLICE_X3Y133         FDRE (Setup_fdre_C_D)        0.030     9.158    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.869ns (59.900%)  route 1.921ns (40.100%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.557     4.183    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X2Y128         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.433     4.616 f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/Q
                         net (fo=4, routed)           0.388     5.004    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X3Y129                                                      f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.105     5.109 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     5.109    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X3Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/S[1]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.566 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.566    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X3Y130                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CI
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.664 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.664    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X3Y131                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CI
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.762 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.762    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X3Y132                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/CI
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.953 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.667     6.619    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/S[10]
    SLICE_X5Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/I1
    SLICE_X5Y134         LUT3 (Prop_lut3_I1_O)        0.252     6.871 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/O
                         net (fo=2, routed)           0.344     7.215    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/I1
    SLICE_X4Y134         LUT2 (Prop_lut2_I1_O)        0.267     7.482 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.482    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1_n_0
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[0]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.922 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.922    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y135                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     8.199 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=13, routed)          0.522     8.721    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/rem_inc[13]
    SLICE_X6Y137                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[1]_i_1/I1
    SLICE_X6Y137         LUT3 (Prop_lut3_I1_O)        0.251     8.972 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.972    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]_0
    SLICE_X6Y137         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.457     8.951    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X6Y137         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.198     9.150    
                         clock uncertainty           -0.035     9.114    
    SLICE_X6Y137         FDRE (Setup_fdre_C_D)        0.106     9.220    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 2.868ns (60.665%)  route 1.860ns (39.335%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.557     4.183    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X2Y128         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.433     4.616 f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/Q
                         net (fo=4, routed)           0.388     5.004    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X3Y129                                                      f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.105     5.109 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     5.109    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X3Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/S[1]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.566 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.566    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X3Y130                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CI
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.664 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.664    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X3Y131                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CI
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.762 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.762    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X3Y132                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/CI
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.953 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.667     6.619    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/S[10]
    SLICE_X5Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/I1
    SLICE_X5Y134         LUT3 (Prop_lut3_I1_O)        0.252     6.871 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/O
                         net (fo=2, routed)           0.344     7.215    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/I1
    SLICE_X4Y134         LUT2 (Prop_lut2_I1_O)        0.267     7.482 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.482    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1_n_0
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[0]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.922 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.922    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y135                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     8.199 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=13, routed)          0.461     8.660    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/rem_inc[13]
    SLICE_X3Y133                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[4]_i_1/I3
    SLICE_X3Y133         LUT5 (Prop_lut5_I3_O)        0.250     8.910 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.910    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]_0
    SLICE_X3Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.457     8.951    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X3Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism              0.212     9.164    
                         clock uncertainty           -0.035     9.128    
    SLICE_X3Y133         FDRE (Setup_fdre_C_D)        0.032     9.160    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.767ns (58.221%)  route 1.986ns (41.779%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 8.947 - 5.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.554     4.180    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X6Y127         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.433     4.613 f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]/Q
                         net (fo=4, routed)           0.567     5.179    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y129                                                      f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.105     5.284 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000     5.284    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X4Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/S[0]
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.724 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.724    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X4Y130                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CI
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.822 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.822    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X4Y131                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CI
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.022 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.537     6.559    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/S[8]
    SLICE_X6Y131                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/inst_i_6/I1
    SLICE_X6Y131         LUT3 (Prop_lut3_I1_O)        0.253     6.812 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/inst_i_6/O
                         net (fo=2, routed)           0.359     7.171    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X5Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/I1
    SLICE_X5Y129         LUT2 (Prop_lut2_I1_O)        0.264     7.435 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.435    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X5Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/S[1]
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.892 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.892    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X5Y130                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CI
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.152 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=11, routed)          0.523     8.675    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/rem_inc[11]
    SLICE_X2Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[0]_i_1/I1
    SLICE_X2Y129         LUT3 (Prop_lut3_I1_O)        0.257     8.932 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.932    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]_0
    SLICE_X2Y129         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.453     8.947    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X2Y129         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.198     9.146    
                         clock uncertainty           -0.035     9.110    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)        0.076     9.186    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.868ns (61.215%)  route 1.817ns (38.785%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 8.948 - 5.000 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.557     4.183    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X2Y128         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.433     4.616 f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]/Q
                         net (fo=4, routed)           0.388     5.004    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X3Y129                                                      f  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X3Y129         LUT1 (Prop_lut1_I0_O)        0.105     5.109 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000     5.109    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X3Y129                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/S[1]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.566 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.566    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X3Y130                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CI
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.664 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.664    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X3Y131                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CI
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.762 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.762    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X3Y132                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/CI
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.953 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.667     6.619    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/S[10]
    SLICE_X5Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/I1
    SLICE_X5Y134         LUT3 (Prop_lut3_I1_O)        0.252     6.871 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/inst_i_5/O
                         net (fo=2, routed)           0.344     7.215    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/I1
    SLICE_X4Y134         LUT2 (Prop_lut2_I1_O)        0.267     7.482 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/O
                         net (fo=1, routed)           0.000     7.482    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1_n_0
    SLICE_X4Y134                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/S[0]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.922 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.922    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X4Y135                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CI
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     8.199 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=13, routed)          0.418     8.618    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/rem_inc[13]
    SLICE_X5Y133                                                      r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[5]_i_1/I3
    SLICE_X5Y133         LUT5 (Prop_lut5_I3_O)        0.250     8.868 r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.868    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]_0
    SLICE_X5Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.454     8.948    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X5Y133         FDRE                                         r  img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                         clock pessimism              0.198     9.147    
                         clock uncertainty           -0.035     9.111    
    SLICE_X5Y133         FDRE (Setup_fdre_C_D)        0.032     9.143    img_proc/sobel/EdgeCalc/cordic_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.193%)  route 0.532ns (71.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.622     1.674    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y159         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.838 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.174     2.012    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X8Y159         LUT3 (Prop_lut3_I1_O)        0.045     2.057 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.358     2.415    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/AR[0]
    SLICE_X9Y145         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.901     2.049    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X9Y145         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[6]/C
                         clock pessimism             -0.096     1.953    
    SLICE_X9Y145         FDCE (Remov_fdce_C_CLR)     -0.092     1.861    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[7]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.193%)  route 0.532ns (71.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.622     1.674    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y159         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.838 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.174     2.012    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X8Y159         LUT3 (Prop_lut3_I1_O)        0.045     2.057 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.358     2.415    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/AR[0]
    SLICE_X9Y145         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.901     2.049    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X9Y145         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[7]/C
                         clock pessimism             -0.096     1.953    
    SLICE_X9Y145         FDCE (Remov_fdce_C_CLR)     -0.092     1.861    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.209ns (24.017%)  route 0.661ns (75.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.622     1.674    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y159         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.838 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.174     2.012    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X8Y159         LUT3 (Prop_lut3_I1_O)        0.045     2.057 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.487     2.544    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/AR[0]
    SLICE_X7Y146         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.930     2.078    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X7Y146         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
                         clock pessimism             -0.096     1.982    
    SLICE_X7Y146         FDCE (Remov_fdce_C_CLR)     -0.092     1.890    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[0]/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.530%)  route 0.679ns (76.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.622     1.674    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y159         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.838 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.174     2.012    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X8Y159         LUT3 (Prop_lut3_I1_O)        0.045     2.057 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.505     2.562    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/AR[0]
    SLICE_X8Y142         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.900     2.048    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/clk
    SLICE_X8Y142         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[0]/C
                         clock pessimism             -0.096     1.952    
    SLICE_X8Y142         FDPE (Remov_fdpe_C_PRE)     -0.071     1.881    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][11][5]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.209ns (32.622%)  route 0.432ns (67.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.649     1.701    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.865 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.251     2.116    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.045     2.161 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        0.180     2.342    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X2Y133         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][11][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.924     2.072    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][11][5]/C
                         clock pessimism             -0.354     1.718    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    img_proc/pool/u_avg_pooling/row_buffer_reg[1][11][5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/pool/u_avg_pooling/row_buffer_reg[1][11][7]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.209ns (32.622%)  route 0.432ns (67.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.649     1.701    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.865 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.251     2.116    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.045     2.161 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        0.180     2.342    img_proc/pool/u_avg_pooling/row_counter_reg[0]_0
    SLICE_X2Y133         FDCE                                         f  img_proc/pool/u_avg_pooling/row_buffer_reg[1][11][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.924     2.072    img_proc/pool/u_avg_pooling/clk_200mhz_IBUF_BUFG
    SLICE_X2Y133         FDCE                                         r  img_proc/pool/u_avg_pooling/row_buffer_reg[1][11][7]/C
                         clock pessimism             -0.354     1.718    
    SLICE_X2Y133         FDCE (Remov_fdce_C_CLR)     -0.067     1.651    img_proc/pool/u_avg_pooling/row_buffer_reg[1][11][7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[5]/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.530%)  route 0.679ns (76.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.622     1.674    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y159         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.838 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.174     2.012    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X8Y159         LUT3 (Prop_lut3_I1_O)        0.045     2.057 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.505     2.562    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/AR[0]
    SLICE_X9Y142         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.900     2.048    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/clk
    SLICE_X9Y142         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[5]/C
                         clock pessimism             -0.096     1.952    
    SLICE_X9Y142         FDPE (Remov_fdpe_C_PRE)     -0.095     1.857    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[6]/PRE
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.530%)  route 0.679ns (76.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.622     1.674    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y159         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.838 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.174     2.012    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X8Y159         LUT3 (Prop_lut3_I1_O)        0.045     2.057 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.505     2.562    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/AR[0]
    SLICE_X9Y142         FDPE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.900     2.048    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/clk
    SLICE_X9Y142         FDPE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[6]/C
                         clock pessimism             -0.096     1.952    
    SLICE_X9Y142         FDPE (Remov_fdpe_C_PRE)     -0.095     1.857    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/crd/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.209ns (22.605%)  route 0.716ns (77.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.622     1.674    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y159         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.838 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.174     2.012    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X8Y159         LUT3 (Prop_lut3_I1_O)        0.045     2.057 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.542     2.599    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/AR[0]
    SLICE_X7Y147         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.931     2.079    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X7Y147         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/C
                         clock pessimism             -0.096     1.983    
    SLICE_X7Y147         FDCE (Remov_fdce_C_CLR)     -0.092     1.891    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz rise@0.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.209ns (22.605%)  route 0.716ns (77.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.690     1.026    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.052 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.622     1.674    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y159         FDRE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.164     1.838 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.174     2.012    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y159                                                      f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/I1
    SLICE_X8Y159         LUT3 (Prop_lut3_I1_O)        0.045     2.057 f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dout_i[7]_i_3/O
                         net (fo=40, routed)          0.542     2.599    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/AR[0]
    SLICE_X7Y147         FDCE                                         f  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.119    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        0.931     2.079    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X7Y147         FDCE                                         r  p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
                         clock pessimism             -0.096     1.983    
    SLICE_X7Y147         FDCE (Remov_fdce_C_CLR)     -0.092     1.891    p2s/u_s_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][9][2]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.538ns (14.364%)  route 3.208ns (85.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.663     7.931    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y96         FDCE                                         f  img_proc/sobel/line_buffer_reg[2][9][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.530     9.025    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y96         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][9][2]/C
                         clock pessimism              0.138     9.163    
                         clock uncertainty           -0.035     9.127    
    SLICE_X13Y96         FDCE (Recov_fdce_C_CLR)     -0.331     8.796    img_proc/sobel/line_buffer_reg[2][9][2]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/window_reg[0][1][2]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.538ns (14.471%)  route 3.180ns (85.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.636     7.903    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X15Y99         FDCE                                         f  img_proc/sobel/window_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.530     9.025    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X15Y99         FDCE                                         r  img_proc/sobel/window_reg[0][1][2]/C
                         clock pessimism              0.138     9.163    
                         clock uncertainty           -0.035     9.127    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.331     8.796    img_proc/sobel/window_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/window_reg[1][0][2]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.538ns (14.471%)  route 3.180ns (85.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.636     7.903    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X15Y99         FDCE                                         f  img_proc/sobel/window_reg[1][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.530     9.025    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X15Y99         FDCE                                         r  img_proc/sobel/window_reg[1][0][2]/C
                         clock pessimism              0.138     9.163    
                         clock uncertainty           -0.035     9.127    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.331     8.796    img_proc/sobel/window_reg[1][0][2]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/window_reg[1][2][2]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.538ns (14.471%)  route 3.180ns (85.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.636     7.903    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X15Y99         FDCE                                         f  img_proc/sobel/window_reg[1][2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.530     9.025    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X15Y99         FDCE                                         r  img_proc/sobel/window_reg[1][2][2]/C
                         clock pessimism              0.138     9.163    
                         clock uncertainty           -0.035     9.127    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.331     8.796    img_proc/sobel/window_reg[1][2][2]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/window_reg[2][1][2]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.538ns (14.471%)  route 3.180ns (85.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.636     7.903    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X15Y99         FDCE                                         f  img_proc/sobel/window_reg[2][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.530     9.025    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X15Y99         FDCE                                         r  img_proc/sobel/window_reg[2][1][2]/C
                         clock pessimism              0.138     9.163    
                         clock uncertainty           -0.035     9.127    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.331     8.796    img_proc/sobel/window_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][63][2]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.538ns (14.364%)  route 3.208ns (85.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.663     7.931    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X12Y96         FDCE                                         f  img_proc/sobel/line_buffer_reg[2][63][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.530     9.025    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X12Y96         FDCE                                         r  img_proc/sobel/line_buffer_reg[2][63][2]/C
                         clock pessimism              0.138     9.163    
                         clock uncertainty           -0.035     9.127    
    SLICE_X12Y96         FDCE (Recov_fdce_C_CLR)     -0.292     8.835    img_proc/sobel/line_buffer_reg[2][63][2]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[0][14][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.538ns (14.843%)  route 3.087ns (85.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.884ns = ( 8.884 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.542     7.810    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X23Y104        FDCE                                         f  img_proc/sobel/line_buffer_reg[0][14][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.390     8.884    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X23Y104        FDCE                                         r  img_proc/sobel/line_buffer_reg[0][14][1]/C
                         clock pessimism              0.198     9.083    
                         clock uncertainty           -0.035     9.047    
    SLICE_X23Y104        FDCE (Recov_fdce_C_CLR)     -0.331     8.716    img_proc/sobel/line_buffer_reg[0][14][1]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][38][1]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.538ns (14.836%)  route 3.088ns (85.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.544     7.812    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y102        FDCE                                         f  img_proc/sobel/line_buffer_reg[2][38][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.393     8.887    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y102        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][38][1]/C
                         clock pessimism              0.198     9.086    
                         clock uncertainty           -0.035     9.050    
    SLICE_X13Y102        FDCE (Recov_fdce_C_CLR)     -0.331     8.719    img_proc/sobel/line_buffer_reg[2][38][1]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][38][2]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.538ns (14.836%)  route 3.088ns (85.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.544     7.812    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y102        FDCE                                         f  img_proc/sobel/line_buffer_reg[2][38][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.393     8.887    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y102        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][38][2]/C
                         clock pessimism              0.198     9.086    
                         clock uncertainty           -0.035     9.050    
    SLICE_X13Y102        FDCE (Recov_fdce_C_CLR)     -0.331     8.719    img_proc/sobel/line_buffer_reg[2][38][2]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 reset_sync_200/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            img_proc/sobel/line_buffer_reg[2][38][3]/CLR
                            (recovery check against rising-edge clock clk_200mhz  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz rise@5.000ns - clk_200mhz rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.538ns (14.836%)  route 3.088ns (85.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    4.186ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.718     0.718 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.545    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.626 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.560     4.186    reset_sync_200/clk_200mhz_IBUF_BUFG
    SLICE_X2Y130         FDCE                                         r  reset_sync_200/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     4.619 r  reset_sync_200/sync_reg_reg[1]/Q
                         net (fo=26, routed)          0.544     5.163    reset_sync_200/Q[0]
    SLICE_X3Y132                                                      r  reset_sync_200/row_counter[1]_i_2/I0
    SLICE_X3Y132         LUT1 (Prop_lut1_I0_O)        0.105     5.268 f  reset_sync_200/row_counter[1]_i_2/O
                         net (fo=3371, routed)        2.544     7.812    img_proc/sobel/col_ptr_reg[0]_rep__7_0
    SLICE_X13Y102        FDCE                                         f  img_proc/sobel/line_buffer_reg[2][38][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz rise edge)
                                                      5.000     5.000 r  
    J19                                               0.000     5.000 r  clk_200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_200mhz
    J19                                                               r  clk_200mhz_IBUF_inst/I
    J19                  IBUF (Prop_ibuf_I_O)         0.684     5.684 r  clk_200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.418    clk_200mhz_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_200mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.495 r  clk_200mhz_IBUF_BUFG_inst/O
                         net (fo=3732, routed)        1.393     8.887    img_proc/sobel/clk_200mhz_IBUF_BUFG
    SLICE_X13Y102        FDCE                                         r  img_proc/sobel/line_buffer_reg[2][38][3]/C
                         clock pessimism              0.198     9.086    
                         clock uncertainty           -0.035     9.050    
    SLICE_X13Y102        FDCE (Recov_fdce_C_CLR)     -0.331     8.719    img_proc/sobel/line_buffer_reg[2][38][3]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.379ns (9.102%)  route 3.785ns (90.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 14.613 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          3.785     9.050    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X4Y93          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    14.613    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X4Y93          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.157    14.770    
                         clock uncertainty           -0.035    14.735    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.352    14.383    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.379ns (9.102%)  route 3.785ns (90.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 14.613 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          3.785     9.050    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X4Y93          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    14.613    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X4Y93          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.157    14.770    
                         clock uncertainty           -0.035    14.735    
    SLICE_X4Y93          FDRE (Setup_fdre_C_R)       -0.352    14.383    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.484ns (10.994%)  route 3.918ns (89.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 14.613 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 f  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          3.918     9.183    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gaf.ram_almost_full_i_reg
    SLICE_X4Y92                                                       f  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gaf.ram_almost_full_i_i_1/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.105     9.288 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3/gaf.ram_almost_full_i_i_1/O
                         net (fo=1, routed)           0.000     9.288    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3_n_0
    SLICE_X4Y92          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    14.613    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X4Y92          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.157    14.770    
                         clock uncertainty           -0.035    14.735    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.030    14.765    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.379ns (9.760%)  route 3.504ns (90.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 14.613 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          3.504     8.769    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_0
    SLICE_X2Y91          FDSE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    14.613    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y91          FDSE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism              0.157    14.770    
                         clock uncertainty           -0.035    14.735    
    SLICE_X2Y91          FDSE (Setup_fdse_C_S)       -0.423    14.312    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.379ns (9.760%)  route 3.504ns (90.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 14.613 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          3.504     8.769    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_0
    SLICE_X2Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    14.613    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]/C
                         clock pessimism              0.157    14.770    
                         clock uncertainty           -0.035    14.735    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.423    14.312    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.379ns (9.760%)  route 3.504ns (90.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 14.613 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          3.504     8.769    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_0
    SLICE_X2Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    14.613    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism              0.157    14.770    
                         clock uncertainty           -0.035    14.735    
    SLICE_X2Y91          FDRE (Setup_fdre_C_R)       -0.423    14.312    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.379ns (9.760%)  route 3.504ns (90.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 14.613 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          3.504     8.769    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_0
    SLICE_X3Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    14.613    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism              0.157    14.770    
                         clock uncertainty           -0.035    14.735    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.352    14.383    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.379ns (9.760%)  route 3.504ns (90.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 14.613 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          3.504     8.769    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_0
    SLICE_X3Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    14.613    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y91          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[4]/C
                         clock pessimism              0.157    14.770    
                         clock uncertainty           -0.035    14.735    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.352    14.383    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.379ns (10.041%)  route 3.395ns (89.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    D17                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.090    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.171 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.715     4.886    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y219         FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     5.265 r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=41, routed)          3.395     8.661    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_0
    SLICE_X2Y92          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    D17                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    D17                                                               r  clk_100mhz_IBUF_inst/I
    D17                  IBUF (Prop_ibuf_I_O)         0.726    10.726 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.211    12.937    clk_100mhz_IBUF
    BUFGCTRL_X0Y17                                                    r  clk_100mhz_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.014 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.600    14.614    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y92          FDRE                                         r  async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism              0.157    14.771    
                         clock uncertainty           -0.035    14.736    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.423    14.313    async_fifo/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.652    




