
---------- Begin Simulation Statistics ----------
final_tick                               3648024291000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79956                       # Simulator instruction rate (inst/s)
host_mem_usage                                 856496                       # Number of bytes of host memory used
host_op_rate                                    83758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25639.13                       # Real time elapsed on the host
host_tick_rate                              106936634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    2147475591                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.741762                       # Number of seconds simulated
sim_ticks                                2741761850250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     62820021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     125640046                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.992937                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     340335574                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    340359612                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     33173967                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    682625129                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     709197838                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect            0                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect      6618353                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      5952146                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect      1585969                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong       676585                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0     51721919                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2     11766771                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4      9850971                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      7376089                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      8507766                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      6750343                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      6460715                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      5830039                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11      4982805                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12      4734217                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13      2124276                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14      2178417                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15       681149                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       699593                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       550970                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       487163                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       430530                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       392861                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       422733                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       275343                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26       411447                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28       205210                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect      9312534                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit      4800376                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong      3352133                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect     69580950                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong      3139034                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2     14010949                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4     13881939                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6      7292194                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7     11011247                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      9743734                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9     10177343                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      9222415                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11     11274188                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12     10772868                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      7627585                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      7841971                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15      3421416                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16      3443387                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17      1349542                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18      1219656                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19       809618                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20       888727                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22       626260                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24       432255                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       535271                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28       527440                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30       731322                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     98137788                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit      2744629                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong     16038872                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS       3006552                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorCorrect          407                       # Number of time the WH predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorWrong            9                       # Number of time the WH predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       752544267                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      724196904                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     33173946                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        225941258                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     38464802                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   1141300340                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1007443149                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1033633328                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   5314303679                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.194500                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     0.925768                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   4923904323     92.65%     92.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    183642758      3.46%     96.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     79493805      1.50%     97.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     28754441      0.54%     98.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     26981167      0.51%     98.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     16080903      0.30%     98.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     10178322      0.19%     99.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      6803158      0.13%     99.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     38464802      0.72%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   5314303679                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1500363                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       860075440                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           334296254                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    635429304     61.48%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52332      0.01%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    334296254     32.34%     93.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     63855438      6.18%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1033633328                       # Class of committed instruction
system.switch_cpus_1.commit.refs            398151692                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1026190180                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     5.483524                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               5.483524                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   4805185601                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    261612386                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   2458520572                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      215751985                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       315801108                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     33206899                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts           77                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles    113578103                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         709197838                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       358180757                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          5079628109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      5853793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           3102117683                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      66413842                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.129333                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    370688639                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    343342126                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.565716                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   5483523700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.579825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.771529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     4785103372     87.26%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       96629616      1.76%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2      130263490      2.38%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       60413985      1.10%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       53835534      0.98%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       86087850      1.57%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       67353644      1.23%     96.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       39509794      0.72%     97.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      164326415      3.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   5483523700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     37448841                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      306453408                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             9929870                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.319250                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          824701296                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         83949514                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    4177748836                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    715800175                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      6968038                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    116524255                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2173673734                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    740751782                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     34835295                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1750614112                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     50359549                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     45369949                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     33206899                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    124388498                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     38163929                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4477371                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       381527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        38340                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       133385                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    381503909                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     52668814                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        38340                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     16951398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     20497443                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1838678468                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1431061027                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.502804                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       924494016                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.260975                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1451776451                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2102899393                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1063309628                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.182364                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.182364                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    938637005     52.57%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        62902      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     52.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    760671638     42.60%     95.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     86077864      4.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1785449410                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1785449409                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   9076678391                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1431061027                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   3301335118                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2163743864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1785449410                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   1137553648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     22255874                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1191907437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   5483523700                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.325603                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     0.915700                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   4684186148     85.42%     85.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    329252993      6.00%     91.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    148854440      2.71%     94.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    126432939      2.31%     96.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    194797180      3.55%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   5483523700                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.325603                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     33965939                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     45028105                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    715800175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    116524255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1255191108                       # number of misc regfile reads
system.switch_cpus_1.numCycles             5483523700                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    4524463266                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1249641754                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    267399536                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      264878246                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     22057338                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1324189                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3961073162                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2320075175                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2848006231                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       348056721                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      2318264                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     33206899                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    312918564                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1598364424                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   2733855056                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       672770957                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         7450772545                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4519960520                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    103906837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    207813678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              3                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           61691502                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16099078                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46720943                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1128522                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1128522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      61691503                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    188460070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              188460070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5050822528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5050822528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          62820025                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                62820025    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            62820025                       # Request fanout histogram
system.membus.reqLayer0.occupancy        203582127500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy       342839839500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 3648024291000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          99123612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     48769611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       117957250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4783227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4783227                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     99123611                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    311720510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             311720517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8740951552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8740951808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        62820025                       # Total snoops (count)
system.tol2bus.snoopTraffic                1030341056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        166726866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              166726863    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          166726866                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136577372000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      155860254000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data     41086816                       # number of demand (read+write) hits
system.l2.demand_hits::total                 41086816                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data     41086816                       # number of overall hits
system.l2.overall_hits::total                41086816                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     62820022                       # number of demand (read+write) misses
system.l2.demand_misses::total               62820025                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     62820022                       # number of overall misses
system.l2.overall_misses::total              62820025                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       293500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 6326844261500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6326844555000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       293500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 6326844261500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6326844555000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    103906838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            103906841                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    103906838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           103906841                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.604580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604580                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.604580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604580                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 97833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 100713.817985                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100713.817847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 97833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 100713.817985                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100713.817847                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            16099079                       # number of writebacks
system.l2.writebacks::total                  16099079                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     62820022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          62820025                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     62820022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         62820025                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       263500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 5698644051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5698644315000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       263500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 5698644051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5698644315000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.604580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.604580                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.604580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.604580                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 90713.818144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90713.818006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 90713.818144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90713.818006                       # average overall mshr miss latency
system.l2.replacements                       62820025                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     32670532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         32670532                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     32670532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     32670532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      3654705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3654705                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1128522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1128522                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  93860321000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   93860321000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4783227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4783227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.235933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.235933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83171.015718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83171.015718                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1128522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1128522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  82575101000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82575101000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.235933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73171.015718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73171.015718                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       293500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       293500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 97833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       263500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       263500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     37432111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          37432111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     61691500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61691500                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 6232983940500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6232983940500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     99123611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      99123611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.622369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.622369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 101034.728293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101034.728293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     61691500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     61691500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 5616068950500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5616068950500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.622369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.622369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 91034.728455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91034.728455                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                   208039251                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  62852793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.309944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     8.249942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.001297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 32759.748446                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.999748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1957                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        19173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1725329449                       # Number of tag accesses
system.l2.tags.data_accesses               1725329449                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   4020481344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4020481536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1030340992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1030340992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     62820021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            62820024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     16099078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16099078                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           70                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1466386055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1466386125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           70                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               70                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      375795218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            375795218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      375795218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           70                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1466386055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1842181343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  16099078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  62806199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000435550250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1004815                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1004815                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           127601463                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           15121269                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    62820025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16099078                       # Number of write requests accepted
system.mem_ctrls.readBursts                  62820025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16099078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13823                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3892785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3932756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3950724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3940752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3919720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4017704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3897093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3912237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3894997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3904780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3932212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3940020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3950218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3918276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3917668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3884260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1001756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1009255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1006086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1005701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1010547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1034316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            994598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            995663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            993230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1005131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           999826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1003926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1001959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1017870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1008066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1011120                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1915292845500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               314031010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3092909133000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30495.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49245.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20349057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1281603                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 7.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              62820025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             16099078                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                22243110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                23907511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14372204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2283376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 668587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 941909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1003053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1018407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1029707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1030644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1028202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1029347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1032596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1032901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1035875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1049536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1079972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1058923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1033840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1007471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     57274576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.170624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.892323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    85.626365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     45713770     79.82%     79.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10275971     17.94%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       646551      1.13%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       125758      0.22%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        88026      0.15%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        70642      0.12%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59704      0.10%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50816      0.09%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       243338      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     57274576                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1004815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.505205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.359387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.846532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         812705     80.88%     80.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       104629     10.41%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        42733      4.25%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        23468      2.34%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        11101      1.10%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         5081      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         2511      0.25%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1237      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          633      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          361      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          170      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           90      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           47      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1004815                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1004815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.209843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           992382     98.76%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4405      0.44%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6681      0.66%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1172      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              151      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1004815                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4019596928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  884672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1030339200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4020481600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1030340992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1466.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       375.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1466.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    375.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2741773518500                       # Total gap between requests
system.mem_ctrls.avgGap                      34741.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   4019596736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1030339200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 70.027963946793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1466063413.069039583206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 375794564.325873672962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     62820022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     16099078                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       138750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 3092908994250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 67927833380750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     49234.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4219361.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         204775963980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         108840975705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        223784950200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        41974688160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     216431953920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1206574132680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36774122880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2039156787525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        743.739573                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  84333936500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  91553280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2565874633750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         204164622900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         108516040215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        224651324940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        42062352840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     216431953920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1207774711710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35763108960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2039364115485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        743.815191                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  81744777500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  91553280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2568463792750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    996217086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     50000002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    358180753                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1404397841                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    996217086                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     50000002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    358180753                       # number of overall hits
system.cpu.icache.overall_hits::total      1404397841                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3789470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3789474                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3789470                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total       3789474                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       395500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       395500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       395500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       395500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000006556                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    358180757                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1408187315                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000006556                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    358180757                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1408187315                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003789                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003789                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        98875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total     0.104368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        98875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total     0.104368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3789081                       # number of writebacks
system.cpu.icache.writebacks::total           3789081                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       298000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       298000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 99333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 99333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                3789081                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    996217086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     50000002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    358180753                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1404397841                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3789470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3789474                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       395500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       395500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000006556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    358180757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1408187315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        98875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total     0.104368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       298000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       298000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 99333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           386.859212                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1408187314                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3789473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            371.605053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   384.606955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     2.252257                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.751185                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.004399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.755584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2820164103                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2820164103                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    301695180                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14421324                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    331607852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        647724356                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    301929375                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14421324                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    331607852                       # number of overall hits
system.cpu.dcache.overall_hits::total       647958551                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     57800787                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5069640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    225077578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      287948005                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     57800789                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5069640                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    225077578                       # number of overall misses
system.cpu.dcache.overall_misses::total     287948007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 306863002500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 14888166777898                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 15195029780398                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 306863002500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 14888166777898                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 15195029780398                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    359495967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19490964                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556685430                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    935672361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    359730164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19490964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556685430                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    935906558                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.160783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.260102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.404317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.307744                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.160678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.260102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.404317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.307667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60529.544997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 66146.823287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52770.047080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60529.544997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 66146.823287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52770.046713                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1298028554                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1631                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          42450962                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.577129                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     49677363                       # number of writebacks
system.cpu.dcache.writebacks::total          49677363                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    121170739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    121170739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    121170739                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    121170739                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5069640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    103906839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    108976479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5069640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    103906839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    108976479                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 301793362500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 6933945736172                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 7235739098672                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 301793362500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 6933945736172                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 7235739098672                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.260102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.186653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.116469                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.260102                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.186653                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.116439                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59529.544997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 66732.332567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66397.255307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59529.544997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 66732.332567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66397.255307                       # average overall mshr miss latency
system.cpu.dcache.replacements              166776754                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    200698555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11536808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    275988167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       488223530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     55433937                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4860005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    216841827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     277135769                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 301342324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 14701146314500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 15002488638500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    256132492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     16396813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    492829994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    765359299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.216427                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.296399                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.439993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.362099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62004.529625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 67796.635538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54134.075484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    117716546                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    117716546                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4860005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     99125281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    103985286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 296482319000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 6793433292000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 7089915611000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.296399                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.201135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.135865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61004.529625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 68533.811188                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68181.911920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    100996625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2884516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     55619685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      159500826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2366837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       209635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      8235751                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10812223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5520678500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 187020463398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 192541141898                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    103363462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3094151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     63855436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    170313049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.067752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.128975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063484                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 26334.717485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 22708.367871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17807.729446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      3454193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3454193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       209635                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      4781558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4991193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5311043500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 140512444172                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 145823487672                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.067752                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.074881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 25334.717485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 29386.330600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29216.158877                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       234195                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        234195                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       234197                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       234197                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000009                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000009                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       421027                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       421027                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       421028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       421028                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data       421028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       421028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       421028                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       421028                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997174                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           815577872                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         166777266                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.890222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    75.083310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    52.108905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   384.804959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.146647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.101775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.751572                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2040274494                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2040274494                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3648024291000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 534967049500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 3113057241500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
