Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 856a2896216f439fa0a5eb8ad157c064 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DLX_TOP_behav xil_defaultlib.tb_DLX_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'A' [C:/Users/Reith/Documents/DLXstuff/DLX/DLX_TOP/DLX_TOP.srcs/sources_1/new/DLX_TOP.v:118]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'B' [C:/Users/Reith/Documents/DLXstuff/DLX/DLX_TOP/DLX_TOP.srcs/sources_1/new/DLX_TOP.v:119]
WARNING: [VRFC 10-3823] variable 'MemRead' might have multiple concurrent drivers [C:/Users/Reith/Documents/DLXstuff/DLX/DLX_TOP/DLX_TOP.srcs/sources_1/new/DLX_CTRL.v:385]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_DLX_ALU_v
Compiling module xil_defaultlib.DLX_ALU
Compiling module xil_defaultlib.DLX_CTRL
Compiling module xil_defaultlib.GPR
Compiling module xil_defaultlib.mux2tri
Compiling module xil_defaultlib.DLX_TOP
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_DLX_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DLX_TOP_behav
