{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629190991931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629190991941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 16:03:10 2021 " "Processing started: Tue Aug 17 16:03:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629190991941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629190991941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_SDRAM_Nios_Test -c DE0_CV_SDRAM_Nios_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_SDRAM_Nios_Test -c DE0_CV_SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629190991942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629190993523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629190993523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/de0_cv_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/de0_cv_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS " "Found entity 1: DE0_CV_QSYS" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_irq_mapper " "Found entity 1: DE0_CV_QSYS_irq_mapper" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009694 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009796 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009796 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009796 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009796 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009796 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009796 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191009823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009836 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009836 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009836 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009836 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009836 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191009841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009969 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191009986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191009986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010040 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_008 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_008" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010064 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_004 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_004" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010087 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_002" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010106 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router_001" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_CV_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_CV_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_CV_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629191010121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_CV_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010131 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_mm_interconnect_0_router " "Found entity 2: DE0_CV_QSYS_mm_interconnect_0_router" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_sdram_input_efifo_module " "Found entity 1: DE0_CV_QSYS_sdram_input_efifo_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010218 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_sdram " "Found entity 2: DE0_CV_QSYS_sdram" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010218 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_CV_QSYS_sdram_test_component.v(234) " "Verilog HDL warning at DE0_CV_QSYS_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1629191010235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_CV_QSYS_sdram_test_component.v(235) " "Verilog HDL warning at DE0_CV_QSYS_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1629191010235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_sdram_test_component_ram_module " "Found entity 1: DE0_CV_QSYS_sdram_test_component_ram_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010239 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_sdram_test_component " "Found entity 2: DE0_CV_QSYS_sdram_test_component" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_pll " "Found entity 1: DE0_CV_QSYS_pll" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_key " "Found entity 1: DE0_CV_QSYS_key" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_key.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_CV_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010289 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE0_CV_QSYS_jtag_uart_scfifo_w" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010289 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_CV_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_CV_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010289 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_CV_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE0_CV_QSYS_jtag_uart_scfifo_r" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010289 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_CV_QSYS_jtag_uart " "Found entity 5: DE0_CV_QSYS_jtag_uart" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_timer " "Found entity 1: DE0_CV_QSYS_timer" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_sysid_qsys " "Found entity 1: DE0_CV_QSYS_sysid_qsys" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_onchip_memory2 " "Found entity 1: DE0_CV_QSYS_onchip_memory2" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191010340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191010340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE0_CV_QSYS_nios2_qsys_ic_data_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_CV_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE0_CV_QSYS_nios2_qsys_ic_tag_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_CV_QSYS_nios2_qsys_bht_module " "Found entity 3: DE0_CV_QSYS_nios2_qsys_bht_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_CV_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE0_CV_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_CV_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE0_CV_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_CV_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE0_CV_QSYS_nios2_qsys_dc_tag_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_CV_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE0_CV_QSYS_nios2_qsys_dc_data_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_CV_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE0_CV_QSYS_nios2_qsys_dc_victim_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_CV_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE0_CV_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 10: DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_CV_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE0_CV_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_CV_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE0_CV_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 21: DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_CV_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE0_CV_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_CV_QSYS_nios2_qsys_nios2_oci_im " "Found entity 24: DE0_CV_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_CV_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 25: DE0_CV_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_CV_QSYS_nios2_qsys_nios2_oci " "Found entity 26: DE0_CV_QSYS_nios2_qsys_nios2_oci" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_CV_QSYS_nios2_qsys " "Found entity 27: DE0_CV_QSYS_nios2_qsys" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191011856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191011868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191011882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191011891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE0_CV_QSYS_nios2_qsys_mult_cell" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191011902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE0_CV_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191011912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_qsys/synthesis/submodules/de0_cv_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_QSYS_nios2_qsys_test_bench " "Found entity 1: DE0_CV_QSYS_nios2_qsys_test_bench" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_test_bench.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191011922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191011922 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_nios2_qsys.v(2120) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(2120): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1629191011944 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_nios2_qsys.v(2122) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(2122): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1629191011944 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_nios2_qsys.v(2278) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(2278): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1629191011945 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_nios2_qsys.v(3102) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_nios2_qsys.v(3102): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1629191011948 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(316) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1629191011957 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(326) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1629191011957 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(336) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1629191011957 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_CV_QSYS_sdram.v(680) " "Verilog HDL or VHDL warning at DE0_CV_QSYS_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1629191011959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_cv_sdram_nios_test.v 1 1 " "Using design file de0_cv_sdram_nios_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_SDRAM_Nios_Test " "Found entity 1: DE0_CV_SDRAM_Nios_Test" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191012330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1629191012330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV_SDRAM_Nios_Test " "Elaborating entity \"DE0_CV_SDRAM_Nios_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629191012360 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de0_cv_sdram_nios_test.v(67) " "Output port \"HEX0\" at de0_cv_sdram_nios_test.v(67) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012371 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de0_cv_sdram_nios_test.v(70) " "Output port \"HEX1\" at de0_cv_sdram_nios_test.v(70) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012371 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de0_cv_sdram_nios_test.v(73) " "Output port \"HEX2\" at de0_cv_sdram_nios_test.v(73) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012371 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de0_cv_sdram_nios_test.v(76) " "Output port \"HEX3\" at de0_cv_sdram_nios_test.v(76) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012371 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de0_cv_sdram_nios_test.v(79) " "Output port \"HEX4\" at de0_cv_sdram_nios_test.v(79) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012371 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de0_cv_sdram_nios_test.v(82) " "Output port \"HEX5\" at de0_cv_sdram_nios_test.v(82) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012371 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de0_cv_sdram_nios_test.v(88) " "Output port \"LEDR\" at de0_cv_sdram_nios_test.v(88) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012372 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de0_cv_sdram_nios_test.v(108) " "Output port \"VGA_B\" at de0_cv_sdram_nios_test.v(108) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012372 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de0_cv_sdram_nios_test.v(109) " "Output port \"VGA_G\" at de0_cv_sdram_nios_test.v(109) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012372 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de0_cv_sdram_nios_test.v(111) " "Output port \"VGA_R\" at de0_cv_sdram_nios_test.v(111) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012372 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de0_cv_sdram_nios_test.v(100) " "Output port \"SD_CLK\" at de0_cv_sdram_nios_test.v(100) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012372 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de0_cv_sdram_nios_test.v(110) " "Output port \"VGA_HS\" at de0_cv_sdram_nios_test.v(110) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012372 "|DE0_CV_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de0_cv_sdram_nios_test.v(113) " "Output port \"VGA_VS\" at de0_cv_sdram_nios_test.v(113) has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629191012372 "|DE0_CV_SDRAM_Nios_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS DE0_CV_QSYS:u0 " "Elaborating entity \"DE0_CV_QSYS\" for hierarchy \"DE0_CV_QSYS:u0\"" {  } { { "de0_cv_sdram_nios_test.v" "u0" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191012431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "nios2_qsys" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191012595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_test_bench DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_test_bench:the_DE0_CV_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_test_bench:the_DE0_CV_QSYS_nios2_qsys_test_bench\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_test_bench" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 6113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191013386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_ic_data_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_ic_data_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_ic_data" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 7138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191013454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191013675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191013817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191013817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_data_module:DE0_CV_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191013822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_ic_tag_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_ic_tag_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_ic_tag" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 7204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191013930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191013974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8o1 " "Found entity 1: altsyncram_r8o1" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_r8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191014079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191014079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8o1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_r8o1:auto_generated " "Elaborating entity \"altsyncram_r8o1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_ic_tag_module:DE0_CV_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_r8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191014085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_bht_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_bht_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_bht" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 7408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191014517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191014546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_csn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_csn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_csn1 " "Found entity 1: altsyncram_csn1" {  } { { "db/altsyncram_csn1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_csn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191014649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191014649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_csn1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_csn1:auto_generated " "Elaborating entity \"altsyncram_csn1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_bht_module:DE0_CV_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_csn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191014655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_register_bank_a_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_register_bank_a" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 7583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191014772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191014808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_can1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_can1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_can1 " "Found entity 1: altsyncram_can1" {  } { { "db/altsyncram_can1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_can1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191014926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191014926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_can1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_can1:auto_generated " "Elaborating entity \"altsyncram_can1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_a_module:DE0_CV_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_can1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191014932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_register_bank_b_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_register_bank_b" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 7604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191015439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191015493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dan1 " "Found entity 1: altsyncram_dan1" {  } { { "db/altsyncram_dan1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_dan1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191015647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191015647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dan1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dan1:auto_generated " "Elaborating entity \"altsyncram_dan1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_register_bank_b_module:DE0_CV_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dan1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191015653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_dc_tag_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_dc_tag_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_dc_tag" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 7923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191016175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191016206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugn1 " "Found entity 1: altsyncram_ugn1" {  } { { "db/altsyncram_ugn1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_ugn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191016329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191016329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ugn1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ugn1:auto_generated " "Elaborating entity \"altsyncram_ugn1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_tag_module:DE0_CV_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ugn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191016341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_dc_data_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_dc_data_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_dc_data" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 7980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191016697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191016727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40j1 " "Found entity 1: altsyncram_40j1" {  } { { "db/altsyncram_40j1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_40j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191016840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191016840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40j1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated " "Elaborating entity \"altsyncram_40j1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_data_module:DE0_CV_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191016846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_dc_victim_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_dc_victim_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_dc_victim" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 8110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191016959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191016998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191017112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191017112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_dc_victim_module:DE0_CV_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191017119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_mult_cell DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_mult_cell\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_mult_cell" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 9843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191017176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191017269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191017414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191017414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191017439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_ujt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191017637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191017743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191017806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191017847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191017967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191018289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191018333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191018446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191018557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191018600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191018641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191018808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191019599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191019814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191019857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191019946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191019994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191020108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191020219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191020282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191020388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191020388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191020406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_mult_cell:the_DE0_CV_QSYS_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altera_mult_add_0kt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191020452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 10132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191022704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_debug DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191022797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altera_std_synchronizer" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191022896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_ocimem DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191022965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_ociram_sp_ram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191023068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191023109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkf1 " "Found entity 1: altsyncram_mkf1" {  } { { "db/altsyncram_mkf1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_mkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191023233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191023233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkf1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated " "Elaborating entity \"altsyncram_mkf1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_ocimem:the_DE0_CV_QSYS_nios2_qsys_nios2_ocimem\|DE0_CV_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_CV_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191023239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_avalon_reg" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191023754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_break DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_break:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_break" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191023838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191023989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace\|DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_dtrace\|DE0_CV_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_CV_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "DE0_CV_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_oci_test_bench DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_oci_test_bench:the_DE0_CV_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_fifo\|DE0_CV_QSYS_nios2_qsys_oci_test_bench:the_DE0_CV_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_oci_test_bench" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024833 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE0_CV_QSYS_nios2_qsys_oci_test_bench " "Entity \"DE0_CV_QSYS_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_oci_test_bench" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1629191024834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_pib DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_pib" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_nios2_oci_im DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_nios2_oci_im:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_im" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191024987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191025010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191025099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191025260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191025288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191026541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_nios2_qsys:nios2_qsys\|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci\|DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_CV_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_CV_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191026865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_onchip_memory2 DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE0_CV_QSYS_onchip_memory2\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "onchip_memory2" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191027021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191027078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191027123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_CV_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE0_CV_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191027125 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629191027125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jj1 " "Found entity 1: altsyncram_2jj1" {  } { { "db/altsyncram_2jj1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_2jj1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191027266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191027266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jj1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated " "Elaborating entity \"altsyncram_2jj1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191027272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191028719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191028719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_2jj1.tdf" "decode3" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_2jj1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191028728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191028809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191028809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2jj1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_2jj1.tdf" "mux2" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_2jj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191028817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_sysid_qsys DE0_CV_QSYS:u0\|DE0_CV_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE0_CV_QSYS_sysid_qsys\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "sysid_qsys" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191029685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_timer DE0_CV_QSYS:u0\|DE0_CV_QSYS_timer:timer " "Elaborating entity \"DE0_CV_QSYS_timer\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_timer:timer\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "timer" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191029704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_jtag_uart DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE0_CV_QSYS_jtag_uart\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "jtag_uart" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191029743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_jtag_uart_scfifo_w DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE0_CV_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "the_DE0_CV_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191029769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191030107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191030118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191030119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191030119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191030119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191030119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191030119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191030119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191030119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191030119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191030119 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629191030119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191030212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191030212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191030218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191030269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191030269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191030279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191030337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191030337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191030351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191030432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191030432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191030451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191030546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191030546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191030560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191030642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191030642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_w:the_DE0_CV_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191030656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_jtag_uart_scfifo_r DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE0_CV_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|DE0_CV_QSYS_jtag_uart_scfifo_r:the_DE0_CV_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "the_DE0_CV_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191030724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031290 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629191031290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_CV_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_key DE0_CV_QSYS:u0\|DE0_CV_QSYS_key:key " "Elaborating entity \"DE0_CV_QSYS_key\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_key:key\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "key" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_pll DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll " "Elaborating entity \"DE0_CV_QSYS_pll\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "pll" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "altera_pll_i" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031571 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1629191031592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3846 ps " "Parameter \"phase_shift1\" = \"-3846 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191031613 ""}  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629191031613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_sdram DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram " "Elaborating entity \"DE0_CV_QSYS_sdram\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "sdram" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_sdram_input_efifo_module DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram\|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE0_CV_QSYS_sdram_input_efifo_module\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_sdram:sdram\|DE0_CV_QSYS_sdram_input_efifo_module:the_DE0_CV_QSYS_sdram_input_efifo_module\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" "the_DE0_CV_QSYS_sdram_input_efifo_module" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "mm_interconnect_0" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191031772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_agent" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_agent_rsp_fifo" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191032982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router\|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router:router\|DE0_CV_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001\|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_001:router_001\|DE0_CV_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_002 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002\|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_002:router_002\|DE0_CV_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_004 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_004\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_004" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004\|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_004:router_004\|DE0_CV_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_008 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_008\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "router_008" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008\|DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_router_008:router_008\|DE0_CV_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_limiter" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_limiter" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only_13_1 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only_13_1\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_demux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_mux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_demux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_mux DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001 DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191033994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191034017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629191034036 "|DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629191034036 "|DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_mm_interconnect_0.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191034091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_CV_QSYS_irq_mapper DE0_CV_QSYS:u0\|DE0_CV_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE0_CV_QSYS_irq_mapper\" for hierarchy \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "irq_mapper" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191034147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "rst_controller" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191034165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191034185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191034203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "rst_controller_001" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191034220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_CV_QSYS:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" "rst_controller_002" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/DE0_CV_QSYS.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191034249 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" "the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_QSYS/synthesis/submodules/DE0_CV_QSYS_nios2_qsys.v" 3556 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1629191036269 "|DE0_CV_SDRAM_Nios_Test|DE0_CV_QSYS:u0|DE0_CV_QSYS_nios2_qsys:nios2_qsys|DE0_CV_QSYS_nios2_qsys_nios2_oci:the_DE0_CV_QSYS_nios2_qsys_nios2_oci|DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_CV_QSYS_nios2_qsys_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1629191037547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.08.17.16:04:04 Progress: Loading sld3311eb45/alt_sld_fab_wrapper_hw.tcl " "2021.08.17.16:04:04 Progress: Loading sld3311eb45/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191044676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191051403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191051656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191056325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191056762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191057158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191057595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191057603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191057605 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1629191058348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3311eb45/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3311eb45/alt_sld_fab.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191058725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191058725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191058874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191058874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191059033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191059033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191059138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191059138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191059274 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191059274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191059274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/ip/sld3311eb45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191059407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191059407 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629191066983 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629191066983 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1629191066983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191067047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_CV_QSYS:u0\|DE0_CV_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629191067047 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629191067047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629191067147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191067147 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1629191068893 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1629191068893 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1629191068975 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1629191068975 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1629191068975 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1629191068975 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1629191068975 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1629191069001 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1629191069263 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1629191069263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629191072202 "|DE0_CV_SDRAM_Nios_Test|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629191072202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191072751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "377 " "377 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629191075528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191075953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191076518 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_SDRAM_Nios_Test.map.smsg " "Generated suppressed messages file C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/DE0_CV_SDRAM_Nios_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191077678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629191081995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629191081995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de0_cv_sdram_nios_test.v" "" { Text "C:/Users/linh9/Documents/source/DE0-CV_v.1.2.1_SystemCD/Demonstrations/DE0_CV_SDRAM_Nios_Test/de0_cv_sdram_nios_test.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629191083011 "|DE0_CV_SDRAM_Nios_Test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1629191083011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4940 " "Implemented 4940 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629191083029 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629191083029 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1629191083029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4324 " "Implemented 4324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629191083029 ""} { "Info" "ICUT_CUT_TM_RAMS" "401 " "Implemented 401 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1629191083029 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1629191083029 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1629191083029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629191083029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 192 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629191083139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 16:04:43 2021 " "Processing ended: Tue Aug 17 16:04:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629191083139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629191083139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629191083139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629191083139 ""}
