/*************************************************************************\
* Copyright (c) 2017 Michael Davidsaver
* mrfioc2 is distributed subject to a Software License Agreement found
* in file LICENSE that is included with this distribution.
\*************************************************************************/

#include <algorithm>
#include <stdexcept>
#include <vector>

#include <stdlib.h>
#include <stdio.h>
#include <errno.h>
#include <string.h>

#include <epicsStdio.h>
#include <epicsThread.h>
#include <osiSock.h>

#include "mrfCommon.h"
#include "mrf/spi.h"
#include "mrf/flash.h"

namespace mrf {

CFIFlash::CFIFlash(const SPIDevice &dev)
    :dev(dev)
    ,haveinfo(false)
{}

CFIFlash::~CFIFlash() {}

void
CFIFlash::readID(ID *id)
{
    epicsUInt8 cmd[7] = {0x9f, 0u, 0u, 0u},
               response[7];
    SPIInterface::Operation ops[2] = {{4, cmd, response}};
    ops[0].ncycles = 4;
    ops[0].in = cmd;
    ops[0].out = response;

    {
        SPIDevice::Selector S(dev);
        dev.interface()->cycles(1, ops);
    }

    if(response[1]==0xff)
    {
        /* the first read after power up seems to fail.
         * Presumably some missing initializtion on my part.
         * A single re-try.
         */
        SPIDevice::Selector S(dev);
        dev.interface()->cycles(1, ops);
    }

    id->vendor = response[1];
    id->dev_type = response[2];
    id->dev_id = response[3];

    id->vendorName = "<Unknown>";
    id->capacity = id->sectorSize = id->pageSize = 0u;

    if(id->vendor==0x20) { // Micron
        /* Some Micron parts support the Serial Flash Discoverable Parameter (SFDP) spec.
         * using command 0x5a (see tech note TN-25-06).
         * However, so far there isn't anything so interesting.
         */
        id->vendorName = "Micron";

        switch(id->dev_type) {
        case 0xba: // mt25q
        case 0xbb:
            id->capacity = 2u<<(id->dev_id+2);
            id->sectorSize = 64*1024u;
            id->pageSize = 256;
            break;
        }

        /* Micron puts some extra info after the regular 0x9f payload,
         * including a serial number.
         * Byte 4 is the length of the additional payload
         */
        ops[0].ncycles = 5;

        {
            SPIDevice::Selector S(dev);
            dev.interface()->cycles(1, ops);
        }

        if(response[4]>2) {
            ops[0].ncycles = 7;

            id->SN.resize(response[4]-2);
            ops[1].ncycles = id->SN.size();
            ops[1].in = NULL;
            ops[1].out = &id->SN[0];

            SPIDevice::Selector S(dev);
            dev.interface()->cycles(2, ops);

            // if this byte isn't 0, then the spec isn't being followed
            if(response[6]!=0)
                id->SN.clear();

            if((response[5]&0x3)!=0) {
                // sector size not known
                id->sectorSize = 0;
            }
        }
    }

    // we only use 24-bit read/write/erase ops
    // so capacity beyond 16MB is not accessible.
    if(id->capacity>0x1000000)
        id->capacity = 0x1000000;
}

void CFIFlash::read(epicsUInt32 start, epicsUInt32 count, epicsUInt8 *data)
{
    if((start&0xff000000) || (count&0xff000000) || ((start+count)&0xff000000))
        std::runtime_error("start/count exceeds 24-bit addressing");

    check();

    epicsUInt8 cmd[5];

    // as we don't control clock speed, assume support for "fast" read
    // w/ dummy byte (wait state) after 24-bit address
    cmd[0] = 0x0b;
    cmd[1] = (start>>16)&0xff;
    cmd[2] = (start>> 8)&0xff;
    cmd[3] = (start>> 0)&0xff;
    cmd[4] = 0; // dummy

    SPIInterface::Operation ops[2];

    ops[0].ncycles = 5;
    ops[0].out = NULL;
    ops[0].in = cmd;

    ops[1].ncycles = count;
    ops[1].out = data;
    ops[1].in = NULL;

    {
        SPIDevice::Selector S(dev);
        dev.interface()->cycles(2, ops);
    }
}

void CFIFlash::write(const epicsUInt32 start,
                     const epicsUInt32 count,
                     const epicsUInt8 * const data,
                     const bool strict)
{
    if((start&0xff000000) || (count&0xff000000) || ((start+count)&0xff000000))
        std::runtime_error("start/count exceeds 24-bit addressing");

    check();

    if(strict && info.capacity==0)
        throw std::runtime_error("Won't attempt to write when capacity isn't known");

    else if(start>=info.capacity || (start+count)>info.capacity)
        throw std::runtime_error("Can't write beyond capacity");

    if(info.pageSize==0 || info.sectorSize==0)
        throw std::runtime_error("Won't attempt to write to unsupported flash chip");

    {
        epicsUInt32 mask = (info.pageSize-1u) | (info.sectorSize-1u);
        if(start&mask)
            throw std::runtime_error("start address not aligned to page & sector sizes");

        if(strict && ((start+count)&mask))
            throw std::runtime_error("end address not aligned to page & sector sizes");
    }

    const epicsUInt32 end = start+count;

    const double timeout = dev.interface()->timeout();

    {
        WriteEnabler WE(*this);

        // erase necessary sectors

        for(epicsUInt32 addr=start; addr<end; addr+=info.sectorSize)
        {
            busyWait(timeout);

            WE.enable();

            epicsUInt8 cmd[4];
            cmd[0] = 0xd8; // SECTOR ERASE
            cmd[1] = (addr>>16)&0xff;
            cmd[2] = (addr>> 8)&0xff;
            cmd[3] = (addr>> 0)&0xff;
            SPIInterface::Operation op = {4, cmd, NULL};

            {
                SPIDevice::Selector S(dev);
                dev.interface()->cycles(1, &op);
            }
        }

        // program all pages

        const epicsUInt8 *cur = data;
        for(epicsUInt32 addr=start; addr<end; addr+=info.pageSize, cur+=info.pageSize)
        {
            busyWait(timeout);

            WE.enable();

            const epicsUInt32 N = std::min(info.pageSize, end-addr);

            epicsUInt8 cmd[4];
            cmd[0] = 0x02; // PAGE PROGRAM
            cmd[1] = (addr>>16)&0xff;
            cmd[2] = (addr>> 8)&0xff;
            cmd[3] = (addr>> 0)&0xff;

            SPIInterface::Operation ops[2];
            ops[0].ncycles = 4;
            ops[0].in = cmd;
            ops[0].out = NULL;

            ops[1].ncycles = N;
            ops[1].in = cur;
            ops[1].out = NULL;

            {
                SPIDevice::Selector S(dev);
                dev.interface()->cycles(2, ops);
            }
        }

        busyWait(timeout);

        // end of write phase
    }

    // readback to verify by sector

    std::vector<epicsUInt8> scratch;

    const epicsUInt8 *cur = data;
    bool ok = true;
    for(epicsUInt32 addr=start; addr<end; addr+=info.sectorSize, cur+=info.sectorSize)
    {
        const epicsUInt32 N = std::min(info.sectorSize, end-addr);

        scratch.resize(N);

        read(addr, scratch);

        if(memcmp(cur, &scratch[0], N)!=0) {
            printf("FLASH readback mis-match in sector 0x%06x\n", (unsigned)addr);
            ok = false;
        }
    }

    if(!ok)
        throw std::runtime_error("FLASH readback error");
}

void CFIFlash::erase(epicsUInt32 start, epicsUInt32 count, bool strict)
{
    if((start&0xff000000) || (count&0xff000000) || ((start+count)&0xff000000))
        std::runtime_error("start/count exceeds 24-bit addressing");

    check();

    if(strict && info.capacity==0)
        throw std::runtime_error("Won't attempt to write when capacity isn't known");

    else if(start>=info.capacity || (start+count)>info.capacity)
        throw std::runtime_error("Can't write beyond capacity");

    if(info.pageSize==0 || info.sectorSize==0)
        throw std::runtime_error("Won't attempt to write to unsupported flash chip");

    {
        epicsUInt32 mask = (info.pageSize-1u) | (info.sectorSize-1u);
        if(start&mask)
            throw std::runtime_error("start address not aligned to page & sector sizes");

        if(strict && ((start+count)&mask))
            throw std::runtime_error("end address not aligned to page & sector sizes");
    }

    const epicsUInt32 end = start+count;

    const double timeout = dev.interface()->timeout();

    WriteEnabler WE(*this);

    // erase necessary sectors

    for(epicsUInt32 addr=start; addr<end; addr+=info.sectorSize)
    {
        busyWait(timeout);

        WE.enable();

        epicsUInt8 cmd[4];
        cmd[0] = 0xd8; // SECTOR ERASE
        cmd[1] = (addr>>16)&0xff;
        cmd[2] = (addr>> 8)&0xff;
        cmd[3] = (addr>> 0)&0xff;
        SPIInterface::Operation op = {4, cmd, NULL};

        {
            SPIDevice::Selector S(dev);
            dev.interface()->cycles(1, &op);
        }
    }
}

void CFIFlash::check()
{
    if(!haveinfo) {

        readID(&info);

        haveinfo = true;
    }

    if(info.vendor==0xff)
        throw std::runtime_error("Invalid Flash vendor ID");
}

unsigned CFIFlash::status()
{
    epicsUInt8 cmd[2] = {0x05, 0}, response[2] = {0,0};
    SPIInterface::Operation op = {2, cmd, response};

    SPIDevice::Selector S(dev);
    dev.interface()->cycles(1, &op);

    return response[1]&0x03; // pass out only 0x01 busy and 0x02 write enabled
}

void CFIFlash::writeEnable(bool e)
{
    epicsUInt8 cmd = e ? 0x06 : 0x04;
    SPIInterface::Operation op = {1, &cmd, NULL};

    SPIDevice::Selector S(dev);
    dev.interface()->cycles(1, &op);
}

void CFIFlash::busyWait(double timeout, unsigned n)
{
    TimeoutCalculator T(timeout);

    while(T.ok() && (status()&1))
        epicsThreadSleep(T.inc());

    if(!T.ok())
        throw std::runtime_error("Timeout waiting for operation to complete");
}

CFIStreamBuf::CFIStreamBuf(CFIFlash& flash)
    :flash(flash)
    ,pos(0u)
{}

CFIStreamBuf::int_type CFIStreamBuf::underflow()
{
    // read-ahead is only one page
    buf.resize(flash.pageSize());
    flash.read(pos, buf.size(), (epicsUInt8*)&buf[0]);
    setg(&buf[0], &buf[0], &buf[buf.size()]);
    pos += buf.size();

    return buf[0];
}

CFIStreamBuf::pos_type
CFIStreamBuf::seekoff(off_type off, std::ios_base::seekdir dir, std::ios_base::openmode mode)
{
    if(dir==std::ios_base::cur)
        off += pos;
    else if(dir==std::ios_base::end)
        return pos_type(-1); // error
    return seekpos(off, mode);
}

CFIStreamBuf::pos_type
CFIStreamBuf::seekpos(pos_type off, std::ios_base::openmode mode)
{
    pos = off;
    setg(&buf[0], &buf[0], &buf[0]); // empty buffer
    return pos;
}

bool XilinxBitInfo::read(std::istream& strm)
{
    static const char header[] = "\0\x09\x0f\xf0\x0f\xf0\x0f\xf0\x0f\xf0\0\0\1";

    std::vector<char> buf(sizeof(header)-1);

    if(strm.read(&buf[0], buf.size()).gcount()!=std::streamsize(buf.size()) || !std::equal(buf.begin(), buf.end(), header))
        return false; // not a .bit file

    std::string project, part, date, time;

    bool eof = false;
    while(!eof) {
        epicsUInt8 id;
        epicsUInt16 size;

        if(strm.read((char*)&id, 1).gcount()==0)
            break;

        switch(id) {
        case 0x61:
        case 0x62:
        case 0x63:
        case 0x64:
            if(strm.read((char*)&size, 2).gcount()!=2)
                throw std::runtime_error("Truncated block header");
            size = ntohs(size);
            buf.resize(size);
            if(strm.read(&buf[0], buf.size()).gcount()!=std::streamsize(buf.size()))
                throw std::runtime_error("Truncated block payload");

            // there are all actually printable strings, so ensure they have a trailing nil.
            buf.push_back('\0');

            break;
        case 0x65:
            // start of bit stream content, we treat this as end of "header" and stop here.
            // in practice there is nothing after the bit stream anyway.
            eof = true;
            break;
        default:
            fprintf(stderr, "Warning: attempting to ignore unknown block 0x%02x\n", unsigned(id));
            eof = true;
            break;
        }

        std::string str(&buf[0]);

        switch(id) {
        case 0x61: project.swap(str); break;
        case 0x62: part.swap(str); break;
        case 0x63: date.swap(str); break;
        case 0x64: time.swap(str); break;
        }
    }

    date += " ";
    date += time;

    this->project.swap(project);
    this->part.swap(part);
    this->date.swap(date);
    return true;
}

} // namespace mrf
