# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do MIPS_System_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
