device:
  name: ENC28J60
  description: Stand-Alone Ethernet Controller with SPI Interface
  peripherals:
  - name: COMMON
    description: Common Ethernet Registers
    registers:
    - name: IE
      description: Ethernet Interrupt Enable
      offset: 0x1B
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: INTIE
        description: Global INT Interrupt Enable
        position: 7
        width: 1
      - name: PKTIE
        description: Receive Packet Pending Interrupt Enable
        position: 6
        width: 1
      - name: DMAIE
        description: DMA Interrupt Enable
        position: 5
        width: 1
      - name: LINKIE
        description: Link Status Change Interrupt Enable
        position: 4
        width: 1
      - name: TXIE
        description: Transmit Enable
        position: 3
        width: 1
      - name: TXERIE
        description: Transmit Error Interrupt Enable
        position: 1
        width: 1
      - name: RXERIE
        description: Receive Error Interrupt Enable
        position: 0
        width: 1
    - name: IR
      description: Ethernet Interrupt Request (Flag)
      offset: 0x1C
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: PKTIF 
        description: Receive Packet Pending Interrupt Flag
        position: 6
        width: 1
      - name: DMAIF 
        description: DMA Interrupt Flag
        position: 5
        width: 1
      - name: LINKIF 
        description: Link Change Interrupt Flag
        position: 4
        width: 1
      - name: TXIF 
        description: Transmit Interrupt Flag
        position: 3
        width: 1
      - name: TXERIF 
        description: Transmit Error Interrupt Flag
        position: 1
        width: 1
      - name: RXERIF
        description: Receive Error Interrupt Flag
        position: 0
        width: 1
    - name: STAT
      description: Ethernet Status
      offset: 0x1D
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: INT
        description: INT Interrupt Flag
        position: 7
        width: 1
      - name: BUFER
        description: Ethernet Buffer Error Status
        position: 6
        width: 1
      - name: LATECOL
        description: Late Collision Error
        position: 4
        width: 1
      - name: RXBUSY
        description: Receive Busy
        position: 2
        width: 1
      - name: TXABRT
        description: Transmit Abort Error
        position: 1
        width: 1
      - name: CLKRDY
        description: Clock Ready
        position: 0
        width: 1
    - name: CON2
      description: Ethernet Control Register 2
      offset: 0x1E
      reset_value: 0x80
      reg_bank: 0
      fields:
      - name: AUTOINC 
        description: Automatic Buffer Pointer Increment Enable
        position: 7
        width: 1
      - name: PKTDEC 
        description: Packet Decrement
        position: 6
        width: 1
      - name: PWRSV 
        description: Power Save Enable
        position: 5
        width: 1
      - name: VRPS
        description: Voltage Regulator Power Save Enable
        position: 3
        width: 1
    - name: CON1
      description: Ethernet Control Register 1
      offset: 0x1F
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: TXRST 
        description: Transmit Logic Reset
        position: 7
        width: 1
      - name: RXRST 
        description: Receive Logic Reset
        position: 6
        width: 1
      - name: DMAST 
        description: DMA Start and Busy Status
        position: 5
        width: 1
      - name: CSUMEN 
        description: DMA Checksum Enable
        position: 4
        width: 1
      - name: TXRTS 
        description: Transmit Request to Send
        position: 3
        width: 1
      - name: RXEN 
        description: Receive Enable
        position: 2
        width: 1
      - name: BSEL
        description: Bank Select
        position: 0
        width: 2
  - name: ETH
    description: Ethernet Control Registers
    registers:
    - name: RDPTL
      description: Read Pointer Low Byte
      offset: 0x00
      reset_value: 0xFA
      reg_bank: 0
      fields: []
    - name: RDPTH
      description: Read Pointer High Byte
      offset: 0x01
      reset_value: 0x05
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: WRPTL
      description: Write Pointer Low Byte
      offset: 0x02
      reset_value: 0x00
      reg_bank: 0
      fields: []
    - name: WRPTH
      description: Write Pointer High Byte
      offset: 0x03
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: TXSTL
      description: TX Start Low Byte
      offset: 0x04
      reset_value: 0x00
      reg_bank: 0
      fields: []
    - name: TXSTH
      description: TX Start High Byte
      offset: 0x05
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: TXNDL
      description: TX End Low Byte
      offset: 0x06
      reset_value: 0x00
      reg_bank: 0
      fields: []
    - name: TXNDH
      description: TX End High Byte
      offset: 0x07
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: RXSTL
      description: RX Start Low Byte
      offset: 0x08
      reset_value: 0xFA
      reg_bank: 0
      fields: []
    - name: RXSTH
      description: RX Start High Byte
      offset: 0x09
      reset_value: 0x05
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: RXNDL
      description: RX End Low Byte
      offset: 0x0A
      reset_value: 0xFF
      reg_bank: 0
      fields: []
    - name: RXNDH
      description: RX End High Byte
      offset: 0x0B
      reset_value: 0x1F
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: RXRDPTL
      description: RX RD Pointer Low Byte
      offset: 0x0C
      reset_value: 0xFA
      reg_bank: 0
      fields: []
    - name: RXRDPTH
      description: RX RD Pointer High Byte
      offset: 0x0D
      reset_value: 0x05
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: RXWRPTL
      description: RX WR Pointer Low Byte
      offset: 0x0E
      reset_value: 0x00
      reg_bank: 0
      fields: []
    - name: RXWRPTH
      description: RX WR Pointer High Byte
      offset: 0x0F
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: DMASTL
      description: DMA Start Low Byte
      offset: 0x10
      reset_value: 0x00
      reg_bank: 0
      fields: []
    - name: DMASTH
      description: DMA Start High Byte
      offset: 0x11
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: DMANDL
      description: DMA End Low Byte
      offset: 0x12
      reset_value: 0x00
      reg_bank: 0
      fields: []
    - name: DMANDH
      description: DMA End High Byte
      offset: 0x13
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: DMADSTL
      description: DMA Destination Low Byte
      offset: 0x14
      reset_value: 0x00
      reg_bank: 0
      fields: []
    - name: DMADSTH
      description: DMA Destination High Byte
      offset: 0x15
      reset_value: 0x00
      reg_bank: 0
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: DMACSL
      description: DMA Checksum Low Byte
      offset: 0x16
      reset_value: 0x00
      reg_bank: 0
      fields: []
    - name: DMACSH
      description: DMA Checksum High Byte
      offset: 0x17
      reset_value: 0x00
      reg_bank: 0
      fields: []
    - name: HT0
      description: Hash Table Byte 0
      offset: 0x00
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: HT1
      description: Hash Table Byte 1
      offset: 0x01
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: HT2
      description: Hash Table Byte 2
      offset: 0x02
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: HT3
      description: Hash Table Byte 3
      offset: 0x03
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: HT4
      description: Hash Table Byte 4
      offset: 0x04
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: HT5
      description: Hash Table Byte 5
      offset: 0x05
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: HT6
      description: Hash Table Byte 6
      offset: 0x06
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: HT7
      description: Hash Table Byte 7
      offset: 0x07
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMM0
      description: Pattern Match Mask Byte 0
      offset: 0x08
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMM1
      description: Pattern Match Mask Byte 1
      offset: 0x09
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMM2
      description: Pattern Match Mask Byte 2
      offset: 0x0A
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMM3
      description: Pattern Match Mask Byte 3
      offset: 0x0B
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMM4
      description: Pattern Match Mask Byte 4
      offset: 0x0C
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMM5
      description: Pattern Match Mask Byte 5
      offset: 0x0D
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMM6
      description: Pattern Match Mask Byte 6
      offset: 0x0E
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMM7
      description: Pattern Match Mask Byte 7
      offset: 0x0F
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMCSL
      description: Pattern Match Checksum Low Byte
      offset: 0x10
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMCSH
      description: Pattern Match Checksum High Byte
      offset: 0x11
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMOL
      description: Pattern Match Offset Low Byte
      offset: 0x14
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: PMOH
      description: Pattern Match Offset High Byte
      offset: 0x15
      reset_value: 0x00
      reg_bank: 1
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: RXFCON
      description: Ethernet Receive Filter Control
      offset: 0x18
      reset_value: 0xA1
      reg_bank: 1
      fields:
      - name: UCEN 
        description: Unicast Filter Enable
        position: 7
        width: 1
      - name: ANDOR 
        description: AND/OR Filter Select
        position: 6
        width: 1
      - name: CRCEN 
        description: Post-Filter CRC Check Enable
        position: 5
        width: 1
      - name: PMEN 
        description: Pattern Match Filter Enable
        position: 4
        width: 1
      - name: MPEN 
        description: Magic Packet™ Filter Enable
        position: 3
        width: 1
      - name: HTEN 
        description: Hash Table Filter Enable
        position: 2
        width: 1
      - name: MCEN 
        description: Multicast Filter Enable
        position: 1
        width: 1
      - name: BCEN
        description: Broadcast Filter Enable
        position: 0
        width: 1
    - name: PKTCNT
      description: Ethernet Packet Count
      offset: 0x19
      reset_value: 0x00
      reg_bank: 1
      fields: []
    - name: BSTSD
      description: Built-in Self-Test Fill Seed
      offset: 0x06
      reset_value: 0x00
      reg_bank: 3
      fields: []
    - name: BSTCON
      description: Ethernet Self-Test Control
      offset: 0x07
      reset_value: 0x00
      reg_bank: 3
      fields:
      - name: PSV
        description: Pattern Shift Value
        position: 5
        width: 3
      - name: PSEL 
        description: Port Select
        position: 4
        width: 1
      - name: TMSEL
        description: Test Mode Select
        position: 2
        width: 2
      - name: TME 
        description: Test Mode Enable
        position: 1
        width: 1
      - name: BISTST
        description: Built-in Self-Test Start/Busy
        position: 0
        width: 1
    - name: BSTCSL
      description: Built-in Self-Test Checksum Low Byte
      offset: 0x08
      reset_value: 0x00
      reg_bank: 3
      fields: []
    - name: BSTCSH
      description: Built-in Self-Test Checksum High Byte
      offset: 0x09
      reset_value: 0x00
      reg_bank: 3
      fields: []
    - name: REVID
      description: Ethernet Revision ID
      offset: 0x12
      reset_value: 0x00
      reg_bank: 3
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: COCON
      description: Clock Output Control
      offset: 0x15
      reset_value: 0x04
      reg_bank: 3
      fields:
      - name: COCON
        description: Clock Output Configuration
        position: 0
        width: 3
    - name: FLOCON
      description: Ethernet Flow Control
      offset: 0x17
      reset_value: 0x00
      reg_bank: 3
      fields:
      - name: FULDPXS
        description: Read-Only MAC Full-Duplex Shadow
        position: 2
        width: 1
      - name: FCEN
        description: Flow Control Enable
        position: 0
        width: 2
    - name: PAUSL
      description: Pause Timer Value Low Byte
      offset: 0x18
      reset_value: 0x00
      reg_bank: 3
      fields: []
    - name: PAUSH
      description: Pause Timer Value High Byte
      offset: 0x19
      reset_value: 0x10
      reg_bank: 3
      fields: []
  - name: MAC
    description: Medium Access Controller Registers
    registers:
    - name: CON1
      description: MAC Control Register 1
      offset: 0x00
      reset_value: 0x00
      reg_bank: 2
      fields:
      - name: TXPAUS 
        description: Pause Control Frame Transmission Enable
        position: 3
        width: 1
      - name: RXPAUS 
        description: Pause Control Frame Reception Enable
        position: 2
        width: 1
      - name: PASSALL 
        description: Pass All Received Frames Enable
        position: 1
        width: 1
      - name: MARXEN
        description: MAC Receive Enable
        position: 0
        width: 1
    - name: CON3
      description: MAC Control Register 3
      offset: 0x02
      reset_value: 0x00
      reg_bank: 2
      fields:
      - name: PADCFG
        description: 
        position: 5
        width: 3
      - name: TXCRCEN 
        description: Transmit CRC Enable
        position: 4
        width: 1
      - name: PHDREN 
        description: Proprietary Header Enable
        position: 3
        width: 1
      - name: HFRMEN 
        description: Huge Frame Enable
        position: 2
        width: 1
      - name: FRMLNEN 
        description: Frame Length Checking Enable
        position: 1
        width: 1
      - name: FULDPX
        description: MAC Full-Duplex Enable
        position: 0
        width: 1
    - name: CON4
      description: MAC Control Register 4
      offset: 0x03
      reset_value: 0x00
      reg_bank: 2
      fields:
      - name: DEFER 
        description: Defer Transmission Enable
        position: 6
        width: 1
      - name: BPEN 
        description: No Backoff During Backpressure Enable
        position: 5
        width: 1
      - name: NOBKOFF
        description: No Backoff Enable
        position: 4
        width: 1
    - name: BBIPG
      description: Back-to-Back Inter-Packet Gap
      offset: 0x04
      reset_value: 0x00
      reg_bank: 2
      fields:
      - name: BBIPG
        description: Back-to-Back Inter-Packet Gap Delay Time
        position: 0
        width: 7
    - name: IPGL
      description: Non-Back-to-Back Inter-Packet Gap Low Byte
      offset: 0x06
      reset_value: 0x00
      reg_bank: 2
      fields:
      - name: DATA
        position: 0
        width: 7
    - name: IPGH
      description: Non-Back-to-Back Inter-Packet Gap High Byte
      offset: 0x07
      reset_value: 0x00
      reg_bank: 2
      fields:
      - name: DATA
        position: 0
        width: 7
    - name: CLCON1
      description: Retransmission Maximum
      offset: 0x08
      reset_value: 0x0F
      reg_bank: 2
      fields:
      - name: DATA
        position: 0
        width: 4
    - name: CLCON2
      description: Collision Window
      offset: 0x09
      reset_value: 0x37
      reg_bank: 2
      fields:
      - name: DATA
        position: 0
        width: 6
    - name: MXFLL
      description: Maximum Frame Length Low Byte
      offset: 0x0A
      reset_value: 0x00
      reg_bank: 2
      fields: []
    - name: MXFLH
      description: Maximum Frame Length High Byte
      offset: 0x0B
      reset_value: 0x06
      reg_bank: 2
      fields: []
    - name: ADR5
      description: MAC Address Byte 5
      offset: 0x00
      reset_value: 0x00
      reg_bank: 3
      fields: []
    - name: ADR6
      description:  MAC Address Byte 6
      offset: 0x01
      reset_value: 0x00
      reg_bank: 3
      fields: []
    - name: ADR3
      description:  MAC Address Byte 3
      offset: 0x02
      reset_value: 0x00
      reg_bank: 3
      fields: []
    - name: ADR4
      description: MAC Address Byte 4
      offset: 0x03
      reset_value: 0x00
      reg_bank: 3
      fields: []
    - name: ADR1
      description: MAC Address Byte 1
      offset: 0x04
      reset_value: 0x00
      reg_bank: 3
      fields: []
    - name: ADR2
      description: MAC Address Byte 1
      offset: 0x05
      reset_value: 0x00
      reg_bank: 3
      fields: []
  - name: MII
    description: Media Independent Interface Registers
    registers:
    - name: CMD
      description: MII Command Register
      offset: 0x12
      reset_value: 0x00
      reg_bank: 2
      fields:
      - name: MIISCAN
        description: MII Scan Enable
        position: 1
        width: 1
      - name: MIIRD
        description: MII Read Enable
        position: 0
        width: 1
    - name: REGADR
      description: MII Register Address
      offset: 0x14
      reset_value: 0x00
      reg_bank: 2
      fields:
      - name: DATA
        position: 0
        width: 5
    - name: WRL
      description: MII Write Data Low Byte
      offset: 0x16
      reset_value: 0x00
      reg_bank: 2
      fields: []
    - name: WRH
      description: MII Write Data High Byte
      offset: 0x17
      reset_value: 0x00
      reg_bank: 2
      fields: []
    - name: RDL
      description: MII Read Data Low Byte
      offset: 0x18
      reset_value: 0x00
      reg_bank: 2
      fields: []
    - name: RDH
      description: MII Read Data High Byte
      offset: 0x19
      reset_value: 0x00
      reg_bank: 2
      fields: []
    - name: STAT
      description: MII Status
      offset: 0x0A
      reset_value: 0x00
      reg_bank: 3
      fields:
      - name: NVALID
        description: MII Management Read Data Not Valid
        position: 2
        width: 1
      - name: SCAN
        description: MII Management Scan Operation
        position: 1
        width: 1
      - name: BUSY
        description: MII Management Busy
        position: 0
        width: 1