/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sub_ubus_dma.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 9:51p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:16:19 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_sub_ubus_dma.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 9:51p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SUB_UBUS_DMA_H__
#define BCHP_SUB_UBUS_DMA_H__

/***************************************************************************
 *SUB_UBUS_DMA - Bridge SCB Registers
 ***************************************************************************/
#define BCHP_SUB_UBUS_DMA_CNTRL_CFG              0x04880900 /* DMA Control and Configuration Register */
#define BCHP_SUB_UBUS_DMA_STATUS                 0x04880904 /* DMA TX/RX Status Register */
#define BCHP_SUB_UBUS_DMA_BUFF_ALLOC             0x04880908 /* DMA Buffer Allocation/Deallocation Register */
#define BCHP_SUB_UBUS_DMA_BUFF_RETURN            0x0488090c /* DMA Buffer Allocation/Deallocation Register */
#define BCHP_SUB_UBUS_DMA_RXFIFO_THRES           0x04880910 /* DMA RX FIFO Threshold Register */
#define BCHP_SUB_UBUS_DMA_TXFIFO_THRES           0x04880914 /* DMA TX FIFO Threshold Register */
#define BCHP_SUB_UBUS_DMA_RESERVED_0             0x04880918 /* Reserved */
#define BCHP_SUB_UBUS_DMA_RX_LO                  0x0488091c /* DMA RX FIFO Low Word Register */
#define BCHP_SUB_UBUS_DMA_RX_HI                  0x04880920 /* DMA RX FIFO High Word Register */
#define BCHP_SUB_UBUS_DMA_TX_LO                  0x04880924 /* DMA TX FIFO Low Word Register */
#define BCHP_SUB_UBUS_DMA_TX_HI                  0x04880928 /* DMA TX FIFO High Word Register */
#define BCHP_SUB_UBUS_DMA_TOT_XFR_BDS            0x0488092c /* DMA Total Passed Transfer BDs */
#define BCHP_SUB_UBUS_DMA_TOT_MSD_XFR_BDS        0x04880930 /* DMA Total Missed Transfer BDs */

#endif /* #ifndef BCHP_SUB_UBUS_DMA_H__ */

/* End of File */
