<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_17_1'" level="0">
<item name = "Date">Mon Aug 12 18:56:46 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sparseMatrixPower</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.888 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">204, 204, 1.020 us, 1.020 us, 204, 204, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_17_1">202, 202, 5, 2, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 120, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 216, -</column>
<column name="Register">-, -, 93, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="am_addmul_7ns_7ns_9ns_17_4_1_U1">am_addmul_7ns_7ns_9ns_17_4_1, (i0 + i1) * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln17_1_fu_219_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln17_2_fu_231_p2">+, 0, 0, 20, 15, 8</column>
<column name="next_urem13_fu_203_p2">+, 0, 0, 14, 7, 1</column>
<column name="next_urem_fu_209_p2">+, 0, 0, 14, 7, 1</column>
<column name="empty_11_fu_266_p2">icmp, 0, 0, 14, 7, 3</column>
<column name="empty_fu_254_p2">icmp, 0, 0, 14, 7, 2</column>
<column name="icmp_ln17_fu_186_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="idx_urem14_fu_259_p3">select, 0, 0, 7, 1, 7</column>
<column name="idx_urem_fu_271_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_phi_urem12_load">14, 3, 7, 21</column>
<column name="ap_sig_allocacmp_phi_urem_load">14, 3, 7, 21</column>
<column name="data_1_address0">14, 3, 7, 21</column>
<column name="data_1_d0">14, 3, 32, 96</column>
<column name="data_2_address0">14, 3, 7, 21</column>
<column name="data_2_d0">14, 3, 32, 96</column>
<column name="data_address0">14, 3, 7, 21</column>
<column name="data_d0">14, 3, 32, 96</column>
<column name="i_fu_74">9, 2, 7, 14</column>
<column name="phi_mul_fu_70">9, 2, 15, 30</column>
<column name="phi_urem12_fu_62">9, 2, 7, 14</column>
<column name="phi_urem_fu_66">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_2_reg_348">7, 0, 7, 0</column>
<column name="i_fu_74">7, 0, 7, 0</column>
<column name="icmp_ln17_reg_354">1, 0, 1, 0</column>
<column name="idx_urem14_reg_379">7, 0, 7, 0</column>
<column name="idx_urem_reg_384">7, 0, 7, 0</column>
<column name="next_urem13_reg_362">7, 0, 7, 0</column>
<column name="next_urem_reg_368">7, 0, 7, 0</column>
<column name="phi_mul_fu_70">15, 0, 15, 0</column>
<column name="phi_urem12_fu_62">7, 0, 7, 0</column>
<column name="phi_urem_fu_66">7, 0, 7, 0</column>
<column name="tmp_1_reg_389">7, 0, 7, 0</column>
<column name="trunc_ln17_reg_358">2, 0, 2, 0</column>
<column name="trunc_ln17_reg_358_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="trunc_ln20_reg_374">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="az_address0">out, 7, ap_memory, az, array</column>
<column name="az_ce0">out, 1, ap_memory, az, array</column>
<column name="az_we0">out, 1, ap_memory, az, array</column>
<column name="az_d0">out, 3, ap_memory, az, array</column>
<column name="data_2_address0">out, 7, ap_memory, data_2, array</column>
<column name="data_2_ce0">out, 1, ap_memory, data_2, array</column>
<column name="data_2_we0">out, 1, ap_memory, data_2, array</column>
<column name="data_2_d0">out, 32, ap_memory, data_2, array</column>
<column name="data_1_address0">out, 7, ap_memory, data_1, array</column>
<column name="data_1_ce0">out, 1, ap_memory, data_1, array</column>
<column name="data_1_we0">out, 1, ap_memory, data_1, array</column>
<column name="data_1_d0">out, 32, ap_memory, data_1, array</column>
<column name="data_address0">out, 7, ap_memory, data, array</column>
<column name="data_ce0">out, 1, ap_memory, data, array</column>
<column name="data_we0">out, 1, ap_memory, data, array</column>
<column name="data_d0">out, 32, ap_memory, data, array</column>
</table>
</item>
</section>
</profile>
