{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752482863455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752482863455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 09:47:43 2025 " "Processing started: Mon Jul 14 09:47:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752482863455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482863455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482863455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752482863669 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1752482863669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_counter_2sec_4i_4r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_counter_2sec_4i_4r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_counter_2sec_4I_4R-logic " "Found design unit 1: custom_counter_2sec_4I_4R-logic" {  } { { "custom_counter_2sec_4I_4R.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/custom_counter_2sec_4I_4R.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868234 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_counter_2sec_4I_4R " "Found entity 1: custom_counter_2sec_4I_4R" {  } { { "custom_counter_2sec_4I_4R.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/custom_counter_2sec_4I_4R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelschematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelschematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelSchematic " "Found entity 1: TopLevelSchematic" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_pulse-logic " "Found design unit 1: one_pulse-logic" {  } { { "one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868235 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_pulse " "Found entity 1: one_pulse" {  } { { "one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_right_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_right_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_right_shift-logic " "Found design unit 1: led_right_shift-logic" {  } { { "led_right_shift.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868236 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_right_shift " "Found entity 1: led_right_shift" {  } { { "led_right_shift.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_patterns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_patterns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_Patterns-my_architecture " "Found design unit 1: LED_Patterns-my_architecture" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868237 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_Patterns " "Found entity 1: LED_Patterns" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_conditioner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_conditioner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_conditioner-logic " "Found design unit 1: button_conditioner-logic" {  } { { "button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868237 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_conditioner " "Found entity 1: button_conditioner" {  } { { "button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jandr/git/adsd/my work/lab2/files/led_patterns/tb/one_pulse_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jandr/git/adsd/my work/lab2/files/led_patterns/tb/one_pulse_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_pulse_tb-logic " "Found design unit 1: one_pulse_tb-logic" {  } { { "../tb/one_pulse_tb.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/tb/one_pulse_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868238 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_pulse_tb " "Found entity 1: one_pulse_tb" {  } { { "../tb/one_pulse_tb.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/tb/one_pulse_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevelSchematic " "Elaborating entity \"TopLevelSchematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752482868254 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW\[0\]" "" } { 552 144 320 568 "SW\[1\]" "" } { 568 144 320 584 "SW\[2\]" "" } { 584 144 320 600 "SW\[3\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1752482868254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Patterns LED_Patterns:inst " "Elaborating entity \"LED_Patterns\" for hierarchy \"LED_Patterns:inst\"" {  } { { "TopLevelSchematic.bdf" "inst" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 320 560 800 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482868255 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_freq_mhz LED_patterns.vhd(23) " "VHDL Signal Declaration warning at LED_patterns.vhd(23): used explicit default value for signal \"clk_freq_mhz\" because signal was never assigned a value" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1752482868256 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_enable_shift_left LED_patterns.vhd(27) " "Verilog HDL or VHDL warning at LED_patterns.vhd(27): object \"led_enable_shift_left\" assigned a value but never read" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752482868256 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_SHL_pattern LED_patterns.vhd(31) " "VHDL Signal Declaration warning at LED_patterns.vhd(31): used implicit default value for signal \"LEDR_SHL_pattern\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752482868256 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter LED_patterns.vhd(39) " "Verilog HDL or VHDL warning at LED_patterns.vhd(39): object \"counter\" assigned a value but never read" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752482868256 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset LED_patterns.vhd(97) " "VHDL Process Statement warning at LED_patterns.vhd(97): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Base_rate LED_patterns.vhd(102) " "VHDL Process Statement warning at LED_patterns.vhd(102): signal \"Base_rate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state LED_patterns.vhd(115) " "VHDL Process Statement warning at LED_patterns.vhd(115): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_enable LED_patterns.vhd(118) " "VHDL Process Statement warning at LED_patterns.vhd(118): signal \"led_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_Quarter_Base_rate_Q LED_patterns.vhd(120) " "VHDL Process Statement warning at LED_patterns.vhd(120): signal \"counter_Quarter_Base_rate_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_SHL_pattern LED_patterns.vhd(121) " "VHDL Process Statement warning at LED_patterns.vhd(121): signal \"LEDR_SHL_pattern\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_enable LED_patterns.vhd(125) " "VHDL Process Statement warning at LED_patterns.vhd(125): signal \"led_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_Half_Base_rate_Q LED_patterns.vhd(128) " "VHDL Process Statement warning at LED_patterns.vhd(128): signal \"counter_Half_Base_rate_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_SHR_pattern LED_patterns.vhd(129) " "VHDL Process Statement warning at LED_patterns.vhd(129): signal \"LEDR_SHR_pattern\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_7 LED_patterns.vhd(138) " "VHDL Process Statement warning at LED_patterns.vhd(138): signal \"LEDR_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_pattern LED_patterns.vhd(138) " "VHDL Process Statement warning at LED_patterns.vhd(138): signal \"LEDR_pattern\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "base_rate_4I_4R LED_patterns.vhd(95) " "VHDL Process Statement warning at LED_patterns.vhd(95): inferring latch(es) for signal or variable \"base_rate_4I_4R\", which holds its previous value in one or more paths through the process" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR_pattern LED_patterns.vhd(95) " "VHDL Process Statement warning at LED_patterns.vhd(95): inferring latch(es) for signal or variable \"LEDR_pattern\", which holds its previous value in one or more paths through the process" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PB_signal LED_patterns.vhd(148) " "VHDL Process Statement warning at LED_patterns.vhd(148): signal \"PB_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PB_signal LED_patterns.vhd(152) " "VHDL Process Statement warning at LED_patterns.vhd(152): signal \"PB_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state LED_patterns.vhd(144) " "VHDL Process Statement warning at LED_patterns.vhd(144): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752482868257 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state LED_patterns.vhd(144) " "Inferred latch for \"next_state\" at LED_patterns.vhd(144)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[0\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[0\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[1\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[1\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[2\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[2\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[3\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[3\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[4\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[4\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[5\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[5\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[6\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[6\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[0\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[0\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[1\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[1\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[2\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[2\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[3\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[3\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[4\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[4\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[5\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[5\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[6\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[6\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[7\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[7\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[8\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[8\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[9\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[9\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868258 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[10\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[10\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[11\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[11\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[12\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[12\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[13\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[13\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[14\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[14\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[15\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[15\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[16\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[16\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[17\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[17\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[18\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[18\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[19\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[19\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[20\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[20\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[21\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[21\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[22\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[22\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[23\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[23\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[24\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[24\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[25\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[25\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[26\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[26\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[27\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[27\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[28\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[28\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[29\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[29\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[30\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[30\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[31\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[31\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482868259 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_conditioner LED_Patterns:inst\|button_conditioner:u1_button_conditioner " "Elaborating entity \"button_conditioner\" for hierarchy \"LED_Patterns:inst\|button_conditioner:u1_button_conditioner\"" {  } { { "LED_patterns.vhd" "u1_button_conditioner" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482868275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_pulse LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse " "Elaborating entity \"one_pulse\" for hierarchy \"LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\"" {  } { { "button_conditioner.vhd" "u2_one_pulse" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482868276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_right_shift LED_Patterns:inst\|led_right_shift:u2_led_right_shift " "Elaborating entity \"led_right_shift\" for hierarchy \"LED_Patterns:inst\|led_right_shift:u2_led_right_shift\"" {  } { { "LED_patterns.vhd" "u2_led_right_shift" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482868276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_counter_2sec_4I_4R LED_Patterns:inst\|led_right_shift:u2_led_right_shift\|custom_counter_2sec_4I_4R:u1_counter " "Elaborating entity \"custom_counter_2sec_4I_4R\" for hierarchy \"LED_Patterns:inst\|led_right_shift:u2_led_right_shift\|custom_counter_2sec_4I_4R:u1_counter\"" {  } { { "led_right_shift.vhd" "u1_counter" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482868277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "base_rate.vhd 2 1 " "Using design file base_rate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Base_rate-logic " "Found design unit 1: Base_rate-logic" {  } { { "base_rate.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/base_rate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Base_rate " "Found entity 1: Base_rate" {  } { { "base_rate.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/base_rate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482868282 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752482868282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Base_rate Base_rate:inst1 " "Elaborating entity \"Base_rate\" for hierarchy \"Base_rate:inst1\"" {  } { { "TopLevelSchematic.bdf" "inst1" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 424 72 200 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482868283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[6\] " "Latch LED_Patterns:inst\|LEDR_pattern\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482868698 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482868698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[5\] " "Latch LED_Patterns:inst\|LEDR_pattern\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482868698 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482868698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[4\] " "Latch LED_Patterns:inst\|LEDR_pattern\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482868698 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482868698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[3\] " "Latch LED_Patterns:inst\|LEDR_pattern\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482868698 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482868698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[2\] " "Latch LED_Patterns:inst\|LEDR_pattern\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482868698 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482868698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[1\] " "Latch LED_Patterns:inst\|LEDR_pattern\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482868698 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482868698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[0\] " "Latch LED_Patterns:inst\|LEDR_pattern\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482868698 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482868698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752482868886 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_Patterns:inst\|current_state High " "Register LED_Patterns:inst\|current_state will power up to High" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1752482868984 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1752482868984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752482869259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482869259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_LED_control " "No output dependent on input pin \"HPS_LED_control\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 392 136 320 408 "HPS_LED_control" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482869320 "|TopLevelSchematic|HPS_LED_control"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482869320 "|TopLevelSchematic|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482869320 "|TopLevelSchematic|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482869320 "|TopLevelSchematic|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482869320 "|TopLevelSchematic|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1752482869320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "475 " "Implemented 475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752482869321 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752482869321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752482869321 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "15 " "Implemented 15 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1752482869321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752482869321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752482869330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 09:47:49 2025 " "Processing ended: Mon Jul 14 09:47:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752482869330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752482869330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752482869330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482869330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1752482870278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752482870278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 09:47:50 2025 " "Processing started: Mon Jul 14 09:47:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752482870278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1752482870278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1752482870278 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1752482870321 ""}
{ "Info" "0" "" "Project  = hello_world" {  } {  } 0 0 "Project  = hello_world" 0 0 "Fitter" 0 0 1752482870322 ""}
{ "Info" "0" "" "Revision = hello_world" {  } {  } 0 0 "Revision = hello_world" 0 0 "Fitter" 0 0 1752482870322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1752482870427 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1752482870428 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello_world 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"hello_world\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1752482870435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752482870464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752482870464 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1752482870759 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1752482870769 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1752482870828 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 16 " "No exact pin location assignment(s) for 1 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1752482870990 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1752482876765 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 252 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 252 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1752482876820 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1752482876820 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752482876821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1752482876839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752482876839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752482876840 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1752482876840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1752482876841 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1752482876841 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1752482877230 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hello_world.sdc " "Synopsys Design Constraints File file not found: 'hello_world.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1752482877231 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1752482877231 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1752482877237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1752482877237 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1752482877237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1752482877267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1752482877268 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1752482877268 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752482877297 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1752482877297 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1752482877297 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752482877297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1752482880391 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1752482880525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752482883879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1752482886241 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1752482888497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752482888497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1752482889184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1752482891278 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1752482891278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1752482892916 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1752482892916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752482892919 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1752482893922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752482893973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752482894266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752482894267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752482894541 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752482896864 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1752482897028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/dir/hello_world.fit.smsg " "Generated suppressed messages file C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/dir/hello_world.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1752482897075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8053 " "Peak virtual memory: 8053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752482897457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 09:48:17 2025 " "Processing ended: Mon Jul 14 09:48:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752482897457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752482897457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752482897457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1752482897457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1752482898380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752482898381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 09:48:18 2025 " "Processing started: Mon Jul 14 09:48:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752482898381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1752482898381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1752482898381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1752482898785 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1752482901597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5242 " "Peak virtual memory: 5242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752482901848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 09:48:21 2025 " "Processing ended: Mon Jul 14 09:48:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752482901848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752482901848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752482901848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1752482901848 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1752482902510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1752482902914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752482902914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 09:48:22 2025 " "Processing started: Mon Jul 14 09:48:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752482902914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752482902914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752482902914 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1752482902957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1752482903258 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1752482903258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482903287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482903287 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1752482903647 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hello_world.sdc " "Synopsys Design Constraints File file not found: 'hello_world.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1752482903670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482903670 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752482903672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752482903672 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " "create_clock -period 1.000 -name LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752482903672 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752482903672 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752482903676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752482903676 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752482903676 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752482903682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752482903700 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752482903700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.186 " "Worst-case setup slack is -4.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.186            -802.780 CLOCK_50  " "   -4.186            -802.780 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.795              -3.795 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "   -3.795              -3.795 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.355             -21.127 reset  " "   -3.355             -21.127 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482903701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 CLOCK_50  " "    0.292               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 reset  " "    1.076               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.972               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "    2.972               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482903704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.950 " "Worst-case recovery slack is -2.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.950            -131.562 CLOCK_50  " "   -2.950            -131.562 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482903705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.800 " "Worst-case removal slack is 0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 CLOCK_50  " "    0.800               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482903707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -174.449 CLOCK_50  " "   -0.394            -174.449 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.976 reset  " "   -0.167              -0.976 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "    0.348               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482903708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482903708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752482903715 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752482903715 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752482903717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752482903741 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752482904289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752482904336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752482904342 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752482904342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.084 " "Worst-case setup slack is -4.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.084            -762.361 CLOCK_50  " "   -4.084            -762.361 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.891              -3.891 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "   -3.891              -3.891 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.385             -21.646 reset  " "   -3.385             -21.646 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482904343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 CLOCK_50  " "    0.026               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.125               0.000 reset  " "    1.125               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.067               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "    3.067               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482904345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.691 " "Worst-case recovery slack is -2.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.691            -120.134 CLOCK_50  " "   -2.691            -120.134 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482904348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.523 " "Worst-case removal slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 CLOCK_50  " "    0.523               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482904350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -157.370 CLOCK_50  " "   -0.394            -157.370 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173              -1.256 reset  " "   -0.173              -1.256 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "    0.360               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482904351 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752482904359 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752482904359 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752482904361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752482904464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752482904934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752482904991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752482904993 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752482904993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.516 " "Worst-case setup slack is -2.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516            -480.518 CLOCK_50  " "   -2.516            -480.518 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777             -10.040 reset  " "   -1.777             -10.040 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708              -1.708 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "   -1.708              -1.708 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482904994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 CLOCK_50  " "    0.164               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 reset  " "    0.514               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.707               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "    1.707               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482904998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482904998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.387 " "Worst-case recovery slack is -2.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387            -104.581 CLOCK_50  " "   -2.387            -104.581 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482905000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 CLOCK_50  " "    0.421               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482905002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.442 " "Worst-case minimum pulse width slack is -0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -6.001 reset  " "   -0.442              -6.001 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401            -114.462 CLOCK_50  " "   -0.401            -114.462 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "    0.383               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482905003 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752482905012 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752482905012 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752482905014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752482905129 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752482905132 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752482905132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.256 " "Worst-case setup slack is -2.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.256            -424.304 CLOCK_50  " "   -2.256            -424.304 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668              -1.668 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "   -1.668              -1.668 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.563              -8.895 reset  " "   -1.563              -8.895 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482905134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLOCK_50  " "    0.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 reset  " "    0.466               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "    1.704               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482905137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.132 " "Worst-case recovery slack is -2.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.132             -93.944 CLOCK_50  " "   -2.132             -93.944 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482905139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.250 " "Worst-case removal slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 CLOCK_50  " "    0.250               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482905141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.458 " "Worst-case minimum pulse width slack is -0.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.458              -6.480 reset  " "   -0.458              -6.480 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438            -137.119 CLOCK_50  " "   -0.438            -137.119 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H  " "    0.404               0.000 LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\|current_state.S_PULSE_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752482905142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752482905142 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1752482905149 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752482905149 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752482905939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752482905939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5436 " "Peak virtual memory: 5436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752482905967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 09:48:25 2025 " "Processing ended: Mon Jul 14 09:48:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752482905967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752482905967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752482905967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752482905967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1752482906849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752482906849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 09:48:26 2025 " "Processing started: Mon Jul 14 09:48:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752482906849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752482906849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752482906849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1752482907331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hello_world.vo C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/simulation/questa/ simulation " "Generated file hello_world.vo in folder \"C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752482907394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752482907425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 09:48:27 2025 " "Processing ended: Mon Jul 14 09:48:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752482907425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752482907425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752482907425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752482907425 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus Prime Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752482908054 ""}
