set clock_constraint { \
    name clk \
    module basic_loops \
    port ap_clk \
    period 1000 \
    uncertainty 270 \
}

set all_path {}

set false_path {}

