$comment
	File created using the following command:
		vcd file part2.msim.vcd -direction
$end
$date
	Sun Nov 03 16:35:32 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module part2_vhd_vec_tst $end
$var wire 1 ! Clk $end
$var wire 1 " D $end
$var wire 1 # Q $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_Clk $end
$var wire 1 . ww_D $end
$var wire 1 / ww_Q $end
$var wire 1 0 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 1 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 : \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 ; \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 < \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 = \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 > \Q~output_o\ $end
$var wire 1 ? \Clk~input_o\ $end
$var wire 1 @ \D~input_o\ $end
$var wire 1 A \S_g~combout\ $end
$var wire 1 B \R_g~combout\ $end
$var wire 1 C \Qb~combout\ $end
$var wire 1 D \Qa~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
1-
0.
0/
0:
z;
z<
z=
0>
1?
0@
1A
0B
1C
0D
00
01
02
03
04
05
06
07
08
09
$end
#80000
1"
1.
1@
0A
1B
1D
1>
0C
1/
1#
#160000
0!
0-
0?
1A
#240000
0"
0.
0@
#320000
1!
1-
1?
0B
1C
0D
0>
0/
0#
#400000
0!
1"
0-
1.
1@
0?
1B
#480000
1!
1-
1?
0A
1D
1>
0C
1/
1#
#560000
0"
0.
0@
1A
0B
1C
0D
0>
0/
0#
#1000000
