// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Edge_r_HH_
#define _Edge_r_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Edge_Block_crit_ed.h"
#include "Duplicate_1.h"
#include "Sobel.h"
#include "Sobel_1.h"
#include "Duplicate165.h"
#include "Duplicate.h"
#include "Gradient_Add.h"
#include "Threshold.h"
#include "fifo_w32_d3_A.h"
#include "fifo_w32_d4_A.h"
#include "fifo_w32_d5_A.h"
#include "fifo_w32_d6_A.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w16_d2_A.h"
#include "start_for_Sobel_U0.h"
#include "start_for_Sobel_1ncg.h"
#include "start_for_Duplicaocq.h"
#include "start_for_DuplicapcA.h"
#include "start_for_GradienqcK.h"
#include "start_for_ThreshorcU.h"

namespace ap_rtl {

struct Edge_r : public sc_module {
    // Port declarations 28
    sc_in< sc_lv<32> > src_rows_V_dout;
    sc_in< sc_logic > src_rows_V_empty_n;
    sc_out< sc_logic > src_rows_V_read;
    sc_in< sc_lv<32> > src_cols_V_dout;
    sc_in< sc_logic > src_cols_V_empty_n;
    sc_out< sc_logic > src_cols_V_read;
    sc_in< sc_lv<8> > src_data_stream_V_dout;
    sc_in< sc_logic > src_data_stream_V_empty_n;
    sc_out< sc_logic > src_data_stream_V_read;
    sc_out< sc_lv<8> > dst_data_stream_V_din;
    sc_in< sc_logic > dst_data_stream_V_full_n;
    sc_out< sc_logic > dst_data_stream_V_write;
    sc_out< sc_lv<16> > dx_data_stream_V_din;
    sc_in< sc_logic > dx_data_stream_V_full_n;
    sc_out< sc_logic > dx_data_stream_V_write;
    sc_out< sc_lv<16> > dy_data_stream_V_din;
    sc_in< sc_logic > dy_data_stream_V_full_n;
    sc_out< sc_logic > dy_data_stream_V_write;
    sc_in< sc_lv<32> > threshold_dout;
    sc_in< sc_logic > threshold_empty_n;
    sc_out< sc_logic > threshold_read;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Edge_r(sc_module_name name);
    SC_HAS_PROCESS(Edge_r);

    ~Edge_r();

    sc_trace_file* mVcdFile;

    Edge_Block_crit_ed* Edge_Block_crit_ed_U0;
    Duplicate_1* Duplicate_1_U0;
    Sobel* Sobel_U0;
    Sobel_1* Sobel_1_U0;
    Duplicate165* Duplicate165_U0;
    Duplicate* Duplicate_U0;
    Gradient_Add* Gradient_Add_U0;
    Threshold* Threshold_U0;
    fifo_w32_d3_A* src_x_rows_V_c_i_U;
    fifo_w32_d3_A* src_x_cols_V_c_i_U;
    fifo_w32_d3_A* src_y_rows_V_c_i_U;
    fifo_w32_d3_A* src_y_cols_V_c_i_U;
    fifo_w32_d4_A* dx0_rows_V_c_i_U;
    fifo_w32_d4_A* dx0_cols_V_c_i_U;
    fifo_w32_d5_A* dx1_rows_V_c_i_U;
    fifo_w32_d5_A* dx1_cols_V_c_i_U;
    fifo_w32_d4_A* dy0_rows_V_c_i_U;
    fifo_w32_d4_A* dy0_cols_V_c_i_U;
    fifo_w32_d6_A* dxy_rows_V_c_i_U;
    fifo_w32_d6_A* dxy_cols_V_c_i_U;
    fifo_w32_d6_A* threshold_c_i_U;
    fifo_w32_d2_A* src_rows_V_loc_i_cha_U;
    fifo_w32_d2_A* src_cols_V_loc_i_cha_U;
    fifo_w8_d2_A* src_x_data_stream_0_U;
    fifo_w8_d2_A* src_y_data_stream_0_U;
    fifo_w16_d2_A* dx0_data_stream_0_V_U;
    fifo_w16_d2_A* dy0_data_stream_0_V_U;
    fifo_w16_d2_A* dx1_data_stream_0_V_U;
    fifo_w16_d2_A* dy1_data_stream_0_V_U;
    fifo_w16_d2_A* dxy_data_stream_0_V_U;
    start_for_Sobel_U0* start_for_Sobel_U0_U;
    start_for_Sobel_1ncg* start_for_Sobel_1ncg_U;
    start_for_Duplicaocq* start_for_Duplicaocq_U;
    start_for_DuplicapcA* start_for_DuplicapcA_U;
    start_for_GradienqcK* start_for_GradienqcK_U;
    start_for_ThreshorcU* start_for_ThreshorcU_U;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_ap_start;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_start_full_n;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_ap_done;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_ap_continue;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_ap_idle;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_ap_ready;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_start_out;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_start_write;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_src_rows_V_read;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_src_cols_V_read;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_threshold_read;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_src_x_rows_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_src_x_rows_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_src_x_cols_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_src_x_cols_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_src_y_rows_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_src_y_rows_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_src_y_cols_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_src_y_cols_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_dx0_rows_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_dx0_rows_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_dx0_cols_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_dx0_cols_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_dx1_rows_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_dx1_rows_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_dx1_cols_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_dx1_cols_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_dy0_rows_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_dy0_rows_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_dy0_cols_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_dy0_cols_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_dxy_rows_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_dxy_rows_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_dxy_cols_V_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_dxy_cols_V_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_threshold_out_din;
    sc_signal< sc_logic > Edge_Block_crit_ed_U0_threshold_out_write;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_ap_return_0;
    sc_signal< sc_lv<32> > Edge_Block_crit_ed_U0_ap_return_1;
    sc_signal< sc_logic > ap_channel_done_src_cols_V_loc_i_cha;
    sc_signal< sc_logic > src_cols_V_loc_i_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_src_cols_V_loc_i_cha;
    sc_signal< sc_logic > ap_sync_channel_write_src_cols_V_loc_i_cha;
    sc_signal< sc_logic > ap_channel_done_src_rows_V_loc_i_cha;
    sc_signal< sc_logic > src_rows_V_loc_i_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_src_rows_V_loc_i_cha;
    sc_signal< sc_logic > ap_sync_channel_write_src_rows_V_loc_i_cha;
    sc_signal< sc_logic > Duplicate_1_U0_ap_start;
    sc_signal< sc_logic > Duplicate_1_U0_ap_done;
    sc_signal< sc_logic > Duplicate_1_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_1_U0_ap_idle;
    sc_signal< sc_logic > Duplicate_1_U0_ap_ready;
    sc_signal< sc_logic > Duplicate_1_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Duplicate_1_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_1_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<8> > Duplicate_1_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_1_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > Sobel_U0_ap_start;
    sc_signal< sc_logic > Sobel_U0_ap_done;
    sc_signal< sc_logic > Sobel_U0_ap_continue;
    sc_signal< sc_logic > Sobel_U0_ap_idle;
    sc_signal< sc_logic > Sobel_U0_ap_ready;
    sc_signal< sc_logic > Sobel_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Sobel_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Sobel_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<16> > Sobel_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Sobel_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Sobel_1_U0_ap_start;
    sc_signal< sc_logic > Sobel_1_U0_ap_done;
    sc_signal< sc_logic > Sobel_1_U0_ap_continue;
    sc_signal< sc_logic > Sobel_1_U0_ap_idle;
    sc_signal< sc_logic > Sobel_1_U0_ap_ready;
    sc_signal< sc_logic > Sobel_1_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Sobel_1_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Sobel_1_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<16> > Sobel_1_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Sobel_1_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Duplicate165_U0_ap_start;
    sc_signal< sc_logic > Duplicate165_U0_ap_done;
    sc_signal< sc_logic > Duplicate165_U0_ap_continue;
    sc_signal< sc_logic > Duplicate165_U0_ap_idle;
    sc_signal< sc_logic > Duplicate165_U0_ap_ready;
    sc_signal< sc_logic > Duplicate165_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate165_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate165_U0_src_data_stream_V_read;
    sc_signal< sc_lv<16> > Duplicate165_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate165_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<16> > Duplicate165_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Duplicate165_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Duplicate_U0_ap_start;
    sc_signal< sc_logic > Duplicate_U0_ap_done;
    sc_signal< sc_logic > Duplicate_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_U0_ap_idle;
    sc_signal< sc_logic > Duplicate_U0_ap_ready;
    sc_signal< sc_logic > Duplicate_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_V_read;
    sc_signal< sc_lv<16> > Duplicate_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<16> > Duplicate_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > Gradient_Add_U0_ap_start;
    sc_signal< sc_logic > Gradient_Add_U0_ap_done;
    sc_signal< sc_logic > Gradient_Add_U0_ap_continue;
    sc_signal< sc_logic > Gradient_Add_U0_ap_idle;
    sc_signal< sc_logic > Gradient_Add_U0_ap_ready;
    sc_signal< sc_logic > Gradient_Add_U0_dx_rows_V_read;
    sc_signal< sc_logic > Gradient_Add_U0_dx_cols_V_read;
    sc_signal< sc_logic > Gradient_Add_U0_dx_data_stream_V_read;
    sc_signal< sc_logic > Gradient_Add_U0_dy_data_stream_V_read;
    sc_signal< sc_lv<16> > Gradient_Add_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > Gradient_Add_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > Threshold_U0_ap_start;
    sc_signal< sc_logic > Threshold_U0_ap_done;
    sc_signal< sc_logic > Threshold_U0_ap_continue;
    sc_signal< sc_logic > Threshold_U0_ap_idle;
    sc_signal< sc_logic > Threshold_U0_ap_ready;
    sc_signal< sc_logic > Threshold_U0_src_rows_V_read;
    sc_signal< sc_logic > Threshold_U0_src_cols_V_read;
    sc_signal< sc_logic > Threshold_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Threshold_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > Threshold_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > Threshold_U0_thresh_read;
    sc_signal< sc_logic > src_x_rows_V_c_i_full_n;
    sc_signal< sc_lv<32> > src_x_rows_V_c_i_dout;
    sc_signal< sc_logic > src_x_rows_V_c_i_empty_n;
    sc_signal< sc_logic > src_x_cols_V_c_i_full_n;
    sc_signal< sc_lv<32> > src_x_cols_V_c_i_dout;
    sc_signal< sc_logic > src_x_cols_V_c_i_empty_n;
    sc_signal< sc_logic > src_y_rows_V_c_i_full_n;
    sc_signal< sc_lv<32> > src_y_rows_V_c_i_dout;
    sc_signal< sc_logic > src_y_rows_V_c_i_empty_n;
    sc_signal< sc_logic > src_y_cols_V_c_i_full_n;
    sc_signal< sc_lv<32> > src_y_cols_V_c_i_dout;
    sc_signal< sc_logic > src_y_cols_V_c_i_empty_n;
    sc_signal< sc_logic > dx0_rows_V_c_i_full_n;
    sc_signal< sc_lv<32> > dx0_rows_V_c_i_dout;
    sc_signal< sc_logic > dx0_rows_V_c_i_empty_n;
    sc_signal< sc_logic > dx0_cols_V_c_i_full_n;
    sc_signal< sc_lv<32> > dx0_cols_V_c_i_dout;
    sc_signal< sc_logic > dx0_cols_V_c_i_empty_n;
    sc_signal< sc_logic > dx1_rows_V_c_i_full_n;
    sc_signal< sc_lv<32> > dx1_rows_V_c_i_dout;
    sc_signal< sc_logic > dx1_rows_V_c_i_empty_n;
    sc_signal< sc_logic > dx1_cols_V_c_i_full_n;
    sc_signal< sc_lv<32> > dx1_cols_V_c_i_dout;
    sc_signal< sc_logic > dx1_cols_V_c_i_empty_n;
    sc_signal< sc_logic > dy0_rows_V_c_i_full_n;
    sc_signal< sc_lv<32> > dy0_rows_V_c_i_dout;
    sc_signal< sc_logic > dy0_rows_V_c_i_empty_n;
    sc_signal< sc_logic > dy0_cols_V_c_i_full_n;
    sc_signal< sc_lv<32> > dy0_cols_V_c_i_dout;
    sc_signal< sc_logic > dy0_cols_V_c_i_empty_n;
    sc_signal< sc_logic > dxy_rows_V_c_i_full_n;
    sc_signal< sc_lv<32> > dxy_rows_V_c_i_dout;
    sc_signal< sc_logic > dxy_rows_V_c_i_empty_n;
    sc_signal< sc_logic > dxy_cols_V_c_i_full_n;
    sc_signal< sc_lv<32> > dxy_cols_V_c_i_dout;
    sc_signal< sc_logic > dxy_cols_V_c_i_empty_n;
    sc_signal< sc_logic > threshold_c_i_full_n;
    sc_signal< sc_lv<32> > threshold_c_i_dout;
    sc_signal< sc_logic > threshold_c_i_empty_n;
    sc_signal< sc_lv<32> > src_rows_V_loc_i_cha_dout;
    sc_signal< sc_logic > src_rows_V_loc_i_cha_empty_n;
    sc_signal< sc_lv<32> > src_cols_V_loc_i_cha_dout;
    sc_signal< sc_logic > src_cols_V_loc_i_cha_empty_n;
    sc_signal< sc_logic > src_x_data_stream_0_full_n;
    sc_signal< sc_lv<8> > src_x_data_stream_0_dout;
    sc_signal< sc_logic > src_x_data_stream_0_empty_n;
    sc_signal< sc_logic > src_y_data_stream_0_full_n;
    sc_signal< sc_lv<8> > src_y_data_stream_0_dout;
    sc_signal< sc_logic > src_y_data_stream_0_empty_n;
    sc_signal< sc_logic > dx0_data_stream_0_V_full_n;
    sc_signal< sc_lv<16> > dx0_data_stream_0_V_dout;
    sc_signal< sc_logic > dx0_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dy0_data_stream_0_V_full_n;
    sc_signal< sc_lv<16> > dy0_data_stream_0_V_dout;
    sc_signal< sc_logic > dy0_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dx1_data_stream_0_V_full_n;
    sc_signal< sc_lv<16> > dx1_data_stream_0_V_dout;
    sc_signal< sc_logic > dx1_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dy1_data_stream_0_V_full_n;
    sc_signal< sc_lv<16> > dy1_data_stream_0_V_dout;
    sc_signal< sc_logic > dy1_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dxy_data_stream_0_V_full_n;
    sc_signal< sc_lv<16> > dxy_data_stream_0_V_dout;
    sc_signal< sc_logic > dxy_data_stream_0_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Edge_Block_crit_ed_U0_ap_ready;
    sc_signal< sc_lv<2> > Edge_Block_crit_ed_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Duplicate_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Duplicate_1_U0_ap_ready;
    sc_signal< sc_lv<2> > Duplicate_1_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_Sobel_U0_din;
    sc_signal< sc_logic > start_for_Sobel_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Sobel_U0_dout;
    sc_signal< sc_logic > start_for_Sobel_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Sobel_1_U0_din;
    sc_signal< sc_logic > start_for_Sobel_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Sobel_1_U0_dout;
    sc_signal< sc_logic > start_for_Sobel_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate165_U0_din;
    sc_signal< sc_logic > start_for_Duplicate165_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate165_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate165_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_din;
    sc_signal< sc_logic > start_for_Duplicate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Gradient_Add_U0_din;
    sc_signal< sc_logic > start_for_Gradient_Add_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Gradient_Add_U0_dout;
    sc_signal< sc_logic > start_for_Gradient_Add_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Threshold_U0_din;
    sc_signal< sc_logic > start_for_Threshold_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Threshold_U0_dout;
    sc_signal< sc_logic > start_for_Threshold_U0_empty_n;
    sc_signal< sc_logic > Duplicate_1_U0_start_full_n;
    sc_signal< sc_logic > Duplicate_1_U0_start_write;
    sc_signal< sc_logic > Sobel_U0_start_full_n;
    sc_signal< sc_logic > Sobel_U0_start_write;
    sc_signal< sc_logic > Sobel_1_U0_start_full_n;
    sc_signal< sc_logic > Sobel_1_U0_start_write;
    sc_signal< sc_logic > Duplicate165_U0_start_full_n;
    sc_signal< sc_logic > Duplicate165_U0_start_write;
    sc_signal< sc_logic > Duplicate_U0_start_full_n;
    sc_signal< sc_logic > Duplicate_U0_start_write;
    sc_signal< sc_logic > Gradient_Add_U0_start_full_n;
    sc_signal< sc_logic > Gradient_Add_U0_start_write;
    sc_signal< sc_logic > Threshold_U0_start_full_n;
    sc_signal< sc_logic > Threshold_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Duplicate165_U0_ap_continue();
    void thread_Duplicate165_U0_ap_start();
    void thread_Duplicate165_U0_start_full_n();
    void thread_Duplicate165_U0_start_write();
    void thread_Duplicate_1_U0_ap_continue();
    void thread_Duplicate_1_U0_ap_start();
    void thread_Duplicate_1_U0_start_full_n();
    void thread_Duplicate_1_U0_start_write();
    void thread_Duplicate_U0_ap_continue();
    void thread_Duplicate_U0_ap_start();
    void thread_Duplicate_U0_start_full_n();
    void thread_Duplicate_U0_start_write();
    void thread_Edge_Block_crit_ed_U0_ap_continue();
    void thread_Edge_Block_crit_ed_U0_ap_start();
    void thread_Edge_Block_crit_ed_U0_start_full_n();
    void thread_Gradient_Add_U0_ap_continue();
    void thread_Gradient_Add_U0_ap_start();
    void thread_Gradient_Add_U0_start_full_n();
    void thread_Gradient_Add_U0_start_write();
    void thread_Sobel_1_U0_ap_continue();
    void thread_Sobel_1_U0_ap_start();
    void thread_Sobel_1_U0_start_full_n();
    void thread_Sobel_1_U0_start_write();
    void thread_Sobel_U0_ap_continue();
    void thread_Sobel_U0_ap_start();
    void thread_Sobel_U0_start_full_n();
    void thread_Sobel_U0_start_write();
    void thread_Threshold_U0_ap_continue();
    void thread_Threshold_U0_ap_start();
    void thread_Threshold_U0_start_full_n();
    void thread_Threshold_U0_start_write();
    void thread_ap_channel_done_src_cols_V_loc_i_cha();
    void thread_ap_channel_done_src_rows_V_loc_i_cha();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_Duplicate_1_U0_ap_ready();
    void thread_ap_sync_Edge_Block_crit_ed_U0_ap_ready();
    void thread_ap_sync_channel_write_src_cols_V_loc_i_cha();
    void thread_ap_sync_channel_write_src_rows_V_loc_i_cha();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dst_data_stream_V_din();
    void thread_dst_data_stream_V_write();
    void thread_dx_data_stream_V_din();
    void thread_dx_data_stream_V_write();
    void thread_dy_data_stream_V_din();
    void thread_dy_data_stream_V_write();
    void thread_src_cols_V_read();
    void thread_src_data_stream_V_read();
    void thread_src_rows_V_read();
    void thread_start_for_Duplicate165_U0_din();
    void thread_start_for_Duplicate_U0_din();
    void thread_start_for_Gradient_Add_U0_din();
    void thread_start_for_Sobel_1_U0_din();
    void thread_start_for_Sobel_U0_din();
    void thread_start_for_Threshold_U0_din();
    void thread_threshold_read();
};

}

using namespace ap_rtl;

#endif
