(footprint "CAP-EIA-3528" (version 20211014) (generator pcbnew)
	(layer "F.Cu")
	(tedit 0)
	(fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp 82a27387-17bd-414c-9dc3-4a42133f4220)
	)
	(fp_text value "CAP-EIA-3528" (at 0 0) (layer "Dwgs.User") hide
		(effects (font (size 1.27 1.08585) (thickness 0.15)))
		(tstamp 0bdd0cf2-da8a-41a6-af89-cee49ef4551a)
	)
	(fp_poly (pts
		(xy -2.61 -1.75)
		(xy 2.61 -1.75)
		(xy 2.61 1.75)
		(xy -2.61 1.75)
	) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 8783fd12-5515-4b97-9c14-3a6c4929daea))
	(fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp e46f39ee-fc25-46b6-8453-6fa9cbe6614d)
	)
	(fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
		(effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999))(justify left bottom))
		(tstamp 71376f15-5c2c-45a1-a815-1721ece5f89a)
	)
	(pad "CATHODE_-" smd rect (at -1.46 -0.0) (size 1.8 2.23) (layers "F.Cu" "F.Mask" "F.Paste") (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp e6ffcdbd-e62f-41e9-8a4f-f6b7ab70d463))
	(pad "ANODE_+" smd rect (at 1.46 -0.0) (size 1.8 2.23) (layers "F.Cu" "F.Mask" "F.Paste") (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp bed228af-4ee7-4c01-a0ec-c140e8988239))
	(fp_line (start 2.61 -1.215) (end 2.61 1.215) (layer "F.SilkS") (width 0.2) (tstamp 0b6ff3dc-19b2-4499-985d-6c523901f96a))
	(fp_line (start -1.75 -1.4) (end 1.75 -1.4) (layer "F.SilkS") (width 0.127) (tstamp b453c776-2eee-4c1c-91c1-027fad64dd57))
	(fp_line (start -1.75 1.4) (end 1.75 1.4) (layer "F.SilkS") (width 0.127) (tstamp 9eb0ca55-c96d-4ce0-aa89-53b9bf4bdd1a))
)
