	component Probe is
		port (
			source     : out std_logic_vector(3 downto 0);                    -- source
			source_clk : in  std_logic                    := 'X';             -- clk
			probe      : in  std_logic_vector(0 downto 0) := (others => 'X')  -- probe
		);
	end component Probe;

