
Loading design for application trce from file wallpanel_fpga_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:09:36 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o WallPanel_FPGA_impl1.twr -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 16.966ns (weighted slack = -33.932ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i2  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers6/RAM0  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers6/RAM0

   Delay:              20.298ns  (29.9% logic, 70.1% route), 15 logic levels.

 Constraint Details:

     20.298ns physical path delay SLICE_1280 to MDM/Sprite_pointers6/SLICE_963 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.966ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers6/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q0 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       365     0.954     R14C21C.Q0 to     R16C21C.D0 BUS_currGrantID[1]
CTOF_DEL    ---     0.408     R16C21C.D0 to     R16C21C.F0 SLICE_1344
ROUTE        12     0.952     R16C21C.F0 to     R13C21C.C0 BUS_addr[10]
CTOF_DEL    ---     0.408     R13C21C.C0 to     R13C21C.F0 SLICE_2384
ROUTE         1     0.781     R13C21C.F0 to     R11C21A.A1 n12
CTOF_DEL    ---     0.408     R11C21A.A1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.141     R16C21D.F0 to     R11C22B.D0 n26306
CTOF_DEL    ---     0.408     R11C22B.D0 to     R11C22B.F0 SLICE_2567
ROUTE         5     0.257     R11C22B.F0 to     R11C22C.D0 n63
CTOF_DEL    ---     0.408     R11C22C.D0 to     R11C22C.F0 MD/SLICE_2517
ROUTE         2     0.851     R11C22C.F0 to     R13C24B.D1 n29517
CTOF_DEL    ---     0.408     R13C24B.D1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.846     R29C26D.F0 to    R29C21A.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   20.298   (29.9% logic, 70.1% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers6/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R29C21A.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.966ns (weighted slack = -33.932ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i2  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers6/RAM1  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers6/RAM1

   Delay:              20.298ns  (29.9% logic, 70.1% route), 15 logic levels.

 Constraint Details:

     20.298ns physical path delay SLICE_1280 to MDM/Sprite_pointers6/SLICE_964 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.966ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers6/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q0 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       365     0.954     R14C21C.Q0 to     R16C21C.D0 BUS_currGrantID[1]
CTOF_DEL    ---     0.408     R16C21C.D0 to     R16C21C.F0 SLICE_1344
ROUTE        12     0.952     R16C21C.F0 to     R13C21C.C0 BUS_addr[10]
CTOF_DEL    ---     0.408     R13C21C.C0 to     R13C21C.F0 SLICE_2384
ROUTE         1     0.781     R13C21C.F0 to     R11C21A.A1 n12
CTOF_DEL    ---     0.408     R11C21A.A1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.141     R16C21D.F0 to     R11C22B.D0 n26306
CTOF_DEL    ---     0.408     R11C22B.D0 to     R11C22B.F0 SLICE_2567
ROUTE         5     0.257     R11C22B.F0 to     R11C22C.D0 n63
CTOF_DEL    ---     0.408     R11C22C.D0 to     R11C22C.F0 MD/SLICE_2517
ROUTE         2     0.851     R11C22C.F0 to     R13C24B.D1 n29517
CTOF_DEL    ---     0.408     R13C24B.D1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.846     R29C26D.F0 to    R29C21B.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   20.298   (29.9% logic, 70.1% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers6/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R29C21B.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.756ns (weighted slack = -33.512ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i1  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers6/RAM0  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers6/RAM0

   Delay:              20.088ns  (30.3% logic, 69.7% route), 15 logic levels.

 Constraint Details:

     20.088ns physical path delay SLICE_1280 to MDM/Sprite_pointers6/SLICE_963 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.756ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers6/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q1 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       364     0.744     R14C21C.Q1 to     R16C21C.C0 BUS_currGrantID[0]
CTOF_DEL    ---     0.408     R16C21C.C0 to     R16C21C.F0 SLICE_1344
ROUTE        12     0.952     R16C21C.F0 to     R13C21C.C0 BUS_addr[10]
CTOF_DEL    ---     0.408     R13C21C.C0 to     R13C21C.F0 SLICE_2384
ROUTE         1     0.781     R13C21C.F0 to     R11C21A.A1 n12
CTOF_DEL    ---     0.408     R11C21A.A1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.141     R16C21D.F0 to     R11C22B.D0 n26306
CTOF_DEL    ---     0.408     R11C22B.D0 to     R11C22B.F0 SLICE_2567
ROUTE         5     0.257     R11C22B.F0 to     R11C22C.D0 n63
CTOF_DEL    ---     0.408     R11C22C.D0 to     R11C22C.F0 MD/SLICE_2517
ROUTE         2     0.851     R11C22C.F0 to     R13C24B.D1 n29517
CTOF_DEL    ---     0.408     R13C24B.D1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.846     R29C26D.F0 to    R29C21A.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   20.088   (30.3% logic, 69.7% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers6/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R29C21A.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.756ns (weighted slack = -33.512ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i1  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers6/RAM1  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers6/RAM1

   Delay:              20.088ns  (30.3% logic, 69.7% route), 15 logic levels.

 Constraint Details:

     20.088ns physical path delay SLICE_1280 to MDM/Sprite_pointers6/SLICE_964 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.756ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers6/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q1 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       364     0.744     R14C21C.Q1 to     R16C21C.C0 BUS_currGrantID[0]
CTOF_DEL    ---     0.408     R16C21C.C0 to     R16C21C.F0 SLICE_1344
ROUTE        12     0.952     R16C21C.F0 to     R13C21C.C0 BUS_addr[10]
CTOF_DEL    ---     0.408     R13C21C.C0 to     R13C21C.F0 SLICE_2384
ROUTE         1     0.781     R13C21C.F0 to     R11C21A.A1 n12
CTOF_DEL    ---     0.408     R11C21A.A1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.141     R16C21D.F0 to     R11C22B.D0 n26306
CTOF_DEL    ---     0.408     R11C22B.D0 to     R11C22B.F0 SLICE_2567
ROUTE         5     0.257     R11C22B.F0 to     R11C22C.D0 n63
CTOF_DEL    ---     0.408     R11C22C.D0 to     R11C22C.F0 MD/SLICE_2517
ROUTE         2     0.851     R11C22C.F0 to     R13C24B.D1 n29517
CTOF_DEL    ---     0.408     R13C24B.D1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.846     R29C26D.F0 to    R29C21B.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   20.088   (30.3% logic, 69.7% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers6/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R29C21B.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.716ns (weighted slack = -33.432ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i2  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers6/RAM1  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers6/RAM1

   Delay:              20.048ns  (28.3% logic, 71.7% route), 14 logic levels.

 Constraint Details:

     20.048ns physical path delay SLICE_1280 to MDM/Sprite_pointers6/SLICE_964 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.716ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers6/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q0 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       365     0.954     R14C21C.Q0 to     R16C21C.D0 BUS_currGrantID[1]
CTOF_DEL    ---     0.408     R16C21C.D0 to     R16C21C.F0 SLICE_1344
ROUTE        12     0.952     R16C21C.F0 to     R13C21C.C0 BUS_addr[10]
CTOF_DEL    ---     0.408     R13C21C.C0 to     R13C21C.F0 SLICE_2384
ROUTE         1     0.781     R13C21C.F0 to     R11C21A.A1 n12
CTOF_DEL    ---     0.408     R11C21A.A1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.789     R16C21D.F0 to     R13C22A.D0 n26306
CTOF_DEL    ---     0.408     R13C22A.D0 to     R13C22A.F0 SLICE_2568
ROUTE         5     0.618     R13C22A.F0 to     R13C24B.C1 n63_adj_4568
CTOF_DEL    ---     0.408     R13C24B.C1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.846     R29C26D.F0 to    R29C21B.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   20.048   (28.3% logic, 71.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers6/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R29C21B.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.716ns (weighted slack = -33.432ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i2  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers6/RAM0  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers6/RAM0

   Delay:              20.048ns  (28.3% logic, 71.7% route), 14 logic levels.

 Constraint Details:

     20.048ns physical path delay SLICE_1280 to MDM/Sprite_pointers6/SLICE_963 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.716ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers6/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q0 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       365     0.954     R14C21C.Q0 to     R16C21C.D0 BUS_currGrantID[1]
CTOF_DEL    ---     0.408     R16C21C.D0 to     R16C21C.F0 SLICE_1344
ROUTE        12     0.952     R16C21C.F0 to     R13C21C.C0 BUS_addr[10]
CTOF_DEL    ---     0.408     R13C21C.C0 to     R13C21C.F0 SLICE_2384
ROUTE         1     0.781     R13C21C.F0 to     R11C21A.A1 n12
CTOF_DEL    ---     0.408     R11C21A.A1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.789     R16C21D.F0 to     R13C22A.D0 n26306
CTOF_DEL    ---     0.408     R13C22A.D0 to     R13C22A.F0 SLICE_2568
ROUTE         5     0.618     R13C22A.F0 to     R13C24B.C1 n63_adj_4568
CTOF_DEL    ---     0.408     R13C24B.C1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.846     R29C26D.F0 to    R29C21A.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   20.048   (28.3% logic, 71.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers6/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R29C21A.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.624ns (weighted slack = -33.248ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i2  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers11/RAM0  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers11/RAM0

   Delay:              19.956ns  (30.5% logic, 69.5% route), 15 logic levels.

 Constraint Details:

     19.956ns physical path delay SLICE_1280 to MDM/Sprite_pointers11/SLICE_951 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.624ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers11/SLICE_951:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q0 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       365     0.954     R14C21C.Q0 to     R16C21C.D0 BUS_currGrantID[1]
CTOF_DEL    ---     0.408     R16C21C.D0 to     R16C21C.F0 SLICE_1344
ROUTE        12     0.952     R16C21C.F0 to     R13C21C.C0 BUS_addr[10]
CTOF_DEL    ---     0.408     R13C21C.C0 to     R13C21C.F0 SLICE_2384
ROUTE         1     0.781     R13C21C.F0 to     R11C21A.A1 n12
CTOF_DEL    ---     0.408     R11C21A.A1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.141     R16C21D.F0 to     R11C22B.D0 n26306
CTOF_DEL    ---     0.408     R11C22B.D0 to     R11C22B.F0 SLICE_2567
ROUTE         5     0.257     R11C22B.F0 to     R11C22C.D0 n63
CTOF_DEL    ---     0.408     R11C22C.D0 to     R11C22C.F0 MD/SLICE_2517
ROUTE         2     0.851     R11C22C.F0 to     R13C24B.D1 n29517
CTOF_DEL    ---     0.408     R13C24B.D1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.504     R29C26D.F0 to    R28C17A.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   19.956   (30.5% logic, 69.5% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers11/SLICE_951:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R28C17A.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.624ns (weighted slack = -33.248ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i2  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers11/RAM1  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers11/RAM1

   Delay:              19.956ns  (30.5% logic, 69.5% route), 15 logic levels.

 Constraint Details:

     19.956ns physical path delay SLICE_1280 to MDM/Sprite_pointers11/SLICE_952 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.624ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers11/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q0 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       365     0.954     R14C21C.Q0 to     R16C21C.D0 BUS_currGrantID[1]
CTOF_DEL    ---     0.408     R16C21C.D0 to     R16C21C.F0 SLICE_1344
ROUTE        12     0.952     R16C21C.F0 to     R13C21C.C0 BUS_addr[10]
CTOF_DEL    ---     0.408     R13C21C.C0 to     R13C21C.F0 SLICE_2384
ROUTE         1     0.781     R13C21C.F0 to     R11C21A.A1 n12
CTOF_DEL    ---     0.408     R11C21A.A1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.141     R16C21D.F0 to     R11C22B.D0 n26306
CTOF_DEL    ---     0.408     R11C22B.D0 to     R11C22B.F0 SLICE_2567
ROUTE         5     0.257     R11C22B.F0 to     R11C22C.D0 n63
CTOF_DEL    ---     0.408     R11C22C.D0 to     R11C22C.F0 MD/SLICE_2517
ROUTE         2     0.851     R11C22C.F0 to     R13C24B.D1 n29517
CTOF_DEL    ---     0.408     R13C24B.D1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.504     R29C26D.F0 to    R28C17B.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   19.956   (30.5% logic, 69.5% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers11/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R28C17B.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.602ns (weighted slack = -33.204ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i1  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers6/RAM1  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers6/RAM1

   Delay:              19.934ns  (30.5% logic, 69.5% route), 15 logic levels.

 Constraint Details:

     19.934ns physical path delay SLICE_1280 to MDM/Sprite_pointers6/SLICE_964 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.602ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers6/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q1 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       364     1.206     R14C21C.Q1 to     R12C22A.A1 BUS_currGrantID[0]
CTOF_DEL    ---     0.408     R12C22A.A1 to     R12C22A.F1 SLICE_2532
ROUTE         9     0.529     R12C22A.F1 to     R11C22D.D0 n29796
CTOF_DEL    ---     0.408     R11C22D.D0 to     R11C22D.F0 SLICE_2576
ROUTE         1     0.588     R11C22D.F0 to     R11C21A.C1 n83
CTOF_DEL    ---     0.408     R11C21A.C1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.141     R16C21D.F0 to     R11C22B.D0 n26306
CTOF_DEL    ---     0.408     R11C22B.D0 to     R11C22B.F0 SLICE_2567
ROUTE         5     0.257     R11C22B.F0 to     R11C22C.D0 n63
CTOF_DEL    ---     0.408     R11C22C.D0 to     R11C22C.F0 MD/SLICE_2517
ROUTE         2     0.851     R11C22C.F0 to     R13C24B.D1 n29517
CTOF_DEL    ---     0.408     R13C24B.D1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.846     R29C26D.F0 to    R29C21B.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   19.934   (30.5% logic, 69.5% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers6/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R29C21B.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 16.602ns (weighted slack = -33.204ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BUS_currGrantID__i1  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MDM/Sprite_pointers6/RAM0  (to LOGIC_CLOCK +)
                   FF                        MDM/Sprite_pointers6/RAM0

   Delay:              19.934ns  (30.5% logic, 69.5% route), 15 logic levels.

 Constraint Details:

     19.934ns physical path delay SLICE_1280 to MDM/Sprite_pointers6/SLICE_963 exceeds
      3.530ns delay constraint less
      0.000ns skew and
      0.198ns WRE_SET requirement (totaling 3.332ns) by 16.602ns

 Physical Path Details:

      Data path SLICE_1280 to MDM/Sprite_pointers6/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R14C21C.CLK to     R14C21C.Q1 SLICE_1280 (from LOGIC_CLOCK)
ROUTE       364     1.206     R14C21C.Q1 to     R12C22A.A1 BUS_currGrantID[0]
CTOF_DEL    ---     0.408     R12C22A.A1 to     R12C22A.F1 SLICE_2532
ROUTE         9     0.529     R12C22A.F1 to     R11C22D.D0 n29796
CTOF_DEL    ---     0.408     R11C22D.D0 to     R11C22D.F0 SLICE_2576
ROUTE         1     0.588     R11C22D.F0 to     R11C21A.C1 n83
CTOF_DEL    ---     0.408     R11C21A.C1 to     R11C21A.F1 SLICE_2396
ROUTE         1     0.546     R11C21A.F1 to     R11C21A.B0 n17
CTOF_DEL    ---     0.408     R11C21A.B0 to     R11C21A.F0 SLICE_2396
ROUTE         1     1.135     R11C21A.F0 to     R17C21C.D0 n26435
CTOF_DEL    ---     0.408     R17C21C.D0 to     R17C21C.F0 SLICE_2549
ROUTE         3     0.798     R17C21C.F0 to     R16C21D.B0 n26708
CTOF_DEL    ---     0.408     R16C21D.B0 to     R16C21D.F0 SLICE_2547
ROUTE         2     1.141     R16C21D.F0 to     R11C22B.D0 n26306
CTOF_DEL    ---     0.408     R11C22B.D0 to     R11C22B.F0 SLICE_2567
ROUTE         5     0.257     R11C22B.F0 to     R11C22C.D0 n63
CTOF_DEL    ---     0.408     R11C22C.D0 to     R11C22C.F0 MD/SLICE_2517
ROUTE         2     0.851     R11C22C.F0 to     R13C24B.D1 n29517
CTOF_DEL    ---     0.408     R13C24B.D1 to     R13C24B.F1 MDM/SLICE_2399
ROUTE         3     0.366     R13C24B.F1 to     R13C24B.C0 MDM/n26700
CTOF_DEL    ---     0.408     R13C24B.C0 to     R13C24B.F0 MDM/SLICE_2399
ROUTE         2     1.546     R13C24B.F0 to     R27C23D.D1 MDM/n29502
CTOF_DEL    ---     0.408     R27C23D.D1 to     R27C23D.F1 SLICE_2578
ROUTE        13     0.539     R27C23D.F1 to     R27C21D.D1 n10431
CTOF_DEL    ---     0.408     R27C21D.D1 to     R27C21D.F1 SLICE_2727
ROUTE         1     0.999     R27C21D.F1 to     R29C27D.C1 n29495
CTOF_DEL    ---     0.408     R29C27D.C1 to     R29C27D.F1 SLICE_2577
ROUTE         4     0.508     R29C27D.F1 to     R29C26D.D0 Sprite_pointers_N_1045
CTOF_DEL    ---     0.408     R29C26D.D0 to     R29C26D.F0 SLICE_2657
ROUTE        16     2.846     R29C26D.F0 to    R29C21A.WRE n6943 (to LOGIC_CLOCK)
                  --------
                   19.934   (30.5% logic, 69.5% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to SLICE_1280:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R14C21C.CLK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MDM/Sprite_pointers6/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       802     1.564     LPLL.CLKOP to    R29C21A.WCK LOGIC_CLOCK
                  --------
                    1.564   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  24.396MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;
            1003 items scored, 102 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.668ns (weighted slack = -29.344ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[1]_161  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i6  (to PIXEL_CLOCK -)

   Delay:               7.064ns  (22.5% logic, 77.5% route), 4 logic levels.

 Constraint Details:

      7.064ns physical path delay SLICE_1288 to MD/SLICE_1298 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 3.668ns

 Physical Path Details:

      Data path SLICE_1288 to MD/SLICE_1298:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C20D.CLK to     R24C20D.Q1 SLICE_1288 (from LOGIC_CLOCK)
ROUTE         6     3.898     R24C20D.Q1 to     R26C12A.B1 MD/PWMArray[0][10]
CTOF_DEL    ---     0.408     R26C12A.B1 to     R26C12A.F1 MD/SLICE_2520
ROUTE         3     0.554     R26C12A.F1 to     R26C12A.B0 MD/n29729
CTOF_DEL    ---     0.408     R26C12A.B0 to     R26C12A.F0 MD/SLICE_2520
ROUTE         1     1.021     R26C12A.F0 to     R26C10D.A0 MD/n6_adj_4269
CTOF_DEL    ---     0.408     R26C10D.A0 to     R26C10D.F0 MD/SLICE_1298
ROUTE         1     0.000     R26C10D.F0 to    R26C10D.DI0 MD/currPWMVal_15__N_205[6] (to PIXEL_CLOCK)
                  --------
                    7.064   (22.5% logic, 77.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C20D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R26C10D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 3.086ns (weighted slack = -24.688ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[1]_161  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i4  (to PIXEL_CLOCK -)

   Delay:               6.482ns  (18.3% logic, 81.7% route), 3 logic levels.

 Constraint Details:

      6.482ns physical path delay SLICE_1288 to MD/SLICE_1296 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 3.086ns

 Physical Path Details:

      Data path SLICE_1288 to MD/SLICE_1296:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C20D.CLK to     R24C20D.Q1 SLICE_1288 (from LOGIC_CLOCK)
ROUTE         6     3.898     R24C20D.Q1 to     R26C12A.B1 MD/PWMArray[0][10]
CTOF_DEL    ---     0.408     R26C12A.B1 to     R26C12A.F1 MD/SLICE_2520
ROUTE         3     1.401     R26C12A.F1 to     R28C12D.B1 MD/n29729
CTOF_DEL    ---     0.408     R28C12D.B1 to     R28C12D.F1 MD/SLICE_1296
ROUTE         1     0.000     R28C12D.F1 to    R28C12D.DI1 MD/n7_adj_4255 (to PIXEL_CLOCK)
                  --------
                    6.482   (18.3% logic, 81.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C20D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1296:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R28C12D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.862ns (weighted slack = -22.896ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[1]_161  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i9  (to PIXEL_CLOCK -)

   Delay:               6.258ns  (22.0% logic, 78.0% route), 3 logic levels.

 Constraint Details:

      6.258ns physical path delay SLICE_1288 to MD/SLICE_1300 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 2.862ns

 Physical Path Details:

      Data path SLICE_1288 to MD/SLICE_1300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C20D.CLK to     R24C20D.Q1 SLICE_1288 (from LOGIC_CLOCK)
ROUTE         6     2.323     R24C20D.Q1 to     R27C13D.C1 MD/PWMArray[0][10]
CTOF_DEL    ---     0.408     R27C13D.C1 to     R27C13D.F1 MD/SLICE_1545
ROUTE         4     2.559     R27C13D.F1 to     R29C25D.B1 MD/n4
CTOOFX_DEL  ---     0.601     R29C25D.B1 to   R29C25D.OFX0 MD/SLICE_1300
ROUTE         1     0.000   R29C25D.OFX0 to    R29C25D.DI0 MD/currPWMVal_15__N_205[9] (to PIXEL_CLOCK)
                  --------
                    6.258   (22.0% logic, 78.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C20D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R29C25D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.851ns (weighted slack = -22.808ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[2]_160  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i9  (to PIXEL_CLOCK -)

   Delay:               6.247ns  (22.0% logic, 78.0% route), 3 logic levels.

 Constraint Details:

      6.247ns physical path delay MD/SLICE_2499 to MD/SLICE_1300 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 2.851ns

 Physical Path Details:

      Data path MD/SLICE_2499 to MD/SLICE_1300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C14D.CLK to     R24C14D.Q0 MD/SLICE_2499 (from LOGIC_CLOCK)
ROUTE         6     2.312     R24C14D.Q0 to     R27C13D.A1 PWMArray[0][11]
CTOF_DEL    ---     0.408     R27C13D.A1 to     R27C13D.F1 MD/SLICE_1545
ROUTE         4     2.559     R27C13D.F1 to     R29C25D.B1 MD/n4
CTOOFX_DEL  ---     0.601     R29C25D.B1 to   R29C25D.OFX0 MD/SLICE_1300
ROUTE         1     0.000   R29C25D.OFX0 to    R29C25D.DI0 MD/currPWMVal_15__N_205[9] (to PIXEL_CLOCK)
                  --------
                    6.247   (22.0% logic, 78.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_2499:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C14D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R29C25D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.744ns (weighted slack = -21.952ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[1]_161  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i2  (to PIXEL_CLOCK -)

   Delay:               6.140ns  (19.3% logic, 80.7% route), 3 logic levels.

 Constraint Details:

      6.140ns physical path delay SLICE_1288 to MD/SLICE_1295 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 2.744ns

 Physical Path Details:

      Data path SLICE_1288 to MD/SLICE_1295:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C20D.CLK to     R24C20D.Q1 SLICE_1288 (from LOGIC_CLOCK)
ROUTE         6     3.898     R24C20D.Q1 to     R26C12A.B1 MD/PWMArray[0][10]
CTOF_DEL    ---     0.408     R26C12A.B1 to     R26C12A.F1 MD/SLICE_2520
ROUTE         3     1.059     R26C12A.F1 to     R27C11C.B1 MD/n29729
CTOF_DEL    ---     0.408     R27C11C.B1 to     R27C11C.F1 MD/SLICE_1295
ROUTE         1     0.000     R27C11C.F1 to    R27C11C.DI1 MD/n3_adj_4246 (to PIXEL_CLOCK)
                  --------
                    6.140   (19.3% logic, 80.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C20D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1295:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R27C11C.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.575ns (weighted slack = -20.600ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[1]_161  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i10  (to PIXEL_CLOCK -)

   Delay:               5.971ns  (19.8% logic, 80.2% route), 3 logic levels.

 Constraint Details:

      5.971ns physical path delay SLICE_1288 to MD/SLICE_1301 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 2.575ns

 Physical Path Details:

      Data path SLICE_1288 to MD/SLICE_1301:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C20D.CLK to     R24C20D.Q1 SLICE_1288 (from LOGIC_CLOCK)
ROUTE         6     3.252     R24C20D.Q1 to     R25C12A.D0 MD/PWMArray[0][10]
CTOF_DEL    ---     0.408     R25C12A.D0 to     R25C12A.F0 MD/SLICE_2390
ROUTE         1     1.536     R25C12A.F0 to     R29C13D.B0 MD/n29283
CTOF_DEL    ---     0.408     R29C13D.B0 to     R29C13D.F0 MD/SLICE_1301
ROUTE         1     0.000     R29C13D.F0 to    R29C13D.DI0 MD/currPWMVal_15__N_205[10] (to PIXEL_CLOCK)
                  --------
                    5.971   (19.8% logic, 80.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C20D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1301:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R29C13D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.238ns (weighted slack = -17.904ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[2]_160  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i10  (to PIXEL_CLOCK -)

   Delay:               5.634ns  (28.2% logic, 71.8% route), 4 logic levels.

 Constraint Details:

      5.634ns physical path delay MD/SLICE_2499 to MD/SLICE_1301 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 2.238ns

 Physical Path Details:

      Data path MD/SLICE_2499 to MD/SLICE_1301:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C14D.CLK to     R24C14D.Q0 MD/SLICE_2499 (from LOGIC_CLOCK)
ROUTE         6     1.953     R24C14D.Q0 to     R25C12A.A1 PWMArray[0][11]
CTOF_DEL    ---     0.408     R25C12A.A1 to     R25C12A.F1 MD/SLICE_2390
ROUTE         3     0.554     R25C12A.F1 to     R25C12A.B0 MD/n29741
CTOF_DEL    ---     0.408     R25C12A.B0 to     R25C12A.F0 MD/SLICE_2390
ROUTE         1     1.536     R25C12A.F0 to     R29C13D.B0 MD/n29283
CTOF_DEL    ---     0.408     R29C13D.B0 to     R29C13D.F0 MD/SLICE_1301
ROUTE         1     0.000     R29C13D.F0 to    R29C13D.DI0 MD/currPWMVal_15__N_205[10] (to PIXEL_CLOCK)
                  --------
                    5.634   (28.2% logic, 71.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_2499:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C14D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1301:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R29C13D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.793ns (weighted slack = -14.344ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[2]_160  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i6  (to PIXEL_CLOCK -)

   Delay:               5.189ns  (30.7% logic, 69.3% route), 4 logic levels.

 Constraint Details:

      5.189ns physical path delay MD/SLICE_2499 to MD/SLICE_1298 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 1.793ns

 Physical Path Details:

      Data path MD/SLICE_2499 to MD/SLICE_1298:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C14D.CLK to     R24C14D.Q0 MD/SLICE_2499 (from LOGIC_CLOCK)
ROUTE         6     1.953     R24C14D.Q0 to     R25C12A.A1 PWMArray[0][11]
CTOF_DEL    ---     0.408     R25C12A.A1 to     R25C12A.F1 MD/SLICE_2390
ROUTE         3     0.624     R25C12A.F1 to     R26C12A.C0 MD/n29741
CTOF_DEL    ---     0.408     R26C12A.C0 to     R26C12A.F0 MD/SLICE_2520
ROUTE         1     1.021     R26C12A.F0 to     R26C10D.A0 MD/n6_adj_4269
CTOF_DEL    ---     0.408     R26C10D.A0 to     R26C10D.F0 MD/SLICE_1298
ROUTE         1     0.000     R26C10D.F0 to    R26C10D.DI0 MD/currPWMVal_15__N_205[6] (to PIXEL_CLOCK)
                  --------
                    5.189   (30.7% logic, 69.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MD/SLICE_2499:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C14D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R26C10D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.713ns (weighted slack = -13.704ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[1]_161  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i8  (to PIXEL_CLOCK -)

   Delay:               5.109ns  (23.2% logic, 76.8% route), 3 logic levels.

 Constraint Details:

      5.109ns physical path delay SLICE_1288 to MD/SLICE_1298 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 1.713ns

 Physical Path Details:

      Data path SLICE_1288 to MD/SLICE_1298:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C20D.CLK to     R24C20D.Q1 SLICE_1288 (from LOGIC_CLOCK)
ROUTE         6     2.881     R24C20D.Q1 to     R27C11A.D1 MD/PWMArray[0][10]
CTOF_DEL    ---     0.408     R27C11A.D1 to     R27C11A.F1 MD/SLICE_1294
ROUTE         1     1.045     R27C11A.F1 to     R26C10D.B1 MD/n14
CTOF_DEL    ---     0.408     R26C10D.B1 to     R26C10D.F1 MD/SLICE_1298
ROUTE         1     0.000     R26C10D.F1 to    R26C10D.DI1 MD/currPWMVal_15__N_205[8] (to PIXEL_CLOCK)
                  --------
                    5.109   (23.2% logic, 76.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C20D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R26C10D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.697ns (weighted slack = -13.576ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/brightness[0]_162  (from LOGIC_CLOCK -)
   Destination:    FF         Data in        MD/currPWMVal_i0_i6  (to PIXEL_CLOCK -)

   Delay:               5.093ns  (31.2% logic, 68.8% route), 4 logic levels.

 Constraint Details:

      5.093ns physical path delay SLICE_1288 to MD/SLICE_1298 exceeds
      3.529ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.133ns DIN_SET requirement (totaling 3.396ns) by 1.697ns

 Physical Path Details:

      Data path SLICE_1288 to MD/SLICE_1298:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R24C20D.CLK to     R24C20D.Q0 SLICE_1288 (from LOGIC_CLOCK)
ROUTE         9     1.927     R24C20D.Q0 to     R26C12A.A1 MD/PWMArray[0][9]
CTOF_DEL    ---     0.408     R26C12A.A1 to     R26C12A.F1 MD/SLICE_2520
ROUTE         3     0.554     R26C12A.F1 to     R26C12A.B0 MD/n29729
CTOF_DEL    ---     0.408     R26C12A.B0 to     R26C12A.F0 MD/SLICE_2520
ROUTE         1     1.021     R26C12A.F0 to     R26C10D.A0 MD/n6_adj_4269
CTOF_DEL    ---     0.408     R26C10D.A0 to     R26C10D.F0 MD/SLICE_1298
ROUTE         1     0.000     R26C10D.F0 to    R26C10D.DI0 MD/currPWMVal_15__N_205[6] (to PIXEL_CLOCK)
                  --------
                    5.093   (31.2% logic, 68.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.564     LPLL.CLKOP to    R24C20D.CLK LOGIC_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MD/SLICE_1298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.873       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS PLL_Ent/PLLInst_0
ROUTE        50     1.564     LPLL.CLKOS to    R26C10D.CLK PIXEL_CLOCK
                  --------
                    3.569   (31.7% logic, 68.3% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     1.729     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    1.729   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  17.366MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLK_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LOGIC_CLOCK" 141.666667  |             |             |
MHz ;                                   |  141.667 MHz|   24.396 MHz|  15 *
                                        |             |             |
FREQUENCY NET "PIXEL_CLOCK" 35.416667   |             |             |
MHz ;                                   |   35.417 MHz|   17.366 MHz|   4 *
                                        |             |             |
FREQUENCY NET "CLK_c" 25.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n10431                                  |      13|    2624|     62.51%
                                        |        |        |
MDM/n29502                              |       2|    2578|     61.41%
                                        |        |        |
MDM/n26700                              |       3|    2554|     60.84%
                                        |        |        |
n26708                                  |       3|    2451|     58.38%
                                        |        |        |
n26435                                  |       1|    2383|     56.77%
                                        |        |        |
n26306                                  |       2|    2143|     51.05%
                                        |        |        |
BUS_currGrantID[0]                      |     364|    2142|     51.02%
                                        |        |        |
n17                                     |       1|    2139|     50.95%
                                        |        |        |
n29495                                  |       1|    1960|     46.69%
                                        |        |        |
Sprite_pointers_N_1045                  |       4|    1960|     46.69%
                                        |        |        |
BUS_currGrantID[1]                      |     365|    1953|     46.52%
                                        |        |        |
n29517                                  |       2|    1602|     38.16%
                                        |        |        |
n12                                     |       1|    1440|     34.30%
                                        |        |        |
n63                                     |       5|    1210|     28.82%
                                        |        |        |
n63_adj_4568                            |       5|     933|     22.22%
                                        |        |        |
n29504                                  |      21|     914|     21.77%
                                        |        |        |
MDM/otherData_15__N_382                 |      22|     865|     20.61%
                                        |        |        |
MDM/n24225                              |       1|     863|     20.56%
                                        |        |        |
n29665                                  |     143|     848|     20.20%
                                        |        |        |
MDM/n24224                              |       1|     847|     20.18%
                                        |        |        |
MDM/n24223                              |       1|     824|     19.63%
                                        |        |        |
MDM/n29496                              |       8|     817|     19.46%
                                        |        |        |
MDM/n24222                              |       1|     800|     19.06%
                                        |        |        |
MDM/n24221                              |       1|     773|     18.41%
                                        |        |        |
n6943                                   |      16|     742|     17.68%
                                        |        |        |
BUS_addr[10]                            |      12|     727|     17.32%
                                        |        |        |
n29611                                  |       2|     531|     12.65%
                                        |        |        |
n29796                                  |       9|     477|     11.36%
                                        |        |        |
n83                                     |       1|     475|     11.31%
                                        |        |        |
MDM/n24220                              |       1|     432|     10.29%
                                        |        |        |
n7011                                   |      16|     428|     10.20%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 45 clocks:

Clock Domain: reveal_ist_101_N   Source: MDM/SLICE_2086.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 348
   No transfer within this clock domain is found

Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1538.Q0   Loads: 17
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2668.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2666.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1240   Source: RAM/SLICE_2676.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1239   Source: RAM/SLICE_2688.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2687.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2686.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2685.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1235   Source: RAM/SLICE_2684.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1234   Source: RAM/SLICE_2683.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1233   Source: RAM/SLICE_2682.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1232   Source: RAM/SLICE_2681.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1231   Source: RAM/SLICE_2680.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2679.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1229   Source: RAM/SLICE_2678.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1228   Source: RAM/SLICE_2677.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1227   Source: RAM/SLICE_2672.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1226   Source: RAM/SLICE_2669.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1225   Source: RAM/SLICE_2671.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1224   Source: RAM/SLICE_2739.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1223   Source: RAM/SLICE_2667.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1222   Source: SLICE_2675.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1221   Source: SLICE_2674.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1220   Source: SLICE_2738.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1219   Source: SLICE_2673.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1218   Source: RAM/SLICE_2739.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1217   Source: SLICE_2740.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1216   Source: SLICE_2142.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1215   Source: SLICE_2740.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1214   Source: SLICE_2738.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1213   Source: RAM/SLICE_2664.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1212   Source: RAM/SLICE_2665.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1211   Source: SLICE_2670.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS   Loads: 50
   Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;   Transfers: 20

Clock Domain: PIC_OE_c_derived_19   Source: PIC_BUS_INTERFACE/SLICE_2542.F0   Loads: 23
   No transfer within this clock domain is found

Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2625.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 16

Clock Domain: MDM/Sprite_writeClk   Source: MDM/SLICE_779.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2639.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1320.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2958.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1308.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP   Loads: 802
   Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1538.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 30

   Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2668.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2666.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1240   Source: RAM/SLICE_2676.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1239   Source: RAM/SLICE_2688.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2687.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2686.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2685.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1235   Source: RAM/SLICE_2684.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1234   Source: RAM/SLICE_2683.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1233   Source: RAM/SLICE_2682.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1232   Source: RAM/SLICE_2681.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1231   Source: RAM/SLICE_2680.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2679.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1229   Source: RAM/SLICE_2678.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1228   Source: RAM/SLICE_2677.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1227   Source: RAM/SLICE_2672.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1226   Source: RAM/SLICE_2669.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1225   Source: RAM/SLICE_2671.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1224   Source: RAM/SLICE_2739.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1223   Source: RAM/SLICE_2667.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1222   Source: SLICE_2675.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1221   Source: SLICE_2674.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1220   Source: SLICE_2738.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1219   Source: SLICE_2673.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1218   Source: RAM/SLICE_2739.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1217   Source: SLICE_2740.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1216   Source: SLICE_2142.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1215   Source: SLICE_2740.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1214   Source: SLICE_2738.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1213   Source: RAM/SLICE_2664.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1212   Source: RAM/SLICE_2665.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1211   Source: SLICE_2670.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 19

   Clock Domain: PIC_OE_c_derived_19   Source: PIC_BUS_INTERFACE/SLICE_2542.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2625.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 24

   Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2639.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 3

   Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1320.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 52

   Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2958.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 36

   Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1308.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 10

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 4198  Score: 115177146
Cumulative negative slack: 57941787

Constraints cover 10392688 paths, 5 nets, and 22102 connections (90.56% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Jan 12 13:09:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o WallPanel_FPGA_impl1.twr -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

12 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;
            4096 items scored, 16 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/yOffset_pre_i0_i5  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/yOffset_i5  (to MDM/offsetLatchClockOrd +)

   Delay:               0.399ns  (33.3% logic, 66.7% route), 1 logic levels.

 Constraint Details:

      0.399ns physical path delay SLICE_2790 to MDM/SLICE_721 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.708ns skew less
      0.000ns feedback compensation requirement (totaling 3.689ns) by 3.290ns

 Physical Path Details:

      Data path SLICE_2790 to MDM/SLICE_721:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R26C16A.CLK to     R26C16A.Q1 SLICE_2790 (from LOGIC_CLOCK)
ROUTE         1     0.266     R26C16A.Q1 to     R26C14D.M1 MDM/yOffset_pre[5] (to MDM/offsetLatchClockOrd)
                  --------
                    0.399   (33.3% logic, 66.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2790:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R26C16A.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_721:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     1.723     R20C40C.F0 to    R26C14D.CLK MDM/offsetLatchClockOrd
                  --------
                    5.326   (18.0% logic, 82.0% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 3.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/yOffset_pre_i0_i4  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/yOffset_i4  (to MDM/offsetLatchClockOrd +)

   Delay:               0.676ns  (19.7% logic, 80.3% route), 1 logic levels.

 Constraint Details:

      0.676ns physical path delay SLICE_2790 to MDM/SLICE_721 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.708ns skew less
      0.000ns feedback compensation requirement (totaling 3.689ns) by 3.013ns

 Physical Path Details:

      Data path SLICE_2790 to MDM/SLICE_721:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R26C16A.CLK to     R26C16A.Q0 SLICE_2790 (from LOGIC_CLOCK)
ROUTE         1     0.543     R26C16A.Q0 to     R26C14D.M0 MDM/yOffset_pre[4] (to MDM/offsetLatchClockOrd)
                  --------
                    0.676   (19.7% logic, 80.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2790:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R26C16A.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_721:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     1.723     R20C40C.F0 to    R26C14D.CLK MDM/offsetLatchClockOrd
                  --------
                    5.326   (18.0% logic, 82.0% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.624ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i1  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i1  (to MDM/offsetLatchClockOrd +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay MDM/SLICE_763 to MDM/SLICE_750 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -2.928ns skew less
      0.000ns feedback compensation requirement (totaling 2.909ns) by 2.624ns

 Physical Path Details:

      Data path MDM/SLICE_763 to MDM/SLICE_750:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C34D.CLK to     R24C34D.Q1 MDM/SLICE_763 (from LOGIC_CLOCK)
ROUTE         1     0.152     R24C34D.Q1 to     R24C34A.M1 MDM/xOffset_pre[1] (to MDM/offsetLatchClockOrd)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_763:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R24C34D.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_750:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     0.943     R20C40C.F0 to    R24C34A.CLK MDM/offsetLatchClockOrd
                  --------
                    4.546   (21.1% logic, 78.9% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.363ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/yOffset_pre_i0_i0  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/yOffset_i0  (to MDM/offsetLatchClockOrd +)

   Delay:               0.866ns  (15.4% logic, 84.6% route), 1 logic levels.

 Constraint Details:

      0.866ns physical path delay SLICE_2896 to SLICE_2156 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.248ns skew less
      0.000ns feedback compensation requirement (totaling 3.229ns) by 2.363ns

 Physical Path Details:

      Data path SLICE_2896 to SLICE_2156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C22D.CLK to     R24C22D.Q0 SLICE_2896 (from LOGIC_CLOCK)
ROUTE         1     0.733     R24C22D.Q0 to     R20C13B.M0 MDM/yOffset_pre[0] (to MDM/offsetLatchClockOrd)
                  --------
                    0.866   (15.4% logic, 84.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2896:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R24C22D.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to SLICE_2156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     1.263     R20C40C.F0 to    R20C13B.CLK MDM/offsetLatchClockOrd
                  --------
                    4.866   (19.7% logic, 80.3% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.325ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/yOffset_pre_i0_i2  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/yOffset_i2  (to MDM/offsetLatchClockOrd +)

   Delay:               0.904ns  (14.7% logic, 85.3% route), 1 logic levels.

 Constraint Details:

      0.904ns physical path delay SLICE_2894 to SLICE_2157 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.248ns skew less
      0.000ns feedback compensation requirement (totaling 3.229ns) by 2.325ns

 Physical Path Details:

      Data path SLICE_2894 to SLICE_2157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26A.CLK to     R12C26A.Q0 SLICE_2894 (from LOGIC_CLOCK)
ROUTE         1     0.771     R12C26A.Q0 to     R20C13A.M0 MDM/yOffset_pre[2] (to MDM/offsetLatchClockOrd)
                  --------
                    0.904   (14.7% logic, 85.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2894:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R12C26A.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to SLICE_2157:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     1.263     R20C40C.F0 to    R20C13A.CLK MDM/offsetLatchClockOrd
                  --------
                    4.866   (19.7% logic, 80.3% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.325ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/yOffset_pre_i0_i1  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/yOffset_i1  (to MDM/offsetLatchClockOrd +)

   Delay:               0.904ns  (14.7% logic, 85.3% route), 1 logic levels.

 Constraint Details:

      0.904ns physical path delay SLICE_2896 to SLICE_2156 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.248ns skew less
      0.000ns feedback compensation requirement (totaling 3.229ns) by 2.325ns

 Physical Path Details:

      Data path SLICE_2896 to SLICE_2156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C22D.CLK to     R24C22D.Q1 SLICE_2896 (from LOGIC_CLOCK)
ROUTE         1     0.771     R24C22D.Q1 to     R20C13B.M1 MDM/yOffset_pre[1] (to MDM/offsetLatchClockOrd)
                  --------
                    0.904   (14.7% logic, 85.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2896:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R24C22D.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to SLICE_2156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     1.263     R20C40C.F0 to    R20C13B.CLK MDM/offsetLatchClockOrd
                  --------
                    4.866   (19.7% logic, 80.3% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i0  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i0  (to MDM/offsetLatchClockOrd +)

   Delay:               0.617ns  (21.6% logic, 78.4% route), 1 logic levels.

 Constraint Details:

      0.617ns physical path delay MDM/SLICE_763 to MDM/SLICE_750 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -2.928ns skew less
      0.000ns feedback compensation requirement (totaling 2.909ns) by 2.292ns

 Physical Path Details:

      Data path MDM/SLICE_763 to MDM/SLICE_750:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C34D.CLK to     R24C34D.Q0 MDM/SLICE_763 (from LOGIC_CLOCK)
ROUTE         1     0.484     R24C34D.Q0 to     R24C34A.M0 MDM/xOffset_pre[0] (to MDM/offsetLatchClockOrd)
                  --------
                    0.617   (21.6% logic, 78.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_763:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R24C34D.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to MDM/SLICE_750:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     0.943     R20C40C.F0 to    R24C34A.CLK MDM/offsetLatchClockOrd
                  --------
                    4.546   (21.1% logic, 78.9% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/yOffset_pre_i0_i3  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/yOffset_i3  (to MDM/offsetLatchClockOrd +)

   Delay:               0.995ns  (13.4% logic, 86.6% route), 1 logic levels.

 Constraint Details:

      0.995ns physical path delay SLICE_2894 to SLICE_2157 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -3.248ns skew less
      0.000ns feedback compensation requirement (totaling 3.229ns) by 2.234ns

 Physical Path Details:

      Data path SLICE_2894 to SLICE_2157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26A.CLK to     R12C26A.Q1 SLICE_2894 (from LOGIC_CLOCK)
ROUTE         1     0.862     R12C26A.Q1 to     R20C13A.M1 MDM/yOffset_pre[3] (to MDM/offsetLatchClockOrd)
                  --------
                    0.995   (13.4% logic, 86.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2894:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R12C26A.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to SLICE_2157:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     1.263     R20C40C.F0 to    R20C13A.CLK MDM/offsetLatchClockOrd
                  --------
                    4.866   (19.7% logic, 80.3% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.887ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i3  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i3  (to MDM/offsetLatchClockOrd +)

   Delay:               1.009ns  (13.2% logic, 86.8% route), 1 logic levels.

 Constraint Details:

      1.009ns physical path delay MDM/SLICE_724 to SLICE_2135 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -2.915ns skew less
      0.000ns feedback compensation requirement (totaling 2.896ns) by 1.887ns

 Physical Path Details:

      Data path MDM/SLICE_724 to SLICE_2135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R26C14A.CLK to     R26C14A.Q1 MDM/SLICE_724 (from LOGIC_CLOCK)
ROUTE         1     0.876     R26C14A.Q1 to     R19C25A.M1 MDM/xOffset_pre[3] (to MDM/offsetLatchClockOrd)
                  --------
                    1.009   (13.2% logic, 86.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R26C14A.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to SLICE_2135:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     0.930     R20C40C.F0 to    R19C25A.CLK MDM/offsetLatchClockOrd
                  --------
                    4.533   (21.1% logic, 78.9% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.780ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MDM/xOffset_pre_i0_i2  (from LOGIC_CLOCK +)
   Destination:    FF         Data in        MDM/xOffset_i2  (to MDM/offsetLatchClockOrd +)

   Delay:               1.116ns  (11.9% logic, 88.1% route), 1 logic levels.

 Constraint Details:

      1.116ns physical path delay MDM/SLICE_724 to SLICE_2135 exceeds
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -2.915ns skew less
      0.000ns feedback compensation requirement (totaling 2.896ns) by 1.780ns

 Physical Path Details:

      Data path MDM/SLICE_724 to SLICE_2135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R26C14A.CLK to     R26C14A.Q0 MDM/SLICE_724 (from LOGIC_CLOCK)
ROUTE         1     0.983     R26C14A.Q0 to     R19C25A.M0 MDM/xOffset_pre[2] (to MDM/offsetLatchClockOrd)
                  --------
                    1.116   (11.9% logic, 88.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to MDM/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.804     LPLL.CLKOP to    R26C14A.CLK LOGIC_CLOCK
                  --------
                    1.618   (27.8% logic, 72.2% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path CLK to SLICE_2135:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI CLK
ROUTE         1     0.365       C8.PADDI to      LPLL.CLKI CLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.824     LPLL.CLKOP to    R16C35C.CLK LOGIC_CLOCK
REG_DEL     ---     0.154    R16C35C.CLK to     R16C35C.Q0 MDM/SLICE_649
ROUTE         2     1.301     R16C35C.Q0 to     R20C40C.B1 latchMode[2]
CTOF_DEL    ---     0.177     R20C40C.B1 to     R20C40C.F1 MDM/SLICE_2625
ROUTE         1     0.156     R20C40C.F1 to     R20C40C.C0 MDM/n9_adj_4112
CTOF_DEL    ---     0.177     R20C40C.C0 to     R20C40C.F0 MDM/SLICE_2625
ROUTE         8     0.930     R20C40C.F0 to    R19C25A.CLK MDM/offsetLatchClockOrd
                  --------
                    4.533   (21.1% logic, 78.9% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL_Ent/PLLInst_0
ROUTE       802     0.878     LPLL.CLKOP to     LPLL.CLKFB LOGIC_CLOCK
                  --------
                    0.878   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;
            1003 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1992__i6  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1992__i6  (to PIXEL_CLOCK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MD/SLICE_83 to MD/SLICE_83 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MD/SLICE_83 to MD/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R29C31D.CLK to     R29C31D.Q1 MD/SLICE_83 (from PIXEL_CLOCK)
ROUTE        21     0.132     R29C31D.Q1 to     R29C31D.A1 MD/currPixel[6]
CTOF_DEL    ---     0.101     R29C31D.A1 to     R29C31D.F1 MD/SLICE_83
ROUTE         1     0.000     R29C31D.F1 to    R29C31D.DI1 MD/n39 (to PIXEL_CLOCK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1992__i5  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1992__i5  (to PIXEL_CLOCK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay MD/SLICE_83 to MD/SLICE_83 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path MD/SLICE_83 to MD/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R29C31D.CLK to     R29C31D.Q0 MD/SLICE_83 (from PIXEL_CLOCK)
ROUTE        21     0.133     R29C31D.Q0 to     R29C31D.A0 MD/currPixel[5]
CTOF_DEL    ---     0.101     R29C31D.A0 to     R29C31D.F0 MD/SLICE_83
ROUTE         1     0.000     R29C31D.F0 to    R29C31D.DI0 MD/n40 (to PIXEL_CLOCK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1992__i4  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1992__i4  (to PIXEL_CLOCK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay MD/SLICE_84 to MD/SLICE_84 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path MD/SLICE_84 to MD/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R29C31C.CLK to     R29C31C.Q1 MD/SLICE_84 (from PIXEL_CLOCK)
ROUTE        18     0.133     R29C31C.Q1 to     R29C31C.A1 MD/currPixel[4]
CTOF_DEL    ---     0.101     R29C31C.A1 to     R29C31C.F1 MD/SLICE_84
ROUTE         1     0.000     R29C31C.F1 to    R29C31C.DI1 MD/n41 (to PIXEL_CLOCK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1992__i3  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1992__i3  (to PIXEL_CLOCK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay MD/SLICE_84 to MD/SLICE_84 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path MD/SLICE_84 to MD/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R29C31C.CLK to     R29C31C.Q0 MD/SLICE_84 (from PIXEL_CLOCK)
ROUTE        18     0.133     R29C31C.Q0 to     R29C31C.A0 MD/currPixel[3]
CTOF_DEL    ---     0.101     R29C31C.A0 to     R29C31C.F0 MD/SLICE_84
ROUTE         1     0.000     R29C31C.F0 to    R29C31C.DI0 MD/n42 (to PIXEL_CLOCK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currPixel_1992__i2  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currPixel_1992__i2  (to PIXEL_CLOCK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay MD/SLICE_85 to MD/SLICE_85 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path MD/SLICE_85 to MD/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R29C31B.CLK to     R29C31B.Q1 MD/SLICE_85 (from PIXEL_CLOCK)
ROUTE        18     0.133     R29C31B.Q1 to     R29C31B.A1 MD/currPixel[2]
CTOF_DEL    ---     0.101     R29C31B.A1 to     R29C31B.F1 MD/SLICE_85
ROUTE         1     0.000     R29C31B.F1 to    R29C31B.DI1 MD/n43 (to PIXEL_CLOCK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31B.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R29C31B.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currBit_1993__i3  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currBit_1993__i3  (to PIXEL_CLOCK +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay MD/SLICE_1291 to MD/SLICE_1291 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path MD/SLICE_1291 to MD/SLICE_1291:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14B.CLK to     R11C14B.Q1 MD/SLICE_1291 (from PIXEL_CLOCK)
ROUTE        32     0.133     R11C14B.Q1 to     R11C14B.A1 MD/currBit[3]
CTOF_DEL    ---     0.101     R11C14B.A1 to     R11C14B.F1 MD/SLICE_1291
ROUTE         1     0.000     R11C14B.F1 to    R11C14B.DI1 MD/n22 (to PIXEL_CLOCK)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R11C14B.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R11C14B.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currBit_1993__i1  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currBit_1993__i1  (to PIXEL_CLOCK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay MD/SLICE_1290 to MD/SLICE_1290 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path MD/SLICE_1290 to MD/SLICE_1290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15C.CLK to     R10C15C.Q1 MD/SLICE_1290 (from PIXEL_CLOCK)
ROUTE        52     0.132     R10C15C.Q1 to     R10C15C.A1 MD/currBit[1]
CTOF_DEL    ---     0.101     R10C15C.A1 to     R10C15C.F1 MD/SLICE_1290
ROUTE         2     0.002     R10C15C.F1 to    R10C15C.DI1 MD/n3_adj_4245 (to PIXEL_CLOCK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R10C15C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R10C15C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currBit_1993__i0  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currBit_1993__i0  (to PIXEL_CLOCK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay MD/SLICE_1290 to MD/SLICE_1290 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path MD/SLICE_1290 to MD/SLICE_1290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15C.CLK to     R10C15C.Q0 MD/SLICE_1290 (from PIXEL_CLOCK)
ROUTE        91     0.134     R10C15C.Q0 to     R10C15C.A0 MD/currBit[0]
CTOF_DEL    ---     0.101     R10C15C.A0 to     R10C15C.F0 MD/SLICE_1290
ROUTE         1     0.000     R10C15C.F0 to    R10C15C.DI0 MD/n29731 (to PIXEL_CLOCK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R10C15C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R10C15C.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/currRow_i0_i0  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/currRow_i0_i0  (to PIXEL_CLOCK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay MD/SLICE_1285 to MD/SLICE_1285 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path MD/SLICE_1285 to MD/SLICE_1285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C12D.CLK to     R25C12D.Q0 MD/SLICE_1285 (from PIXEL_CLOCK)
ROUTE         9     0.134     R25C12D.Q0 to     R25C12D.A0 MD/MATRIX_CURRROW[0]
CTOF_DEL    ---     0.101     R25C12D.A0 to     R25C12D.F0 MD/SLICE_1285
ROUTE         1     0.000     R25C12D.F0 to    R25C12D.DI0 MD/n10 (to PIXEL_CLOCK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R25C12D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R25C12D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MD/VRAM_PAGEMAPPING_152  (from PIXEL_CLOCK +)
   Destination:    FF         Data in        MD/VRAM_PAGEMAPPING_152  (to PIXEL_CLOCK +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay MD/SLICE_1289 to MD/SLICE_1289 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path MD/SLICE_1289 to MD/SLICE_1289:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C33D.CLK to     R12C33D.Q0 MD/SLICE_1289 (from PIXEL_CLOCK)
ROUTE        17     0.134     R12C33D.Q0 to     R12C33D.A0 MD/VRAM_READ_ADDR[7]
CTOF_DEL    ---     0.101     R12C33D.A0 to     R12C33D.F0 MD/SLICE_1289
ROUTE         1     0.000     R12C33D.F0 to    R12C33D.DI0 MD/VRAM_READ_ADDR_7__N_124 (to PIXEL_CLOCK)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R12C33D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_Ent/PLLInst_0 to MD/SLICE_1289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        50     0.804     LPLL.CLKOS to    R12C33D.CLK PIXEL_CLOCK
                  --------
                    0.804   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "CLK_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LOGIC_CLOCK" 141.666667  |             |             |
MHz ;                                   |     0.000 ns|    -3.290 ns|   1 *
                                        |             |             |
FREQUENCY NET "PIXEL_CLOCK" 35.416667   |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "CLK_c" 25.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


Clock Domains Analysis
------------------------

Found 45 clocks:

Clock Domain: reveal_ist_101_N   Source: MDM/SLICE_2086.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 348
   No transfer within this clock domain is found

Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1538.Q0   Loads: 17
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2668.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2666.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1240   Source: RAM/SLICE_2676.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1239   Source: RAM/SLICE_2688.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2687.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2686.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2685.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1235   Source: RAM/SLICE_2684.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1234   Source: RAM/SLICE_2683.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1233   Source: RAM/SLICE_2682.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1232   Source: RAM/SLICE_2681.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1231   Source: RAM/SLICE_2680.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2679.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1229   Source: RAM/SLICE_2678.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1228   Source: RAM/SLICE_2677.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1227   Source: RAM/SLICE_2672.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1226   Source: RAM/SLICE_2669.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1225   Source: RAM/SLICE_2671.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1224   Source: RAM/SLICE_2739.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1223   Source: RAM/SLICE_2667.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1222   Source: SLICE_2675.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1221   Source: SLICE_2674.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1220   Source: SLICE_2738.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1219   Source: SLICE_2673.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1218   Source: RAM/SLICE_2739.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1217   Source: SLICE_2740.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1216   Source: SLICE_2142.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1215   Source: SLICE_2740.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1214   Source: SLICE_2738.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1213   Source: RAM/SLICE_2664.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1212   Source: RAM/SLICE_2665.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: RAM/lastAddress_31__N_1211   Source: SLICE_2670.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS   Loads: 50
   Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "PIXEL_CLOCK" 35.416667 MHz ;   Transfers: 20

Clock Domain: PIC_OE_c_derived_19   Source: PIC_BUS_INTERFACE/SLICE_2542.F0   Loads: 23
   No transfer within this clock domain is found

Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2625.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 16

Clock Domain: MDM/Sprite_writeClk   Source: MDM/SLICE_779.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2639.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1320.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2958.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1308.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: LOGIC_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOP   Loads: 802
   Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: VRAM_WC_N   Source: MDM/SLICE_1538.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 30

   Clock Domain: RAM/lastAddress_31__N_1242   Source: RAM/SLICE_2668.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1241   Source: RAM/SLICE_2666.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1240   Source: RAM/SLICE_2676.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1239   Source: RAM/SLICE_2688.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1238   Source: RAM/SLICE_2687.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1237   Source: RAM/SLICE_2686.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1236   Source: RAM/SLICE_2685.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1235   Source: RAM/SLICE_2684.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1234   Source: RAM/SLICE_2683.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1233   Source: RAM/SLICE_2682.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1232   Source: RAM/SLICE_2681.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1231   Source: RAM/SLICE_2680.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1230   Source: RAM/SLICE_2679.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1229   Source: RAM/SLICE_2678.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1228   Source: RAM/SLICE_2677.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1227   Source: RAM/SLICE_2672.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1226   Source: RAM/SLICE_2669.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1225   Source: RAM/SLICE_2671.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1224   Source: RAM/SLICE_2739.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1223   Source: RAM/SLICE_2667.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1222   Source: SLICE_2675.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1221   Source: SLICE_2674.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1220   Source: SLICE_2738.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1219   Source: SLICE_2673.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1218   Source: RAM/SLICE_2739.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1217   Source: SLICE_2740.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1216   Source: SLICE_2142.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1215   Source: SLICE_2740.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1214   Source: SLICE_2738.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1213   Source: RAM/SLICE_2664.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1212   Source: RAM/SLICE_2665.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: RAM/lastAddress_31__N_1211   Source: SLICE_2670.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 1

   Clock Domain: PIXEL_CLOCK   Source: PLL_Ent/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 19

   Clock Domain: PIC_OE_c_derived_19   Source: PIC_BUS_INTERFACE/SLICE_2542.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: MDM/offsetLatchClockOrd   Source: MDM/SLICE_2625.F0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 24

   Clock Domain: MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5   Source: MDM/SLICE_2639.F1
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 3

   Clock Domain: MDM/SpriteLut_writeClk   Source: MDM/SLICE_1320.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 52

   Clock Domain: MDM/SpriteLut_readClk   Source: MDM/SLICE_2958.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 36

   Clock Domain: MDM/GR_WR_CLK   Source: MDM/SLICE_1308.Q0
      Covered under: FREQUENCY NET "LOGIC_CLOCK" 141.666667 MHz ;   Transfers: 10

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 16  Score: 33517
Cumulative negative slack: 33517

Constraints cover 10392688 paths, 5 nets, and 22104 connections (90.57% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4198 (setup), 16 (hold)
Score: 115177146 (setup), 33517 (hold)
Cumulative negative slack: 57975304 (57941787+33517)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

