INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 16:34:18 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 forkC_48/generateBlocks[3].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffI_6/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.679ns (18.508%)  route 2.990ns (81.492%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 5.346 - 4.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1296, unset)         1.653     1.653    forkC_48/generateBlocks[3].regblock/clk
    SLICE_X14Y98         FDPE                                         r  forkC_48/generateBlocks[3].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDPE (Prop_fdpe_C_Q)         0.308     1.961 f  forkC_48/generateBlocks[3].regblock/reg_value_reg/Q
                         net (fo=21, routed)          0.520     2.481    forkC_48/generateBlocks[3].regblock/reg_value_reg_0
    SLICE_X12Y98         LUT4 (Prop_lut4_I0_O)        0.053     2.534 f  forkC_48/generateBlocks[3].regblock/data_reg[0]_i_3/O
                         net (fo=2, routed)           0.330     2.865    forkC_48/generateBlocks[3].regblock/reg_value_reg_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.053     2.918 r  forkC_48/generateBlocks[3].regblock/data_reg[5]_i_3__7/O
                         net (fo=46, routed)          0.297     3.215    phiC_24/fork_C1/generateBlocks[1].regblock/full_reg_reg_2
    SLICE_X12Y97         LUT3 (Prop_lut3_I2_O)        0.053     3.268 f  phiC_24/fork_C1/generateBlocks[1].regblock/full_reg_i_2__19/O
                         net (fo=10, routed)          0.378     3.646    phiC_24/oehb1/data_reg_reg[0]_2
    SLICE_X13Y97         LUT5 (Prop_lut5_I3_O)        0.053     3.699 r  phiC_24/oehb1/reg_value_i_3__16/O
                         net (fo=2, routed)           0.351     4.050    fork_31/generateBlocks[2].regblock/reg_value_reg_1
    SLICE_X13Y100        LUT5 (Prop_lut5_I1_O)        0.053     4.103 r  fork_31/generateBlocks[2].regblock/reg_value_i_2__3/O
                         net (fo=4, routed)           0.581     4.684    fork_31/generateBlocks[1].regblock/reg_value_reg_3
    SLICE_X14Y101        LUT6 (Prop_lut6_I3_O)        0.053     4.737 r  fork_31/generateBlocks[1].regblock/reg_value_i_4__3/O
                         net (fo=4, routed)           0.157     4.894    buffI_6/oehb1/data_reg_reg[5]_3
    SLICE_X14Y101        LUT5 (Prop_lut5_I1_O)        0.053     4.947 r  buffI_6/oehb1/data_reg[5]_i_1__19/O
                         net (fo=6, routed)           0.374     5.322    buffI_6/tehb1/E[0]
    SLICE_X15Y100        FDCE                                         r  buffI_6/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1296, unset)         1.346     5.346    buffI_6/tehb1/clk
    SLICE_X15Y100        FDCE                                         r  buffI_6/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.010     5.356    
                         clock uncertainty           -0.035     5.321    
    SLICE_X15Y100        FDCE (Setup_fdce_C_CE)      -0.244     5.077    buffI_6/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.077    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                 -0.245    




