{
    "Misc": {
        "cwd": "/afs/andrew.cmu.edu/usr13/dengman/private/15618/cache-network-simulator/cadss",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "csrc_abs": "/afs/andrew.cmu.edu/usr13/dengman/private/15618/cache-network-simulator/cadss/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/afs/andrew.cmu.edu/usr13/dengman/private/15618/cache-network-simulator/cadss/simv.daidir",
        "archive_dir": "archive.44"
    },
    "MlibObjs": {},
    "CurCompileModules": [
        "...MASTER...",
        "cadss_interconnect",
        "bus_0000"
    ],
    "PEModules": [],
    "PrevCompiledModules": {
        "bus_0000": {
            "ppRQn_d": {
                "bytes": 14101,
                "mod": "bus_0000",
                "out": "ppRQn_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.44/_249717_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 28470,
                "mod": "std",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.44/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "cadss_interconnect": {
            "kBiSq_d": {
                "bytes": 24464,
                "mod": "cadss_interconnect",
                "out": "kBiSq_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.44/_249717_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7295,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 4294967295
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.054357999999999997,
            "ru_stime_sec": 0.034495999999999999,
            "ru_majflt": 0,
            "ru_maxrss_kb": 48680,
            "ru_nvcsw": 126,
            "ru_minflt": 13417,
            "ru_nivcsw": 3
        },
        "outputSizePerQuad": 189.0,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0
        },
        "nQuads": 565,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0
        },
        "nMops": 1491,
        "totalObjSize": 107227,
        "mopSpeed": 66648.786375217896,
        "ru_self_end": {
            "ru_utime_sec": 0.076729000000000006,
            "ru_stime_sec": 0.054220999999999998,
            "ru_majflt": 0,
            "ru_maxrss_kb": 57176,
            "ru_nvcsw": 186,
            "ru_minflt": 15907,
            "ru_nivcsw": 5
        },
        "CodeGen(%)": 29.155860235373854,
        "quadSpeed": 25255.911671360234,
        "mop/quad": 2.6389380530973452,
        "Frontend(%)": 70.844139764626135
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "cadss_interconnect": [
            "cadss_interconnect",
            "kBiSq",
            "module"
        ],
        "bus_0000": [
            "bus_0000",
            "ppRQn",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 60659
    },
    "CompileStatus": "Successful",
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.249717.json"
    ]
}