:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[2]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
:DATAPATHDELAY:2.407
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[2]/DSP_OUTPUT_INST
0.2769999999999997
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__3
0.230
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__3
0.125
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_54__2
0.137
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_54__2
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58__1
0.207
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58__1
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__2
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__2
0.070
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_48__2
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_48__2
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_19__3
0.032
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_19__3
0.149
u_Parallel_LHT_Kernel/ram_reg_bram_0_i_22__177
0.229
u_Parallel_LHT_Kernel/ram_reg_bram_0_i_22__177
0.125
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_4__177
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_4__177
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
0.120
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[2]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.691
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[2]/DSP_OUTPUT_INST
0.27700000000000014
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__3
0.230
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__3
0.125
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_54__2
0.137
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_54__2
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58__1
0.207
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58__1
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__2
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__2
0.070
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_48__2
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_48__2
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_19__3
0.032
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_19__3
0.149
u_Parallel_LHT_Kernel/ram_reg_bram_0_i_22__177
0.229
u_Parallel_LHT_Kernel/ram_reg_bram_0_i_22__177
0.125
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_4__177
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_4__177
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_i_2__177
0.143
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_i_2__177
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_i_1__177
0.137
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_i_1__177
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[2]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
:DATAPATHDELAY:2.317
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[2]/DSP_OUTPUT_INST
0.27700000000000014
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__3
0.230
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__3
0.125
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_54__2
0.137
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_54__2
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58__1
0.207
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58__1
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__2
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_57__2
0.070
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_48__2
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_48__2
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_19__3
0.032
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_19__3
0.149
u_Parallel_LHT_Kernel/ram_reg_bram_0_i_20__177
0.140
u_Parallel_LHT_Kernel/ram_reg_bram_0_i_20__177
0.053
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__177
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__177
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_i_2__177
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_i_1__177
0.137
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_i_1__177
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
