<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Sprites.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_display.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_display.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_display.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_display.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_display.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_display.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_display.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_display.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga_display.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_display.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga_display.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga_display.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga_display.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_display.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga_display.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_display.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_display.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga_display.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga_display.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga_display.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_display.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga_display.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_display.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_display_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_display_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_display_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_display_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_display_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_display_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_display_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_display_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_display_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_display_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_display_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_display_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_display_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_display_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_display_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1428787536" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1428787536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428787536" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7921609936804615464" xil_pn:start_ts="1428787536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429237879" xil_pn:in_ck="974514056796556522" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5721346539198911081" xil_pn:start_ts="1429237878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/BillPC.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BillPC.v"/>
      <outfile xil_pn:name="ipcore_dir/BillPC_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/BlueNinja.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BlueNinja.v"/>
      <outfile xil_pn:name="ipcore_dir/BlueNinja_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/OmarPC.ngc"/>
      <outfile xil_pn:name="ipcore_dir/OmarPC.v"/>
      <outfile xil_pn:name="ipcore_dir/OmarPC_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/OmarPCnew.ngc"/>
      <outfile xil_pn:name="ipcore_dir/OmarPCnew.v"/>
      <outfile xil_pn:name="ipcore_dir/OmarPCnew_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/RedNinja.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RedNinja.v"/>
      <outfile xil_pn:name="ipcore_dir/RedNinja_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/bricks.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bricks.v"/>
      <outfile xil_pn:name="ipcore_dir/bricks_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/brickshort.ngc"/>
      <outfile xil_pn:name="ipcore_dir/brickshort.v"/>
      <outfile xil_pn:name="ipcore_dir/brickshort_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/brickthin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/brickthin.v"/>
      <outfile xil_pn:name="ipcore_dir/brickthin_synth.v"/>
      <outfile xil_pn:name="ipcore_dir/redninjasmaller.ngc"/>
      <outfile xil_pn:name="ipcore_dir/redninjasmaller.v"/>
      <outfile xil_pn:name="ipcore_dir/redninjasmaller_synth.v"/>
    </transform>
    <transform xil_pn:end_ts="1428787537" xil_pn:in_ck="1011127650879414055" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1428787537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428787537" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7413591622035157014" xil_pn:start_ts="1428787537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428787537" xil_pn:in_ck="1011127650879414055" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1428787537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428787537" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6781735985984169569" xil_pn:start_ts="1428787537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429238456" xil_pn:in_ck="-2295719545636359560" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1392631532567187066" xil_pn:start_ts="1429238435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_display.lso"/>
      <outfile xil_pn:name="vga_display.ngc"/>
      <outfile xil_pn:name="vga_display.ngr"/>
      <outfile xil_pn:name="vga_display.prj"/>
      <outfile xil_pn:name="vga_display.stx"/>
      <outfile xil_pn:name="vga_display.syr"/>
      <outfile xil_pn:name="vga_display.xst"/>
      <outfile xil_pn:name="vga_display_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1428787558" xil_pn:in_ck="1149372917479707935" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5801555951293043307" xil_pn:start_ts="1428787558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429238465" xil_pn:in_ck="4317994223735770538" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7112085587545372328" xil_pn:start_ts="1429238456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_display.bld"/>
      <outfile xil_pn:name="vga_display.ngd"/>
      <outfile xil_pn:name="vga_display_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1429238484" xil_pn:in_ck="-236904976268956231" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1429238465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga_display.pcf"/>
      <outfile xil_pn:name="vga_display_map.map"/>
      <outfile xil_pn:name="vga_display_map.mrp"/>
      <outfile xil_pn:name="vga_display_map.ncd"/>
      <outfile xil_pn:name="vga_display_map.ngm"/>
      <outfile xil_pn:name="vga_display_map.xrpt"/>
      <outfile xil_pn:name="vga_display_summary.xml"/>
      <outfile xil_pn:name="vga_display_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1429238521" xil_pn:in_ck="5239176213690824370" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1429238484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga_display.ncd"/>
      <outfile xil_pn:name="vga_display.pad"/>
      <outfile xil_pn:name="vga_display.par"/>
      <outfile xil_pn:name="vga_display.ptwx"/>
      <outfile xil_pn:name="vga_display.unroutes"/>
      <outfile xil_pn:name="vga_display.xpi"/>
      <outfile xil_pn:name="vga_display_pad.csv"/>
      <outfile xil_pn:name="vga_display_pad.txt"/>
      <outfile xil_pn:name="vga_display_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1429238549" xil_pn:in_ck="1149372917479700310" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1429238521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_display.bgn"/>
      <outfile xil_pn:name="vga_display.bit"/>
      <outfile xil_pn:name="vga_display.drc"/>
      <outfile xil_pn:name="vga_display.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1429238553" xil_pn:in_ck="1149372917479687456" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1429238549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429238521" xil_pn:in_ck="-3382332669125728843" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1429238512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga_display.twr"/>
      <outfile xil_pn:name="vga_display.twx"/>
    </transform>
  </transforms>

</generated_project>
