<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1350' type='unsigned int llvm::TargetInstrInfo::getNumMicroOps(const llvm::InstrItineraryData * ItinData, const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1346'>/// Return the number of u-operations the given machine
  /// instruction will be decoded to on the target cpu. The itinerary&apos;s
  /// IssueWidth is the number of microops that can be dispatched each
  /// cycle. An instruction with zero microops takes no dispatch resources.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1063' ll='1076' type='unsigned int llvm::TargetInstrInfo::getNumMicroOps(const llvm::InstrItineraryData * ItinData, const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1059'>//===----------------------------------------------------------------------===//
//  MachineInstr latency interface.
//===----------------------------------------------------------------------===//</doc>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='111' u='c' c='_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE'/>
