Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Tue May 14 09:50:32 2019
| Host             : LAPTOP-LTO7EJI2 running 64-bit major release  (build 9200)
| Command          : report_power -file alarm_clock_top_power_routed.rpt -pb alarm_clock_top_power_summary_routed.pb -rpx alarm_clock_top_power_routed.rpx
| Design           : alarm_clock_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 29.802 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 29.005                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.874 |     1864 |       --- |             --- |
|   LUT as Logic |     3.323 |      903 |     63400 |            1.42 |
|   CARRY4       |     0.461 |      171 |     15850 |            1.08 |
|   Register     |     0.071 |      449 |    126800 |            0.35 |
|   F7/F8 Muxes  |     0.013 |       24 |     63400 |            0.04 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       58 |       --- |             --- |
| Signals        |     3.537 |     1454 |       --- |             --- |
| Block RAM      |     0.056 |      0.5 |       135 |            0.37 |
| DSPs           |     0.014 |        1 |       240 |            0.42 |
| I/O            |    21.523 |       44 |       210 |           20.95 |
| Static Power   |     0.797 |          |           |                 |
| Total          |    29.802 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     8.075 |       7.513 |      0.563 |
| Vccaux    |       1.800 |     0.880 |       0.787 |      0.093 |
| Vcco33    |       3.300 |     6.086 |       6.082 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.023 |       0.005 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| alarm_clock_top                  |    29.005 |
|   U0_set_signal_detect           |     0.002 |
|     second_clk_edge_detect       |     0.000 |
|   clk_module                     |     1.215 |
|   clock_alarm                    |     0.059 |
|   decre_key                      |     0.108 |
|     counter_mod_100HZ            |     0.105 |
|   display                        |     0.098 |
|   four_mux                       |     0.280 |
|   incre_key                      |     0.110 |
|     counter_mod_100HZ            |     0.108 |
|   left_key                       |     0.113 |
|     counter_mod_100HZ            |     0.110 |
|   minutes_counter                |     0.054 |
|     signal_edge                  |    <0.001 |
|   right_key                      |     0.114 |
|     counter_mod_100HZ            |     0.112 |
|   second_counter                 |     0.029 |
|     signal_edge                  |     0.000 |
|   set_alarm_module               |     0.052 |
|   set_key                        |     0.119 |
|     counter_mod_100HZ            |     0.117 |
|   set_time_module                |     0.104 |
|     decrementBtn_pos_edge_detect |     0.000 |
|     enterBtn_pos_edge_detect     |     0.000 |
|     incrementBtn_pos_edge_detect |     0.004 |
|   song_player_module             |     3.348 |
|   two_counter                    |     0.303 |
|   u_rgb_out                      |     0.102 |
|     u_ram_dots                   |     0.000 |
|     u_ram_minutes_ones           |     0.051 |
|     u_ram_minutes_tens           |     0.049 |
|     u_ram_seconds_ones           |     0.000 |
|     u_ram_seconds_tens           |     0.000 |
|   u_vga_sync                     |     0.606 |
|     counter_mod_p_tick           |     0.192 |
+----------------------------------+-----------+


