<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="prova.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="comparatore.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="comparatore.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="comparatore.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="comparatore.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="comparatore.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="comparatore.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="comparatore.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="comparatore.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="comparatore.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="comparatore.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="comparatore.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="comparatore.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="comparatore.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparatore.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="comparatore.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="comparatore.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="comparatore.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="comparatore.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="comparatore.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="comparatore.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="comparatore.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="comparatore.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="comparatore.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="comparatore_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="comparatore_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="comparatore_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="comparatore_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="comparatore_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="comparatore_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparatore_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparatore_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="comparatore_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="comparatore_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparatore_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="comparatore_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="comparatore_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="comparatore_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparatore_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/comparatore_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/comparatore_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1507723252" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-1388425000452301855" xil_pn:start_ts="1507723250">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1507723156" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1507723156">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1507723156" xil_pn:in_ck="4729498856895824365" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1507723156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="comparatore.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507723156" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1507723156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507723156" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4900216971465268963" xil_pn:start_ts="1507723156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507723156" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4816946030206438698" xil_pn:start_ts="1507723156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507723156" xil_pn:in_ck="4729498856895824365" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1507723156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="comparatore.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507723178" xil_pn:in_ck="4729498856895824365" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3978382966203562068" xil_pn:start_ts="1507723164">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722399" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1507722399">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722399" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6514813427449514170" xil_pn:start_ts="1507722399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722399" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4816946030206438698" xil_pn:start_ts="1507722399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722399" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1507722399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722399" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7658176004744955250" xil_pn:start_ts="1507722399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722399" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1507722399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722399" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6224069283628711840" xil_pn:start_ts="1507722399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722449" xil_pn:in_ck="4729498856895824365" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8717421752454709876" xil_pn:start_ts="1507722442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="comparatore.lso"/>
      <outfile xil_pn:name="comparatore.ngc"/>
      <outfile xil_pn:name="comparatore.ngr"/>
      <outfile xil_pn:name="comparatore.prj"/>
      <outfile xil_pn:name="comparatore.stx"/>
      <outfile xil_pn:name="comparatore.syr"/>
      <outfile xil_pn:name="comparatore.xst"/>
      <outfile xil_pn:name="comparatore_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1507722404" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1427337662707926787" xil_pn:start_ts="1507722404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722624" xil_pn:in_ck="4729498856895815619" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4334531957137159102" xil_pn:start_ts="1507722619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="comparatore.bld"/>
      <outfile xil_pn:name="comparatore.ngd"/>
      <outfile xil_pn:name="comparatore_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1507722631" xil_pn:in_ck="4729498856895815620" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7868858794111860816" xil_pn:start_ts="1507722624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="comparatore.pcf"/>
      <outfile xil_pn:name="comparatore_map.map"/>
      <outfile xil_pn:name="comparatore_map.mrp"/>
      <outfile xil_pn:name="comparatore_map.ncd"/>
      <outfile xil_pn:name="comparatore_map.ngm"/>
      <outfile xil_pn:name="comparatore_map.xrpt"/>
      <outfile xil_pn:name="comparatore_summary.xml"/>
      <outfile xil_pn:name="comparatore_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507722638" xil_pn:in_ck="5691283145342267613" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1507722631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="comparatore.ncd"/>
      <outfile xil_pn:name="comparatore.pad"/>
      <outfile xil_pn:name="comparatore.par"/>
      <outfile xil_pn:name="comparatore.ptwx"/>
      <outfile xil_pn:name="comparatore.unroutes"/>
      <outfile xil_pn:name="comparatore.xpi"/>
      <outfile xil_pn:name="comparatore_pad.csv"/>
      <outfile xil_pn:name="comparatore_pad.txt"/>
      <outfile xil_pn:name="comparatore_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1507723142" xil_pn:in_ck="4729498856895815488" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="4026351017656627060" xil_pn:start_ts="1507723138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="comparatore.bgn"/>
      <outfile xil_pn:name="comparatore.bit"/>
      <outfile xil_pn:name="comparatore.drc"/>
      <outfile xil_pn:name="comparatore.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507723147" xil_pn:in_ck="4729498856895802634" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="4334531957137159102" xil_pn:start_ts="1507723147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507722638" xil_pn:in_ck="4729498856895815488" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1507722635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="comparatore.twr"/>
      <outfile xil_pn:name="comparatore.twx"/>
    </transform>
    <transform xil_pn:end_ts="1507722630" xil_pn:in_ck="4729498856895815619" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-7859702868664235626" xil_pn:start_ts="1507722625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/comparatore_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/comparatore_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
