# TCL File Generated by Component Editor 18.1
# Sat Jan 01 23:11:55 CST 2022
# DO NOT MODIFY


# 
# Accelerator "Accelerator" v1.0
#  2022.01.01.23:11:55
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Accelerator
# 
set_module_property DESCRIPTION ""
set_module_property NAME Accelerator
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Accelerator
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL new_component
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_accelerator_interface.sv SYSTEM_VERILOG PATH avalon_accelerator_interface.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_accelerator_interface.sv SYSTEM_VERILOG PATH avalon_accelerator_interface.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point CLK_50
# 
add_interface CLK_50 clock end
set_interface_property CLK_50 clockRate 50000000
set_interface_property CLK_50 ENABLED true
set_interface_property CLK_50 EXPORT_OF ""
set_interface_property CLK_50 PORT_NAME_MAP ""
set_interface_property CLK_50 CMSIS_SVD_VARIABLES ""
set_interface_property CLK_50 SVD_ADDRESS_GROUP ""

add_interface_port CLK_50 CLK_50 clk Input 1


# 
# connection point CLK_25
# 
add_interface CLK_25 clock end
set_interface_property CLK_25 clockRate 25000000
set_interface_property CLK_25 ENABLED true
set_interface_property CLK_25 EXPORT_OF ""
set_interface_property CLK_25 PORT_NAME_MAP ""
set_interface_property CLK_25 CMSIS_SVD_VARIABLES ""
set_interface_property CLK_25 SVD_ADDRESS_GROUP ""

add_interface_port CLK_25 CLK_25 clk Input 1


# 
# connection point RESET
# 
add_interface RESET reset end
set_interface_property RESET associatedClock CLK_50
set_interface_property RESET synchronousEdges DEASSERT
set_interface_property RESET ENABLED true
set_interface_property RESET EXPORT_OF ""
set_interface_property RESET PORT_NAME_MAP ""
set_interface_property RESET CMSIS_SVD_VARIABLES ""
set_interface_property RESET SVD_ADDRESS_GROUP ""

add_interface_port RESET RESET reset Input 1


# 
# connection point avalon_slave
# 
add_interface avalon_slave avalon end
set_interface_property avalon_slave addressUnits WORDS
set_interface_property avalon_slave associatedClock CLK_50
set_interface_property avalon_slave associatedReset RESET
set_interface_property avalon_slave bitsPerSymbol 8
set_interface_property avalon_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_slave burstcountUnits WORDS
set_interface_property avalon_slave explicitAddressSpan 0
set_interface_property avalon_slave holdTime 0
set_interface_property avalon_slave linewrapBursts false
set_interface_property avalon_slave maximumPendingReadTransactions 0
set_interface_property avalon_slave maximumPendingWriteTransactions 0
set_interface_property avalon_slave readLatency 0
set_interface_property avalon_slave readWaitStates 0
set_interface_property avalon_slave readWaitTime 0
set_interface_property avalon_slave setupTime 0
set_interface_property avalon_slave timingUnits Cycles
set_interface_property avalon_slave writeWaitTime 0
set_interface_property avalon_slave ENABLED true
set_interface_property avalon_slave EXPORT_OF ""
set_interface_property avalon_slave PORT_NAME_MAP ""
set_interface_property avalon_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave AVL_READ read Input 1
add_interface_port avalon_slave AVL_WRITE write Input 1
add_interface_port avalon_slave AVL_CS chipselect Input 1
add_interface_port avalon_slave AVL_BYTE_EN byteenable Input 4
add_interface_port avalon_slave AVL_ADDR address Input 2
add_interface_port avalon_slave AVL_READDATA readdata Output 32
add_interface_port avalon_slave AVL_WRITEDATA writedata Input 32
set_interface_assignment avalon_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point DEBUG
# 
add_interface DEBUG conduit end
set_interface_property DEBUG associatedClock CLK_50
set_interface_property DEBUG associatedReset ""
set_interface_property DEBUG ENABLED true
set_interface_property DEBUG EXPORT_OF ""
set_interface_property DEBUG PORT_NAME_MAP ""
set_interface_property DEBUG CMSIS_SVD_VARIABLES ""
set_interface_property DEBUG SVD_ADDRESS_GROUP ""

add_interface_port DEBUG DEBUG_STATE new_signal Output 3
add_interface_port DEBUG DEBUG_MIN_INDEX new_signal_1 Output 7
add_interface_port DEBUG DEBUG_MIN_NUM new_signal_2 Output 16

