// Seed: 4260372331
module module_0 (
    output wor id_0
);
  wire id_3;
  assign module_2.type_11 = 0;
  wire id_4 = id_2;
  assign id_2 = id_4;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2
);
  wire id_4, id_5;
  wire id_6;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    input  wor   id_0,
    output tri   id_1,
    output tri1  id_2,
    output tri1  id_3,
    id_8,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri1  id_6
);
  id_9 :
  assert property (@(posedge 'b0 or posedge id_6 == -1) id_5);
  module_0 modCall_1 (id_3);
endmodule
