/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [11:0] _04_;
  wire [11:0] _05_;
  reg [17:0] _06_;
  wire [15:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  reg [8:0] celloutsig_0_1z;
  reg [24:0] celloutsig_0_20z;
  reg [13:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  reg [3:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire [2:0] celloutsig_0_67z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  reg [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = _00_ ? celloutsig_1_4z[0] : celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_10z ? celloutsig_1_2z[2] : celloutsig_1_17z[7];
  assign celloutsig_0_9z = ~(celloutsig_0_3z[3] & celloutsig_0_7z);
  assign celloutsig_0_12z = ~(celloutsig_0_2z & celloutsig_0_3z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_15z & celloutsig_0_1z[0]);
  assign celloutsig_0_4z = !(celloutsig_0_3z[7] ? celloutsig_0_1z[4] : celloutsig_0_3z[1]);
  assign celloutsig_1_3z = !(_01_ ? in_data[126] : celloutsig_1_2z[7]);
  assign celloutsig_1_13z = !(celloutsig_1_10z ? celloutsig_1_4z[2] : in_data[134]);
  assign celloutsig_0_11z = !(celloutsig_0_7z ? celloutsig_0_7z : celloutsig_0_1z[6]);
  assign celloutsig_1_8z = celloutsig_1_3z | _02_;
  assign celloutsig_0_22z = in_data[63] | celloutsig_0_3z[2];
  assign celloutsig_0_25z = { celloutsig_0_21z[8:3], celloutsig_0_14z, celloutsig_0_9z } + celloutsig_0_18z[10:3];
  reg [11:0] _20_;
  always_ff @(negedge clkin_data[160], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _20_ <= 12'h000;
    else _20_ <= { celloutsig_0_17z[2:1], celloutsig_0_11z, celloutsig_0_24z, _04_[7:5], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_9z };
  assign { _05_[11:2], _03_[2:1] } = _20_;
  always_ff @(posedge clkin_data[160], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _06_ <= 18'h00000;
    else _06_ <= { _05_[8:5], celloutsig_0_41z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_55z, celloutsig_0_44z };
  reg [15:0] _22_;
  always_ff @(posedge clkin_data[192], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 16'h0000;
    else _22_ <= in_data[152:137];
  assign { _07_[15:14], _01_, _07_[12], _02_, _07_[10:3], _00_, _07_[1:0] } = _22_;
  reg [2:0] _23_;
  always_ff @(negedge clkin_data[160], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _23_ <= 3'h0;
    else _23_ <= { celloutsig_0_18z[6], celloutsig_0_4z, celloutsig_0_12z };
  assign _04_[7:5] = _23_;
  assign celloutsig_1_4z = celloutsig_1_0z[3:1] / { 1'h1, in_data[167:166] };
  assign celloutsig_0_17z = { celloutsig_0_3z[4], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z } / { 1'h1, celloutsig_0_3z[3:1], celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_17z[11:5], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_22z } / { 1'h1, celloutsig_0_1z[7:0], celloutsig_0_4z };
  assign celloutsig_0_49z = { celloutsig_0_35z[1:0], celloutsig_0_13z, celloutsig_0_5z } == celloutsig_0_23z[9:6];
  assign celloutsig_0_8z = { in_data[32:30], celloutsig_0_4z, celloutsig_0_1z } == { in_data[63:62], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_5z = in_data[132:118] == celloutsig_1_2z[14:0];
  assign celloutsig_1_6z = celloutsig_1_2z[11:3] == celloutsig_1_0z[8:0];
  assign celloutsig_1_10z = celloutsig_1_0z[6:2] == { celloutsig_1_4z[0], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_2z[0], celloutsig_1_16z } == { celloutsig_1_11z[6:4], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_28z = { celloutsig_0_23z[8:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z } == celloutsig_0_23z;
  assign celloutsig_0_32z = ! celloutsig_0_25z[6:1];
  assign celloutsig_0_38z = ! in_data[16:10];
  assign celloutsig_0_41z = ! { celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_0_43z = ! { celloutsig_0_30z[5:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_34z };
  assign celloutsig_0_5z = ! { celloutsig_0_3z[7:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_71z = ! celloutsig_0_67z;
  assign celloutsig_0_2z = ! celloutsig_0_1z[8:5];
  assign celloutsig_0_27z = ! { celloutsig_0_25z[6:0], _04_[7:5], celloutsig_0_12z, celloutsig_0_10z, _04_[7:5], celloutsig_0_16z, celloutsig_0_11z, _04_[7:5] };
  assign celloutsig_0_29z = ! celloutsig_0_26z;
  assign celloutsig_0_35z = { celloutsig_0_12z, celloutsig_0_7z, _04_[7:5] } % { 1'h1, in_data[79:76] };
  assign celloutsig_0_55z = { celloutsig_0_20z[14:12], celloutsig_0_43z, celloutsig_0_29z } % { 1'h1, celloutsig_0_21z[11], celloutsig_0_37z, celloutsig_0_28z, celloutsig_0_27z };
  assign celloutsig_0_70z = { _06_[5:4], celloutsig_0_4z } % { 1'h1, celloutsig_0_38z, celloutsig_0_49z };
  assign celloutsig_1_16z = { celloutsig_1_2z[12:8], celloutsig_1_3z } % { 1'h1, in_data[143:139] };
  assign celloutsig_0_0z = in_data[68:63] != in_data[95:90];
  assign celloutsig_0_37z = celloutsig_0_35z[3:1] != { celloutsig_0_35z[0], celloutsig_0_5z, celloutsig_0_32z };
  assign celloutsig_0_7z = celloutsig_0_1z[6:1] != { celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_20z[21:11], celloutsig_0_22z } != celloutsig_0_18z;
  assign celloutsig_0_3z = - in_data[42:35];
  assign celloutsig_0_67z = - { celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_65z };
  assign celloutsig_1_0z = - in_data[128:119];
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z } !== celloutsig_0_1z[3:1];
  assign celloutsig_0_6z = celloutsig_0_1z[8:6] | celloutsig_0_3z[7:5];
  assign celloutsig_1_2z = { in_data[101:96], celloutsig_1_0z } | { _07_[15:14], _01_, _07_[12], _02_, _07_[10:3], _00_, _07_[1:0] };
  assign celloutsig_1_11z = { celloutsig_1_0z[9:5], celloutsig_1_10z, celloutsig_1_0z } | { celloutsig_1_2z[15:1], celloutsig_1_7z };
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z } | { in_data[20:12], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_26z = { celloutsig_0_18z[2:1], celloutsig_0_5z } | celloutsig_0_23z[8:6];
  assign celloutsig_0_65z = ~^ { celloutsig_0_55z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_32z };
  assign celloutsig_0_72z = ~^ { celloutsig_0_55z[1], celloutsig_0_70z, celloutsig_0_49z, celloutsig_0_60z };
  assign celloutsig_1_14z = ^ { _07_[12], _02_, _07_[10:7], celloutsig_1_5z };
  assign celloutsig_0_10z = ^ { in_data[18:8], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_21z[9:4] ~^ { celloutsig_0_21z[7:3], celloutsig_0_29z };
  assign celloutsig_0_60z = ~((celloutsig_0_13z & celloutsig_0_25z[6]) | _05_[10]);
  assign celloutsig_0_13z = ~((celloutsig_0_3z[0] & celloutsig_0_0z) | celloutsig_0_10z);
  assign celloutsig_0_14z = ~((celloutsig_0_12z & in_data[34]) | celloutsig_0_2z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_34z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_34z = { _05_[7:6], celloutsig_0_32z, celloutsig_0_11z };
  always_latch
    if (clkin_data[96]) celloutsig_1_17z = 11'h000;
    else if (!clkin_data[64]) celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_8z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 9'h000;
    else if (!clkin_data[32]) celloutsig_0_1z = in_data[63:55];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_20z = 25'h0000000;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_17z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_21z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_21z = { in_data[32:31], celloutsig_0_18z };
  assign celloutsig_0_44z = ~((celloutsig_0_0z & celloutsig_0_18z[8]) | (celloutsig_0_34z[3] & celloutsig_0_2z));
  assign _03_[0] = celloutsig_0_41z;
  assign { _04_[11:8], _04_[4:0] } = { celloutsig_0_17z[2:1], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_9z };
  assign _05_[1:0] = _03_[2:1];
  assign { _07_[13], _07_[11], _07_[2] } = { _01_, _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
