

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Sun Oct 29 20:14:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2145473131|  2145473131|  21.455 sec|  21.455 sec|  2145473131|  2145473131|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |                      |     Latency (cycles)    | Iteration |  Initiation Interval  |  Trip |          |
        |       Loop Name      |     min    |     max    |  Latency  |  achieved |   target  | Count | Pipelined|
        +----------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |- TILE_J              |  2145473130|  2145473130|  143031542|          -|          -|     15|        no|
        | + TILE_I             |   143031540|   143031540|    9535436|          -|          -|     15|        no|
        |  ++ TILE_I.1         |         625|         625|          1|          -|          -|    625|        no|
        |  ++ IN_BUFFER_BY     |        6925|        6925|        277|          -|          -|     25|        no|
        |   +++ IN_BUFFER_BX   |         275|         275|         11|          -|          -|     25|        no|
        |  ++ NOUT             |     9509248|     9509248|     148582|          -|          -|     64|        no|
        |   +++ TY             |      148580|      148580|       8740|          -|          -|     17|        no|
        |    ++++ TX           |        8738|        8738|        514|          -|          -|     17|        no|
        |     +++++ KY         |         504|         504|         56|          -|          -|      9|        no|
        |      ++++++ KX       |          54|          54|          6|          -|          -|      9|        no|
        |  ++ OUT_BUFFER_NOUT  |         128|         128|          2|          -|          -|     64|        no|
        |  ++ TILE_I.5         |       18496|       18496|          1|          -|          -|  18496|        no|
        +----------------------+------------+------------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 17 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 35 18 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 19 
29 --> 30 28 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 29 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 45 
44 --> 43 
45 --> 45 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 46 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty, void @empty_0, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 48 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 49 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 50 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %conv1_biases_read, i32 1, i32 63" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i63 %trunc_ln" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 52 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln115" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 53 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv1.cpp:31]   --->   Operation 54 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 55 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv1.cpp:31]   --->   Operation 56 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_1, i4 15" [src/conv1.cpp:31]   --->   Operation 57 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_1, i4 1" [src/conv1.cpp:31]   --->   Operation 58 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_I.split, void %for.end119" [src/conv1.cpp:31]   --->   Operation 59 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:31]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv1.cpp:31]   --->   Operation 61 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 62 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [src/conv1.cpp:75]   --->   Operation 63 'ret' 'ret_ln75' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ti = phi i4 0, void %TILE_I.split, i4 %add_ln32, void %_Z21export_buffer_tile_c1PA17_A17_8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS2_.exit" [src/conv1.cpp:32]   --->   Operation 64 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv1.cpp:32]   --->   Operation 65 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv1.cpp:32]   --->   Operation 66 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %for.inc117" [src/conv1.cpp:32]   --->   Operation 67 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:32]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:32]   --->   Operation 69 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln91 = br void %memset.loop.i" [src/conv1.cpp:91->src/conv1.cpp:42]   --->   Operation 70 'br' 'br_ln91' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv1.cpp:31]   --->   Operation 71 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 72 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%empty = phi i10 0, void %for.body4.split, i10 %empty_33, void %memset.loop.i.split"   --->   Operation 73 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.78ns)   --->   "%exitcond4 = icmp_eq  i10 %empty, i10 625"   --->   Operation 74 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.78ns)   --->   "%empty_33 = add i10 %empty, i10 1"   --->   Operation 75 'add' 'empty_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %memset.loop.i.split, void %IN_BUFFER_BX.i.preheader"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 625, i64 625, i64 625"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast40 = zext i10 %empty"   --->   Operation 78 'zext' 'p_cast40' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%input_fm_buffer_0_addr = getelementptr i16 %input_fm_buffer_0, i64 0, i64 %p_cast40"   --->   Operation 79 'getelementptr' 'input_fm_buffer_0_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln0 = store i16 0, i10 %input_fm_buffer_0_addr"   --->   Operation 80 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 82 'br' 'br_ln94' <Predicate = (exitcond4)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln94, void %for.inc22.i, i5 0, void %IN_BUFFER_BX.i.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 83 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln94_1, void %for.inc22.i, i10 0, void %IN_BUFFER_BX.i.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 84 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.78ns)   --->   "%add_ln94_1 = add i10 %phi_mul, i10 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 85 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %by" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 86 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.78ns)   --->   "%icmp_ln94 = icmp_eq  i5 %by, i5 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 87 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 %by, i5 1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 88 'add' 'add_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 89 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 91 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv1.cpp:31]   --->   Operation 92 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2" [src/conv1.cpp:31]   --->   Operation 93 'zext' 'tmp2_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.78ns)   --->   "%tmp3 = add i6 %zext_ln94, i6 60" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 94 'add' 'tmp3' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i6 %tmp3" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 95 'sext' 'tmp3_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.76ns)   --->   "%empty_34 = add i10 %tmp3_cast, i10 %tmp2_cast" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 96 'add' 'empty_34' <Predicate = (!icmp_ln94)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_34, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 97 'bitselect' 'tmp_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_sgt  i10 %empty_34, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 98 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_34, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 99 'bitselect' 'tmp_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln53 = select i1 %tmp_2, i10 0, i10 254" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 100 'select' 'select_ln53' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln53 = or i1 %tmp_1, i1 %icmp_ln54" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 101 'or' 'or_ln53' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln53, i10 %select_ln53, i10 %empty_34" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 102 'select' 'yClamped' <Predicate = (!icmp_ln94)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %yClamped, i9 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %yClamped, i1 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 104 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i11 %shl_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 105 'sext' 'sext_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.88ns)   --->   "%sub_ln102 = sub i19 %shl_ln, i19 %sext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 106 'sub' 'sub_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i19 %sub_ln102" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 107 'sext' 'sext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 108 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_5 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 109 'br' 'br_ln45' <Predicate = (icmp_ln94)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln95, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 110 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %bx" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 111 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln102_2 = add i10 %phi_mul, i10 %zext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 112 'add' 'add_ln102_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i10 %add_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 113 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%input_fm_buffer_0_addr_1 = getelementptr i16 %input_fm_buffer_0, i64 0, i64 %zext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 114 'getelementptr' 'input_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %bx" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 115 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.78ns)   --->   "%icmp_ln95 = icmp_eq  i5 %bx, i5 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 116 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln95 = add i5 %bx, i5 1" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 117 'add' 'add_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 118 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 119 'bitconcatenate' 'tmp6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %tmp6" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 120 'zext' 'zext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.78ns)   --->   "%add_ln98_1 = add i6 %zext_ln95, i6 60" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 121 'add' 'add_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i6 %add_ln98_1" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 122 'sext' 'sext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.76ns)   --->   "%add_ln98 = add i10 %sext_ln98, i10 %zext_ln98" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 123 'add' 'add_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 124 'bitselect' 'tmp_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.78ns)   --->   "%icmp_ln54_1 = icmp_sgt  i10 %add_ln98, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 125 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 126 'bitselect' 'tmp_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%or_ln53_1 = or i1 %tmp_3, i1 %icmp_ln54_1" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 127 'or' 'or_ln53_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%select_ln53_2 = select i1 %tmp_4, i10 0, i10 254" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 128 'select' 'select_ln53_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln53_3 = select i1 %or_ln53_1, i10 %select_ln53_2, i10 %add_ln98" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 129 'select' 'select_ln53_3' <Predicate = (!icmp_ln95)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln102_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %select_ln53_3, i1 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 130 'bitconcatenate' 'shl_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i11 %shl_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 131 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i64 %sext_ln102_2, i64 %input_ftmap_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 132 'add' 'add_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i64 %add_ln102, i64 %sext_ln95" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 133 'add' 'add_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln102_1, i32 1, i32 63" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 134 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i63 %trunc_ln3" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 135 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i64 %sext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 136 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 137 'br' 'br_ln94' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 138 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 139 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 140 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 141 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 142 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 143 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 144 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 145 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 146 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 146 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 148 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln102 = store i16 %gmem_addr_2_read, i10 %input_fm_buffer_0_addr_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 149 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 150 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.08>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln45, void %for.inc111, i7 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 151 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%phi_mul37 = phi i14 %add_ln45_1, void %for.inc111, i14 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 152 'phi' 'phi_mul37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.83ns)   --->   "%add_ln45_1 = add i14 %phi_mul37, i14 162" [src/conv1.cpp:45]   --->   Operation 153 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%nout_cast = zext i7 %nout" [src/conv1.cpp:45]   --->   Operation 154 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:45]   --->   Operation 155 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_cast = zext i11 %tmp" [src/conv1.cpp:45]   --->   Operation 156 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.79ns)   --->   "%empty_35 = add i12 %tmp_cast, i12 %nout_cast" [src/conv1.cpp:45]   --->   Operation 157 'add' 'empty_35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/1] (0.77ns)   --->   "%icmp_ln45 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:45]   --->   Operation 158 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/1] (0.77ns)   --->   "%add_ln45 = add i7 %nout, i7 1" [src/conv1.cpp:45]   --->   Operation 159 'add' 'add_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %TY.split, void %for.inc114" [src/conv1.cpp:45]   --->   Operation 160 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:45]   --->   Operation 161 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:45]   --->   Operation 162 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i14 %phi_mul37" [src/conv1.cpp:48]   --->   Operation 163 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (1.08ns)   --->   "%add_ln48 = add i64 %zext_ln48, i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 164 'add' 'add_ln48' <Predicate = (!icmp_ln45)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln48, i32 1, i32 63" [src/conv1.cpp:52]   --->   Operation 165 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i63 %trunc_ln2" [src/conv1.cpp:52]   --->   Operation 166 'sext' 'sext_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln52" [src/conv1.cpp:52]   --->   Operation 167 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 168 'br' 'br_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.42>

State 18 <SV = 6> <Delay = 1.65>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48_1, void %for.inc108, i5 0, void %TY.split" [src/conv1.cpp:48]   --->   Operation 169 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv1.cpp:48]   --->   Operation 170 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.80ns)   --->   "%empty_36 = add i12 %empty_35, i12 %ty_cast" [src/conv1.cpp:45]   --->   Operation 171 'add' 'empty_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_36" [src/conv1.cpp:45]   --->   Operation 172 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%empty_37 = trunc i12 %empty_36" [src/conv1.cpp:45]   --->   Operation 173 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_37, i4 0" [src/conv1.cpp:45]   --->   Operation 174 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.84ns)   --->   "%empty_38 = add i15 %p_shl1, i15 %p_cast" [src/conv1.cpp:45]   --->   Operation 175 'add' 'empty_38' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv1.cpp:48]   --->   Operation 176 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i5 %ty, i5 1" [src/conv1.cpp:48]   --->   Operation 177 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %TX.split, void %for.inc111" [src/conv1.cpp:48]   --->   Operation 178 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:48]   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:48]   --->   Operation 180 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.42ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 181 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 182 'br' 'br_ln45' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 0.84>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc105, i5 0, void %TX.split" [src/conv1.cpp:49]   --->   Operation 183 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv1.cpp:49]   --->   Operation 184 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.84ns)   --->   "%empty_39 = add i15 %empty_38, i15 %tx_cast" [src/conv1.cpp:45]   --->   Operation 185 'add' 'empty_39' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%p_cast45 = zext i15 %empty_39" [src/conv1.cpp:45]   --->   Operation 186 'zext' 'p_cast45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_1 = getelementptr i16 %output_fm_buffer, i64 0, i64 %p_cast45" [src/conv1.cpp:45]   --->   Operation 187 'getelementptr' 'output_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:49]   --->   Operation 188 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv1.cpp:49]   --->   Operation 189 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %KY.split, void %for.inc108" [src/conv1.cpp:49]   --->   Operation 190 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 191 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 192 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 192 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 7.30>
ST_21 : Operation 193 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 193 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 10> <Delay = 7.30>
ST_22 : Operation 194 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 194 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 195 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 195 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 196 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 196 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 197 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 197 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 198 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i15 %output_fm_buffer_addr_1" [src/conv1.cpp:62]   --->   Operation 198 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18496> <RAM>
ST_26 : Operation 199 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 199 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:49]   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv1.cpp:49]   --->   Operation 201 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 202 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i15 %output_fm_buffer_addr_1" [src/conv1.cpp:62]   --->   Operation 202 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18496> <RAM>
ST_27 : Operation 203 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 81" [src/conv1.cpp:52]   --->   Operation 203 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 204 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 204 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 28 <SV = 16> <Delay = 2.03>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln52, void %for.inc102, i4 0, void %KY.split" [src/conv1.cpp:52]   --->   Operation 205 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%conv_i_i_lcssa_lcssa11 = phi i16 %conv_i_i_lcssa10, void %for.inc102, i16 %output_fm_buffer_load, void %KY.split" [src/conv1.cpp:62]   --->   Operation 206 'phi' 'conv_i_i_lcssa_lcssa11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %ky" [src/conv1.cpp:52]   --->   Operation 207 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.79ns)   --->   "%icmp_ln52 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:52]   --->   Operation 208 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %ky, i4 1" [src/conv1.cpp:52]   --->   Operation 209 'add' 'add_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %KX.split, void %for.inc105" [src/conv1.cpp:52]   --->   Operation 210 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:52]   --->   Operation 211 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:52]   --->   Operation 212 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 213 [1/1] (0.78ns)   --->   "%empty_41 = add i5 %zext_ln52, i5 %ty" [src/conv1.cpp:52]   --->   Operation 213 'add' 'empty_41' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_41" [src/conv1.cpp:62]   --->   Operation 214 'zext' 'zext_ln62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (1.23ns)   --->   "%mul_ln62_1 = mul i10 %zext_ln62, i10 25" [src/conv1.cpp:62]   --->   Operation 215 'mul' 'mul_ln62_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 216 [1/1] (0.42ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 216 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_28 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln62 = store i16 %conv_i_i_lcssa_lcssa11, i15 %output_fm_buffer_addr_1" [src/conv1.cpp:62]   --->   Operation 217 'store' 'store_ln62' <Predicate = (icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18496> <RAM>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 218 'br' 'br_ln49' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 29 <SV = 17> <Delay = 1.57>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln53, void %NIN.split, i4 0, void %KX.split" [src/conv1.cpp:53]   --->   Operation 219 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "%conv_i_i_lcssa10 = phi i16 %trunc_ln4, void %NIN.split, i16 %conv_i_i_lcssa_lcssa11, void %KX.split" [src/conv1.cpp:62]   --->   Operation 220 'phi' 'conv_i_i_lcssa10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %kx" [src/conv1.cpp:53]   --->   Operation 221 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.79ns)   --->   "%icmp_ln53 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:53]   --->   Operation 222 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [1/1] (0.79ns)   --->   "%add_ln53 = add i4 %kx, i4 1" [src/conv1.cpp:53]   --->   Operation 223 'add' 'add_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %NIN.split, void %for.inc102" [src/conv1.cpp:53]   --->   Operation 224 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53, i5 %tx" [src/conv1.cpp:57]   --->   Operation 225 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %add_ln57" [src/conv1.cpp:62]   --->   Operation 226 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (0.78ns)   --->   "%add_ln62_1 = add i10 %mul_ln62_1, i10 %zext_ln62_1" [src/conv1.cpp:62]   --->   Operation 227 'add' 'add_ln62_1' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 228 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 30 <SV = 18> <Delay = 7.30>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i10 %add_ln62_1" [src/conv1.cpp:62]   --->   Operation 229 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "%input_fm_buffer_0_addr_2 = getelementptr i16 %input_fm_buffer_0, i64 0, i64 %zext_ln62_2" [src/conv1.cpp:62]   --->   Operation 230 'getelementptr' 'input_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [src/conv1.cpp:62]   --->   Operation 231 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 232 [2/2] (1.23ns)   --->   "%input_fm_buffer_0_load = load i10 %input_fm_buffer_0_addr_2" [src/conv1.cpp:62]   --->   Operation 232 'load' 'input_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>

State 31 <SV = 19> <Delay = 2.23>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i16 %gmem_addr_1_read" [src/conv1.cpp:62]   --->   Operation 233 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 234 [1/2] (1.23ns)   --->   "%input_fm_buffer_0_load = load i10 %input_fm_buffer_0_addr_2" [src/conv1.cpp:62]   --->   Operation 234 'load' 'input_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 625> <RAM>
ST_31 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i16 %input_fm_buffer_0_load" [src/conv1.cpp:62]   --->   Operation 235 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 236 [3/3] (0.99ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i23 %sext_ln62_1, i23 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 236 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 20> <Delay = 0.99>
ST_32 : Operation 237 [2/3] (0.99ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i23 %sext_ln62_1, i23 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 237 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 21> <Delay = 0.64>
ST_33 : Operation 238 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i23 %sext_ln62_1, i23 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 238 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %conv_i_i_lcssa10, i7 0" [src/conv1.cpp:62]   --->   Operation 239 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 240 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62 = add i23 %shl_ln1, i23 %mul_ln62" [src/conv1.cpp:62]   --->   Operation 240 'add' 'add_ln62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 22> <Delay = 0.64>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:53]   --->   Operation 241 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:53]   --->   Operation 242 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 243 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62 = add i23 %shl_ln1, i23 %mul_ln62" [src/conv1.cpp:62]   --->   Operation 243 'add' 'add_ln62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %add_ln62, i32 7, i32 22" [src/conv1.cpp:62]   --->   Operation 244 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 245 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 35 <SV = 6> <Delay = 7.30>
ST_35 : Operation 246 [8/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 246 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 7> <Delay = 7.30>
ST_36 : Operation 247 [7/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 247 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 8> <Delay = 7.30>
ST_37 : Operation 248 [6/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 248 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 9> <Delay = 7.30>
ST_38 : Operation 249 [5/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 249 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 10> <Delay = 7.30>
ST_39 : Operation 250 [4/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 250 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 11> <Delay = 7.30>
ST_40 : Operation 251 [3/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 251 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 12> <Delay = 7.30>
ST_41 : Operation 252 [2/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 252 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 13> <Delay = 7.30>
ST_42 : Operation 253 [1/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 253 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 254 [1/1] (0.42ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 254 'br' 'br_ln115' <Predicate = true> <Delay = 0.42>

State 43 <SV = 14> <Delay = 0.77>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%nout_1 = phi i7 %add_ln115, void %OUT_BUFFER_TY.i.split, i7 0, void %for.inc114" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 255 'phi' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i7 %nout_1, i7 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 256 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 257 [1/1] (0.77ns)   --->   "%add_ln115 = add i7 %nout_1, i7 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 257 'add' 'add_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %OUT_BUFFER_TY.i.split, void %memset.loop.i20.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 258 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 259 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i20"   --->   Operation 259 'br' 'br_ln0' <Predicate = (icmp_ln115)> <Delay = 0.42>

State 44 <SV = 15> <Delay = 7.30>
ST_44 : Operation 260 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 260 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 261 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 262 [1/1] (7.30ns)   --->   "%empty_43 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 262 'read' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 263 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>

State 45 <SV = 15> <Delay = 2.07>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "%empty_44 = phi i15 %empty_45, void %memset.loop.i20.split, i15 0, void %memset.loop.i20.preheader"   --->   Operation 264 'phi' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 265 [1/1] (0.84ns)   --->   "%exitcond5515 = icmp_eq  i15 %empty_44, i15 18496"   --->   Operation 265 'icmp' 'exitcond5515' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 266 [1/1] (0.84ns)   --->   "%empty_45 = add i15 %empty_44, i15 1"   --->   Operation 266 'add' 'empty_45' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5515, void %memset.loop.i20.split, void %_Z21export_buffer_tile_c1PA17_A17_8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS2_.exit"   --->   Operation 267 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 268 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 268 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond5515)> <Delay = 0.00>
ST_45 : Operation 269 [1/1] (0.00ns)   --->   "%p_cast46 = zext i15 %empty_44"   --->   Operation 269 'zext' 'p_cast46' <Predicate = (!exitcond5515)> <Delay = 0.00>
ST_45 : Operation 270 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i16 %output_fm_buffer, i64 0, i64 %p_cast46"   --->   Operation 270 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond5515)> <Delay = 0.00>
ST_45 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln0 = store i16 0, i15 %output_fm_buffer_addr"   --->   Operation 271 'store' 'store_ln0' <Predicate = (!exitcond5515)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18496> <RAM>
ST_45 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i20"   --->   Operation 272 'br' 'br_ln0' <Predicate = (!exitcond5515)> <Delay = 0.00>
ST_45 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 273 'br' 'br_ln32' <Predicate = (exitcond5515)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [7]  (0.000 ns)
	'store' operation ('store_ln31', src/conv1.cpp:31) of constant 0 on local variable 'tj' [15]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv1.cpp:31) on local variable 'tj' [18]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv1.cpp:31) [19]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv1.cpp:32) with incoming values : ('add_ln32', src/conv1.cpp:32) [27]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv1.cpp:32) [28]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 2.024ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_33') [36]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_0_addr') [43]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer_0' [44]  (1.237 ns)
	blocking operation 0.787 ns on control path)

 <State 5>: 3.628ns
The critical path consists of the following:
	'phi' operation ('by', src/conv1.cpp:94->src/conv1.cpp:42) with incoming values : ('add_ln94', src/conv1.cpp:94->src/conv1.cpp:42) [49]  (0.000 ns)
	'add' operation ('tmp3', src/conv1.cpp:94->src/conv1.cpp:42) [61]  (0.789 ns)
	'add' operation ('empty_34', src/conv1.cpp:94->src/conv1.cpp:42) [63]  (0.765 ns)
	'icmp' operation ('icmp_ln54', src/srcnn.cpp:54->src/conv1.cpp:99->src/conv1.cpp:42) [65]  (0.787 ns)
	'or' operation ('or_ln53', src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42) [68]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42) [69]  (0.403 ns)
	'sub' operation ('sub_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [73]  (0.884 ns)

 <State 6>: 3.563ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv1.cpp:98->src/conv1.cpp:42) with incoming values : ('add_ln95', src/conv1.cpp:95->src/conv1.cpp:42) [77]  (0.000 ns)
	'add' operation ('add_ln98_1', src/conv1.cpp:98->src/conv1.cpp:42) [91]  (0.789 ns)
	'add' operation ('add_ln98', src/conv1.cpp:98->src/conv1.cpp:42) [93]  (0.765 ns)
	'icmp' operation ('icmp_ln54_1', src/srcnn.cpp:54->src/conv1.cpp:98->src/conv1.cpp:42) [95]  (0.787 ns)
	'or' operation ('or_ln53_1', src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42) [97]  (0.000 ns)
	'select' operation ('select_ln53_3', src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42) [99]  (0.403 ns)
	'add' operation ('add_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [102]  (0.000 ns)
	'add' operation ('add_ln102_1', src/conv1.cpp:102->src/conv1.cpp:42) [103]  (0.819 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [107]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [107]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [107]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [107]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [107]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [107]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [107]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [107]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln102', src/conv1.cpp:102->src/conv1.cpp:42) of variable 'gmem_addr_2_read', src/conv1.cpp:102->src/conv1.cpp:42 on array 'input_fm_buffer_0' [109]  (1.237 ns)

 <State 17>: 1.085ns
The critical path consists of the following:
	'phi' operation ('phi_mul37', src/conv1.cpp:45) with incoming values : ('add_ln45_1', src/conv1.cpp:45) [117]  (0.000 ns)
	'add' operation ('add_ln48', src/conv1.cpp:48) [130]  (1.085 ns)

 <State 18>: 1.651ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:48) with incoming values : ('add_ln48_1', src/conv1.cpp:48) [136]  (0.000 ns)
	'add' operation ('empty_36', src/conv1.cpp:45) [138]  (0.809 ns)
	'add' operation ('empty_38', src/conv1.cpp:45) [142]  (0.842 ns)

 <State 19>: 0.842ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:49) with incoming values : ('add_ln49', src/conv1.cpp:49) [151]  (0.000 ns)
	'add' operation ('empty_39', src/conv1.cpp:45) [153]  (0.842 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [163]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [163]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [163]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [163]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [163]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [163]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [163]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [163]  (7.300 ns)

 <State 28>: 2.034ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:52) with incoming values : ('add_ln52', src/conv1.cpp:52) [166]  (0.000 ns)
	'add' operation ('empty_41', src/conv1.cpp:52) [175]  (0.789 ns)
	'mul' operation ('mul_ln62_1', src/conv1.cpp:62) [177]  (1.230 ns)
	blocking operation 0.015 ns on control path)

 <State 29>: 1.576ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:53) with incoming values : ('add_ln53', src/conv1.cpp:53) [180]  (0.000 ns)
	'add' operation ('add_ln57', src/conv1.cpp:57) [189]  (0.789 ns)
	'add' operation ('add_ln62_1', src/conv1.cpp:62) [191]  (0.787 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [194]  (7.300 ns)

 <State 31>: 2.233ns
The critical path consists of the following:
	'load' operation ('input_fm_buffer_0_load', src/conv1.cpp:62) on array 'input_fm_buffer_0' [196]  (1.237 ns)
	'mul' operation of DSP[200] ('mul_ln62', src/conv1.cpp:62) [198]  (0.996 ns)

 <State 32>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[200] ('mul_ln62', src/conv1.cpp:62) [198]  (0.996 ns)

 <State 33>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[200] ('mul_ln62', src/conv1.cpp:62) [198]  (0.000 ns)
	'add' operation of DSP[200] ('add_ln62', src/conv1.cpp:62) [200]  (0.645 ns)

 <State 34>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[200] ('add_ln62', src/conv1.cpp:62) [200]  (0.645 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [213]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [213]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [213]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [213]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [213]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [213]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [213]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [213]  (7.300 ns)

 <State 43>: 0.773ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv1.cpp:115->src/conv1.cpp:71) with incoming values : ('add_ln115', src/conv1.cpp:115->src/conv1.cpp:71) [216]  (0.000 ns)
	'icmp' operation ('icmp_ln115', src/conv1.cpp:115->src/conv1.cpp:71) [217]  (0.773 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('empty_43', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [223]  (7.300 ns)

 <State 45>: 2.079ns
The critical path consists of the following:
	'phi' operation ('empty_44') with incoming values : ('empty_45') [228]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr') [235]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer' [236]  (1.237 ns)
	blocking operation 0.842 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
