INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_14/Day_14.srcs/sources_1/new/Gray_to_Binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gray_to_Binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_14/Day_14.srcs/sim_1/new/Gray_to_Binary_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gray_to_Binary_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_14/Day_14.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
