`timescale 1ns / 1ps
/* This is a comment */
module counter (clk, rst, q);
    input clk, rst;
    output reg [7:0] q;
    /* This is a register declaration */
    reg [7:0] count;
    /* This is a parameter */
    parameter COUNT_MAX = 100;
    /* This is a reset condition */
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            count <= 0;
            q <= 0;
         end
        else begin
            if(count >= COUNT_MAX) begin
                count <= 0;
                q <= 1;
            end
            else begin
                count <= count + 1;
                q <= 0;
            end
        end
    end
endmodule