<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/gc/z/z_x86_64.ad</title>
    <link rel="stylesheet" href="../../../../../../style.css" />
    <script type="text/javascript" src="../../../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 //
  2 // Copyright (c) 2015, 2019, Oracle and/or its affiliates. All rights reserved.
  3 // DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4 //
  5 // This code is free software; you can redistribute it and/or modify it
  6 // under the terms of the GNU General Public License version 2 only, as
  7 // published by the Free Software Foundation.
  8 //
  9 // This code is distributed in the hope that it will be useful, but WITHOUT
 10 // ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11 // FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12 // version 2 for more details (a copy is included in the LICENSE file that
 13 // accompanied this code).
 14 //
 15 // You should have received a copy of the GNU General Public License version
 16 // 2 along with this work; if not, write to the Free Software Foundation,
 17 // Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18 //
 19 // Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20 // or visit www.oracle.com if you need additional information or have any
 21 // questions.
 22 //
 23 
<a name="1" id="anc1"></a><span class="line-modified"> 24 source %{</span>





 25 
<a name="2" id="anc2"></a><span class="line-modified"> 26 #include &quot;gc/z/zBarrierSetAssembler.hpp&quot;</span>
 27 
<a name="3" id="anc3"></a><span class="line-modified"> 28 static void z_load_barrier_slow_reg(MacroAssembler&amp; _masm, Register dst, Address src, bool weak) {</span>
<span class="line-modified"> 29   assert(dst != rsp, &quot;Invalid register&quot;);</span>
<span class="line-modified"> 30   assert(dst != r15, &quot;Invalid register&quot;);</span>



 31 
<a name="4" id="anc4"></a><span class="line-modified"> 32   const address stub = weak ? ZBarrierSet::assembler()-&gt;load_barrier_weak_slow_stub(dst)</span>
<span class="line-modified"> 33                             : ZBarrierSet::assembler()-&gt;load_barrier_slow_stub(dst);</span>
<span class="line-modified"> 34   __ lea(dst, src);</span>
<span class="line-modified"> 35   __ call(RuntimeAddress(stub));</span>
 36 }
 37 
 38 %}
 39 
<a name="5" id="anc5"></a><span class="line-modified"> 40 // For XMM and YMM enabled processors</span>
<span class="line-modified"> 41 instruct zLoadBarrierSlowRegXmmAndYmm(rRegP dst, memory src, rFlagsReg cr,</span>
<span class="line-modified"> 42                                       rxmm0 x0, rxmm1 x1, rxmm2 x2,rxmm3 x3,</span>
<span class="line-modified"> 43                                       rxmm4 x4, rxmm5 x5, rxmm6 x6, rxmm7 x7,</span>
<span class="line-modified"> 44                                       rxmm8 x8, rxmm9 x9, rxmm10 x10, rxmm11 x11,</span>
<span class="line-modified"> 45                                       rxmm12 x12, rxmm13 x13, rxmm14 x14, rxmm15 x15) %{</span>
 46 
<a name="6" id="anc6"></a><span class="line-modified"> 47   match(Set dst (LoadBarrierSlowReg src));</span>
<span class="line-removed"> 48   predicate(UseAVX &lt;= 2);</span>
 49 
<a name="7" id="anc7"></a><span class="line-modified"> 50   effect(DEF dst, KILL cr,</span>
<span class="line-removed"> 51          KILL x0, KILL x1, KILL x2, KILL x3,</span>
<span class="line-removed"> 52          KILL x4, KILL x5, KILL x6, KILL x7,</span>
<span class="line-removed"> 53          KILL x8, KILL x9, KILL x10, KILL x11,</span>
<span class="line-removed"> 54          KILL x12, KILL x13, KILL x14, KILL x15);</span>
<span class="line-removed"> 55 </span>
<span class="line-removed"> 56   format %{ &quot;zLoadBarrierSlowRegXmmAndYmm $dst, $src&quot; %}</span>
 57 
 58   ins_encode %{
<a name="8" id="anc8"></a><span class="line-modified"> 59     z_load_barrier_slow_reg(_masm, $dst$$Register, $src$$Address, false /* weak */);</span>



 60   %}
 61 
<a name="9" id="anc9"></a><span class="line-modified"> 62   ins_pipe(pipe_slow);</span>
 63 %}
 64 
<a name="10" id="anc10"></a><span class="line-modified"> 65 // For ZMM enabled processors</span>
<span class="line-modified"> 66 instruct zLoadBarrierSlowRegZmm(rRegP dst, memory src, rFlagsReg cr,</span>
<span class="line-modified"> 67                                 rxmm0 x0, rxmm1 x1, rxmm2 x2,rxmm3 x3,</span>
<span class="line-modified"> 68                                 rxmm4 x4, rxmm5 x5, rxmm6 x6, rxmm7 x7,</span>
<span class="line-modified"> 69                                 rxmm8 x8, rxmm9 x9, rxmm10 x10, rxmm11 x11,</span>
<span class="line-modified"> 70                                 rxmm12 x12, rxmm13 x13, rxmm14 x14, rxmm15 x15,</span>
<span class="line-modified"> 71                                 rxmm16 x16, rxmm17 x17, rxmm18 x18, rxmm19 x19,</span>
<span class="line-modified"> 72                                 rxmm20 x20, rxmm21 x21, rxmm22 x22, rxmm23 x23,</span>
<span class="line-modified"> 73                                 rxmm24 x24, rxmm25 x25, rxmm26 x26, rxmm27 x27,</span>
<span class="line-modified"> 74                                 rxmm28 x28, rxmm29 x29, rxmm30 x30, rxmm31 x31) %{</span>
<span class="line-removed"> 75 </span>
<span class="line-removed"> 76   match(Set dst (LoadBarrierSlowReg src));</span>
<span class="line-removed"> 77   predicate(UseAVX == 3);</span>
<span class="line-removed"> 78 </span>
<span class="line-removed"> 79   effect(DEF dst, KILL cr,</span>
<span class="line-removed"> 80          KILL x0, KILL x1, KILL x2, KILL x3,</span>
<span class="line-removed"> 81          KILL x4, KILL x5, KILL x6, KILL x7,</span>
<span class="line-removed"> 82          KILL x8, KILL x9, KILL x10, KILL x11,</span>
<span class="line-removed"> 83          KILL x12, KILL x13, KILL x14, KILL x15,</span>
<span class="line-removed"> 84          KILL x16, KILL x17, KILL x18, KILL x19,</span>
<span class="line-removed"> 85          KILL x20, KILL x21, KILL x22, KILL x23,</span>
<span class="line-removed"> 86          KILL x24, KILL x25, KILL x26, KILL x27,</span>
<span class="line-removed"> 87          KILL x28, KILL x29, KILL x30, KILL x31);</span>
<span class="line-removed"> 88 </span>
<span class="line-removed"> 89   format %{ &quot;zLoadBarrierSlowRegZmm $dst, $src&quot; %}</span>
 90 
 91   ins_encode %{
<a name="11" id="anc11"></a><span class="line-modified"> 92     z_load_barrier_slow_reg(_masm, $dst$$Register, $src$$Address, false /* weak */);</span>

 93   %}
 94 
<a name="12" id="anc12"></a><span class="line-modified"> 95   ins_pipe(pipe_slow);</span>
 96 %}
 97 
<a name="13" id="anc13"></a><span class="line-modified"> 98 // For XMM and YMM enabled processors</span>
<span class="line-modified"> 99 instruct zLoadBarrierWeakSlowRegXmmAndYmm(rRegP dst, memory src, rFlagsReg cr,</span>
<span class="line-modified">100                                           rxmm0 x0, rxmm1 x1, rxmm2 x2,rxmm3 x3,</span>
<span class="line-modified">101                                           rxmm4 x4, rxmm5 x5, rxmm6 x6, rxmm7 x7,</span>
<span class="line-removed">102                                           rxmm8 x8, rxmm9 x9, rxmm10 x10, rxmm11 x11,</span>
<span class="line-removed">103                                           rxmm12 x12, rxmm13 x13, rxmm14 x14, rxmm15 x15) %{</span>
104 
<a name="14" id="anc14"></a><span class="line-modified">105   match(Set dst (LoadBarrierWeakSlowReg src));</span>
<span class="line-modified">106   predicate(UseAVX &lt;= 2);</span>
107 
<a name="15" id="anc15"></a><span class="line-modified">108   effect(DEF dst, KILL cr,</span>
<span class="line-modified">109          KILL x0, KILL x1, KILL x2, KILL x3,</span>
<span class="line-modified">110          KILL x4, KILL x5, KILL x6, KILL x7,</span>
<span class="line-modified">111          KILL x8, KILL x9, KILL x10, KILL x11,</span>
<span class="line-modified">112          KILL x12, KILL x13, KILL x14, KILL x15);</span>












113 
<a name="16" id="anc16"></a><span class="line-modified">114   format %{ &quot;zLoadBarrierWeakSlowRegXmmAndYmm $dst, $src&quot; %}</span>












115 
116   ins_encode %{
<a name="17" id="anc17"></a><span class="line-modified">117     z_load_barrier_slow_reg(_masm, $dst$$Register, $src$$Address, true /* weak */);</span>

















118   %}
119 
<a name="18" id="anc18"></a><span class="line-modified">120   ins_pipe(pipe_slow);</span>
121 %}
122 
<a name="19" id="anc19"></a><span class="line-modified">123 // For ZMM enabled processors</span>
<span class="line-modified">124 instruct zLoadBarrierWeakSlowRegZmm(rRegP dst, memory src, rFlagsReg cr,</span>
<span class="line-modified">125                                     rxmm0 x0, rxmm1 x1, rxmm2 x2,rxmm3 x3,</span>
<span class="line-modified">126                                     rxmm4 x4, rxmm5 x5, rxmm6 x6, rxmm7 x7,</span>
<span class="line-modified">127                                     rxmm8 x8, rxmm9 x9, rxmm10 x10, rxmm11 x11,</span>
<span class="line-modified">128                                     rxmm12 x12, rxmm13 x13, rxmm14 x14, rxmm15 x15,</span>
<span class="line-removed">129                                     rxmm16 x16, rxmm17 x17, rxmm18 x18, rxmm19 x19,</span>
<span class="line-removed">130                                     rxmm20 x20, rxmm21 x21, rxmm22 x22, rxmm23 x23,</span>
<span class="line-removed">131                                     rxmm24 x24, rxmm25 x25, rxmm26 x26, rxmm27 x27,</span>
<span class="line-removed">132                                     rxmm28 x28, rxmm29 x29, rxmm30 x30, rxmm31 x31) %{</span>
<span class="line-removed">133 </span>
<span class="line-removed">134   match(Set dst (LoadBarrierWeakSlowReg src));</span>
<span class="line-removed">135   predicate(UseAVX == 3);</span>
<span class="line-removed">136 </span>
<span class="line-removed">137   effect(DEF dst, KILL cr,</span>
<span class="line-removed">138          KILL x0, KILL x1, KILL x2, KILL x3,</span>
<span class="line-removed">139          KILL x4, KILL x5, KILL x6, KILL x7,</span>
<span class="line-removed">140          KILL x8, KILL x9, KILL x10, KILL x11,</span>
<span class="line-removed">141          KILL x12, KILL x13, KILL x14, KILL x15,</span>
<span class="line-removed">142          KILL x16, KILL x17, KILL x18, KILL x19,</span>
<span class="line-removed">143          KILL x20, KILL x21, KILL x22, KILL x23,</span>
<span class="line-removed">144          KILL x24, KILL x25, KILL x26, KILL x27,</span>
<span class="line-removed">145          KILL x28, KILL x29, KILL x30, KILL x31);</span>
<span class="line-removed">146 </span>
<span class="line-removed">147   format %{ &quot;zLoadBarrierWeakSlowRegZmm $dst, $src&quot; %}</span>
148 
149   ins_encode %{
<a name="20" id="anc20"></a><span class="line-modified">150     z_load_barrier_slow_reg(_masm, $dst$$Register, $src$$Address, true /* weak */);</span>



151   %}
152 
<a name="21" id="anc21"></a><span class="line-modified">153   ins_pipe(pipe_slow);</span>
154 %}
<a name="22" id="anc22"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="22" type="hidden" />
</body>
</html>