Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul  9 22:59:02 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.569     -102.732                     35                  594        0.124        0.000                      0                  594        3.000        0.000                       0                   279  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk_i                      {0.000 5.000}      10.000          100.000         
clk_wiz_0_inst/inst/clk_i  {0.000 5.000}      10.000          100.000         
  clk_o_clk_wiz_0          {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                            6.068        0.000                      0                   43        0.124        0.000                      0                   43        4.500        0.000                       0                    23  
clk_wiz_0_inst/inst/clk_i                                                                                                                                                    3.000        0.000                       0                     1  
  clk_o_clk_wiz_0                3.817        0.000                      0                  541        0.132        0.000                      0                  541        4.500        0.000                       0                   252  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_o_clk_wiz_0  clk_i                  4.637        0.000                      0                   21        0.305        0.000                      0                   21  
clk_i            clk_o_clk_wiz_0       -3.569     -102.732                     35                   35        7.368        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.625ns (47.790%)  route 1.775ns (52.210%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.965     3.397    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.456     3.853 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.846     4.699    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.823 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.823    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.224 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.224    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.495 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.802    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     6.175 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.623     6.797    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.585    12.947    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.122    13.070    
                         clock uncertainty           -0.035    13.034    
    SLICE_X28Y30         FDRE (Setup_fdre_C_CE)      -0.169    12.865    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.625ns (47.790%)  route 1.775ns (52.210%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.965     3.397    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.456     3.853 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.846     4.699    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.823 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.823    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.224 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.224    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.495 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.802    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     6.175 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.623     6.797    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.585    12.947    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.122    13.070    
                         clock uncertainty           -0.035    13.034    
    SLICE_X28Y30         FDRE (Setup_fdre_C_CE)      -0.169    12.865    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.774ns (53.561%)  route 1.538ns (46.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     3.716 r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/Q
                         net (fo=3, routed)           0.658     4.374    dsp_inst/maximum_seeker_inst/D[2]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.498 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.498    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.048 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.048    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.319 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.625    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     5.998 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.573     6.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.699    13.061    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.122    13.183    
                         clock uncertainty           -0.035    13.148    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    12.943    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.774ns (53.561%)  route 1.538ns (46.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     3.716 r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/Q
                         net (fo=3, routed)           0.658     4.374    dsp_inst/maximum_seeker_inst/D[2]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.498 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.498    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.048 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.048    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.319 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.625    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     5.998 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.573     6.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.699    13.061    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.122    13.183    
                         clock uncertainty           -0.035    13.148    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    12.943    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.774ns (53.561%)  route 1.538ns (46.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     3.716 r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/Q
                         net (fo=3, routed)           0.658     4.374    dsp_inst/maximum_seeker_inst/D[2]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.498 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.498    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.048 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.048    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.319 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.625    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     5.998 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.573     6.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.699    13.061    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.122    13.183    
                         clock uncertainty           -0.035    13.148    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    12.943    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.774ns (53.561%)  route 1.538ns (46.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     3.716 r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/Q
                         net (fo=3, routed)           0.658     4.374    dsp_inst/maximum_seeker_inst/D[2]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.498 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.498    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_7_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.048 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.048    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.319 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.625    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     5.998 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.573     6.572    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.699    13.061    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.122    13.183    
                         clock uncertainty           -0.035    13.148    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    12.943    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.625ns (54.761%)  route 1.342ns (45.239%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.965     3.397    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.456     3.853 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.846     4.699    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.823 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.823    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.224 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.224    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.495 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.802    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     6.175 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.190     6.365    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.585    12.947    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.122    13.070    
                         clock uncertainty           -0.035    13.034    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    12.829    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.625ns (54.761%)  route 1.342ns (45.239%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.965     3.397    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.456     3.853 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.846     4.699    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.823 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.823    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.224 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.224    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.495 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.802    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     6.175 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.190     6.365    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.585    12.947    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.122    13.070    
                         clock uncertainty           -0.035    13.034    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    12.829    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.625ns (54.761%)  route 1.342ns (45.239%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.965     3.397    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.456     3.853 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.846     4.699    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.823 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.823    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.224 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.224    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.495 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.802    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     6.175 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.190     6.365    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.585    12.947    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.122    13.070    
                         clock uncertainty           -0.035    13.034    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    12.829    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.625ns (54.761%)  route 1.342ns (45.239%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.965     3.397    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.456     3.853 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.846     4.699    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X29Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.823 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.823    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_5_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.224 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.224    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.495 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     5.802    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     6.175 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.190     6.365    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.585    12.947    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.122    13.070    
                         clock uncertainty           -0.035    13.034    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    12.829    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  6.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.965%)  route 0.319ns (66.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.839     1.040    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.204 r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/Q
                         net (fo=3, routed)           0.319     1.523    dsp_inst/maximum_seeker_inst/D[5]
    SLICE_X33Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.157     1.545    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
                         clock pessimism             -0.218     1.326    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.072     1.398    dsp_inst/maximum_seeker_inst/peak_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.588%)  route 0.336ns (70.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.873     1.073    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.214 r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/Q
                         net (fo=3, routed)           0.336     1.550    dsp_inst/maximum_seeker_inst/D[9]
    SLICE_X37Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.173     1.561    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
                         clock pessimism             -0.218     1.343    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.070     1.413    dsp_inst/maximum_seeker_inst/peak_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.347%)  route 0.339ns (70.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.873     1.073    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.214 r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/Q
                         net (fo=3, routed)           0.339     1.554    dsp_inst/maximum_seeker_inst/D[8]
    SLICE_X37Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.173     1.561    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
                         clock pessimism             -0.218     1.343    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.072     1.415    dsp_inst/maximum_seeker_inst/peak_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.850%)  route 0.316ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.839     1.040    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.181 r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/Q
                         net (fo=3, routed)           0.316     1.497    dsp_inst/maximum_seeker_inst/D[3]
    SLICE_X33Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.092     1.480    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
                         clock pessimism             -0.218     1.261    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.070     1.331    dsp_inst/maximum_seeker_inst/peak_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dsp_inst/trigger_inst/compare_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/trigger_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.434%)  route 0.079ns (32.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.876     1.076    dsp_inst/trigger_inst/clk_i
    SLICE_X28Y29         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.164     1.240 r  dsp_inst/trigger_inst/compare_reg/Q
                         net (fo=5, routed)           0.079     1.319    dsp_inst/maximum_seeker_inst/trigger_old_reg_0
    SLICE_X28Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/trigger_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.004     1.391    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/trigger_old_reg/C
                         clock pessimism             -0.315     1.076    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.060     1.136    dsp_inst/maximum_seeker_inst/trigger_old_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.879%)  route 0.316ns (69.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.873     1.073    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.214 r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/Q
                         net (fo=3, routed)           0.316     1.530    dsp_inst/maximum_seeker_inst/D[6]
    SLICE_X35Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.159     1.547    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
                         clock pessimism             -0.292     1.255    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.076     1.331    dsp_inst/maximum_seeker_inst/peak_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.399%)  route 0.327ns (66.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.839     1.040    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.204 r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/Q
                         net (fo=3, routed)           0.327     1.531    dsp_inst/maximum_seeker_inst/D[4]
    SLICE_X33Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.092     1.480    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
                         clock pessimism             -0.218     1.261    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.066     1.327    dsp_inst/maximum_seeker_inst/peak_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.714%)  route 0.318ns (69.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.873     1.073    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.214 r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/Q
                         net (fo=3, routed)           0.318     1.533    dsp_inst/maximum_seeker_inst/D[7]
    SLICE_X35Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.159     1.547    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
                         clock pessimism             -0.292     1.255    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.072     1.327    dsp_inst/maximum_seeker_inst/peak_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.875%)  route 0.475ns (77.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.839     1.040    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.181 r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/Q
                         net (fo=3, routed)           0.475     1.656    dsp_inst/maximum_seeker_inst/D[0]
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.181     1.569    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/C
                         clock pessimism             -0.218     1.350    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.063     1.413    dsp_inst/maximum_seeker_inst/peak_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/peak_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.672%)  route 0.481ns (77.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.839     1.040    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.181 r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/Q
                         net (fo=3, routed)           0.481     1.662    dsp_inst/maximum_seeker_inst/D[1]
    SLICE_X35Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.159     1.547    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
                         clock pessimism             -0.218     1.329    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.070     1.399    dsp_inst/maximum_seeker_inst/peak_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y30  dsp_inst/data_validator_inst/valid_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y30  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y30  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y30  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y30  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y30  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y31  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y31  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y30  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30  dsp_inst/data_validator_inst/valid_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y30  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y29  dsp_inst/maximum_seeker_inst/trigger_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y29  dsp_inst/trigger_inst/compare_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30  dsp_inst/data_validator_inst/valid_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30  dsp_inst/data_validator_inst/valid_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_i
  To Clock:  clk_wiz_0_inst/inst/clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.438ns  (logic 0.670ns (12.321%)  route 4.768ns (87.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.717ns = ( 12.283 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         3.041     8.256    adc_driver_inst/SR[0]
    SLICE_X27Y30         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.492    12.283    adc_driver_inst/clk_o
    SLICE_X27Y30         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
                         clock pessimism              0.501    12.784    
                         clock uncertainty           -0.074    12.711    
    SLICE_X27Y30         FDRE (Setup_fdre_C_R)       -0.637    12.074    adc_driver_inst/adc_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.438ns  (logic 0.670ns (12.321%)  route 4.768ns (87.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.717ns = ( 12.283 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         3.041     8.256    adc_driver_inst/SR[0]
    SLICE_X27Y30         FDRE                                         r  adc_driver_inst/adc_data_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.492    12.283    adc_driver_inst/clk_o
    SLICE_X27Y30         FDRE                                         r  adc_driver_inst/adc_data_o_reg[1]/C
                         clock pessimism              0.501    12.784    
                         clock uncertainty           -0.074    12.711    
    SLICE_X27Y30         FDRE (Setup_fdre_C_R)       -0.637    12.074    adc_driver_inst/adc_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.138ns  (logic 0.670ns (13.040%)  route 4.468ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 12.282 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.741     7.956    adc_driver_inst/SR[0]
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491    12.282    adc_driver_inst/clk_o
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[6]/C
                         clock pessimism              0.501    12.783    
                         clock uncertainty           -0.074    12.710    
    SLICE_X28Y28         FDRE (Setup_fdre_C_R)       -0.732    11.978    adc_driver_inst/adc_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.138ns  (logic 0.670ns (13.040%)  route 4.468ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 12.282 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.741     7.956    adc_driver_inst/SR[0]
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491    12.282    adc_driver_inst/clk_o
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
                         clock pessimism              0.501    12.783    
                         clock uncertainty           -0.074    12.710    
    SLICE_X28Y28         FDRE (Setup_fdre_C_R)       -0.732    11.978    adc_driver_inst/adc_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.138ns  (logic 0.670ns (13.040%)  route 4.468ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 12.282 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.741     7.956    adc_driver_inst/SR[0]
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491    12.282    adc_driver_inst/clk_o
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[8]/C
                         clock pessimism              0.501    12.783    
                         clock uncertainty           -0.074    12.710    
    SLICE_X28Y28         FDRE (Setup_fdre_C_R)       -0.732    11.978    adc_driver_inst/adc_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.138ns  (logic 0.670ns (13.040%)  route 4.468ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 12.282 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.741     7.956    adc_driver_inst/SR[0]
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491    12.282    adc_driver_inst/clk_o
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[9]/C
                         clock pessimism              0.501    12.783    
                         clock uncertainty           -0.074    12.710    
    SLICE_X28Y28         FDRE (Setup_fdre_C_R)       -0.732    11.978    adc_driver_inst/adc_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.138ns  (logic 0.670ns (13.040%)  route 4.468ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 12.282 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.741     7.956    adc_driver_inst/SR[0]
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491    12.282    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[2]/C
                         clock pessimism              0.501    12.783    
                         clock uncertainty           -0.074    12.710    
    SLICE_X29Y28         FDRE (Setup_fdre_C_R)       -0.637    12.073    adc_driver_inst/adc_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.138ns  (logic 0.670ns (13.040%)  route 4.468ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 12.282 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.741     7.956    adc_driver_inst/SR[0]
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491    12.282    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[3]/C
                         clock pessimism              0.501    12.783    
                         clock uncertainty           -0.074    12.710    
    SLICE_X29Y28         FDRE (Setup_fdre_C_R)       -0.637    12.073    adc_driver_inst/adc_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.138ns  (logic 0.670ns (13.040%)  route 4.468ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 12.282 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.741     7.956    adc_driver_inst/SR[0]
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491    12.282    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
                         clock pessimism              0.501    12.783    
                         clock uncertainty           -0.074    12.710    
    SLICE_X29Y28         FDRE (Setup_fdre_C_R)       -0.637    12.073    adc_driver_inst/adc_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 rst_driver_inst/rst_pin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            adc_driver_inst/adc_data_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_o_clk_wiz_0 rise@15.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.138ns  (logic 0.670ns (13.040%)  route 4.468ns (86.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.718ns = ( 12.282 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.182ns = ( 2.818 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.606     2.818    rst_driver_inst/clk_o
    SLICE_X30Y23         FDRE                                         r  rst_driver_inst/rst_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     3.336 r  rst_driver_inst/rst_pin_reg/Q
                         net (fo=19, routed)          1.727     5.063    rst_driver_inst/rst_pin
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.215 r  rst_driver_inst/FSM_onehot_opcode[2]_i_1/O
                         net (fo=110, routed)         2.741     7.956    adc_driver_inst/SR[0]
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    G11                  IBUF                         0.000    15.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162    16.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     9.156 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    10.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.790 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491    12.282    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
                         clock pessimism              0.501    12.783    
                         clock uncertainty           -0.074    12.710    
    SLICE_X29Y28         FDRE (Setup_fdre_C_R)       -0.637    12.073    adc_driver_inst/adc_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  4.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 spi_driver_inst/buffer_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.140ns = ( 3.860 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 4.281 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.583     4.281    spi_driver_inst/clk_o
    SLICE_X35Y28         FDRE                                         r  spi_driver_inst/buffer_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     4.422 r  spi_driver_inst/buffer_tx_reg[6]/Q
                         net (fo=1, routed)           0.080     4.502    spi_driver_inst/buffer_tx_reg_n_0_[6]
    SLICE_X34Y28         LUT3 (Prop_lut3_I2_O)        0.045     4.547 r  spi_driver_inst/data_tx[7]_i_2/O
                         net (fo=1, routed)           0.000     4.547    spi_driver_inst/data_tx[7]_i_2_n_0
    SLICE_X34Y28         FDRE                                         r  spi_driver_inst/data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.851     3.860    spi_driver_inst/clk_o
    SLICE_X34Y28         FDRE                                         r  spi_driver_inst/data_tx_reg[7]/C
                         clock pessimism              0.434     4.294    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121     4.415    spi_driver_inst/data_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.415    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_first_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.054%)  route 0.125ns (46.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.554     4.252    spi_driver_inst/clk_o
    SLICE_X29Y26         FDRE                                         r  spi_driver_inst/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     4.393 r  spi_driver_inst/data_o_reg[2]/Q
                         net (fo=3, routed)           0.125     4.518    brain_inst/spi_byte_second_reg[7]_0[2]
    SLICE_X30Y27         FDRE                                         r  brain_inst/spi_byte_first_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    brain_inst/clk_o
    SLICE_X30Y27         FDRE                                         r  brain_inst/spi_byte_first_reg[2]/C
                         clock pessimism              0.455     4.286    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.076     4.362    brain_inst/spi_byte_first_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.362    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 brain_inst/sram_address_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 3.864 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 4.284 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.586     4.284    brain_inst/clk_o
    SLICE_X37Y31         FDRE                                         r  brain_inst/sram_address_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.128     4.412 r  brain_inst/sram_address_o_reg[13]/Q
                         net (fo=1, routed)           0.059     4.471    sram_driver_inst/sram_address_o_reg[16]_1[13]
    SLICE_X36Y31         FDRE                                         r  sram_driver_inst/sram_address_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855     3.864    sram_driver_inst/clk_o
    SLICE_X36Y31         FDRE                                         r  sram_driver_inst/sram_address_o_reg[13]/C
                         clock pessimism              0.433     4.297    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.016     4.313    sram_driver_inst/sram_address_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           4.471    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_second_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.414%)  route 0.128ns (47.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.171ns = ( 3.829 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.554     4.252    spi_driver_inst/clk_o
    SLICE_X29Y26         FDRE                                         r  spi_driver_inst/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     4.393 r  spi_driver_inst/data_o_reg[0]/Q
                         net (fo=3, routed)           0.128     4.521    brain_inst/spi_byte_second_reg[7]_0[0]
    SLICE_X30Y26         FDRE                                         r  brain_inst/spi_byte_second_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.820     3.829    brain_inst/clk_o
    SLICE_X30Y26         FDRE                                         r  brain_inst/spi_byte_second_reg[0]/C
                         clock pessimism              0.455     4.284    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.075     4.359    brain_inst/spi_byte_second_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.359    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_second_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.685%)  route 0.132ns (48.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.171ns = ( 3.829 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.554     4.252    spi_driver_inst/clk_o
    SLICE_X29Y26         FDRE                                         r  spi_driver_inst/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     4.393 r  spi_driver_inst/data_o_reg[3]/Q
                         net (fo=3, routed)           0.132     4.525    brain_inst/spi_byte_second_reg[7]_0[3]
    SLICE_X30Y26         FDRE                                         r  brain_inst/spi_byte_second_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.820     3.829    brain_inst/clk_o
    SLICE_X30Y26         FDRE                                         r  brain_inst/spi_byte_second_reg[3]/C
                         clock pessimism              0.455     4.284    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.076     4.360    brain_inst/spi_byte_second_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.812%)  route 0.061ns (27.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.171ns = ( 3.829 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.554     4.252    spi_driver_inst/clk_o
    SLICE_X28Y26         FDRE                                         r  spi_driver_inst/data_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164     4.416 r  spi_driver_inst/data_rx_reg[1]/Q
                         net (fo=2, routed)           0.061     4.477    spi_driver_inst/data_rx[1]
    SLICE_X29Y26         FDRE                                         r  spi_driver_inst/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.820     3.829    spi_driver_inst/clk_o
    SLICE_X29Y26         FDRE                                         r  spi_driver_inst/data_o_reg[2]/C
                         clock pessimism              0.436     4.265    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.047     4.312    spi_driver_inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.312    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.171ns = ( 3.829 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.749ns = ( 4.251 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.553     4.251    spi_driver_inst/clk_o
    SLICE_X29Y25         FDRE                                         r  spi_driver_inst/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     4.392 r  spi_driver_inst/data_rx_reg[6]/Q
                         net (fo=1, routed)           0.116     4.508    spi_driver_inst/data_rx[6]
    SLICE_X29Y26         FDRE                                         r  spi_driver_inst/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.820     3.829    spi_driver_inst/clk_o
    SLICE_X29Y26         FDRE                                         r  spi_driver_inst/data_o_reg[7]/C
                         clock pessimism              0.436     4.265    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.078     4.343    spi_driver_inst/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 spi_driver_inst/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/spi_byte_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.554     4.252    spi_driver_inst/clk_o
    SLICE_X29Y26         FDRE                                         r  spi_driver_inst/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     4.393 r  spi_driver_inst/data_o_reg[3]/Q
                         net (fo=3, routed)           0.120     4.514    brain_inst/spi_byte_second_reg[7]_0[3]
    SLICE_X28Y27         FDRE                                         r  brain_inst/spi_byte_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    brain_inst/clk_o
    SLICE_X28Y27         FDRE                                         r  brain_inst/spi_byte_cmd_reg[3]/C
                         clock pessimism              0.436     4.267    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.076     4.343    brain_inst/spi_byte_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_second_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.328%)  route 0.117ns (41.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.554     4.252    brain_inst/clk_o
    SLICE_X30Y26         FDRE                                         r  brain_inst/spi_byte_second_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     4.416 r  brain_inst/spi_byte_second_reg[2]/Q
                         net (fo=1, routed)           0.117     4.533    brain_inst/spi_byte_second__0[2]
    SLICE_X29Y27         FDRE                                         r  brain_inst/sram_start_read_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    brain_inst/clk_o
    SLICE_X29Y27         FDRE                                         r  brain_inst/sram_start_read_address_reg[2]/C
                         clock pessimism              0.455     4.286    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.070     4.356    brain_inst/sram_start_read_address_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.356    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 brain_inst/spi_byte_first_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            brain_inst/sram_start_read_address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.169ns = ( 3.831 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 4.254 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.440     5.440    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.211 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.673    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.699 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.556     4.254    brain_inst/clk_o
    SLICE_X30Y27         FDRE                                         r  brain_inst/spi_byte_first_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     4.418 r  brain_inst/spi_byte_first_reg[1]/Q
                         net (fo=1, routed)           0.117     4.535    brain_inst/spi_byte_first__0[1]
    SLICE_X29Y27         FDRE                                         r  brain_inst/sram_start_read_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.822     3.831    brain_inst/clk_o
    SLICE_X29Y27         FDRE                                         r  brain_inst/sram_start_read_address_reg[9]/C
                         clock pessimism              0.455     4.286    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.071     4.357    brain_inst/sram_start_read_address_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.357    
                         arrival time                           4.535    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y30     adc_driver_inst/adc_data_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y30     adc_driver_inst/adc_data_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y28     adc_driver_inst/adc_data_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y28     adc_driver_inst/adc_data_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y28     adc_driver_inst/adc_data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y28     adc_driver_inst/adc_data_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y28     adc_driver_inst/adc_data_o_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y28     adc_driver_inst/adc_data_o_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y30     adc_driver_inst/adc_data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y30     adc_driver_inst/adc_data_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25     adc_driver_inst/adc_ovrng_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25     adc_driver_inst/adc_ovrng_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     brain_inst/cmd_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y30     brain_inst/opcode_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28     brain_inst/spi_byte_cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y27     brain_inst/spi_byte_cmd_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28     brain_inst/spi_byte_cmd_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y27     brain_inst/spi_byte_cmd_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25     adc_driver_inst/adc_ovrng_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28     brain_inst/spi_byte_cmd_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y28     brain_inst/spi_byte_cmd_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33     brain_inst/sram_data_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y28     brain_inst/sram_start_read_address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y28     brain_inst/sram_start_read_address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y28     brain_inst/sram_start_read_address_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y28     brain_inst/sram_start_read_address_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y28     brain_inst/sram_start_read_address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y25     sram_driver_inst/sram_address_o_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_wiz_0
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.148ns  (logic 1.622ns (31.509%)  route 3.526ns (68.491%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        5.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.178ns = ( 2.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.610     2.822    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     3.278 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           2.596     5.874    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.998    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.396 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.396    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.667 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     6.974    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     7.347 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.623     7.970    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.585    12.947    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.000    12.947    
                         clock uncertainty           -0.172    12.775    
    SLICE_X28Y30         FDRE (Setup_fdre_C_CE)      -0.169    12.606    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.148ns  (logic 1.622ns (31.509%)  route 3.526ns (68.491%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        5.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.178ns = ( 2.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.610     2.822    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     3.278 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           2.596     5.874    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.998    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.396 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.396    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.667 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     6.974    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     7.347 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.623     7.970    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.585    12.947    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.000    12.947    
                         clock uncertainty           -0.172    12.775    
    SLICE_X28Y30         FDRE (Setup_fdre_C_CE)      -0.169    12.606    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.098ns  (logic 1.622ns (31.815%)  route 3.476ns (68.185%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        5.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.178ns = ( 2.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.610     2.822    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     3.278 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           2.596     5.874    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.998    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.396 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.396    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.667 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     6.974    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     7.347 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.573     7.920    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.699    13.061    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][6]/C
                         clock pessimism              0.000    13.061    
                         clock uncertainty           -0.172    12.889    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    12.684    dsp_inst/maximum_seeker_inst/max_reg[v][6]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.098ns  (logic 1.622ns (31.815%)  route 3.476ns (68.185%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        5.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.178ns = ( 2.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.610     2.822    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     3.278 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           2.596     5.874    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.998    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.396 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.396    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.667 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     6.974    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     7.347 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.573     7.920    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.699    13.061    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.000    13.061    
                         clock uncertainty           -0.172    12.889    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    12.684    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.098ns  (logic 1.622ns (31.815%)  route 3.476ns (68.185%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        5.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.178ns = ( 2.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.610     2.822    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     3.278 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           2.596     5.874    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.998    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.396 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.396    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.667 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     6.974    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     7.347 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.573     7.920    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.699    13.061    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.000    13.061    
                         clock uncertainty           -0.172    12.889    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    12.684    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.098ns  (logic 1.622ns (31.815%)  route 3.476ns (68.185%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        5.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.178ns = ( 2.822 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.233     6.233    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -0.507 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622     1.116    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.212 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.610     2.822    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.456     3.278 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           2.596     5.874    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.998    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.396 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.396    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.667 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.307     6.974    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.373     7.347 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.573     7.920    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.699    13.061    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.000    13.061    
                         clock uncertainty           -0.172    12.889    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    12.684    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.058ns  (logic 0.639ns (31.053%)  route 1.419ns (68.947%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 11.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.823     3.832    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.175     4.007 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           1.221     5.228    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.056     5.284 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.284    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     5.435 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.535 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.667    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.157     5.824 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.066     5.890    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.839    11.040    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.000    11.040    
                         clock uncertainty           -0.172    10.868    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.058    10.810    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.058ns  (logic 0.639ns (31.053%)  route 1.419ns (68.947%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 11.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.823     3.832    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.175     4.007 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           1.221     5.228    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.056     5.284 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.284    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     5.435 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.535 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.667    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.157     5.824 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.066     5.890    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.839    11.040    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.000    11.040    
                         clock uncertainty           -0.172    10.868    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.058    10.810    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.058ns  (logic 0.639ns (31.053%)  route 1.419ns (68.947%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 11.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.823     3.832    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.175     4.007 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           1.221     5.228    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.056     5.284 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.284    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     5.435 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.535 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.667    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.157     5.824 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.066     5.890    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.839    11.040    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000    11.040    
                         clock uncertainty           -0.172    10.868    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.058    10.810    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.058ns  (logic 0.639ns (31.053%)  route 1.419ns (68.947%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 11.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.168ns = ( 3.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.823     3.832    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.175     4.007 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           1.221     5.228    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.056     5.284 r  dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.284    dsp_inst/maximum_seeker_inst/max[v]0_carry_i_6_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.151     5.435 r  dsp_inst/maximum_seeker_inst/max[v]0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.435    dsp_inst/maximum_seeker_inst/max[v]0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     5.535 r  dsp_inst/maximum_seeker_inst/max[v]0_carry__0/CO[0]
                         net (fo=1, routed)           0.132     5.667    dsp_inst/maximum_seeker_inst/max[v]0_carry__0_n_3
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.157     5.824 r  dsp_inst/maximum_seeker_inst/max[v][9]_i_2/O
                         net (fo=10, routed)          0.066     5.890    dsp_inst/maximum_seeker_inst/max[v][9]_i_2_n_0
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.839    11.040    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.000    11.040    
                         clock uncertainty           -0.172    10.868    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.058    10.810    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  4.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/trigger_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.908ns  (logic 0.667ns (34.967%)  route 1.241ns (65.033%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        6.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    -2.718ns = ( 2.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491     2.282    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.367     2.649 r  adc_driver_inst/adc_data_o_reg[2]/Q
                         net (fo=5, routed)           0.327     2.975    adc_driver_inst/Q[2]
    SLICE_X28Y29         LUT6 (Prop_lut6_I2_O)        0.100     3.075 f  adc_driver_inst/compare_i_4/O
                         net (fo=1, routed)           0.545     3.620    adc_driver_inst/compare_i_4_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I3_O)        0.100     3.720 r  adc_driver_inst/compare_i_2/O
                         net (fo=1, routed)           0.369     4.089    adc_driver_inst/compare_i_2_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I0_O)        0.100     4.189 r  adc_driver_inst/compare_i_1/O
                         net (fo=1, routed)           0.000     4.189    dsp_inst/trigger_inst/compare_reg_0
    SLICE_X28Y29         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.951     3.383    dsp_inst/trigger_inst/clk_i
    SLICE_X28Y29         FDRE                                         r  dsp_inst/trigger_inst/compare_reg/C
                         clock pessimism              0.000     3.383    
                         clock uncertainty            0.172     3.555    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.330     3.885    dsp_inst/trigger_inst/compare_reg
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           4.189    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.089ns  (logic 0.418ns (20.009%)  route 1.671ns (79.991%))
  Logic Levels:           0  
  Clock Path Skew:        6.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    -2.718ns = ( 2.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491     2.282    adc_driver_inst/clk_o
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.418     2.700 r  adc_driver_inst/adc_data_o_reg[8]/Q
                         net (fo=5, routed)           1.671     4.371    dsp_inst/maximum_seeker_inst/Q[8]
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.965     3.397    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][8]/C
                         clock pessimism              0.000     3.397    
                         clock uncertainty            0.172     3.569    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.158     3.727    dsp_inst/maximum_seeker_inst/max_reg[v][8]
  -------------------------------------------------------------------
                         required time                         -3.727    
                         arrival time                           4.371    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.982ns  (logic 0.367ns (18.520%)  route 1.615ns (81.480%))
  Logic Levels:           0  
  Clock Path Skew:        5.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X27Y30         FDRE                                         r  adc_driver_inst/adc_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.367     2.650 r  adc_driver_inst/adc_data_o_reg[1]/Q
                         net (fo=5, routed)           1.615     4.265    dsp_inst/maximum_seeker_inst/Q[1]
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][1]/C
                         clock pessimism              0.000     3.260    
                         clock uncertainty            0.172     3.432    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.180     3.612    dsp_inst/maximum_seeker_inst/max_reg[v][1]
  -------------------------------------------------------------------
                         required time                         -3.612    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.205ns  (logic 0.418ns (18.957%)  route 1.787ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        6.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    -2.718ns = ( 2.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491     2.282    adc_driver_inst/clk_o
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.418     2.700 r  adc_driver_inst/adc_data_o_reg[9]/Q
                         net (fo=5, routed)           1.787     4.487    dsp_inst/maximum_seeker_inst/Q[9]
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.965     3.397    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][9]/C
                         clock pessimism              0.000     3.397    
                         clock uncertainty            0.172     3.569    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.190     3.759    dsp_inst/maximum_seeker_inst/max_reg[v][9]
  -------------------------------------------------------------------
                         required time                         -3.759    
                         arrival time                           4.487    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.224ns  (logic 0.418ns (18.791%)  route 1.806ns (81.209%))
  Logic Levels:           0  
  Clock Path Skew:        6.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    -2.718ns = ( 2.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491     2.282    adc_driver_inst/clk_o
    SLICE_X28Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.418     2.700 r  adc_driver_inst/adc_data_o_reg[7]/Q
                         net (fo=5, routed)           1.806     4.506    dsp_inst/maximum_seeker_inst/Q[7]
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.965     3.397    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][7]/C
                         clock pessimism              0.000     3.397    
                         clock uncertainty            0.172     3.569    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.187     3.756    dsp_inst/maximum_seeker_inst/max_reg[v][7]
  -------------------------------------------------------------------
                         required time                         -3.756    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.203ns  (logic 0.367ns (16.661%)  route 1.836ns (83.339%))
  Logic Levels:           0  
  Clock Path Skew:        5.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    -2.718ns = ( 2.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491     2.282    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.367     2.649 r  adc_driver_inst/adc_data_o_reg[4]/Q
                         net (fo=5, routed)           1.836     4.485    dsp_inst/maximum_seeker_inst/Q[4]
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][4]/C
                         clock pessimism              0.000     3.260    
                         clock uncertainty            0.172     3.432    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.243     3.675    dsp_inst/maximum_seeker_inst/max_reg[v][4]
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.263ns  (logic 0.367ns (16.216%)  route 1.896ns (83.784%))
  Logic Levels:           0  
  Clock Path Skew:        5.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    -2.718ns = ( 2.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491     2.282    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.367     2.649 r  adc_driver_inst/adc_data_o_reg[5]/Q
                         net (fo=5, routed)           1.896     4.545    dsp_inst/maximum_seeker_inst/Q[5]
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X28Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][5]/C
                         clock pessimism              0.000     3.260    
                         clock uncertainty            0.172     3.432    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.232     3.664    dsp_inst/maximum_seeker_inst/max_reg[v][5]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.250ns  (logic 0.367ns (16.313%)  route 1.883ns (83.687%))
  Logic Levels:           0  
  Clock Path Skew:        5.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    -2.717ns = ( 2.283 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.492     2.283    adc_driver_inst/clk_o
    SLICE_X27Y30         FDRE                                         r  adc_driver_inst/adc_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.367     2.650 r  adc_driver_inst/adc_data_o_reg[0]/Q
                         net (fo=5, routed)           1.883     4.533    dsp_inst/maximum_seeker_inst/Q[0]
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][0]/C
                         clock pessimism              0.000     3.260    
                         clock uncertainty            0.172     3.432    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.192     3.624    dsp_inst/maximum_seeker_inst/max_reg[v][0]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.286ns  (logic 0.367ns (16.054%)  route 1.919ns (83.946%))
  Logic Levels:           0  
  Clock Path Skew:        5.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    -2.718ns = ( 2.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491     2.282    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.367     2.649 r  adc_driver_inst/adc_data_o_reg[3]/Q
                         net (fo=5, routed)           1.919     4.568    dsp_inst/maximum_seeker_inst/Q[3]
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][3]/C
                         clock pessimism              0.000     3.260    
                         clock uncertainty            0.172     3.432    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.199     3.631    dsp_inst/maximum_seeker_inst/max_reg[v][3]
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           4.568    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 adc_driver_inst/adc_data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_i rise@0.000ns - clk_o_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        2.331ns  (logic 0.367ns (15.747%)  route 1.964ns (84.253%))
  Logic Levels:           0  
  Clock Path Skew:        5.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    -2.718ns = ( 2.282 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.491     2.282    adc_driver_inst/clk_o
    SLICE_X29Y28         FDRE                                         r  adc_driver_inst/adc_data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.367     2.649 r  adc_driver_inst/adc_data_o_reg[2]/Q
                         net (fo=5, routed)           1.964     4.612    dsp_inst/maximum_seeker_inst/Q[2]
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.827     3.260    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X29Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/max_reg[v][2]/C
                         clock pessimism              0.000     3.260    
                         clock uncertainty            0.172     3.432    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.196     3.628    dsp_inst/maximum_seeker_inst/max_reg[v][2]
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           4.612    
  -------------------------------------------------------------------
                         slack                                  0.985    





---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_o_clk_wiz_0

Setup :           35  Failing Endpoints,  Worst Slack       -3.569ns,  Total Violation     -102.732ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.704ns (37.826%)  route 1.157ns (62.174%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.431     4.578    brain_inst/pulse_vld
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.702 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.403     5.105    brain_inst/opcode[3]_i_4_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.229 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.323     5.552    brain_inst/opcode[3]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  brain_inst/opcode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X39Y30         FDRE                                         r  brain_inst/opcode_reg[0]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205     1.983    brain_inst/opcode_reg[0]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                 -3.569    

Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.704ns (37.826%)  route 1.157ns (62.174%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.431     4.578    brain_inst/pulse_vld
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.702 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.403     5.105    brain_inst/opcode[3]_i_4_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.229 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.323     5.552    brain_inst/opcode[3]_i_1_n_0
    SLICE_X39Y30         FDSE                                         r  brain_inst/opcode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X39Y30         FDSE                                         r  brain_inst/opcode_reg[1]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X39Y30         FDSE (Setup_fdse_C_CE)      -0.205     1.983    brain_inst/opcode_reg[1]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                 -3.569    

Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.704ns (37.826%)  route 1.157ns (62.174%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.431     4.578    brain_inst/pulse_vld
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.702 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.403     5.105    brain_inst/opcode[3]_i_4_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.229 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.323     5.552    brain_inst/opcode[3]_i_1_n_0
    SLICE_X39Y30         FDSE                                         r  brain_inst/opcode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X39Y30         FDSE                                         r  brain_inst/opcode_reg[2]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X39Y30         FDSE (Setup_fdse_C_CE)      -0.205     1.983    brain_inst/opcode_reg[2]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                 -3.569    

Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/opcode_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.704ns (37.826%)  route 1.157ns (62.174%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.431     4.578    brain_inst/pulse_vld
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.702 r  brain_inst/opcode[3]_i_4/O
                         net (fo=1, routed)           0.403     5.105    brain_inst/opcode[3]_i_4_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I1_O)        0.124     5.229 r  brain_inst/opcode[3]_i_1/O
                         net (fo=4, routed)           0.323     5.552    brain_inst/opcode[3]_i_1_n_0
    SLICE_X39Y30         FDSE                                         r  brain_inst/opcode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X39Y30         FDSE                                         r  brain_inst/opcode_reg[3]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X39Y30         FDSE (Setup_fdse_C_CE)      -0.205     1.983    brain_inst/opcode_reg[3]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                 -3.569    

Slack (VIOLATED) :        -3.073ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.580ns (41.420%)  route 0.820ns (58.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.641ns = ( 2.359 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.450     4.597    brain_inst/pulse_vld
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.721 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.370     5.091    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  brain_inst/sram_address_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.568     2.359    brain_inst/clk_o
    SLICE_X34Y30         FDRE                                         r  brain_inst/sram_address_o_reg[14]/C
                         clock pessimism              0.000     2.359    
                         clock uncertainty           -0.172     2.187    
    SLICE_X34Y30         FDRE (Setup_fdre_C_CE)      -0.169     2.018    brain_inst/sram_address_o_reg[14]
  -------------------------------------------------------------------
                         required time                          2.018    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 -3.073    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.580ns (41.706%)  route 0.811ns (58.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.450     4.597    brain_inst/pulse_vld
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.721 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.361     5.082    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[0]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.169     2.019    brain_inst/sram_address_o_reg[0]
  -------------------------------------------------------------------
                         required time                          2.019    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 -3.063    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.580ns (41.706%)  route 0.811ns (58.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.450     4.597    brain_inst/pulse_vld
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.721 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.361     5.082    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[1]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.169     2.019    brain_inst/sram_address_o_reg[1]
  -------------------------------------------------------------------
                         required time                          2.019    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 -3.063    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.580ns (41.706%)  route 0.811ns (58.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.450     4.597    brain_inst/pulse_vld
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.721 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.361     5.082    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[2]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.169     2.019    brain_inst/sram_address_o_reg[2]
  -------------------------------------------------------------------
                         required time                          2.019    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 -3.063    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.580ns (41.706%)  route 0.811ns (58.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.450     4.597    brain_inst/pulse_vld
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.721 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.361     5.082    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[3]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.169     2.019    brain_inst/sram_address_o_reg[3]
  -------------------------------------------------------------------
                         required time                          2.019    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 -3.063    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 dsp_inst/data_validator_inst/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.580ns (41.706%)  route 0.811ns (58.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.640ns = ( 2.360 - 5.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          2.259     3.691    dsp_inst/data_validator_inst/clk_i
    SLICE_X36Y30         FDRE                                         r  dsp_inst/data_validator_inst/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.147 r  dsp_inst/data_validator_inst/valid_o_reg/Q
                         net (fo=3, routed)           0.450     4.597    brain_inst/pulse_vld
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.721 r  brain_inst/sram_address_o[16]_i_1/O
                         net (fo=17, routed)          0.361     5.082    brain_inst/sram_address_o[16]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.162     6.162    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005    -0.844 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     0.700    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.791 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569     2.360    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[4]/C
                         clock pessimism              0.000     2.360    
                         clock uncertainty           -0.172     2.188    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.169     2.019    brain_inst/sram_address_o_reg[4]
  -------------------------------------------------------------------
                         required time                          2.019    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                 -3.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.368ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.246%)  route 0.185ns (49.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.162ns = ( 11.162 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.962    11.162    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141    11.303 r  dsp_inst/maximum_seeker_inst/peak_reg[3]/Q
                         net (fo=1, routed)           0.185    11.489    brain_inst/Q[3]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.046    11.535 r  brain_inst/sram_address_o[3]_i_1/O
                         net (fo=1, routed)           0.000    11.535    brain_inst/sram_address_o[3]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[3]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.131     4.166    brain_inst/sram_address_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                          11.535    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.376ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.162ns = ( 11.162 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.962    11.162    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141    11.303 r  dsp_inst/maximum_seeker_inst/peak_reg[4]/Q
                         net (fo=1, routed)           0.184    11.488    brain_inst/Q[4]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.045    11.533 r  brain_inst/sram_address_o[4]_i_1/O
                         net (fo=1, routed)           0.000    11.533    brain_inst/sram_address_o[4]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[4]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121     4.156    brain_inst/sram_address_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.156    
                         arrival time                          11.533    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.431ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.376ns  (logic 0.185ns (49.180%)  route 0.191ns (50.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 11.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.020    11.221    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    11.362 r  dsp_inst/maximum_seeker_inst/peak_reg[1]/Q
                         net (fo=1, routed)           0.191    11.553    brain_inst/Q[1]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.044    11.597 r  brain_inst/sram_address_o[1]_i_1/O
                         net (fo=1, routed)           0.000    11.597    brain_inst/sram_address_o[1]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[1]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.131     4.166    brain_inst/sram_address_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                          11.597    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.446ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.880%)  route 0.169ns (47.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 3.864 - 5.000 ) 
    Source Clock Delay      (SCD):    1.230ns = ( 11.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.029    11.230    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    11.371 r  dsp_inst/maximum_seeker_inst/peak_reg[9]/Q
                         net (fo=1, routed)           0.169    11.540    brain_inst/Q[9]
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.049    11.589 r  brain_inst/sram_address_o[9]_i_1/O
                         net (fo=1, routed)           0.000    11.589    brain_inst/sram_address_o[9]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  brain_inst/sram_address_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855     3.864    brain_inst/clk_o
    SLICE_X37Y31         FDRE                                         r  brain_inst/sram_address_o_reg[9]/C
                         clock pessimism              0.000     3.864    
                         clock uncertainty            0.172     4.036    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.107     4.143    brain_inst/sram_address_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                          11.589    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.452ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.129%)  route 0.206ns (52.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.027    11.227    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X33Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    11.368 r  dsp_inst/maximum_seeker_inst/peak_reg[5]/Q
                         net (fo=1, routed)           0.206    11.575    brain_inst/Q[5]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.043    11.618 r  brain_inst/sram_address_o[5]_i_1/O
                         net (fo=1, routed)           0.000    11.618    brain_inst/sram_address_o[5]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[5]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.131     4.166    brain_inst/sram_address_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                          11.618    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.457ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.623%)  route 0.166ns (42.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 11.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.020    11.221    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.128    11.349 r  dsp_inst/maximum_seeker_inst/peak_reg[6]/Q
                         net (fo=1, routed)           0.166    11.515    brain_inst/Q[6]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.098    11.613 r  brain_inst/sram_address_o[6]_i_1/O
                         net (fo=1, routed)           0.000    11.613    brain_inst/sram_address_o[6]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[6]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121     4.156    brain_inst/sram_address_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.156    
                         arrival time                          11.613    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.465ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.354%)  route 0.224ns (54.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 11.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.020    11.221    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X35Y31         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    11.362 r  dsp_inst/maximum_seeker_inst/peak_reg[7]/Q
                         net (fo=1, routed)           0.224    11.586    brain_inst/Q[7]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.045    11.631 r  brain_inst/sram_address_o[7]_i_1/O
                         net (fo=1, routed)           0.000    11.631    brain_inst/sram_address_o[7]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[7]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.131     4.166    brain_inst/sram_address_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                          11.631    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.469ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.908%)  route 0.211ns (53.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.227ns = ( 11.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.027    11.227    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X32Y30         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141    11.368 r  dsp_inst/maximum_seeker_inst/peak_reg[2]/Q
                         net (fo=1, routed)           0.211    11.579    brain_inst/Q[2]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.045    11.624 r  brain_inst/sram_address_o[2]_i_1/O
                         net (fo=1, routed)           0.000    11.624    brain_inst/sram_address_o[2]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[2]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120     4.155    brain_inst/sram_address_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.155    
                         arrival time                          11.624    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.488ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.113%)  route 0.192ns (47.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 3.863 - 5.000 ) 
    Source Clock Delay      (SCD):    1.243ns = ( 11.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.043    11.243    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X34Y29         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164    11.407 r  dsp_inst/maximum_seeker_inst/peak_reg[0]/Q
                         net (fo=1, routed)           0.192    11.599    brain_inst/Q[0]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.045    11.644 r  brain_inst/sram_address_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.644    brain_inst/sram_address_o[0]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854     3.863    brain_inst/clk_o
    SLICE_X34Y31         FDRE                                         r  brain_inst/sram_address_o_reg[0]/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty            0.172     4.035    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121     4.156    brain_inst/sram_address_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.156    
                         arrival time                          11.644    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.505ns  (arrival time - required time)
  Source:                 dsp_inst/maximum_seeker_inst/peak_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brain_inst/sram_address_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_o_clk_wiz_0 rise@5.000ns - clk_i rise@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.107%)  route 0.217ns (53.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 3.864 - 5.000 ) 
    Source Clock Delay      (SCD):    1.230ns = ( 11.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201    10.201 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          1.029    11.230    dsp_inst/maximum_seeker_inst/clk_i
    SLICE_X37Y33         FDRE                                         r  dsp_inst/maximum_seeker_inst/peak_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    11.371 r  dsp_inst/maximum_seeker_inst/peak_reg[8]/Q
                         net (fo=1, routed)           0.217    11.588    brain_inst/Q[8]
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.045    11.633 r  brain_inst/sram_address_o[8]_i_1/O
                         net (fo=1, routed)           0.000    11.633    brain_inst/sram_address_o[8]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  brain_inst/sram_address_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                  IBUF                         0.000     5.000 r  clk_i_IBUF_inst/O
                         net (fo=24, routed)          0.480     5.480    clk_wiz_0_inst/inst/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.476 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.981    clk_wiz_0_inst/inst/clk_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.010 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855     3.864    brain_inst/clk_o
    SLICE_X37Y31         FDRE                                         r  brain_inst/sram_address_o_reg[8]/C
                         clock pessimism              0.000     3.864    
                         clock uncertainty            0.172     4.036    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092     4.128    brain_inst/sram_address_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.128    
                         arrival time                          11.633    
  -------------------------------------------------------------------
                         slack                                  7.505    





