<stg><name>pointwise_conv2d_fix.4</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="12" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="13" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)

]]></Node>
<StgValue><ssdm name="input_depth_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="16">
<![CDATA[
:4  %tmp_s = zext i16 %input_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="16">
<![CDATA[
:5  %tmp_15 = zext i16 %input_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i16 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  %next_mul2 = add i32 %phi_mul1, %tmp_s

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:3  %exitcond3 = icmp eq i16 %out_d, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:4  %out_d_2 = add i16 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond3, label %4, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="16">
<![CDATA[
.preheader4.preheader:0  %tmp_16 = zext i16 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %SeparableConv2D_0_b_1 = getelementptr [16 x i13]* @SeparableConv2D_0_b_s, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="4">
<![CDATA[
.preheader4.preheader:2  %SeparableConv2D_0_b_2 = load i13* %SeparableConv2D_0_b_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="4">
<![CDATA[
.preheader4.preheader:2  %SeparableConv2D_0_b_2 = load i13* %SeparableConv2D_0_b_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="13">
<![CDATA[
.preheader4.preheader:3  %SeparableConv2D_0_b_3 = sext i13 %SeparableConv2D_0_b_2 to i16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="13">
<![CDATA[
.preheader4.preheader:4  %tmp_14 = sext i13 %SeparableConv2D_0_b_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader4:0  %out_h = phi i16 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i16 %out_h, %input_height_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader4:2  %out_h_2 = add i16 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_2"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:3  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:0  %tmp_17 = zext i16 %out_h to i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp = add i32 %phi_mul1, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp1 = mul i32 %tmp, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %out_w = phi i16 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i16 %out_w, %input_width_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:2  %out_w_2 = add i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_2"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond1, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_19 = zext i16 %out_w to i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_20 = add i32 %tmp1, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_22 = sext i32 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [12544 x i16]* %output_r, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %output_load_1 = phi i16 [ 0, %1 ], [ %tmp_27, %3 ]

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %in_d = phi i16 [ 0, %1 ], [ %in_d_1, %3 ]

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i32 [ 0, %1 ], [ %next_mul, %3 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:3  store i16 %output_load_1, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %exitcond = icmp eq i16 %in_d, %input_depth_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %in_d_1 = add i16 %in_d, 1

]]></Node>
<StgValue><ssdm name="in_d_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %._crit_edge, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %next_mul = add i32 %phi_mul, %tmp_s

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp2 = add i32 %phi_mul, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge:0  %tmp_1 = trunc i16 %output_load_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1  %tmp_23 = add i16 %SeparableConv2D_0_b_3, %output_load_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:2  %tmp_27_cast = add i15 %tmp_1, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:3  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge:4  %p_tmp_s = select i1 %tmp_2, i15 0, i15 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="p_tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp3 = mul i32 %tmp2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_24 = add i32 %tmp3, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_25 = sext i32 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %SeparableConv2D_0_m_1 = getelementptr [784 x i16]* @SeparableConv2D_0_m_s, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_m_1"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="10">
<![CDATA[
:6  %SeparableConv2D_0_m_2 = load i16* %SeparableConv2D_0_m_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_m_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="10">
<![CDATA[
:6  %SeparableConv2D_0_m_2 = load i16* %SeparableConv2D_0_m_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_m_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="16">
<![CDATA[
:7  %tmp_33_cast = sext i16 %SeparableConv2D_0_m_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:8  %tmp_26 = mul i28 %tmp_33_cast, -1770

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_18 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %tmp_26, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="14">
<![CDATA[
:10  %tmp_21 = sext i14 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %tmp_27 = add i16 %output_load_1, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:5  %p_tmp_cast = zext i15 %p_tmp_s to i16

]]></Node>
<StgValue><ssdm name="p_tmp_cast"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
._crit_edge:6  store i16 %p_tmp_cast, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
