<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>
defines: 
time_elapsed: 1.848s
ram usage: 39852 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp635fepz8/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:24</a>: No timescale set for &#34;mod1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:28</a>: No timescale set for &#34;mod2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:32</a>: No timescale set for &#34;mod3&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:38</a>: No timescale set for &#34;mod4&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:45</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:45</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:24</a>: Compile module &#34;work@mod1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:28</a>: Compile module &#34;work@mod2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:32</a>: Compile module &#34;work@mod3&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:38</a>: Compile module &#34;work@mod4&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:24</a>: Top level module &#34;work@mod1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:28</a>: Top level module &#34;work@mod2&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:32</a>: Top level module &#34;work@mod3&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v:45</a>: Top level module &#34;work@main&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 4.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 9
+ cat /tmpfs/tmp/tmp635fepz8/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mod1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp635fepz8/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp635fepz8/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mod1)
 |vpiName:work@mod1
 |uhdmallPackages:
 \_package: builtin, parent:work@mod1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:45, parent:work@mod1
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:55
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:56
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (error), line:56
           |vpiName:error
           |vpiFullName:work@main.error
         |vpiRhs:
         \_constant: , line:56
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:57
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val1), line:57
           |vpiName:val1
           |vpiFullName:work@main.val1
         |vpiRhs:
         \_constant: , line:57
           |vpiConstType:5
           |vpiDecompile:32&#39;h11223344
           |vpiSize:32
           |HEX:32&#39;h11223344
       |vpiStmt:
       \_delay_control: , line:58
         |#1
         |vpiStmt:
         \_if_stmt: , line:58
           |vpiCondition:
           \_operation: , line:58
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (out1), line:58
               |vpiName:out1
               |vpiFullName:work@main.out1
             |vpiOperand:
             \_constant: , line:58
               |vpiConstType:5
               |vpiDecompile:32&#39;h11223344
               |vpiSize:32
               |HEX:32&#39;h11223344
           |vpiStmt:
           \_begin: , line:59
             |vpiFullName:work@main
             |vpiStmt:
             \_sys_func_call: ($display), line:60
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:60
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED - module 3.12A - Ordered module port list failed&#34;
                 |vpiSize:57
                 |STRING:&#34;FAILED - module 3.12A - Ordered module port list failed&#34;
             |vpiStmt:
             \_assignment: , line:61
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (error), line:61
                 |vpiName:error
                 |vpiFullName:work@main.error
               |vpiRhs:
               \_constant: , line:61
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
       |vpiStmt:
       \_assignment: , line:63
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val2), line:63
           |vpiName:val2
           |vpiFullName:work@main.val2
         |vpiRhs:
         \_constant: , line:63
           |vpiConstType:5
           |vpiDecompile:32&#39;h44332211
           |vpiSize:32
           |HEX:32&#39;h44332211
       |vpiStmt:
       \_delay_control: , line:64
         |#1
         |vpiStmt:
         \_if_stmt: , line:64
           |vpiCondition:
           \_operation: , line:64
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (out2), line:64
               |vpiName:out2
               |vpiFullName:work@main.out2
             |vpiOperand:
             \_constant: , line:64
               |vpiConstType:5
               |vpiDecompile:32&#39;h44332211
               |vpiSize:32
               |HEX:32&#39;h44332211
           |vpiStmt:
           \_begin: , line:65
             |vpiFullName:work@main
             |vpiStmt:
             \_sys_func_call: ($display), line:66
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:66
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED -module 3.12A -named module port list (.x(a)) failed&#34;
                 |vpiSize:61
                 |STRING:&#34;FAILED -module 3.12A -named module port list (.x(a)) failed&#34;
             |vpiStmt:
             \_assignment: , line:67
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (error), line:67
                 |vpiName:error
                 |vpiFullName:work@main.error
               |vpiRhs:
               \_constant: , line:67
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
       |vpiStmt:
       \_if_stmt: , line:69
         |vpiCondition:
         \_operation: , line:69
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (error), line:69
             |vpiName:error
             |vpiFullName:work@main.error
           |vpiOperand:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_sys_func_call: ($display), line:70
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:70
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (out1), line:47
     |vpiName:out1
     |vpiFullName:work@main.out1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (out2), line:47
     |vpiName:out2
     |vpiFullName:work@main.out2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (val1), line:48
     |vpiName:val1
     |vpiFullName:work@main.val1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (val2), line:48
     |vpiName:val2
     |vpiFullName:work@main.val2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (error), line:49
     |vpiName:error
     |vpiFullName:work@main.error
     |vpiNetType:48
 |uhdmallModules:
 \_module: work@mod1, file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:24, parent:work@mod1
   |vpiDefName:work@mod1
   |vpiFullName:work@mod1
 |uhdmallModules:
 \_module: work@mod2, file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:28, parent:work@mod1
   |vpiDefName:work@mod2
   |vpiFullName:work@mod2
 |uhdmallModules:
 \_module: work@mod3, file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:32, parent:work@mod1
   |vpiDefName:work@mod3
   |vpiFullName:work@mod3
   |vpiPort:
   \_port: (a), line:32
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:32
         |vpiName:a
         |vpiFullName:work@mod3.a
   |vpiPort:
   \_port: (b), line:32
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:32
         |vpiName:b
         |vpiFullName:work@mod3.b
   |vpiNet:
   \_logic_net: (a), line:32
   |vpiNet:
   \_logic_net: (b), line:32
 |uhdmallModules:
 \_module: work@mod4, file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:38, parent:work@mod1
   |vpiDefName:work@mod4
   |vpiFullName:work@mod4
   |vpiPort:
   \_port: (ident1), line:38
     |vpiName:ident1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ident1), line:38
         |vpiName:ident1
         |vpiFullName:work@mod4.ident1
   |vpiPort:
   \_port: (out1), line:38
     |vpiName:out1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out1), line:42
         |vpiName:out1
         |vpiFullName:work@mod4.out1
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:42
     |vpiRhs:
     \_ref_obj: (ident1), line:42
       |vpiName:ident1
       |vpiFullName:work@mod4.ident1
     |vpiLhs:
     \_ref_obj: (out1), line:42
       |vpiName:out1
       |vpiFullName:work@mod4.out1
   |vpiNet:
   \_logic_net: (out1), line:42
   |vpiNet:
   \_logic_net: (ident1), line:38
 |uhdmtopModules:
 \_module: work@mod1 (work@mod1), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:24
   |vpiDefName:work@mod1
   |vpiName:work@mod1
 |uhdmtopModules:
 \_module: work@mod2 (work@mod2), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:28
   |vpiDefName:work@mod2
   |vpiName:work@mod2
 |uhdmtopModules:
 \_module: work@mod3 (work@mod3), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:32
   |vpiDefName:work@mod3
   |vpiName:work@mod3
   |vpiPort:
   \_port: (a), line:32, parent:work@mod3
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:32, parent:work@mod3
         |vpiName:a
         |vpiFullName:work@mod3.a
   |vpiPort:
   \_port: (b), line:32, parent:work@mod3
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:32, parent:work@mod3
         |vpiName:b
         |vpiFullName:work@mod3.b
   |vpiNet:
   \_logic_net: (a), line:32, parent:work@mod3
   |vpiNet:
   \_logic_net: (b), line:32, parent:work@mod3
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:45
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@mod4 (inst1), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:51, parent:work@main
     |vpiDefName:work@mod4
     |vpiName:inst1
     |vpiFullName:work@main.inst1
     |vpiPort:
     \_port: (ident1), line:38, parent:inst1
       |vpiName:ident1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (val1)
         |vpiName:val1
         |vpiActual:
         \_logic_net: (val1), line:48, parent:work@main
           |vpiName:val1
           |vpiFullName:work@main.val1
           |vpiNetType:48
           |vpiRange:
           \_range: , line:48
             |vpiLeftRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (ident1), line:38, parent:inst1
           |vpiName:ident1
           |vpiFullName:work@main.inst1.ident1
           |vpiRange:
           \_range: , line:39
             |vpiLeftRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (out1), line:38, parent:inst1
       |vpiName:out1
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out1)
         |vpiName:out1
         |vpiActual:
         \_logic_net: (out1), line:47, parent:work@main
           |vpiName:out1
           |vpiFullName:work@main.out1
           |vpiNetType:1
           |vpiRange:
           \_range: , line:47
             |vpiLeftRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out1), line:42, parent:inst1
           |vpiName:out1
           |vpiFullName:work@main.inst1.out1
           |vpiNetType:1
           |vpiRange:
           \_range: , line:42
             |vpiLeftRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (out1), line:42, parent:inst1
     |vpiNet:
     \_logic_net: (ident1), line:38, parent:inst1
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:45
   |vpiModule:
   \_module: work@mod4 (inst2), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:52, parent:work@main
     |vpiDefName:work@mod4
     |vpiName:inst2
     |vpiFullName:work@main.inst2
     |vpiPort:
     \_port: (ident1), line:38, parent:inst2
       |vpiName:ident1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (val2), line:52
         |vpiName:val2
         |vpiActual:
         \_logic_net: (val2), line:48, parent:work@main
           |vpiName:val2
           |vpiFullName:work@main.val2
           |vpiNetType:48
           |vpiRange:
           \_range: , line:48
             |vpiLeftRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (ident1), line:38, parent:inst2
           |vpiName:ident1
           |vpiFullName:work@main.inst2.ident1
           |vpiRange:
           \_range: , line:39
             |vpiLeftRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (out1), line:38, parent:inst2
       |vpiName:out1
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out2), line:52
         |vpiName:out2
         |vpiActual:
         \_logic_net: (out2), line:47, parent:work@main
           |vpiName:out2
           |vpiFullName:work@main.out2
           |vpiNetType:1
           |vpiRange:
           \_range: , line:47
             |vpiLeftRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out1), line:42, parent:inst2
           |vpiName:out1
           |vpiFullName:work@main.inst2.out1
           |vpiNetType:1
           |vpiRange:
           \_range: , line:42
             |vpiLeftRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (out1), line:42, parent:inst2
     |vpiNet:
     \_logic_net: (ident1), line:38, parent:inst2
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/module3.12A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/module3.12A.v</a>, line:45
   |vpiNet:
   \_logic_net: (out1), line:47, parent:work@main
   |vpiNet:
   \_logic_net: (out2), line:47, parent:work@main
   |vpiNet:
   \_logic_net: (val1), line:48, parent:work@main
   |vpiNet:
   \_logic_net: (val2), line:48, parent:work@main
   |vpiNet:
   \_logic_net: (error), line:49, parent:work@main
     |vpiName:error
     |vpiFullName:work@main.error
     |vpiNetType:48
Object: \work_mod1 of type 3000
Object: \work_mod1 of type 32
Object: \work_mod2 of type 32
Object: \work_mod3 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \a of type 36
Object: \b of type 36
Object: \work_main of type 32
Object: \inst1 of type 32
Object: \ident1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ident1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inst2 of type 32
Object: \ident1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ident1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \val1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \val2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \error of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 3
Object: \val1 of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>