// Seed: 1763067212
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri id_6,
    output wire id_7,
    input uwire id_8
);
  tri1 id_10 = 1 == (id_2);
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd50,
    parameter id_7 = 32'd48
) (
    output wand id_0,
    output tri id_1,
    input wor id_2,
    output tri1 id_3,
    input supply0 _id_4,
    output tri1 id_5
);
  wire _id_7;
  assign id_0 = -1;
  wire [-1 : ""] id_8;
  wire [-1 : id_7] id_9;
  wire id_10;
  logic id_11 = id_8;
  assign id_11[id_4] = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_5,
      id_1,
      id_2
  );
  wire id_12;
endmodule
