// Seed: 4020336152
module module_0;
  logic id_0;
  logic id_2;
endmodule
module module_1 (
    input id_0,
    input logic id_1
);
  assign id_2 = id_1;
  logic id_3 = (id_0);
  initial id_3 = id_0;
  logic id_4;
  logic id_5 = id_2;
  logic id_6;
  assign id_2 = 1 + id_2;
  timeprecision 1ps;
endmodule
