Functional test generation for delay faults in combinational circuits