WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3077757 heartbeat IPC: 3.249 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6156229 heartbeat IPC: 3.248 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 7694874 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 7694874 cumulative IPC: 3.249 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 12401080 heartbeat IPC: 1.601 cumulative IPC: 1.062 (Simulation time: 00 hr 01 min 08 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_28.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 21800215 heartbeat IPC: 1.064 cumulative IPC: 1.063 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 31193721 heartbeat IPC: 1.065 cumulative IPC: 1.064 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 40644582 heartbeat IPC: 1.058 cumulative IPC: 1.062 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 50039341 heartbeat IPC: 1.064 cumulative IPC: 1.063 (Simulation time: 00 hr 03 min 50 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_28.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000001 cycles: 59451519 heartbeat IPC: 1.062 cumulative IPC: 1.063 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 68857660 heartbeat IPC: 1.063 cumulative IPC: 1.063 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 78287488 heartbeat IPC: 1.06 cumulative IPC: 1.062 (Simulation time: 00 hr 05 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_28.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 87683112 heartbeat IPC: 1.064 cumulative IPC: 1.063 (Simulation time: 00 hr 06 min 32 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 97074749 heartbeat IPC: 1.065 cumulative IPC: 1.063 (Simulation time: 00 hr 07 min 12 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 94099112 cumulative IPC: 1.063 (Simulation time: 00 hr 07 min 33 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 94099112 cumulative IPC: 1.063 (Simulation time: 00 hr 07 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_28.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.063 instructions: 100000001 cycles: 94099112
CPU 0 Branch Prediction Accuracy: 90.5% MPKI: 30.97 Average ROB Occupancy at Mispredict: 14.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 24.8
BRANCH_CONDITIONAL: 6.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00066
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    2665417 HIT:    2665063 MISS:        354
LLC LOAD         ACCESS:    2650271 HIT:    2650057 MISS:        214
LLC RFO          ACCESS:       5516 HIT:       5379 MISS:        137
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       9615 HIT:       9615 MISS:          0
LLC TRANSLATION  ACCESS:         15 HIT:         12 MISS:          3
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 122.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27792853 HIT:   27650673 MISS:     142180
cpu0_DTLB LOAD         ACCESS:   27792853 HIT:   27650673 MISS:     142180
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.355 cycles
cpu0_ITLB TOTAL        ACCESS:       6993 HIT:       6556 MISS:        437
cpu0_ITLB LOAD         ACCESS:       6993 HIT:       6556 MISS:        437
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.526 cycles
cpu0_L1D TOTAL        ACCESS:   31817140 HIT:   26594199 MISS:    5222941
cpu0_L1D LOAD         ACCESS:   31747472 HIT:   26555404 MISS:    5192068
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      69652 HIT:      38794 MISS:      30858
cpu0_L1D TRANSLATION  ACCESS:         16 HIT:          1 MISS:         15
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 15.83 cycles
cpu0_L1I TOTAL        ACCESS:       7988 HIT:       7352 MISS:        636
cpu0_L1I LOAD         ACCESS:       7988 HIT:       7352 MISS:        636
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 18.59 cycles
cpu0_L2C TOTAL        ACCESS:    3119797 HIT:     463995 MISS:    2655802
cpu0_L2C LOAD         ACCESS:    3104041 HIT:     453770 MISS:    2650271
cpu0_L2C RFO          ACCESS:       5863 HIT:        347 MISS:       5516
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       9878 HIT:       9878 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         15 HIT:          0 MISS:         15
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 20.02 cycles
cpu0_STLB TOTAL        ACCESS:      76890 HIT:      76874 MISS:         16
cpu0_STLB LOAD         ACCESS:      76890 HIT:      76874 MISS:         16
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 282.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        287
  ROW_BUFFER_MISS:         67
 AVG DBUS CONGESTED CYCLE: 3.98
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
