
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.389508                       # Number of seconds simulated
sim_ticks                                389508097500                       # Number of ticks simulated
final_tick                               2580724315500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56389                       # Simulator instruction rate (inst/s)
host_op_rate                                    98114                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              219641448                       # Simulator tick rate (ticks/s)
host_mem_usage                                2206904                       # Number of bytes of host memory used
host_seconds                                  1773.38                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     173993441                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              3776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data              2880                       # Number of bytes read from this memory
system.physmem.bytes_read::total                 6656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         3776                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3776                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                 59                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                 45                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   104                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst                 9694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                 7394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                   17088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            9694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               9694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                9694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                7394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                  17088                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                         98.936467                       # Cycle average of tags in use
system.l2.total_refs                                0                       # Total number of references to valid blocks.
system.l2.sampled_refs                             99                       # Sample count of references to valid blocks.
system.l2.avg_refs                                  0                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst              58.956141                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              39.980325                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.057574                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.039043                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.096618                       # Average percentage of cache occupancy
system.l2.ReadReq_misses::cpu.inst                 59                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 40                       # number of ReadReq misses
system.l2.ReadReq_misses::total                    99                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data                5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  45                       # number of demand (read+write) misses
system.l2.demand_misses::total                    104                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 59                       # number of overall misses
system.l2.overall_misses::cpu.data                 45                       # number of overall misses
system.l2.overall_misses::total                   104                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      3105000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      2090000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         5195000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data       269500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        269500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       3105000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       2359500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          5464500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      3105000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      2359500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         5464500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               59                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data               40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                  99                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                59                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                45                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  104                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               59                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               45                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 104                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total                  1                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52627.118644                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data        52250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52474.747475                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data        53900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        53900                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52627.118644                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52433.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52543.269231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52627.118644                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52433.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52543.269231                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst            59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total               99                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               104                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              104                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      2384500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      1600000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      3984500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data       208500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       208500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      2384500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      1808500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      4193000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      2384500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      1808500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      4193000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total             1                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40415.254237                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40247.474747                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        41700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41700                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40415.254237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40188.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40317.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40415.254237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40188.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40317.307692                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                21060109                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21060109                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2060990                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14912084                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14824348                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.411645                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        779016195                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21734279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101509176                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21060109                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14824348                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     180667225                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4121980                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              574544895                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  20172270                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    10                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          779007389                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.225615                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.417987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                603251645     77.44%     77.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                175755744     22.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            779007389                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.027034                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.130304                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                146250151                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             455496137                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 136232266                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              38967842                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2060990                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              175200111                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2060990                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                200478811                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               401770813                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  51463249                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             123233525                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              174696775                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               40773228                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           233744784                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             440381392                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        440381392                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             232636640                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1108142                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 123351418                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             17561666                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4956418                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  173993442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 173993442                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     779007389                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.223353                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.416493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           605013947     77.66%     77.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           173993442     22.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       779007389                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            189479      0.11%      0.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151285879     86.95%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17561666     10.09%     97.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4956418      2.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173993442                       # Type of FU issued
system.cpu.iq.rate                           0.223350                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1126994272                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         173993442                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    173993441                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              173803963                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2060990                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                57641819                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              12219433                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           173993442                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             47618                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              17561666                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4956418                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1575000                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       485990                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2060990                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             173993441                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17561666                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     22518084                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 21060097                       # Number of branches executed
system.cpu.iew.exec_stores                    4956418                       # Number of stores executed
system.cpu.iew.exec_rate                     0.223350                       # Inst execution rate
system.cpu.iew.wb_sent                      173993441                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     173993441                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.223350                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.branchMispredicts           2060990                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    776946399                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.223945                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.416886                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    602952958     77.61%     77.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    173993441     22.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    776946399                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              173993441                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       22518084                       # Number of memory references committed
system.cpu.commit.loads                      17561666                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   21060097                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 173487666                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             173993441                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    776946399                       # The number of ROB reads
system.cpu.rob.rob_writes                   350047873                       # The number of ROB writes
system.cpu.timesIdled                              91                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            8806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     173993441                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               7.790162                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.790162                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.128367                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.128367                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                376151884                       # number of integer regfile reads
system.cpu.int_regfile_writes               232636641                       # number of integer regfile writes
system.cpu.misc_regfile_reads                62794569                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 58.956139                       # Cycle average of tags in use
system.cpu.icache.total_refs                 20172209                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     59                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               341901.847458                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      58.956139                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.230297                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.230297                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     20172209                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20172209                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      20172209                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20172209                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     20172209                       # number of overall hits
system.cpu.icache.overall_hits::total        20172209                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           61                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           61                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           61                       # number of overall misses
system.cpu.icache.overall_misses::total            61                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      3384500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3384500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      3384500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3384500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      3384500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3384500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     20172270                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20172270                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     20172270                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20172270                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     20172270                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20172270                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55483.606557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55483.606557                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55483.606557                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55483.606557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55483.606557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55483.606557                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           59                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      3164000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3164000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      3164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      3164000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3164000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53627.118644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53627.118644                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53627.118644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53627.118644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53627.118644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53627.118644                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tagsinuse                 44.980050                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 22518039                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                     45                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               500400.866667                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data      44.980050                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.175703                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.175703                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     17561626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17561626                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4956413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4956413                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      22518039                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22518039                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22518039                       # number of overall hits
system.cpu.dcache.overall_hits::total        22518039                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           40                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            40                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           45                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             45                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           45                       # number of overall misses
system.cpu.dcache.overall_misses::total            45                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      2210000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2210000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data       284500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       284500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      2494500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2494500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      2494500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2494500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     17561666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17561666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4956418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4956418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     22518084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22518084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     22518084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22518084                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        55250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        55250                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        56900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        56900                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55433.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55433.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55433.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55433.333333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           40                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      2130000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2130000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       274500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       274500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      2404500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2404500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      2404500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2404500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        53250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        53250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        54900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54900                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53433.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53433.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53433.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53433.333333                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
