Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 11 21:49:03 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_csn
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #1                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     1.782 |                                                                                                                                            7.739 |                     0.787 |
| Logic Delay               | 0.094(6%)                 | 2.931(38%)                                                                                                                                       | 0.096(13%)                |
| Net Delay                 | 1.688(94%)                | 4.808(62%)                                                                                                                                       | 0.691(87%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                           -0.107 |                    -0.686 |
| Slack                     |                       inf |                                                                                                                                           -4.283 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 4% x 0%                                                                                                                                          | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              296 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               34 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[69]/C     | sr_p.sr_1_fast[68]/C                                                                                                                             | sr_p.sr_1[166]/C          |
| End Point Pin             | sr_p.sr_1_fast[68]/D      | sr_p.sr_1[166]/D                                                                                                                                 | delay_block[0][166]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                 Path #2                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                  3.572 |                     0.000 |
| Path Delay                |                     1.782 |                                                                                                                                  7.670 |                     0.413 |
| Logic Delay               | 0.094(6%)                 | 2.456(33%)                                                                                                                             | 0.095(24%)                |
| Net Delay                 | 1.688(94%)                | 5.214(67%)                                                                                                                             | 0.318(76%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                 -0.160 |                    -0.611 |
| Slack                     |                       inf |                                                                                                                                 -4.267 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                        | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 4% x 1%                                                                                                                                | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                 | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                    283 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                      0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                      0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                      0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                      0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                           | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                     25 |                         0 |
| Routes                    |                         1 |                                                                                                                                     25 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                    | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                    | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                   | None                      |
| BRAM                      | None                      | None                                                                                                                                   | None                      |
| IO Crossings              |                         0 |                                                                                                                                      0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                      0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                      0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                     37 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                      0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                      0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                 | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[69]/C     | sr_p.sr_1_fast[68]/C                                                                                                                   | sr_p.sr_1[213]/C          |
| End Point Pin             | sr_p.sr_1_fast[68]/D      | sr_p.sr_1[213]/D                                                                                                                       | delay_block[0][213]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #3                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     1.782 |                                                                                                                                       7.671 |                     0.680 |
| Logic Delay               | 0.094(6%)                 | 2.787(37%)                                                                                                                                  | 0.096(15%)                |
| Net Delay                 | 1.688(94%)                | 4.884(63%)                                                                                                                                  | 0.584(85%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                      -0.157 |                    -0.618 |
| Slack                     |                       inf |                                                                                                                                      -4.265 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 4% x 1%                                                                                                                                     | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                         289 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         0 |                                                                                                                                           0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                          34 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[69]/C     | sr_p.sr_1_fast[68]/C                                                                                                                        | sr_p.sr_1[193]/C          |
| End Point Pin             | sr_p.sr_1_fast[68]/D      | sr_p.sr_1[193]/D                                                                                                                            | delay_block[0][193]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #4                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     1.782 |                                                                                                                                            7.671 |                     0.392 |
| Logic Delay               | 0.094(6%)                 | 2.636(35%)                                                                                                                                       | 0.095(25%)                |
| Net Delay                 | 1.688(94%)                | 5.035(65%)                                                                                                                                       | 0.297(75%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                           -0.157 |                    -0.614 |
| Slack                     |                       inf |                                                                                                                                           -4.265 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 4% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              298 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               37 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[69]/C     | sr_p.sr_1_fast[68]/C                                                                                                                             | sr_p.sr_1[231]/C          |
| End Point Pin             | sr_p.sr_1_fast[68]/D      | sr_p.sr_1[231]/D                                                                                                                                 | delay_block[0][231]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #5                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.338 |                                                                                                                                                      7.680 |                     0.514 |
| Logic Delay               | 0.098(29%)                | 2.992(39%)                                                                                                                                                 | 0.096(19%)                |
| Net Delay                 | 0.240(71%)                | 4.688(61%)                                                                                                                                                 | 0.418(81%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                                     -0.146 |                    -0.643 |
| Slack                     |                       inf |                                                                                                                                                     -4.263 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 7% x 1%                                                                                                                                                    | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                        288 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                         37 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[211]/C    | sr_p.sr_1[210]/C                                                                                                                                           | sr_p.sr_1[110]/C          |
| End Point Pin             | sr_p.sr_1[210]/D          | sr_p.sr_1[110]/D                                                                                                                                           | delay_block[0][110]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                           Path #6                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.338 |                                                                                                                                                      7.680 |                     0.583 |
| Logic Delay               | 0.098(29%)                | 2.989(39%)                                                                                                                                                 | 0.096(17%)                |
| Net Delay                 | 0.240(71%)                | 4.691(61%)                                                                                                                                                 | 0.487(83%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                                     -0.146 |                    -0.640 |
| Slack                     |                       inf |                                                                                                                                                     -4.263 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 7% x 1%                                                                                                                                                    | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                        288 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                         29 |                         0 |
| Routes                    |                         1 |                                                                                                                                                         29 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                          0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                         37 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[211]/C    | sr_p.sr_1[210]/C                                                                                                                                           | sr_p.sr_1[123]/C          |
| End Point Pin             | sr_p.sr_1[210]/D          | sr_p.sr_1[123]/D                                                                                                                                           | delay_block[0][123]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #7                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     1.782 |                                                                                                                                       7.664 |                     0.768 |
| Logic Delay               | 0.094(6%)                 | 2.787(37%)                                                                                                                                  | 0.097(13%)                |
| Net Delay                 | 1.688(94%)                | 4.877(63%)                                                                                                                                  | 0.671(87%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                      -0.151 |                    -0.630 |
| Slack                     |                       inf |                                                                                                                                      -4.252 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 4% x 1%                                                                                                                                     | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                         289 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         0 |                                                                                                                                           0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                          34 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[69]/C     | sr_p.sr_1_fast[68]/C                                                                                                                        | sr_p.sr_1[206]/C          |
| End Point Pin             | sr_p.sr_1_fast[68]/D      | sr_p.sr_1[206]/D                                                                                                                            | delay_block[0][206]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #8                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.338 |                                                                                                                                            7.700 |                     0.751 |
| Logic Delay               | 0.098(29%)                | 3.146(41%)                                                                                                                                       | 0.095(13%)                |
| Net Delay                 | 0.240(71%)                | 4.554(59%)                                                                                                                                       | 0.656(87%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                           -0.112 |                    -0.679 |
| Slack                     |                       inf |                                                                                                                                           -4.249 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 4% x 1%                                                                                                                                          | 2% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                              230 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                               35 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[211]/C    | sr_p.sr_1[210]/C                                                                                                                                 | sr_p.sr_1[142]/C          |
| End Point Pin             | sr_p.sr_1[210]/D          | sr_p.sr_1[142]/D                                                                                                                                 | delay_block[0][142]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #9                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     1.782 |                                                                                                                                       7.654 |                     0.757 |
| Logic Delay               | 0.094(6%)                 | 2.976(39%)                                                                                                                                  | 0.095(13%)                |
| Net Delay                 | 1.688(94%)                | 4.678(61%)                                                                                                                                  | 0.662(87%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                      -0.158 |                    -0.624 |
| Slack                     |                       inf |                                                                                                                                      -4.249 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 4% x 0%                                                                                                                                     | 3% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                         292 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         0 |                                                                                                                                           0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                          34 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[69]/C     | sr_p.sr_1_fast[68]/C                                                                                                                        | sr_p.sr_1[181]/C          |
| End Point Pin             | sr_p.sr_1_fast[68]/D      | sr_p.sr_1[181]/D                                                                                                                            | delay_block[0][181]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                     Path #10                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     1.782 |                                                                                                                                            7.647 |                     0.887 |
| Logic Delay               | 0.094(6%)                 | 2.935(39%)                                                                                                                                       | 0.097(11%)                |
| Net Delay                 | 1.688(94%)                | 4.712(61%)                                                                                                                                       | 0.790(89%)                |
| Clock Skew                |                    -0.427 |                                                                                                                                           -0.159 |                    -0.631 |
| Slack                     |                       inf |                                                                                                                                           -4.243 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 4% x 1%                                                                                                                                          | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              290 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               34 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[69]/C     | sr_p.sr_1_fast[68]/C                                                                                                                             | sr_p.sr_1[205]/C          |
| End Point Pin             | sr_p.sr_1_fast[68]/D      | sr_p.sr_1[205]/D                                                                                                                                 | delay_block[0][205]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 3 | 4 | 5 | 6 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 |
+-----------------+-------------+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.572ns     | 2 | 1 | 1 | 5 |  4 |  8 |  4 |  7 |  3 |  2 |  4 | 13 |  6 |  6 |  8 | 15 | 10 | 17 | 19 | 28 | 38 | 71 | 14 |
+-----------------+-------------+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 286 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+--------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
|  Instance |                            Module                            | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |    LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+--------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
| (top)     |                                                  wrapper_csn | 0.75 |           3.75 |            4276 | 0(0.0%) | 20(0.7%) | 204(6.8%) | 453(15.2%) | 1571(52.6%) | 739(24.7%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I022_O022_D000_CSN_VHDL-freq280retfan10000_rev_1 | 0.79 |           4.58 |            2888 | 0(0.0%) | 16(0.6%) | 204(7.1%) | 359(12.4%) | 1571(54.4%) | 739(25.6%) |          0 |   0 |    0 |    0 |    0 |
+-----------+--------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       112% | (CLEL_R_X62Y467,CLEL_R_X62Y467) | wrapper_csn(100%) |            0% |             6 | 100%         | NA         |  62% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                2 |       100% | (CLEL_R_X62Y462,CLEM_X64Y465)   | wrapper_csn(100%) |            0% |       4.99219 | 98%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       105% | (CLEM_X60Y461,CLEL_R_X60Y462)   | wrapper_csn(100%) |            0% |         5.125 | 100%         | 0%         |  20% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |       113% | (CLEL_R_X62Y467,CLEL_R_X62Y467) | wrapper_csn(100%) |            0% |             6 | 100%         | NA         |  62% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                0 |           0.005% | (CLEM_X60Y467,CLEM_X60Y467) | wrapper_csn(100%) |            0% |         4.125 | 100%         | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.019% | (CLEM_X60Y460,CLEM_X63Y463) | wrapper_csn(100%) |            0% |        5.1125 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Long   |                1 |           0.001% | (CLEM_X63Y462,CLEM_X64Y462) | wrapper_csn(100%) |            0% |       5.16667 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.005% | (CLEM_X60Y466,CLEM_X60Y468) | wrapper_csn(100%) |            0% |       4.33333 | 91%          | 0%         |  20% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.068% | (CLEM_X58Y452,CLEM_X65Y459) | wrapper_csn(100%) |            0% |       4.94744 | 94%          | 0%         |   8% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                1 |           0.013% | (CLEM_X60Y464,CLEM_X60Y467) | wrapper_csn(100%) |            0% |       4.71875 | 100%         | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                3 |           0.063% | (CLEM_X56Y460,CLEM_X63Y467) | wrapper_csn(100%) |            0% |       3.49574 | 69%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                2 |           0.031% | (CLEM_X58Y462,CLEM_X63Y467) | wrapper_csn(100%) |            0% |       4.78646 | 95%          | 0%         |  16% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEM_X66Y455   | 389             | 460          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X66Y454   | 389             | 461          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X66Y453   | 389             | 462          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X60Y451   | 363             | 464          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X66Y455 | 391             | 460          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X65Y453 | 386             | 462          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEM_X65Y454   | 384             | 461          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X65Y454 | 386             | 461          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y471 | 379             | 444          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y456 | 379             | 459          | 27%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEL_R_X62Y464 | 374             | 451          | 37%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y464   | 377             | 451          | 35%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y464   | 368             | 451          | 34%                  | wrapper_csn(100%) | Y                   |
| CLEM_X61Y463   | 368             | 452          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X60Y463 | 365             | 452          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X60Y464 | 365             | 451          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y461 | 379             | 454          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y463   | 377             | 452          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X62Y465 | 374             | 450          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X60Y465 | 365             | 450          | 31%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


