<profile>

<section name = "Vitis HLS Report for 'top_kernel'" level="0">
<item name = "Date">Fri Jan 23 18:03:11 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.277 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">78658, 78658, 0.787 ms, 0.787 ms, 78659, 78659, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112">top_kernel_Pipeline_VITIS_LOOP_16_2, 66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120">top_kernel_Pipeline_VITIS_LOOP_26_3, 107, 107, 1.070 us, 1.070 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130">top_kernel_Pipeline_VITIS_LOOP_38_5, 258, 258, 2.580 us, 2.580 us, 257, 257, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138">top_kernel_Pipeline_VITIS_LOOP_48_6, 259, 259, 2.590 us, 2.590 us, 257, 257, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_11_1">45312, 45312, 177, -, -, 256, no</column>
<column name="- VITIS_LOOP_33_4">33344, 33344, 521, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 234, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 3574, 3319, -</column>
<column name="Memory">22, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 149, -</column>
<column name="Register">-, -, 84, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">5, ~0, 2, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112">top_kernel_Pipeline_VITIS_LOOP_16_2, 0, 0, 34, 214, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120">top_kernel_Pipeline_VITIS_LOOP_26_3, 0, 0, 3397, 2658, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130">top_kernel_Pipeline_VITIS_LOOP_38_5, 0, 0, 36, 197, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138">top_kernel_Pipeline_VITIS_LOOP_48_6, 0, 1, 107, 250, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tmp_U">tmp_RAM_AUTO_1R1W, 22, 0, 0, 0, 16384, 24, 1, 393216</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_fu_162_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln22_fu_198_p2">+, 0, 0, 32, 25, 15</column>
<column name="add_ln33_fu_268_p2">+, 0, 0, 14, 7, 1</column>
<column name="sub_ln44_1_fu_323_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln44_fu_303_p2">-, 0, 0, 45, 1, 38</column>
<column name="and_ln22_fu_230_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln11_fu_156_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="icmp_ln33_fu_262_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="denom_1_fu_250_p3">select, 0, 0, 24, 1, 24</column>
<column name="scale_fu_343_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln22_fu_242_p3">select, 0, 0, 24, 1, 23</column>
<column name="xor_ln22_1_fu_236_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_fu_224_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">14, 3, 14, 42</column>
<column name="A_ce0">14, 3, 1, 3</column>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="i_fu_96">9, 2, 9, 18</column>
<column name="j_fu_108">9, 2, 7, 14</column>
<column name="tmp_address0">20, 4, 14, 56</column>
<column name="tmp_ce0">20, 4, 1, 4</column>
<column name="tmp_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="denom_1_reg_387">24, 0, 24, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_96">9, 0, 9, 0</column>
<column name="j_fu_108">7, 0, 7, 0</column>
<column name="scale_reg_401">17, 0, 17, 0</column>
<column name="tmp_4_reg_374">8, 0, 14, 6</column>
<column name="trunc_ln33_reg_395">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="A_address0">out, 14, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 24, ap_memory, A, array</column>
<column name="C_address0">out, 14, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_we0">out, 1, ap_memory, C, array</column>
<column name="C_d0">out, 24, ap_memory, C, array</column>
</table>
</item>
</section>
</profile>
