# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:26:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:26:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:26:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:26:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:26:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:26:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:26:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:26:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:26:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:26:24 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:26:25 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:26:25 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:26:25 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:26:25 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:26:25 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:26:25 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:26:25 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:26 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:26:26 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:26 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:26:26 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:26 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:26:26 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:26 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:26:26 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:26 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:26:26 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:26 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:26:26 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:26 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:26:26 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:26 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:26:26 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:26 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:26:27 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:27 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:26:27 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:27 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:26:27 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:26:27 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlft99bj2r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft99bj2r
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:50 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:29:50 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:50 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:29:50 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:50 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:29:51 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:51 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:29:51 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:51 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:29:51 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:51 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:29:51 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:51 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:29:51 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:51 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:29:51 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:51 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:29:51 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:52 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:29:52 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:52 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:29:52 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:52 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:29:52 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:52 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:29:52 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:52 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:29:52 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:52 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:29:53 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:53 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:29:53 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:53 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:29:53 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:53 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:29:53 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:53 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:29:53 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:53 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:29:53 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:54 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:29:54 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:54 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:29:54 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:54 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:29:54 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:54 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:29:54 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:54 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:29:54 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:54 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:29:55 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:55 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:29:55 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:55 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:29:55 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:55 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:29:55 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:55 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:29:55 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:55 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:29:55 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:56 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:29:56 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:56 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:29:56 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:56 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:29:56 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:56 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:29:56 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:56 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:29:56 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:57 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:29:57 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:57 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:29:57 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:29:59 on Dec 05,2021, Elapsed time: 0:03:32
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:29:59 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlftqv0m8r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqv0m8r
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:11 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:35:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:11 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:35:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:11 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:35:12 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:12 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:35:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:12 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:35:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:12 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:35:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:13 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:35:13 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:13 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:35:13 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:13 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:35:13 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:14 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:35:14 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:14 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:35:14 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:14 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:35:15 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:15 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:35:15 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:15 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:35:15 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:15 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:35:16 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:16 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:35:16 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:16 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:35:16 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:16 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:35:16 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:17 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:35:17 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:17 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:35:17 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:17 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:35:17 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:17 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:35:17 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:18 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:35:18 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:18 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:35:18 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:18 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:35:18 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:18 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:35:18 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:18 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:35:19 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:19 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:35:19 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:19 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:35:19 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:19 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:35:19 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:19 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:35:20 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:20 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:35:20 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:20 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:35:20 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:20 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:35:20 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:20 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:35:20 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:21 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:35:21 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:21 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:35:21 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:21 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:35:21 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:35:24 on Dec 05,2021, Elapsed time: 0:05:25
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:35:25 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlftk98vnc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk98vnc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MulLslLsr.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:07 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:36:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:07 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:36:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:08 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:36:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:08 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:36:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:08 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:36:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:08 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:36:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:08 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:36:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:09 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:36:09 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:09 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:36:09 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:09 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:36:09 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:10 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:36:10 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:10 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:36:10 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:10 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:36:10 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:10 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:36:11 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:11 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:36:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:11 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:36:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:11 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:36:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:11 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:36:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:11 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:36:12 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:36:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:36:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:36:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:36:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:36:13 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:36:13 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:36:13 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:36:13 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:36:13 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:36:14 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:36:14 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:36:14 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:36:14 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:36:14 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:15 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:36:15 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:15 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:36:15 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:15 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:36:15 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:15 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:36:15 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:15 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:36:15 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:36:17 on Dec 05,2021, Elapsed time: 0:00:52
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:36:18 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlftc54w3e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc54w3e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:39:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:39:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:39:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:39:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:05 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:39:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:06 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:39:06 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:06 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:39:06 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:06 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:39:06 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:06 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:39:06 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:06 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:39:06 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:06 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:39:07 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:39:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:39:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:39:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:39:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:07 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:39:08 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:08 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:39:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:08 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:39:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:08 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:39:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:08 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:39:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:08 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:39:08 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:08 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:39:09 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:09 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:39:09 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:09 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:39:09 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:09 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:39:09 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:09 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:39:09 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:09 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:39:09 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:10 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:39:10 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:10 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:39:10 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:10 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:39:10 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:10 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:39:10 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:10 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:39:10 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:10 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:39:11 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:11 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:39:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:11 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:39:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:11 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:39:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:11 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:39:11 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:12 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:39:12 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:39:14 on Dec 05,2021, Elapsed time: 0:02:56
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:39:14 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlft9gqrhr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9gqrhr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 11500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 12500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 13500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 14500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 15500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 16500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 17500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 18500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 19500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 20500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 21500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 23500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 24500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 25500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 26500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 28500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 29500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 30500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 31500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 33500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 34500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 35500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 36500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 38500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 39500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 40500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 41500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 43500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 44500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 45500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 46500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 48500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 49500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 50500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 51500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 52500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 53500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 54500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 55500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 56500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 58500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 59500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 60500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 61500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 63500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 64500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 65500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 66500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 68500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 69500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 70500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 71500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 73500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 74500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 75500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 76500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 78500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 79500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 80500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 81500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 83500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 84500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 85500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 86500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 88500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 89500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 90500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 91500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 93500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 94500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 95500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 96500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 98500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 99500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 100500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 101500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 103500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 104500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 105500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 106500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 108500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 109500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 110500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 111500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 113500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 114500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 115500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 116500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 118500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 119500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 120500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 121500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 123500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 124500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 125500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 126500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 128500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 129500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 130500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 131500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 133500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 134500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 135500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 136500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 138500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 139500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 140500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 141500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 143500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 144500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 145500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 146500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 148500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 149500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 150500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 151500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 153500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 154500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 155500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 156500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 158500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 159500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 160500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 161500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 163500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 164500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 165500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 166500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 168500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 169500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 170500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 171500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 173500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 174500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 175500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 176500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 178500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 179500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 180500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 181500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 183500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 184500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 185500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 186500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 188500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 189500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 190500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 191500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 193500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 194500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 195500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 196500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 198500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 199500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 200500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 201500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 203500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 204500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 205500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 206500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 208500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 209500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 210500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 211500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 213500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 214500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 215500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 216500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 218500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 219500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 220500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 221500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 223500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 224500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 225500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 226500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 228500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 229500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 230500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 231500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 233500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 234500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 235500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 236500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 238500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 239500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 240500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 241500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 243500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 244500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 245500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 246500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 248500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 249500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 250500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 251500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 253500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 254500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 255500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 256500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 258500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 259500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 260500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 261500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 263500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 264500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 265500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 266500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 268500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 269500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 270500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 271500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 273500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 274500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 275500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 276500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 278500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 279500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 280500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 281500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 283500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 284500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 285500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 286500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 288500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 289500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 290500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 291500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 293500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 294500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 295500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 296500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 298500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 299500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 300500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 301500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 303500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 304500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 305500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 306500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 308500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 309500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 310500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 311500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 313500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 314500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 315500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 316500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 318500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 319500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 320500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 321500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 323500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 324500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 325500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 326500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 328500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 329500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 330500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 331500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 333500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 334500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 335500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 336500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 338500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 339500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 340500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 341500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 343500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 344500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 345500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 346500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 348500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 349500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 350500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 351500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 353500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 354500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 355500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 356500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 358500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 359500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 360500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 361500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 363500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 364500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 365500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 366500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 368500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 369500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 370500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 371500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 373500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 374500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 375500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 376500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 378500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 379500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 380500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 381500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 383500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 384500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 385500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 386500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 388500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 389500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 390500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 391500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 393500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 394500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 395500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 396500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 398500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 399500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 400500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 401500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 403500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 404500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 405500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 406500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 408500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 409500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 410500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 411500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 413500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 414500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 415500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 416500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 418500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 419500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 420500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 421500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 423500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 424500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 425500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 426500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 428500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 429500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 430500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 431500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 433500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 434500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 435500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 436500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 438500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 439500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 440500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 441500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 443500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 444500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 445500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 446500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 448500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 449500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 450500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 451500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 453500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 454500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 455500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 456500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 458500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 459500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 460500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 461500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 463500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 464500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 465500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 466500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 468500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 469500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 470500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 471500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 473500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 474500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 475500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 476500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 478500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 479500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 480500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 481500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 483500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 484500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 485500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 486500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 488500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 489500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 490500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 491500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 493500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 494500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 495500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 496500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 498500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 499500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 500500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 501500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 503500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 504500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 505500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 506500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 508500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 509500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 510500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 511500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 512500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 513500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 514500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 515500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 516500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 517500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 518500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 519500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 520500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 521500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 522500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 523500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 524500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 525500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 526500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 527500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 528500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 529500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 530500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 531500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 532500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 533500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 534500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 535500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 536500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 537500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 538500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 539500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 540500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 541500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 542500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 543500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 544500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 545500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 546500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 547500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 548500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 549500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 550500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 551500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 552500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 553500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 554500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 555500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 556500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 557500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 558500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 559500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 560500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 561500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 562500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 563500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 564500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 565500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 566500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 567500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 568500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 569500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 570500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 571500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 572500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 573500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 574500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 575500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 576500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 577500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 578500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 579500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 580500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 581500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 582500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 583500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 584500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 585500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 586500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 587500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 588500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 589500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 590500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 591500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 592500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 593500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 594500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 595500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:00 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:40:00 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:00 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:40:00 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:00 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:40:01 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:01 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:40:01 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:01 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:40:01 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:01 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:40:01 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:01 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:40:01 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:02 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:40:02 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:02 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:40:02 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:02 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:40:02 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:02 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:40:02 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:02 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:40:03 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:03 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:40:03 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:03 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:40:03 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:03 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:40:03 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:03 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:40:03 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:03 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:40:03 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:03 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:40:04 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:04 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:40:04 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:04 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:40:04 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:04 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:40:04 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:04 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:40:04 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:04 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:40:04 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:05 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:40:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:05 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:40:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:05 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:40:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:05 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:40:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:05 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:40:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:05 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:40:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:06 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:40:06 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:06 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:40:06 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:06 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:40:06 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:06 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:40:06 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:06 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:40:07 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:07 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:40:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:07 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:40:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:07 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:40:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:07 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:40:07 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:40:09 on Dec 05,2021, Elapsed time: 0:00:55
# Errors: 585, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:40:09 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlftw9afyx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw9afyx
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 11500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 12500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 13500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 14500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 15500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 16500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 17500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 18500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 19500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 20500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 21500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 23500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 24500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 25500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 26500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 28500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 29500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
# ** Error: Assertion error.
#    Time: 30500 ns  Scope: CPU_ARM64bit_testbench.dut.instruction_logic.fecthInstruction File: ./instructmem.sv Line: 38
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:36 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:45:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:36 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:45:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:37 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:45:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:37 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:45:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:37 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:45:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:37 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:45:38 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:38 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:45:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:38 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:45:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:38 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:45:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:38 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:45:39 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:39 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:45:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:39 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:45:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:39 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:45:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:40 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:45:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:40 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:45:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:40 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:45:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:40 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:45:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:41 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:45:41 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:41 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:45:41 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:41 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:45:41 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:41 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:45:41 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:41 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:45:42 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:42 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:45:42 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:42 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:45:42 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:42 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:45:42 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:42 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:45:43 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:43 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:45:43 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:43 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:45:43 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:43 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:45:43 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:43 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:45:43 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:44 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:45:44 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:44 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:45:44 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:44 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:45:44 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:44 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:45:44 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:44 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:45:45 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:45 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:45:45 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:45 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:45:45 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:45 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:45:45 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:45:50 on Dec 05,2021, Elapsed time: 0:05:41
# Errors: 20, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:45:50 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlftes6cjb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftes6cjb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# WARNING: No extended dataflow license exists
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:32 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:48:32 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:32 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:48:32 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:32 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:48:32 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:33 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:48:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:33 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:48:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:33 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:48:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:33 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:48:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:33 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:48:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:33 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:48:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:34 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:48:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:34 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:48:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:34 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:48:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:34 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:48:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:34 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:48:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:35 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:48:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:35 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:48:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:35 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:48:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:35 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:48:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:35 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:48:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:35 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:48:36 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:36 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:48:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:36 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:48:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:36 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:48:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:36 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:48:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:36 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:48:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:37 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:48:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:37 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:48:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:37 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:48:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:37 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:48:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:38 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:48:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:38 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:48:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:38 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:48:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:39 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:48:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:39 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:48:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:39 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:48:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:40 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:48:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:40 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:48:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:40 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:48:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:48:43 on Dec 05,2021, Elapsed time: 0:02:53
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:48:43 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlftdesbdr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdesbdr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:29 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:49:29 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:29 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:49:29 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:29 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:49:29 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:29 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:49:29 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:29 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:49:29 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:29 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:49:29 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:49:30 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:49:30 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:49:30 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:49:30 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:30 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:49:31 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:49:31 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:49:31 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:31 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:49:32 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:32 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:49:32 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:32 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:49:32 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:32 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:49:32 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:33 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:49:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:33 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:49:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:33 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:49:34 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:34 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:49:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:34 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:49:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:34 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:49:35 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:35 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:49:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:35 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:49:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:35 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:49:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:36 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:49:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:36 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:49:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:36 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:49:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:36 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:49:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:36 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:49:37 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:37 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:49:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:37 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:49:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:38 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:49:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:38 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:49:39 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:39 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:49:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:39 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:49:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:39 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:49:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:49:43 on Dec 05,2021, Elapsed time: 0:01:00
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:49:43 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlftygry87".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftygry87
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:33 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:50:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:33 on Dec 05,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 23:50:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:33 on Dec 05,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:50:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:33 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 23:50:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:33 on Dec 05,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 23:50:33 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:33 on Dec 05,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 23:50:34 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:34 on Dec 05,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 23:50:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:34 on Dec 05,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 23:50:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:34 on Dec 05,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 23:50:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:34 on Dec 05,2021
# vlog -reportprogress 300 ./PCadder.sv 
# -- Compiling module PCadder
# -- Compiling module PCadderTestbench
# 
# Top level modules:
# 	PCadderTestbench
# End time: 23:50:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:34 on Dec 05,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 23:50:34 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:34 on Dec 05,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 23:50:35 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:35 on Dec 05,2021
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 23:50:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:35 on Dec 05,2021
# vlog -reportprogress 300 ./pipeline_register.sv 
# -- Compiling module pipeline_register
# 
# Top level modules:
# 	pipeline_register
# End time: 23:50:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:35 on Dec 05,2021
# vlog -reportprogress 300 ./D_ff_en.sv 
# -- Compiling module D_ff_en
# 
# Top level modules:
# 	D_ff_en
# End time: 23:50:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:35 on Dec 05,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:50:35 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:35 on Dec 05,2021
# vlog -reportprogress 300 ./norGates.sv 
# -- Compiling module norGates
# 
# Top level modules:
# 	norGates
# End time: 23:50:36 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:36 on Dec 05,2021
# vlog -reportprogress 300 ./determineZeroFlag.sv 
# -- Compiling module determineZeroFlag
# 
# Top level modules:
# 	determineZeroFlag
# End time: 23:50:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:36 on Dec 05,2021
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# 
# Top level modules:
# 	controlLogic
# End time: 23:50:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:36 on Dec 05,2021
# vlog -reportprogress 300 ./CPU_ARM64bit.sv 
# -- Compiling module CPU_ARM64bit
# -- Compiling module CPU_ARM64bit_testbench
# 
# Top level modules:
# 	CPU_ARM64bit_testbench
# End time: 23:50:36 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:36 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 23:50:37 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:37 on Dec 05,2021
# vlog -reportprogress 300 ./d_ff_enable.sv 
# -- Compiling module d_ff_enable
# 
# Top level modules:
# 	d_ff_enable
# End time: 23:50:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:37 on Dec 05,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# 
# Top level modules:
# 	datamem
# End time: 23:50:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:37 on Dec 05,2021
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:50:37 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:38 on Dec 05,2021
# vlog -reportprogress 300 ./dec2x4.sv 
# -- Compiling module dec2x4
# 
# Top level modules:
# 	dec2x4
# End time: 23:50:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:38 on Dec 05,2021
# vlog -reportprogress 300 ./dec3x8.sv 
# -- Compiling module dec3x8
# 
# Top level modules:
# 	dec3x8
# End time: 23:50:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:38 on Dec 05,2021
# vlog -reportprogress 300 ./dec5x32.sv 
# -- Compiling module dec5x32
# 
# Top level modules:
# 	dec5x32
# End time: 23:50:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:38 on Dec 05,2021
# vlog -reportprogress 300 ./flagRegs.sv 
# -- Compiling module flagRegs
# 
# Top level modules:
# 	flagRegs
# End time: 23:50:38 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:39 on Dec 05,2021
# vlog -reportprogress 300 ./instruction.sv 
# -- Compiling module instruction
# 
# Top level modules:
# 	instruction
# End time: 23:50:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:39 on Dec 05,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:50:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:39 on Dec 05,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:50:39 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:39 on Dec 05,2021
# vlog -reportprogress 300 ./mux10_5.sv 
# -- Compiling module mux10_5
# 
# Top level modules:
# 	mux10_5
# End time: 23:50:40 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux32_1
# End time: 23:50:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Dec 05,2021
# vlog -reportprogress 300 ./mux32_64.sv 
# -- Compiling module mux32_64
# 
# Top level modules:
# 	mux32_64
# End time: 23:50:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Dec 05,2021
# vlog -reportprogress 300 ./mux128_64.sv 
# -- Compiling module mux128_64
# 
# Top level modules:
# 	mux128_64
# End time: 23:50:40 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:40 on Dec 05,2021
# vlog -reportprogress 300 ./mux256_64.sv 
# -- Compiling module mux256_64
# 
# Top level modules:
# 	mux256_64
# End time: 23:50:41 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:41 on Dec 05,2021
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:50:41 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:41 on Dec 05,2021
# vlog -reportprogress 300 ./regFile.sv 
# -- Compiling module regFile
# 
# Top level modules:
# 	regFile
# End time: 23:50:41 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:50:45 on Dec 05,2021, Elapsed time: 0:01:02
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_ARM64bit_testbench 
# Start time: 23:50:45 on Dec 05,2021
# Loading sv_std.std
# Loading work.CPU_ARM64bit_testbench
# Loading work.CPU_ARM64bit
# Loading work.instruction
# Loading work.instructmem
# Loading work.mux128_64
# Loading work.d_ff_enable
# Loading work.PCadder
# Loading work.fulladder
# Loading work.pc
# Loading work.pipeline_register
# Loading work.controlLogic
# Loading work.datapath
# Loading work.determineZeroFlag
# Loading work.norGates
# Loading work.forwardingUnit
# Loading work.mux256_64
# Loading work.mux2_1
# Loading work.mux10_5
# Loading work.regFile
# Loading work.dec5x32
# Loading work.dec2x4
# Loading work.dec3x8
# Loading work.mux32_64
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.datamem
# Loading work.d_ff
# Loading work.mux4_1
# Loading work.mux32_1
# Loading work.mux8_1
# ** Warning: Design size of 13286 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ktdt  Hostname: KHOASRAZER  ProcessID: 22348
#           Attempting to use alternate WLF file "./wlft2vrrad".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2vrrad
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# Break key hit
# Simulation stop requested.
# End time: 23:54:24 on Dec 05,2021, Elapsed time: 0:03:39
# Errors: 0, Warnings: 3
