

================================================================
== Vivado HLS Report for 'forward'
================================================================
* Date:           Fri May 24 00:15:54 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.080|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_forward_pool_fu_182  |forward_pool  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2352|  2352|         2|          -|          -|  1176|    no    |
        |- Loop 2         |  2772|  2772|       198|          -|          -|    14|    no    |
        | + Loop 2.1      |   196|   196|        14|          -|          -|    14|    no    |
        |  ++ Loop 2.1.1  |    12|    12|         2|          -|          -|     6|    no    |
        |- Loop 3         |  2352|  2352|         2|          -|          -|  1176|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     280|    549|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    200|
|Register         |        -|      -|     168|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     448|    927|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+--------------+---------+-------+-----+-----+
    |grp_forward_pool_fu_182  |forward_pool  |        0|      0|  280|  549|
    +-------------------------+--------------+---------+-------+-----+-----+
    |Total                    |              |        0|      0|  280|  549|
    +-------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |ix_fu_217_p2                                     |     +    |      0|  0|  13|           4|           1|
    |iy_fu_229_p2                                     |     +    |      0|  0|  13|           4|           1|
    |iz_fu_279_p2                                     |     +    |      0|  0|  12|           3|           1|
    |next_mul_fu_285_p2                               |     +    |      0|  0|  13|           8|          11|
    |p_i0_1_fu_342_p2                                 |     +    |      0|  0|  13|          11|           1|
    |p_i0_fu_201_p2                                   |     +    |      0|  0|  13|          11|           1|
    |tmp1_fu_291_p2                                   |     +    |      0|  0|   9|          12|          12|
    |tmp_3_i_fu_296_p2                                |     +    |      0|  0|   9|          12|          12|
    |tmp_i_fu_259_p2                                  |     -    |      0|  0|  15|           9|           9|
    |exitcond5_i_fu_211_p2                            |   icmp   |      0|  0|   9|           4|           3|
    |exitcond6_i_fu_223_p2                            |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_i_fu_273_p2                             |   icmp   |      0|  0|   9|           3|           3|
    |tmp_fu_195_p2                                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_s_fu_336_p2                                  |   icmp   |      0|  0|  13|          11|          11|
    |pool_layer_2_2_1_28_28_6_relu1_output_data_V_d0  |  select  |      0|  0|  15|           1|           1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0| 178|         108|          81|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  50|         11|    1|         11|
    |p_i0_0_i1_reg_171                                      |   9|          2|   11|         22|
    |p_i0_0_i_reg_116                                       |   9|          2|   11|         22|
    |p_x_assign_reg_127                                     |   9|          2|    4|          8|
    |p_y_assign_reg_138                                     |   9|          2|    4|          8|
    |p_z_assign_reg_149                                     |   9|          2|    3|          6|
    |phi_mul_reg_160                                        |   9|          2|   11|         22|
    |pool_layer_2_2_1_28_28_6_output_data_V_address0        |  21|          4|   11|         44|
    |pool_layer_2_2_1_28_28_6_output_data_V_ce0             |  15|          3|    1|          3|
    |pool_layer_2_2_1_28_28_6_output_data_V_d0              |  15|          3|   16|         48|
    |pool_layer_2_2_1_28_28_6_output_data_V_we0             |  15|          3|    1|          3|
    |pool_layer_2_2_1_28_28_6_relu1_input_data_V_address0   |  15|          3|   11|         33|
    |pool_layer_2_2_1_28_28_6_relu1_output_data_V_address0  |  15|          3|   11|         33|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 200|         42|   96|        263|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |grp_forward_pool_fu_182_ap_start_reg  |   1|   0|    1|          0|
    |ix_reg_379                            |   4|   0|    4|          0|
    |iy_reg_387                            |   4|   0|    4|          0|
    |iz_reg_400                            |   3|   0|    3|          0|
    |next_mul_reg_405                      |  11|   0|   11|          0|
    |p_i0_0_i1_cast2_reg_420               |  11|   0|   64|         53|
    |p_i0_0_i1_reg_171                     |  11|   0|   11|          0|
    |p_i0_0_i_cast6_reg_353                |  11|   0|   64|         53|
    |p_i0_0_i_reg_116                      |  11|   0|   11|          0|
    |p_i0_1_reg_428                        |  11|   0|   11|          0|
    |p_i0_reg_361                          |  11|   0|   11|          0|
    |p_x_assign_cast5_reg_371              |   4|   0|   12|          8|
    |p_x_assign_reg_127                    |   4|   0|    4|          0|
    |p_y_assign_reg_138                    |   4|   0|    4|          0|
    |p_z_assign_reg_149                    |   3|   0|    3|          0|
    |phi_mul_reg_160                       |  11|   0|   11|          0|
    |tmp_4_i_reg_410                       |  32|   0|   64|         32|
    |tmp_i_cast_reg_392                    |  11|   0|   12|          1|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 168|   0|  315|        147|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                       RTL Ports                       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                                 |  in |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_rst                                                 |  in |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_start                                               |  in |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_done                                                | out |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_idle                                                | out |    1| ap_ctrl_hs |                    forward                   | return value |
|ap_ready                                               | out |    1| ap_ctrl_hs |                    forward                   | return value |
|pool_layer_2_2_1_28_28_6_input_data_V_address0         | out |   13|  ap_memory |     pool_layer_2_2_1_28_28_6_input_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_input_data_V_ce0              | out |    1|  ap_memory |     pool_layer_2_2_1_28_28_6_input_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_input_data_V_q0               |  in |   16|  ap_memory |     pool_layer_2_2_1_28_28_6_input_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_address0        | out |   11|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_ce0             | out |    1|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_we0             | out |    1|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_d0              | out |   16|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_output_data_V_q0              |  in |   16|  ap_memory |    pool_layer_2_2_1_28_28_6_output_data_V    |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_address0   | out |   11|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_ce0        | out |    1|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_we0        | out |    1|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_d0         | out |   16|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_input_data_V_q0         |  in |   16|  ap_memory |  pool_layer_2_2_1_28_28_6_relu1_input_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_address0  | out |   11|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_ce0       | out |    1|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_we0       | out |    1|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_d0        | out |   15|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
|pool_layer_2_2_1_28_28_6_relu1_output_data_V_q0        |  in |   15|  ap_memory | pool_layer_2_2_1_28_28_6_relu1_output_data_V |     array    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	5  / (tmp)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond5_i)
	9  / (exitcond5_i)
6 --> 
	7  / (!exitcond6_i)
	5  / (exitcond6_i)
7 --> 
	8  / (!exitcond_i)
	6  / (exitcond_i)
8 --> 
	7  / true
9 --> 
	10  / (!tmp_s)
10 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @forward_pool([4704 x i16]* %pool_layer_2_2_1_28_28_6_input_data_V, [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V)" [zynqconn/POOLING_layer.h:23]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @forward_pool([4704 x i16]* %pool_layer_2_2_1_28_28_6_input_data_V, [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V)" [zynqconn/POOLING_layer.h:23]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%p_i0_0_i = phi i11 [ 0, %0 ], [ %p_i0, %2 ]"   --->   Operation 14 'phi' 'p_i0_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_i0_0_i_cast6 = zext i11 %p_i0_0_i to i64" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 15 'zext' 'p_i0_0_i_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.88ns)   --->   "%tmp = icmp eq i11 %p_i0_0_i, -872" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 16 'icmp' 'tmp' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.63ns)   --->   "%p_i0 = add i11 %p_i0_0_i, 1" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 18 'add' 'p_i0' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %"operator=.exit.preheader", label %2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%pool_layer_output_d = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V, i64 0, i64 %p_i0_0_i_cast6" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 20 'getelementptr' 'pool_layer_output_d' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (3.25ns)   --->   "%pool_layer_output_d_3 = load i16* %pool_layer_output_d, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 21 'load' 'pool_layer_output_d_3' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_3 : Operation 22 [1/1] (1.76ns)   --->   "br label %"operator=.exit"" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 22 'br' <Predicate = (tmp)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 23 [1/2] (3.25ns)   --->   "%pool_layer_output_d_3 = load i16* %pool_layer_output_d, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 23 'load' 'pool_layer_output_d_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%pool_layer_relu1_inp = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_relu1_input_data_V, i64 0, i64 %p_i0_0_i_cast6" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 24 'getelementptr' 'pool_layer_relu1_inp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (3.25ns)   --->   "store i16 %pool_layer_output_d_3, i16* %pool_layer_relu1_inp, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 25 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%p_x_assign = phi i4 [ %ix, %"operator=.exit.loopexit" ], [ 0, %"operator=.exit.preheader" ]"   --->   Operation 27 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%p_x_assign_cast5 = zext i4 %p_x_assign to i12" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 28 'zext' 'p_x_assign_cast5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (1.30ns)   --->   "%exitcond5_i = icmp eq i4 %p_x_assign, -2" [zynqconn/RELU_layer.h:20->zynqconn/POOLING_layer.h:25]   --->   Operation 29 'icmp' 'exitcond5_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 30 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.73ns)   --->   "%ix = add i4 %p_x_assign, 1" [zynqconn/RELU_layer.h:20->zynqconn/POOLING_layer.h:25]   --->   Operation 31 'add' 'ix' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %forward.exit.preheader, label %.preheader62.i.preheader" [zynqconn/RELU_layer.h:20->zynqconn/POOLING_layer.h:25]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader62.i" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 33 'br' <Predicate = (!exitcond5_i)> <Delay = 1.76>
ST_5 : Operation 34 [1/1] (1.76ns)   --->   "br label %forward.exit" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 34 'br' <Predicate = (exitcond5_i)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 1.91>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%p_y_assign = phi i4 [ %iy, %.preheader62.i.loopexit ], [ 0, %.preheader62.i.preheader ]"   --->   Operation 35 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (1.30ns)   --->   "%exitcond6_i = icmp eq i4 %p_y_assign, -2" [zynqconn/RELU_layer.h:21->zynqconn/POOLING_layer.h:25]   --->   Operation 36 'icmp' 'exitcond6_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 37 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.73ns)   --->   "%iy = add i4 %p_y_assign, 1" [zynqconn/RELU_layer.h:21->zynqconn/POOLING_layer.h:25]   --->   Operation 38 'add' 'iy' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %"operator=.exit.loopexit", label %.preheader.i.preheader" [zynqconn/RELU_layer.h:21->zynqconn/POOLING_layer.h:25]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_y_assign, i4 0)" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 40 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i8 %p_shl_i to i9" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 41 'zext' 'p_shl_i_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl1_i = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_y_assign, i1 false)" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 42 'bitconcatenate' 'p_shl1_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1_i_cast = zext i5 %p_shl1_i to i9" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 43 'zext' 'p_shl1_i_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.91ns)   --->   "%tmp_i = sub i9 %p_shl_i_cast, %p_shl1_i_cast" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 44 'sub' 'tmp_i' <Predicate = (!exitcond6_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i9 %tmp_i to i12" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 45 'sext' 'tmp_i_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader.i" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 46 'br' <Predicate = (!exitcond6_i)> <Delay = 1.76>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br label %"operator=.exit""   --->   Operation 47 'br' <Predicate = (exitcond6_i)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 7.04>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%p_z_assign = phi i3 [ %iz, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 48 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ %next_mul, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 49 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i11 %phi_mul to i12" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 50 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.13ns)   --->   "%exitcond_i = icmp eq i3 %p_z_assign, -2" [zynqconn/RELU_layer.h:22->zynqconn/POOLING_layer.h:25]   --->   Operation 51 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 52 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.65ns)   --->   "%iz = add i3 %p_z_assign, 1" [zynqconn/RELU_layer.h:22->zynqconn/POOLING_layer.h:25]   --->   Operation 53 'add' 'iz' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.preheader62.i.loopexit, label %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i" [zynqconn/RELU_layer.h:22->zynqconn/POOLING_layer.h:25]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.63ns)   --->   "%next_mul = add i11 196, %phi_mul"   --->   Operation 55 'add' 'next_mul' <Predicate = (!exitcond_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i12 %tmp_i_cast, %phi_mul_cast" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 56 'add' 'tmp1' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 57 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_3_i = add i12 %tmp1, %p_x_assign_cast5" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 57 'add' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3_i_cast = sext i12 %tmp_3_i to i32" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 58 'sext' 'tmp_3_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4_i = zext i32 %tmp_3_i_cast to i64" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 59 'zext' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%pool_layer_relu1_inp_2 = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_relu1_input_data_V, i64 0, i64 %tmp_4_i" [zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 60 'getelementptr' 'pool_layer_relu1_inp_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%temp_V = load i16* %pool_layer_relu1_inp_2, align 2" [zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 61 'load' 'temp_V' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader62.i"   --->   Operation 62 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.26>
ST_8 : Operation 63 [1/2] (3.25ns)   --->   "%temp_V = load i16* %pool_layer_relu1_inp_2, align 2" [zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 63 'load' 'temp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i16 %temp_V to i15" [zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 64 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %temp_V, i32 15)" [zynqconn/RELU_layer.h:26->zynqconn/POOLING_layer.h:25]   --->   Operation 65 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%pool_layer_relu1_out = getelementptr [1176 x i15]* %pool_layer_2_2_1_28_28_6_relu1_output_data_V, i64 0, i64 %tmp_4_i" [zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 66 'getelementptr' 'pool_layer_relu1_out' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.75ns)   --->   "%temp_V_1 = select i1 %tmp_80, i15 0, i15 %tmp_79" [zynqconn/RELU_layer.h:26->zynqconn/POOLING_layer.h:25]   --->   Operation 67 'select' 'temp_V_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (3.25ns)   --->   "store i15 %temp_V_1, i15* %pool_layer_relu1_out, align 2" [zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 68 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader.i" [zynqconn/RELU_layer.h:22->zynqconn/POOLING_layer.h:25]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%p_i0_0_i1 = phi i11 [ %p_i0_1, %3 ], [ 0, %forward.exit.preheader ]"   --->   Operation 70 'phi' 'p_i0_0_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%p_i0_0_i1_cast2 = zext i11 %p_i0_0_i1 to i64" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 71 'zext' 'p_i0_0_i1_cast2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (1.88ns)   --->   "%tmp_s = icmp eq i11 %p_i0_0_i1, -872" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 73 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (1.63ns)   --->   "%p_i0_1 = add i11 %p_i0_0_i1, 1" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 74 'add' 'p_i0_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %"operator=.exit2", label %3" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%pool_layer_relu1_out_3 = getelementptr [1176 x i15]* %pool_layer_2_2_1_28_28_6_relu1_output_data_V, i64 0, i64 %p_i0_0_i1_cast2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 76 'getelementptr' 'pool_layer_relu1_out_3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (3.25ns)   --->   "%pool_layer_relu1_out_4 = load i15* %pool_layer_relu1_out_3, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 77 'load' 'pool_layer_relu1_out_4' <Predicate = (!tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 78 'ret' <Predicate = (tmp_s)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 6.50>
ST_10 : Operation 79 [1/2] (3.25ns)   --->   "%pool_layer_relu1_out_4 = load i15* %pool_layer_relu1_out_3, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 79 'load' 'pool_layer_relu1_out_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%extLd = zext i15 %pool_layer_relu1_out_4 to i16" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 80 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%pool_layer_output_d_4 = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V, i64 0, i64 %p_i0_0_i1_cast2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 81 'getelementptr' 'pool_layer_output_d_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (3.25ns)   --->   "store i16 %extLd, i16* %pool_layer_output_d_4, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "br label %forward.exit" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pool_layer_2_2_1_28_28_6_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pool_layer_2_2_1_28_28_6_output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pool_layer_2_2_1_28_28_6_relu1_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pool_layer_2_2_1_28_28_6_relu1_output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12            (call             ) [ 00000000000]
StgValue_13            (br               ) [ 00111000000]
p_i0_0_i               (phi              ) [ 00010000000]
p_i0_0_i_cast6         (zext             ) [ 00001000000]
tmp                    (icmp             ) [ 00011000000]
empty                  (speclooptripcount) [ 00000000000]
p_i0                   (add              ) [ 00111000000]
StgValue_19            (br               ) [ 00000000000]
pool_layer_output_d    (getelementptr    ) [ 00001000000]
StgValue_22            (br               ) [ 00011111100]
pool_layer_output_d_3  (load             ) [ 00000000000]
pool_layer_relu1_inp   (getelementptr    ) [ 00000000000]
StgValue_25            (store            ) [ 00000000000]
StgValue_26            (br               ) [ 00111000000]
p_x_assign             (phi              ) [ 00000100000]
p_x_assign_cast5       (zext             ) [ 00000011100]
exitcond5_i            (icmp             ) [ 00000111100]
empty_95               (speclooptripcount) [ 00000000000]
ix                     (add              ) [ 00010111100]
StgValue_32            (br               ) [ 00000000000]
StgValue_33            (br               ) [ 00000111100]
StgValue_34            (br               ) [ 00000111111]
p_y_assign             (phi              ) [ 00000010000]
exitcond6_i            (icmp             ) [ 00000111100]
empty_96               (speclooptripcount) [ 00000000000]
iy                     (add              ) [ 00000111100]
StgValue_39            (br               ) [ 00000000000]
p_shl_i                (bitconcatenate   ) [ 00000000000]
p_shl_i_cast           (zext             ) [ 00000000000]
p_shl1_i               (bitconcatenate   ) [ 00000000000]
p_shl1_i_cast          (zext             ) [ 00000000000]
tmp_i                  (sub              ) [ 00000000000]
tmp_i_cast             (sext             ) [ 00000001100]
StgValue_46            (br               ) [ 00000111100]
StgValue_47            (br               ) [ 00010111100]
p_z_assign             (phi              ) [ 00000001000]
phi_mul                (phi              ) [ 00000001000]
phi_mul_cast           (zext             ) [ 00000000000]
exitcond_i             (icmp             ) [ 00000111100]
empty_97               (speclooptripcount) [ 00000000000]
iz                     (add              ) [ 00000111100]
StgValue_54            (br               ) [ 00000000000]
next_mul               (add              ) [ 00000111100]
tmp1                   (add              ) [ 00000000000]
tmp_3_i                (add              ) [ 00000000000]
tmp_3_i_cast           (sext             ) [ 00000000000]
tmp_4_i                (zext             ) [ 00000000100]
pool_layer_relu1_inp_2 (getelementptr    ) [ 00000000100]
StgValue_62            (br               ) [ 00000111100]
temp_V                 (load             ) [ 00000000000]
tmp_79                 (trunc            ) [ 00000000000]
tmp_80                 (bitselect        ) [ 00000000000]
pool_layer_relu1_out   (getelementptr    ) [ 00000000000]
temp_V_1               (select           ) [ 00000000000]
StgValue_68            (store            ) [ 00000000000]
StgValue_69            (br               ) [ 00000111100]
p_i0_0_i1              (phi              ) [ 00000000010]
p_i0_0_i1_cast2        (zext             ) [ 00000000001]
tmp_s                  (icmp             ) [ 00000000011]
empty_98               (speclooptripcount) [ 00000000000]
p_i0_1                 (add              ) [ 00000100011]
StgValue_75            (br               ) [ 00000000000]
pool_layer_relu1_out_3 (getelementptr    ) [ 00000000001]
StgValue_78            (ret              ) [ 00000000000]
pool_layer_relu1_out_4 (load             ) [ 00000000000]
extLd                  (zext             ) [ 00000000000]
pool_layer_output_d_4  (getelementptr    ) [ 00000000000]
StgValue_82            (store            ) [ 00000000000]
StgValue_83            (br               ) [ 00000100011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pool_layer_2_2_1_28_28_6_input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer_2_2_1_28_28_6_input_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_layer_2_2_1_28_28_6_output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer_2_2_1_28_28_6_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool_layer_2_2_1_28_28_6_relu1_input_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer_2_2_1_28_28_6_relu1_input_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool_layer_2_2_1_28_28_6_relu1_output_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer_2_2_1_28_28_6_relu1_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_pool"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="pool_layer_output_d_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="11" slack="0"/>
<pin id="56" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_layer_output_d/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="11" slack="0"/>
<pin id="61" dir="0" index="1" bw="16" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pool_layer_output_d_3/3 StgValue_82/10 "/>
</bind>
</comp>

<comp id="65" class="1004" name="pool_layer_relu1_inp_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="11" slack="1"/>
<pin id="69" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_layer_relu1_inp/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_25/4 temp_V/7 "/>
</bind>
</comp>

<comp id="79" class="1004" name="pool_layer_relu1_inp_2_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_layer_relu1_inp_2/7 "/>
</bind>
</comp>

<comp id="87" class="1004" name="pool_layer_relu1_out_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="15" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="1"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_layer_relu1_out/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="15" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_68/8 pool_layer_relu1_out_4/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="pool_layer_relu1_out_3_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="15" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_layer_relu1_out_3/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="pool_layer_output_d_4_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="1"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_layer_output_d_4/10 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_i0_0_i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="1"/>
<pin id="118" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_i0_0_i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_i0_0_i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i0_0_i/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="p_x_assign_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_x_assign_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="p_y_assign_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_y_assign (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_y_assign_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign/6 "/>
</bind>
</comp>

<comp id="149" class="1005" name="p_z_assign_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="1"/>
<pin id="151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_z_assign_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign/7 "/>
</bind>
</comp>

<comp id="160" class="1005" name="phi_mul_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_mul_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_i0_0_i1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="1"/>
<pin id="173" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_i0_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_i0_0_i1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i0_0_i1/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_forward_pool_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_i0_0_i_cast6_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_i0_0_i_cast6/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="11" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_i0_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i0/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_x_assign_cast5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_x_assign_cast5/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="exitcond5_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="ix_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond6_i_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6_i/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="iy_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iy/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl_i_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_shl1_i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_shl1_i_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_i_cast/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_i_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="phi_mul_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="exitcond_i_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="iz_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iz/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="next_mul_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="0" index="1" bw="11" slack="0"/>
<pin id="294" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_3_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="2"/>
<pin id="299" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_3_i_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_i_cast/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_4_i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_79_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_80_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="temp_V_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="15" slack="0"/>
<pin id="325" dir="0" index="2" bw="15" slack="0"/>
<pin id="326" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V_1/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_i0_0_i1_cast2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_i0_0_i1_cast2/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="11" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_i0_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i0_1/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="extLd_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/10 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_i0_0_i_cast6_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_i0_0_i_cast6 "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_i0_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_i0 "/>
</bind>
</comp>

<comp id="366" class="1005" name="pool_layer_output_d_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="1"/>
<pin id="368" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pool_layer_output_d "/>
</bind>
</comp>

<comp id="371" class="1005" name="p_x_assign_cast5_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="2"/>
<pin id="373" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_x_assign_cast5 "/>
</bind>
</comp>

<comp id="379" class="1005" name="ix_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ix "/>
</bind>
</comp>

<comp id="387" class="1005" name="iy_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="iy "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_i_cast_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="1"/>
<pin id="394" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="400" class="1005" name="iz_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="iz "/>
</bind>
</comp>

<comp id="405" class="1005" name="next_mul_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_4_i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="415" class="1005" name="pool_layer_relu1_inp_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="1"/>
<pin id="417" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pool_layer_relu1_inp_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_i0_0_i1_cast2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_i0_0_i1_cast2 "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_i0_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_i0_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="pool_layer_relu1_out_3_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="1"/>
<pin id="435" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="pool_layer_relu1_out_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="59" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="120" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="199"><net_src comp="120" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="120" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="131" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="131" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="131" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="142" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="142" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="142" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="142" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="243" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="164" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="153" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="153" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="164" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="269" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="313"><net_src comp="72" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="72" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="310" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="322" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="334"><net_src comp="175" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="340"><net_src comp="175" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="175" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="18" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="94" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="356"><net_src comp="190" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="364"><net_src comp="201" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="369"><net_src comp="52" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="374"><net_src comp="207" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="382"><net_src comp="217" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="390"><net_src comp="229" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="395"><net_src comp="265" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="403"><net_src comp="279" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="408"><net_src comp="285" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="413"><net_src comp="305" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="418"><net_src comp="79" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="423"><net_src comp="331" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="431"><net_src comp="342" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="436"><net_src comp="100" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="94" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_layer_2_2_1_28_28_6_output_data_V | {1 2 10 }
	Port: pool_layer_2_2_1_28_28_6_relu1_input_data_V | {4 }
	Port: pool_layer_2_2_1_28_28_6_relu1_output_data_V | {8 }
 - Input state : 
	Port: forward : pool_layer_2_2_1_28_28_6_input_data_V | {1 2 }
	Port: forward : pool_layer_2_2_1_28_28_6_output_data_V | {3 4 }
	Port: forward : pool_layer_2_2_1_28_28_6_relu1_input_data_V | {7 8 }
	Port: forward : pool_layer_2_2_1_28_28_6_relu1_output_data_V | {9 10 }
  - Chain level:
	State 1
	State 2
	State 3
		p_i0_0_i_cast6 : 1
		tmp : 1
		p_i0 : 1
		StgValue_19 : 2
		pool_layer_output_d : 2
		pool_layer_output_d_3 : 3
	State 4
		StgValue_25 : 1
	State 5
		p_x_assign_cast5 : 1
		exitcond5_i : 1
		ix : 1
		StgValue_32 : 2
	State 6
		exitcond6_i : 1
		iy : 1
		StgValue_39 : 2
		p_shl_i : 1
		p_shl_i_cast : 2
		p_shl1_i : 1
		p_shl1_i_cast : 2
		tmp_i : 3
		tmp_i_cast : 4
	State 7
		phi_mul_cast : 1
		exitcond_i : 1
		iz : 1
		StgValue_54 : 2
		next_mul : 1
		tmp1 : 2
		tmp_3_i : 3
		tmp_3_i_cast : 4
		tmp_4_i : 5
		pool_layer_relu1_inp_2 : 6
		temp_V : 7
	State 8
		tmp_79 : 1
		tmp_80 : 1
		temp_V_1 : 2
		StgValue_68 : 3
	State 9
		p_i0_0_i1_cast2 : 1
		tmp_s : 1
		p_i0_1 : 1
		StgValue_75 : 2
		pool_layer_relu1_out_3 : 2
		pool_layer_relu1_out_4 : 3
	State 10
		extLd : 1
		StgValue_82 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   call   | grp_forward_pool_fu_182 |  5.307  |   471   |   450   |
|----------|-------------------------|---------|---------|---------|
|          |       p_i0_fu_201       |    0    |    0    |    13   |
|          |        ix_fu_217        |    0    |    0    |    13   |
|          |        iy_fu_229        |    0    |    0    |    13   |
|    add   |        iz_fu_279        |    0    |    0    |    12   |
|          |     next_mul_fu_285     |    0    |    0    |    13   |
|          |       tmp1_fu_291       |    0    |    0    |    9    |
|          |      tmp_3_i_fu_296     |    0    |    0    |    9    |
|          |      p_i0_1_fu_342      |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_195       |    0    |    0    |    13   |
|          |    exitcond5_i_fu_211   |    0    |    0    |    9    |
|   icmp   |    exitcond6_i_fu_223   |    0    |    0    |    9    |
|          |    exitcond_i_fu_273    |    0    |    0    |    9    |
|          |       tmp_s_fu_336      |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    sub   |       tmp_i_fu_259      |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|  select  |     temp_V_1_fu_322     |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |  p_i0_0_i_cast6_fu_190  |    0    |    0    |    0    |
|          | p_x_assign_cast5_fu_207 |    0    |    0    |    0    |
|          |   p_shl_i_cast_fu_243   |    0    |    0    |    0    |
|   zext   |   p_shl1_i_cast_fu_255  |    0    |    0    |    0    |
|          |   phi_mul_cast_fu_269   |    0    |    0    |    0    |
|          |      tmp_4_i_fu_305     |    0    |    0    |    0    |
|          |  p_i0_0_i1_cast2_fu_331 |    0    |    0    |    0    |
|          |       extLd_fu_348      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      p_shl_i_fu_235     |    0    |    0    |    0    |
|          |     p_shl1_i_fu_247     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    tmp_i_cast_fu_265    |    0    |    0    |    0    |
|          |   tmp_3_i_cast_fu_301   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      tmp_79_fu_310      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_80_fu_314      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |  5.307  |   471   |   628   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          ix_reg_379          |    4   |
|          iy_reg_387          |    4   |
|          iz_reg_400          |    3   |
|       next_mul_reg_405       |   11   |
|    p_i0_0_i1_cast2_reg_420   |   64   |
|       p_i0_0_i1_reg_171      |   11   |
|    p_i0_0_i_cast6_reg_353    |   64   |
|       p_i0_0_i_reg_116       |   11   |
|        p_i0_1_reg_428        |   11   |
|         p_i0_reg_361         |   11   |
|   p_x_assign_cast5_reg_371   |   12   |
|      p_x_assign_reg_127      |    4   |
|      p_y_assign_reg_138      |    4   |
|      p_z_assign_reg_149      |    3   |
|        phi_mul_reg_160       |   11   |
|  pool_layer_output_d_reg_366 |   11   |
|pool_layer_relu1_inp_2_reg_415|   11   |
|pool_layer_relu1_out_3_reg_433|   11   |
|        tmp_4_i_reg_410       |   64   |
|      tmp_i_cast_reg_392      |   12   |
+------------------------------+--------+
|             Total            |   337  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   3  |  11  |   33   ||    15   |
| grp_access_fu_72 |  p0  |   3  |  11  |   33   ||    15   |
| grp_access_fu_94 |  p0  |   3  |  11  |   33   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   99   || 5.44425 ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |   471  |   628  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   45   |
|  Register |    -   |   337  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   808  |   673  |
+-----------+--------+--------+--------+
