<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f4xx__hal__dma_8h" xml:lang="en-US">
<title>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_dma.h File Reference</title>
<indexterm><primary>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_dma.h</primary></indexterm>
<para>

<para>Header file of DMA HAL module. </para>
 
</para>
<programlisting linenumbering="unnumbered">#include &quot;stm32f4xx_hal_def.h&quot;
#include &quot;stm32f4xx_hal_dma_ex.h&quot;
</programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_d_m_a___init_type_def">DMA_InitTypeDef</link></para>

<para>DMA Configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_____d_m_a___handle_type_def">__DMA_HandleTypeDef</link></para>

<para>DMA handle Structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___channel__selection_1gabd7de138931e93a90fc6c4eab5916bbe">DMA_CHANNEL_0</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___channel__selection_1ga283364370e9876af6406b9fa70e2944f">DMA_CHANNEL_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___channel__selection_1ga9688f3e78cbc2109d214b7ca049e22df">DMA_CHANNEL_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___channel__selection_1gac689673fec4d72ede49a0d657e3a7e70">DMA_CHANNEL_3</link>   ((uint32_t)0x06000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___channel__selection_1ga51b51f5b39e23b28ad99520ad5be596f">DMA_CHANNEL_4</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___channel__selection_1gafbaa82f3cff89858e50363c04ed0cca0">DMA_CHANNEL_5</link>   ((uint32_t)0x0A000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___channel__selection_1gad23679661d8da3bc1aaacc62f99821f7">DMA_CHANNEL_6</link>   ((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___channel__selection_1ga77ff4e8675a3991feb20e385242f34ab">DMA_CHANNEL_7</link>   ((uint32_t)0x0E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___channel__selection_1gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</link>(CHANNEL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1gacb2cbf03ecae6804ae4a6f60a3e37c12">DMA_PERIPH_TO_MEMORY</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gadca9547536f3d2f76577275964b4875e">DMA_SxCR_DIR_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gac52c8d6ecad03bfe531867fa7457f2ae">DMA_SxCR_DIR_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</link>(DIRECTION)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__buffer__size_1ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</link>(SIZE)   (((SIZE) &gt;= 0x1) &amp;&amp; ((SIZE) &lt; 0x10000))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__incremented__mode_1gab6d84e5805302516d26c06fb4497a346">DMA_PINC_ENABLE</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__incremented__mode_1ga63e2aff2973d1a8f01d5d7b6e4894f39">DMA_PINC_DISABLE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__incremented__mode_1ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</link>(STATE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__incremented__mode_1ga43d30885699cc8378562316ff4fed1cd">DMA_MINC_ENABLE</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__incremented__mode_1ga32625330516c188151743473fad97a33">DMA_MINC_DISABLE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__incremented__mode_1gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</link>(STATE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__data__size_1ga55b8c8f5ec95f10d26d6c5b1c9136730">DMA_PDATAALIGN_BYTE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__data__size_1gac08bfd907442dba5358830b247135bcc">DMA_PDATAALIGN_HALFWORD</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gab05cf3e3f7c9edae5c70d59b3b75b14f">DMA_SxCR_PSIZE_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__data__size_1gaad50e97cbc4a726660db9c3f42ac93b0">DMA_PDATAALIGN_WORD</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga8f376d0900380a3045cbeadd6a037302">DMA_SxCR_PSIZE_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__data__size_1gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</link>(SIZE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__data__size_1ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__data__size_1ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga39adb60b3394b61366691b45b8c2b80f">DMA_SxCR_MSIZE_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__data__size_1ga8812da819f18c873249074f3920220b2">DMA_MDATAALIGN_WORD</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gaa5c2ef08ab52de52b4e1fd785f60e263">DMA_SxCR_MSIZE_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__data__size_1gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</link>(SIZE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__mode_1ga04941acfbbdefc53e1e08133cffa3b8a">DMA_NORMAL</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__mode_1ga4c4f425cba13edffb3c831c036c91e01">DMA_CIRCULAR</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__mode_1ga7974ee645c8e275a2297cf37eec9e022">DMA_PFCTRL</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__mode_1gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</link>(MODE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___priority__level_1ga0d1ed2bc9229ba3c953002bcf3a72130">DMA_PRIORITY_LOW</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___priority__level_1gad6fbeee76fd4a02cbed64365bb4c1781">DMA_PRIORITY_MEDIUM</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga41b1b2f7bd6f0af932ff0fb7df9336b6">DMA_SxCR_PL_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___priority__level_1ga6b2f5c5e22895f8b4bd52a27ec6cae2a">DMA_PRIORITY_HIGH</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga81817adc8c0ee54dea0f67a1a9e8eb77">DMA_SxCR_PL_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___priority__level_1gaed0542331a4d875d1d8d5b2878e9372c">DMA_PRIORITY_VERY_HIGH</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___priority__level_1gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</link>(PRIORITY)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__direct__mode_1gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__direct__mode_1ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__direct__mode_1gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</link>(STATE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___f_i_f_o__threshold__level_1gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</link>(THRESHOLD)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__burst_1ga4e94b7250e6a4f53d702b42b15796953">DMA_MBURST_SINGLE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__burst_1gac9efcb13b2f0a715edb931dde213c000">DMA_MBURST_INC4</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga1e3931a8f14ffe008b8717e1b3232fca">DMA_SxCR_MBURST_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__burst_1ga4b8834930bb3b93cd3fcf04660b6933d">DMA_MBURST_INC8</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__burst_1ga7812aea620b09c4f4281d614d86e6094">DMA_MBURST_INC16</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__burst_1ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</link>(BURST)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__burst_1ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff">DMA_PBURST_SINGLE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__burst_1gacc54efc746528ed9e0173dad956f7caf">DMA_PBURST_INC4</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gadf0eee1ad1788868a194f95107057a16">DMA_SxCR_PBURST_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__burst_1gaf76dd9b208c8606e8c5ae7abf8c26532">DMA_PBURST_INC8</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga061207b2c654a0dd62e40187c9557eda">DMA_SxCR_PBURST_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__burst_1ga705a631ea96b34aa5afa7fed06a487e0">DMA_PBURST_INC16</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__burst_1ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</link>(BURST)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga6f44b274316a463c9302d770b8205640">DMA_FLAG_FEIF0_4</link>   ((uint32_t)0x00800001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1gaee0e6da831d62bc84e9e28e59b8e9ede">DMA_FLAG_DMEIF0_4</link>   ((uint32_t)0x00800004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1gab98ef70ba0c1498d4c967a10b3f6e67f">DMA_FLAG_TEIF0_4</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga976fee242270824013f1fc0b6bd4c446">DMA_FLAG_HTIF0_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga19dfe70176841c6972818e279ba02436">DMA_FLAG_TCIF0_4</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga16a04159a9a7c434ac02e5c6ff630b2e">DMA_FLAG_FEIF1_5</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1gaae665bbda7f888f0b8ac3d10688bfc5d">DMA_FLAG_DMEIF1_5</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga9d4c5bac7bdcdb23b4d38186e918ae9e">DMA_FLAG_TEIF1_5</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga2c9522a20a6ace45958413034b7f3af8">DMA_FLAG_HTIF1_5</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga9546185449ae979fad0aa5e33310c0ab">DMA_FLAG_TCIF1_5</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1gaba3e6950c089013f9f675b83d78cab5c">DMA_FLAG_FEIF2_6</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga8963d8e64fa5610d7617d8fe81c76704">DMA_FLAG_DMEIF2_6</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga7801bd49cbbe19be612718965e8c675e">DMA_FLAG_TEIF2_6</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga2ae0054d63c453a14b6d3822c503e7b4">DMA_FLAG_HTIF2_6</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1gab8096a50b81e30e474e2b1148b55a983">DMA_FLAG_TCIF2_6</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1gaea8077c9d9c55c53024c9f90e7f2c76f">DMA_FLAG_FEIF3_7</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga3053e2fb5ef245cf9c847c4de3fd1732">DMA_FLAG_DMEIF3_7</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga7070307dcd59da45137962c521a06562">DMA_FLAG_TEIF3_7</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga139d44f447ab2cf5c18311cf6b6ee6e2">DMA_FLAG_HTIF3_7</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__flag__definitions_1ga4acf62e6807442dd5b611d95d1617b98">DMA_FLAG_TCIF3_7</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1gaadcee34f0999c8eafd37de2f69daa0ac">__HAL_DMA_RESET_HANDLE_STATE</link>(__HANDLE__)   ((__HANDLE__)-&gt;State = <link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</link>)</para>

<para>Reset DMA handle state. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga8f0ff408d25904040b9d23ee7f6af080">__HAL_DMA_GET_FS</link>(__HANDLE__)   (((__HANDLE__)-&gt;Instance-&gt;FCR &amp; (<link linkend="_group___peripheral___registers___bits___definition_1ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</link>)))</para>

<para>Return the current DMA Stream FIFO filled level. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR |=  <link linkend="_group___peripheral___registers___bits___definition_1gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</link>)</para>

<para>Enable the specified DMA Stream. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CR &amp;=  ~<link linkend="_group___peripheral___registers___bits___definition_1gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</link>)</para>

<para>Disable the specified DMA Stream. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1gae3feef5ea50ff13a6a5b98cb353c87b0">__HAL_DMA_GET_TC_FLAG_INDEX</link>(__HANDLE__)</para>

<para>Return the current DMA Stream transfer complete flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga0095f5f3166a82bedc67744ac94acfba">__HAL_DMA_GET_HT_FLAG_INDEX</link>(__HANDLE__)</para>

<para>Return the current DMA Stream half transfer complete flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga5e765bb3b1c5fc9f1b1abbbb764250bc">__HAL_DMA_GET_TE_FLAG_INDEX</link>(__HANDLE__)</para>

<para>Return the current DMA Stream transfer error flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga5878c3a1dbcf01e6840fffcf1f244088">__HAL_DMA_GET_FE_FLAG_INDEX</link>(__HANDLE__)</para>

<para>Return the current DMA Stream FIFO error flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga23d1f282af3b9aa7aa396dcad94865d8">__HAL_DMA_GET_DME_FLAG_INDEX</link>(__HANDLE__)</para>

<para>Return the current DMA Stream direct mode error flag. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga798d4b3b3fbd32b95540967bb35b35be">__HAL_DMA_GET_FLAG</link>(__HANDLE__,  __FLAG__)</para>

<para>Get the DMA Stream pending flags. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1gabc041fb1c85ea7a3af94e42470ef7f2a">__HAL_DMA_CLEAR_FLAG</link>(__HANDLE__,  __FLAG__)</para>

<para>Clear the DMA Stream pending flags. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga2124233229c04ca90b790cd8cddfa98b">__HAL_DMA_ENABLE_IT</link>(__HANDLE__,  __INTERRUPT__)</para>

<para>Enable the specified DMA Stream interrupts. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga2867eab09398df2daac55c3f327654da">__HAL_DMA_DISABLE_IT</link>(__HANDLE__,  __INTERRUPT__)</para>

<para>Disable the specified DMA Stream interrupts. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</link>(__HANDLE__,  __INTERRUPT__)</para>

<para>Check whether the specified DMA Stream interrupt has occurred or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga448a8f809df86ccffae200ffd33d0a82">__HAL_DMA_SET_COUNTER</link>(__HANDLE__,  __COUNTER__)   ((__HANDLE__)-&gt;Instance-&gt;NDTR = (uint16_t)(__COUNTER__))</para>

<para>Writes the number of data units to be transferred on the DMA Stream. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a_1ga082d691311bac96641dc35a17cfe8e63">__HAL_DMA_GET_COUNTER</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;NDTR)</para>

<para>Returns the number of remaining data units in the current DMAy Streamx transfer. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Typedefs    </title>
        <itemizedlist>
            <listitem><para>typedef struct <link linkend="_struct_____d_m_a___handle_type_def">__DMA_HandleTypeDef</link> <link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link></para>

<para>DMA handle Structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Enumerations    </title>
        <itemizedlist>
            <listitem><para>enum <link linkend="_group___d_m_a_1ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</link> { 
<link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</link> = 0x00
, <link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</link> = 0x01
, <link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463af865496c2c56154d56e1dc8d3d42a1e1">HAL_DMA_STATE_READY_MEM0</link> = 0x11
, <link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463ac7e8231be0af20c6f36903b066411efe">HAL_DMA_STATE_READY_MEM1</link> = 0x21
, 
<link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463a181e4eeeb144c9a345a26483ec20bade">HAL_DMA_STATE_READY_HALF_MEM0</link> = 0x31
, <link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463a8f00c28e70c53aa0a2d7519983b3d265">HAL_DMA_STATE_READY_HALF_MEM1</link> = 0x41
, <link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</link> = 0x02
, <link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463a632399de6eff33c2757735789ea3ffc7">HAL_DMA_STATE_BUSY_MEM0</link> = 0x12
, 
<link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463a64434f8acb36fcae6b79d6f98bb7b32c">HAL_DMA_STATE_BUSY_MEM1</link> = 0x22
, <link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</link> = 0x03
, <link linkend="_group___d_m_a_1gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742">HAL_DMA_STATE_ERROR</link> = 0x04
 }</para>

<para>HAL DMA State structures definition. </para>
</listitem>
            <listitem><para>enum <link linkend="_group___d_m_a_1gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</link> { <link linkend="_group___d_m_a_1ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</link> = 0x00
, <link linkend="_group___d_m_a_1ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8">HAL_DMA_HALF_TRANSFER</link> = 0x01
 }</para>

<para>HAL DMA Error Code structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___d_m_a_1ga0fbcb690074233a03f2fa366dc22ff01">HAL_DMA_Init</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___d_m_a_1ga7bb8587d642da11252a97f5c41c389ef">HAL_DMA_DeInit</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___d_m_a_1ga96fbd9c285135f558fd9283a57406330">HAL_DMA_Start</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___d_m_a_1ga7eddc0931ac8a3d77b23d6d5e68407c7">HAL_DMA_Start_IT</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___d_m_a_1ga001f9fb04328a7460f9ff16908ff987c">HAL_DMA_Abort</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___d_m_a_1ga676b9606af3221a6b7bd7de264809fc7">HAL_DMA_PollForTransfer</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma, uint32_t CompleteLevel, uint32_t Timeout)</para>
</listitem>
            <listitem><para>void <link linkend="_group___d_m_a_1ga8c8564d06f6d39b702af1c5cbb7dd54a">HAL_DMA_IRQHandler</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para><link linkend="_group___d_m_a_1ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</link> <link linkend="_group___d_m_a_1gaef09509c41da57dc118c8ffb9533ce3f">HAL_DMA_GetState</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___d_m_a_1gabc0735694a0dd08e352b796d7fa7634f">HAL_DMA_GetError</link> (<link linkend="_group___d_m_a_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Header file of DMA HAL module. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team </para>
</formalpara>
<formalpara><title>Version</title>

<para>V1.1.0RC2 </para>
</formalpara>
<formalpara><title>Date</title>

<para>14-May-2014</para>
</formalpara>
<caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; COPYRIGHT(c) 2014 STMicroelectronics</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:<orderedlist>
<listitem>
<para>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</para>
</listitem><listitem>
<para>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</para>
</listitem><listitem>
<para>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</para>
</listitem></orderedlist>
</para>

<para>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </para>
<para>
Definition in file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
</section>
