============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  02:37:47 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type          Fanout Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)               launch                                          0 R 
reg_line_in_reg[1][1]/CP                                           0             0 R 
reg_line_in_reg[1][1]/Q          HS65_LS_DFPRQX9         1  7.6   50  +131     131 F 
g147/A                                                                  +0     131   
g147/Z                           HS65_LS_IVX18           2 11.3   32   +38     169 R 
g146/A                                                                  +0     169   
g146/Z                           HS65_LS_IVX9            1  4.5   20   +28     197 F 
gen_filter[31].U_S0/e3[1] 
  g133/A                                                                +0     197   
  g133/Z                         HS65_LS_BFX18           5 31.0   46   +72     269 F 
  csa_tree_U_S20_add_18_10_groupi/in_0[1] 
    g155/A                                                              +0     270   
    g155/Z                       HS65_LS_IVX18           2 11.2   31   +36     305 R 
    g145/A                                                              +0     305   
    g145/Z                       HS65_LS_NAND2X14        1 10.0   32   +40     345 F 
    g142/B                                                              +0     346   
    g142/Z                       HS65_LS_NAND2X21        2 32.1   48   +43     388 R 
    g468/B                                                              +0     388   
    g468/Z                       HS65_LS_NOR2X38         3 19.7   23   +33     422 F 
    g462/A                                                              +0     422   
    g462/Z                       HS65_LS_IVX18           1  7.3   20   +22     444 R 
    g459/B                                                              +0     444   
    g459/Z                       HS65_LS_NAND2X14        1 10.0   32   +32     476 F 
    g440/B                                                              +0     476   
    g440/Z                       HS65_LS_XOR2X27         3 27.2   40   +91     567 F 
  csa_tree_U_S20_add_18_10_groupi/out_0[4] 
  addinc_U_S22_add_18_16/A[4] 
    g545/A                                                              +0     567   
    g545/Z                       HS65_LS_IVX44           1  9.6   18   +24     591 R 
    g523/B                                                              +0     592   
    g523/Z                       HS65_LS_NAND2AX21       2 15.2   34   +30     622 F 
    g502/B                                                              +0     622   
    g502/Z                       HS65_LS_NAND2X21        1  7.8   24   +25     648 R 
    g491/B                                                              +0     648   
    g491/Z                       HS65_LS_XNOR2X18        1 12.8   33   +77     724 F 
  addinc_U_S22_add_18_16/Z[4] 
  csa_tree_U_s23_add_18_10_groupi/in_0[4] 
    g1143/CI                                                            +0     724   
    g1143/S0                     HS65_LS_FA1X27          1 15.5   35  +162     886 R 
    g1116/A0                                                            +0     886   
    g1116/S0                     HS65_LS_FA1X27          1  4.9   26  +133    1019 F 
    g3/P                                                                +0    1019   
    g3/Z                         HS65_LS_PAO2X18         1  7.1   27   +74    1094 F 
    g1168/A                                                             +0    1094   
    g1168/Z                      HS65_LS_PAOI2X6         2 16.9  139   +99    1193 R 
    g288/B                                                              +0    1193   
    g288/Z                       HS65_LS_OAI12X24        2 14.6   50   +69    1262 F 
    g287/B                                                              +0    1262   
    g287/Z                       HS65_LS_NAND2AX21       1 12.3   28   +34    1296 R 
    g285/B                                                              +0    1296   
    g285/Z                       HS65_LS_NAND2AX29       1 12.8   27   +29    1326 F 
    g284/CI                                                             +0    1326   
    g284/CO                      HS65_LS_FA1X27          1 15.6   34   +94    1420 F 
    g283/A0                                                             +0    1421   
    g283/CO                      HS65_LS_FA1X27          1 15.6   34  +101    1522 F 
    g282/A0                                                             +0    1522   
    g282/CO                      HS65_LS_FA1X27          1 15.6   34  +101    1623 F 
    g281/A0                                                             +0    1624   
    g281/CO                      HS65_LS_FA1X27          1 15.6   34  +102    1725 F 
    g280/A0                                                             +0    1725   
    g280/CO                      HS65_LS_FA1X27          1 12.8   31   +99    1824 F 
    g279/CI                                                             +0    1824   
    g279/CO                      HS65_LS_FA1X27          1 15.6   34   +97    1921 F 
    g278/A0                                                             +0    1921   
    g278/CO                      HS65_LS_FA1X27          1  9.2   30   +95    2017 F 
    g277/A                                                              +0    2017   
    g277/Z                       HS65_LSS_XNOR2X12       1  3.8   34   +64    2081 F 
  csa_tree_U_s23_add_18_10_groupi/out_0[15] 
gen_filter[31].U_S0/f3[9] 
reg_out_inter_reg[95][9]/D  <<<  HS65_LS_DFPRQX4                        +0    2081   
reg_out_inter_reg[95][9]/CP      setup                             0  +110    2192 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)               capture                                      2300 R 
                                 adjustments                          -100    2200   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       8ps 
Start-point  : reg_line_in_reg[1][1]/CP
End-point    : reg_out_inter_reg[95][9]/D
