// Seed: 1112054031
module module_0;
  for (id_1 = -1; id_1; id_1 = ~(id_1)) begin : LABEL_0
    wire id_2;
    genvar id_3;
  end
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8,
    input tri id_9,
    output supply1 id_10,
    output supply0 id_11,
    input wor id_12,
    input wire id_13,
    input supply0 id_14,
    input wor id_15,
    input tri0 id_16,
    input tri1 id_17,
    output uwire id_18,
    output tri0 id_19,
    input supply1 id_20,
    input tri1 id_21,
    input uwire id_22,
    output tri id_23,
    input tri0 id_24
);
  logic id_26;
  ;
  module_0 modCall_1 ();
  parameter id_27 = 1;
  xnor primCall (
      id_0,
      id_1,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_20,
      id_21,
      id_22,
      id_24,
      id_26,
      id_3,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9
  );
endmodule
