
==============================================================================
XRT Build Version: 2.9.317 (2020.2_PU1)
       Build Date: 2021-03-13 05:10:45
          Hash ID: b0230e59e22351fb957dc46a6e68d7560e5f630c
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.9.317
   Kernels:                cmac_krnl, general_11_K_100_12B6_6_PE, network_krnl
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          91a88103-a122-40da-b94d-d83353e11e31
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 140 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        40
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        41
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        42
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        43
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_4
   Index:        44
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_5
   Index:        45
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_6
   Index:        46
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_7
   Index:        47
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_8
   Index:        48
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_9
   Index:        49
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_10
   Index:        50
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_11
   Index:        51
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_12
   Index:        52
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_13
   Index:        53
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_14
   Index:        54
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_15
   Index:        55
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_16
   Index:        56
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_17
   Index:        57
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: cmac_krnl

Definition
----------
   Signature: cmac_krnl (stream<qdma_axis<512,0,0,0>>& axis_net_rx, stream<qdma_axis<512,0,0,0>>& axis_net_tx)

Ports
-----
   Port:          axis_net_rx
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          axis_net_tx
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

--------------------------
Instance:        cmac_krnl_1
   Base Address: not_used

   Argument:          axis_net_rx
   Register Offset:   0
   Port:              axis_net_rx
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          axis_net_tx
   Register Offset:   0
   Port:              axis_net_tx
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)
Kernel: general_11_K_100_12B6_6_PE

Definition
----------
   Signature: general_11_K_100_12B6_6_PE (stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& s_axis_udp_rx, stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& m_axis_udp_tx, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& s_axis_udp_rx_meta, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& m_axis_udp_tx_meta, stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>& m_axis_tcp_listen_port, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& s_axis_tcp_port_status, stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& m_axis_tcp_open_connection, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& s_axis_tcp_open_status, stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>& m_axis_tcp_close_connection, stream<hls::axis<ap_uint<128>, 0, 0, 0>, 0>& s_axis_tcp_notification, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& m_axis_tcp_read_pkg, stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>& s_axis_tcp_rx_meta, stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& s_axis_tcp_rx_data, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& m_axis_tcp_tx_meta, stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& m_axis_tcp_tx_data, stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& s_axis_tcp_tx_status, unsigned int useConn, unsigned int listenPort, unsigned int expectedRxByteCnt, void* HBM_in0, void* HBM_in1, void* HBM_in2, void* HBM_in3, void* HBM_in4, void* HBM_in5, void* HBM_in6, void* HBM_in7, void* HBM_in8, void* HBM_in9, void* HBM_in10, void* HBM_in11, void* HBM_centroid_vectors_stage2_0, void* HBM_centroid_vectors_stage2_1, void* HBM_centroid_vectors_stage2_2, void* HBM_meta_info, void* HBM_vector_quantizer, unsigned int nlist, unsigned int nprobe, unsigned int OPQ_enable, unsigned int c_per_part_even, unsigned int c_per_part_last, unsigned int np_per_pe_larger, unsigned int np_per_pe_smaller)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEMC0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEMC1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEMC2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEMA
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEMC
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXIS_UDP_RX
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          M_AXIS_UDP_TX
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          S_AXIS_UDP_RX_META
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          M_AXIS_UDP_TX_META
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_LISTEN_PORT
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_PORT_STATUS
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_OPEN_CONNECTION
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_OPEN_STATUS
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_CLOSE_CONNECTION
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_NOTIFICATION
   Mode:          read_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_READ_PKG
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_RX_META
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_RX_DATA
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_TX_META
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          M_AXIS_TCP_TX_DATA
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          S_AXIS_TCP_TX_STATUS
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        general_11_K_100_12B6_6_PE_1
   Base Address: 0x1800000

   Argument:          s_axis_udp_rx
   Register Offset:   0x0
   Port:              S_AXIS_UDP_RX
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_tx
   Register Offset:   0x0
   Port:              M_AXIS_UDP_TX
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_rx_meta
   Register Offset:   0x0
   Port:              S_AXIS_UDP_RX_META
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_tx_meta
   Register Offset:   0x0
   Port:              M_AXIS_UDP_TX_META
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_listen_port
   Register Offset:   0x0
   Port:              M_AXIS_TCP_LISTEN_PORT
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_port_status
   Register Offset:   0x0
   Port:              S_AXIS_TCP_PORT_STATUS
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_open_connection
   Register Offset:   0x0
   Port:              M_AXIS_TCP_OPEN_CONNECTION
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_open_status
   Register Offset:   0x0
   Port:              S_AXIS_TCP_OPEN_STATUS
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_close_connection
   Register Offset:   0x0
   Port:              M_AXIS_TCP_CLOSE_CONNECTION
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_notification
   Register Offset:   0x0
   Port:              S_AXIS_TCP_NOTIFICATION
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_read_pkg
   Register Offset:   0x0
   Port:              M_AXIS_TCP_READ_PKG
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_rx_meta
   Register Offset:   0x0
   Port:              S_AXIS_TCP_RX_META
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_rx_data
   Register Offset:   0x0
   Port:              S_AXIS_TCP_RX_DATA
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_tx_meta
   Register Offset:   0x0
   Port:              M_AXIS_TCP_TX_META
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_tx_data
   Register Offset:   0x0
   Port:              M_AXIS_TCP_TX_DATA
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_tx_status
   Register Offset:   0x0
   Port:              S_AXIS_TCP_TX_STATUS
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

   Argument:          useConn
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          listenPort
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          expectedRxByteCnt
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          HBM_in0
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          HBM_in1
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          HBM_in2
   Register Offset:   0x40
   Port:              M_AXI_GMEM2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          HBM_in3
   Register Offset:   0x4C
   Port:              M_AXI_GMEM3
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          HBM_in4
   Register Offset:   0x58
   Port:              M_AXI_GMEM4
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          HBM_in5
   Register Offset:   0x64
   Port:              M_AXI_GMEM5
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          HBM_in6
   Register Offset:   0x70
   Port:              M_AXI_GMEM6
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          HBM_in7
   Register Offset:   0x7C
   Port:              M_AXI_GMEM7
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          HBM_in8
   Register Offset:   0x88
   Port:              M_AXI_GMEM8
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          HBM_in9
   Register Offset:   0x94
   Port:              M_AXI_GMEM9
   Memory:            HBM[14] (MEM_DRAM)

   Argument:          HBM_in10
   Register Offset:   0xA0
   Port:              M_AXI_GMEM10
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          HBM_in11
   Register Offset:   0xAC
   Port:              M_AXI_GMEM11
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          HBM_centroid_vectors_stage2_0
   Register Offset:   0xB8
   Port:              M_AXI_GMEMC0
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          HBM_centroid_vectors_stage2_1
   Register Offset:   0xC4
   Port:              M_AXI_GMEMC1
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          HBM_centroid_vectors_stage2_2
   Register Offset:   0xD0
   Port:              M_AXI_GMEMC2
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          HBM_meta_info
   Register Offset:   0xDC
   Port:              M_AXI_GMEMA
   Memory:            HBM[25] (MEM_DRAM)

   Argument:          HBM_vector_quantizer
   Register Offset:   0xE8
   Port:              M_AXI_GMEMC
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          nlist
   Register Offset:   0xF4
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          nprobe
   Register Offset:   0xFC
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          OPQ_enable
   Register Offset:   0x104
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          c_per_part_even
   Register Offset:   0x10C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          c_per_part_last
   Register Offset:   0x114
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          np_per_pe_larger
   Register Offset:   0x11C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          np_per_pe_smaller
   Register Offset:   0x124
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: network_krnl

Definition
----------
   Signature: network_krnl (uint ip_addr, uint board_number, uint arp, int* axi00_ptr0, int* axi01_ptr0, stream<qdma_axis<512,0,0,0>>& m_axis_udp_rx, stream<qdma_axis<512,0,0,0>>& s_axis_udp_tx, stream<qdma_axis<256,0,0,0>>& m_axis_udp_rx_meta, stream<qdma_axis<256,0,0,0>>& s_axis_udp_tx_meta, stream<qdma_axis<16,0,0,0>>& s_axis_tcp_listen_port, stream<qdma_axis<8,0,0,0>>& m_axis_tcp_port_status, stream<qdma_axis<64,0,0,0>>& s_axis_tcp_open_connection, stream<qdma_axis<32,0,0,0>>& m_axis_tcp_open_status, stream<qdma_axis<16,0,0,0>>& s_axis_tcp_close_connection, stream<qdma_axis<128,0,0,0>>& m_axis_tcp_notification, stream<qdma_axis<32,0,0,0>>& s_axis_tcp_read_pkg, stream<qdma_axis<16,0,0,0>>& m_axis_tcp_rx_meta, stream<qdma_axis<512,0,0,0>>& m_axis_tcp_rx_data, stream<qdma_axis<32,0,0,0>>& s_axis_tcp_tx_meta, stream<qdma_axis<512,0,0,0>>& s_axis_tcp_tx_data, stream<qdma_axis<64,0,0,0>>& m_axis_tcp_tx_status, stream<qdma_axis<512,0,0,0>>& axis_net_tx, stream<qdma_axis<512,0,0,0>>& axis_net_rx)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m00_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m01_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axis_udp_rx
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          s_axis_udp_tx
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          m_axis_udp_rx_meta
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          s_axis_udp_tx_meta
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          s_axis_tcp_listen_port
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          m_axis_tcp_port_status
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          s_axis_tcp_open_connection
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          m_axis_tcp_open_status
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          s_axis_tcp_close_connection
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          m_axis_tcp_notification
   Mode:          write_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          s_axis_tcp_read_pkg
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          m_axis_tcp_rx_meta
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          m_axis_tcp_rx_data
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          s_axis_tcp_tx_meta
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          s_axis_tcp_tx_data
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          m_axis_tcp_tx_status
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          axis_net_tx
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          axis_net_rx
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

--------------------------
Instance:        network_krnl_1
   Base Address: 0x1810000

   Argument:          ip_addr
   Register Offset:   0x010
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          board_number
   Register Offset:   0x018
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          arp
   Register Offset:   0x020
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          axi00_ptr0
   Register Offset:   0x028
   Port:              m00_axi
   Memory:            HBM[28] (MEM_DRAM)

   Argument:          axi01_ptr0
   Register Offset:   0x034
   Port:              m01_axi
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          m_axis_udp_rx
   Register Offset:   0
   Port:              m_axis_udp_rx
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_tx
   Register Offset:   0
   Port:              s_axis_udp_tx
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_rx_meta
   Register Offset:   0
   Port:              m_axis_udp_rx_meta
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_tx_meta
   Register Offset:   0
   Port:              s_axis_udp_tx_meta
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_listen_port
   Register Offset:   0
   Port:              s_axis_tcp_listen_port
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_port_status
   Register Offset:   0
   Port:              m_axis_tcp_port_status
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_open_connection
   Register Offset:   0
   Port:              s_axis_tcp_open_connection
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_open_status
   Register Offset:   0
   Port:              m_axis_tcp_open_status
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_close_connection
   Register Offset:   0
   Port:              s_axis_tcp_close_connection
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_notification
   Register Offset:   0
   Port:              m_axis_tcp_notification
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_read_pkg
   Register Offset:   0
   Port:              s_axis_tcp_read_pkg
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_rx_meta
   Register Offset:   0
   Port:              m_axis_tcp_rx_meta
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_rx_data
   Register Offset:   0
   Port:              m_axis_tcp_rx_data
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_tx_meta
   Register Offset:   0
   Port:              s_axis_tcp_tx_meta
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tcp_tx_data
   Register Offset:   0
   Port:              s_axis_tcp_tx_data
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tcp_tx_status
   Register Offset:   0
   Port:              m_axis_tcp_tx_status
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

   Argument:          axis_net_tx
   Register Offset:   0
   Port:              axis_net_tx
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)

   Argument:          axis_net_rx
   Register Offset:   0
   Port:              axis_net_rx
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ -t hw --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --save-temps --advanced.param compiler.userPostSysLinkTcl=/mnt/scratch/wenqi/FPGA-ANNS-with_network_general_11_K_100_12B6_6_PE_alt_mapping/scripts/post_sys_link.tcl --config ./kernel/user_krnl/general_11_K_100_12B6_6_PE/config_sp_general_11_K_100_12B6_6_PE.txt --temp_dir ./build_dir.hw.xilinx_u280_xdma_201920_3 -l -obuild_dir.hw.xilinx_u280_xdma_201920_3/network.xclbin _x.hw.xilinx_u280_xdma_201920_3/network_krnl.xo _x.hw.xilinx_u280_xdma_201920_3/general_11_K_100_12B6_6_PE.xo _x.hw.xilinx_u280_xdma_201920_3/cmac_krnl.xo 
   Options:       -t hw
                  --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
                  --save-temps
                  --advanced.param compiler.userPostSysLinkTcl=/mnt/scratch/wenqi/FPGA-ANNS-with_network_general_11_K_100_12B6_6_PE_alt_mapping/scripts/post_sys_link.tcl
                  --config ./kernel/user_krnl/general_11_K_100_12B6_6_PE/config_sp_general_11_K_100_12B6_6_PE.txt
                  --temp_dir ./build_dir.hw.xilinx_u280_xdma_201920_3
                  -l
                  -obuild_dir.hw.xilinx_u280_xdma_201920_3/network.xclbin _x.hw.xilinx_u280_xdma_201920_3/network_krnl.xo _x.hw.xilinx_u280_xdma_201920_3/general_11_K_100_12B6_6_PE.xo _x.hw.xilinx_u280_xdma_201920_3/cmac_krnl.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
