<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18" pn="GW2A-LV18PG484C7/I6">gw2a18-005</Device>
    <FileList>
        <File path="src/btn_ctl.v" type="file.verilog" enable="1"/>
        <File path="src/btn_deb.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_rpll/rpll.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi_out_top.v" type="file.verilog" enable="1"/>
        <File path="src/key_ctl.v" type="file.verilog" enable="1"/>
        <File path="src/lcd_rpll/lcd_rpll.v" type="file.verilog" enable="1"/>
        <File path="src/led.v" type="file.verilog" enable="1"/>
        <File path="src/outputserdes.v" type="file.verilog" enable="1"/>
        <File path="src/pattern_vg.v" type="file.verilog" enable="1"/>
        <File path="src/rgb2dvi.v" type="file.verilog" enable="1"/>
        <File path="src/sync_vg.v" type="file.verilog" enable="1"/>
        <File path="src/tmds_encoder.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_data_gen.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_rx.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_top.v" type="file.verilog" enable="1"/>
        <File path="src/uart/uart_tx.v" type="file.verilog" enable="1"/>
        <File path="src/gw2a18_test.cst" type="file.cst" enable="1"/>
        <File path="src/gw2a18_test.sdc" type="file.sdc" enable="1"/>
    </FileList>
</Project>
