{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576777713866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576777713876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 18:48:33 2019 " "Processing started: Thu Dec 19 18:48:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576777713876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777713876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777713876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576777718586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576777718586 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576777732974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:48:58 Progress: Loading quartus/soc_system.qsys " "2019.12.19.18:48:58 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777738911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:48:59 Progress: Reading input file " "2019.12.19.18:48:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777739949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:00 Progress: Adding D5Mcamera_0 \[D5Mcamera 1.0\] " "2019.12.19.18:49:00 Progress: Adding D5Mcamera_0 \[D5Mcamera 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777740129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:02 Progress: Parameterizing module D5Mcamera_0 " "2019.12.19.18:49:02 Progress: Parameterizing module D5Mcamera_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777742423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:02 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\] " "2019.12.19.18:49:02 Progress: Adding address_span_extender_0 \[altera_address_span_extender 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777742427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:02 Progress: Parameterizing module address_span_extender_0 " "2019.12.19.18:49:02 Progress: Parameterizing module address_span_extender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777742587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:02 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.12.19.18:49:02 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777742588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:02 Progress: Parameterizing module clk_0 " "2019.12.19.18:49:02 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777742809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:02 Progress: Adding dc_fifo_0 \[altera_avalon_dc_fifo 18.1\] " "2019.12.19.18:49:02 Progress: Adding dc_fifo_0 \[altera_avalon_dc_fifo 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777742810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:02 Progress: Parameterizing module dc_fifo_0 " "2019.12.19.18:49:02 Progress: Parameterizing module dc_fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777742865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:02 Progress: Adding hps_0 \[altera_hps 18.1\] " "2019.12.19.18:49:02 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777742870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:04 Progress: Parameterizing module hps_0 " "2019.12.19.18:49:04 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777744777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:04 Progress: Adding i2c_0 \[i2c 15.1\] " "2019.12.19.18:49:04 Progress: Adding i2c_0 \[i2c 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777744817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:04 Progress: Parameterizing module i2c_0 " "2019.12.19.18:49:04 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777744918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:04 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.12.19.18:49:04 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777744922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:04 Progress: Parameterizing module jtag_uart_0 " "2019.12.19.18:49:04 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777744938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:04 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2019.12.19.18:49:04 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777744940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:05 Progress: Parameterizing module nios2_gen2_0 " "2019.12.19.18:49:05 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777745082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:05 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2019.12.19.18:49:05 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777745085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:05 Progress: Parameterizing module onchip_memory2_0 " "2019.12.19.18:49:05 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777745101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:05 Progress: Adding pio_leds \[altera_avalon_pio 18.1\] " "2019.12.19.18:49:05 Progress: Adding pio_leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777745103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:05 Progress: Parameterizing module pio_leds " "2019.12.19.18:49:05 Progress: Parameterizing module pio_leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777745117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:05 Progress: Building connections " "2019.12.19.18:49:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777745118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:05 Progress: Parameterizing connections " "2019.12.19.18:49:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777745171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:05 Progress: Validating " "2019.12.19.18:49:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777745174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.19.18:49:18 Progress: Done reading input file " "2019.12.19.18:49:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777758445 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.D5Mcamera_0.pixclk_source: Signal clk appears 2 times (only once is allowed) " "Soc_system.D5Mcamera_0.pixclk_source: Signal clk appears 2 times (only once is allowed)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762493 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762494 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762494 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.D5Mcamera_0.avalon_streaming_source/dc_fifo_0.in: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Soc_system.D5Mcamera_0.avalon_streaming_source/dc_fifo_0.in: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.D5Mcamera_0.avalon_streaming_source/dc_fifo_0.in: The sink has a valid signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Soc_system.D5Mcamera_0.avalon_streaming_source/dc_fifo_0.in: The sink has a valid signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.dc_fifo_0.out/D5Mcamera_0.avalon_streaming_sink: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Soc_system.dc_fifo_0.out/D5Mcamera_0.avalon_streaming_sink: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762500 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.i2c_0: i2c_0.i2c must be exported, or connected to a matching conduit. " "Soc_system.i2c_0: i2c_0.i2c must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777762502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777764472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777773227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 7 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777773227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777774884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777775465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "D5Mcamera_0: \"soc_system\" instantiated D5Mcamera \"D5Mcamera_0\" " "D5Mcamera_0: \"soc_system\" instantiated D5Mcamera \"D5Mcamera_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777783967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\" " "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777783973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dc_fifo_0: \"soc_system\" instantiated altera_avalon_dc_fifo \"dc_fifo_0\" " "Dc_fifo_0: \"soc_system\" instantiated altera_avalon_dc_fifo \"dc_fifo_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777783992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777784031 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777784097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777784767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777785335 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777785341 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777785343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777789094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0: \"soc_system\" instantiated i2c \"i2c_0\" " "I2c_0: \"soc_system\" instantiated i2c \"i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777789110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777789137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0006_jtag_uart_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0006_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl\}  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0006_jtag_uart_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0006_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777789137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777789494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777789507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777790591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777790607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0007_onchip_memory2_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl\}  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0007_onchip_memory2_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777790608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777791283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777791299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds: Starting RTL generation for module 'soc_system_pio_leds' " "Pio_leds: Starting RTL generation for module 'soc_system_pio_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777791320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_leds \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0008_pio_leds_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0008_pio_leds_gen//soc_system_pio_leds_component_configuration.pl\}  --do_build_sim=0  \] " "Pio_leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_leds \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0008_pio_leds_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0008_pio_leds_gen//soc_system_pio_leds_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777791321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds: Done RTL generation for module 'soc_system_pio_leds' " "Pio_leds: Done RTL generation for module 'soc_system_pio_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777791550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds: \"soc_system\" instantiated altera_avalon_pio \"pio_leds\" " "Pio_leds: \"soc_system\" instantiated altera_avalon_pio \"pio_leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777791554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777798013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777798615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777799201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777799779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777800352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777800932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777801506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777806349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777808595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777809777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777809807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"soc_system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"soc_system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777810903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"soc_system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"soc_system\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777811971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777811978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777812014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777813136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777813171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0012_cpu_gen/\} --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0012_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl\}  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0012_cpu_gen/\} --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8249_3480094191228698190.dir/0012_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777813172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:13 (*) Starting Nios II generation " "Cpu: # 2019.12.19 18:50:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:13 (*)   Checking for plaintext license. " "Cpu: # 2019.12.19 18:50:13 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2019.12.19 18:50:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.12.19 18:50:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:14 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.12.19 18:50:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:14 (*)   Plaintext license not found. " "Cpu: # 2019.12.19 18:50:14 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:14 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.12.19 18:50:14 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2019.12.19 18:50:15 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.12.19 18:50:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.12.19 18:50:15 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.12.19 18:50:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.12.19 18:50:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)   Creating all objects for CPU " "Cpu: # 2019.12.19 18:50:15 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)     Testbench " "Cpu: # 2019.12.19 18:50:15 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)     Instruction decoding " "Cpu: # 2019.12.19 18:50:15 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)       Instruction fields " "Cpu: # 2019.12.19 18:50:15 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:15 (*)       Instruction decodes " "Cpu: # 2019.12.19 18:50:15 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:16 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.12.19 18:50:16 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:16 (*)       Instruction controls " "Cpu: # 2019.12.19 18:50:16 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:16 (*)     Pipeline frontend " "Cpu: # 2019.12.19 18:50:16 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:16 (*)     Pipeline backend " "Cpu: # 2019.12.19 18:50:16 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:19 (*)   Generating RTL from CPU objects " "Cpu: # 2019.12.19 18:50:19 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:21 (*)   Creating encrypted RTL " "Cpu: # 2019.12.19 18:50:21 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.19 18:50:22 (*) Done Nios II generation " "Cpu: # 2019.12.19 18:50:22 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0_avalon_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"i2c_0_avalon_slave_burst_adapter\" " "I2c_0_avalon_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"i2c_0_avalon_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0_avalon_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"i2c_0_avalon_slave_rsp_width_adapter\" " "I2c_0_avalon_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"i2c_0_avalon_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777822785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777823882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777824962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777824978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777824993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777824999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777825011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777825013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777825023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777825025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777825031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter_001\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter_001\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777825041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777856107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777856341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777856348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 52 modules, 129 files " "Soc_system: Done \"soc_system\" with 52 modules, 129 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777856350 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576777858385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/lab_4_project_template/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/lab_4_project_template/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864270 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Found entity 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/lab_4_project_template/hw/hdl/camera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/lab_4_project_template/hw/hdl/camera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camera-rtl " "Found design unit 1: camera-rtl" {  } { { "../hdl/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/camera.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864275 ""} { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "../hdl/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/camera.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "db/ip/soc_system/submodules/altera_address_span_extender.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "db/ip/soc_system/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864361 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864376 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864376 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864376 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864376 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864409 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/camera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/camera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camera-rtl " "Found design unit 1: camera-rtl" {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864455 ""} { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/i2c_clkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_clkgen-behavioral " "Found design unit 1: i2c_clkgen-behavioral" {  } { { "db/ip/soc_system/submodules/i2c_clkgen.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864570 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_clkgen " "Found entity 1: i2c_clkgen" {  } { { "db/ip/soc_system/submodules/i2c_clkgen.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_clkgen.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/i2c_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_core-behavorial " "Found design unit 1: i2c_core-behavorial" {  } { { "db/ip/soc_system/submodules/i2c_core.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864575 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_core " "Found entity 1: i2c_core" {  } { { "db/ip/soc_system/submodules/i2c_core.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_core.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/i2c_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/i2c_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_interface-structural " "Found design unit 1: i2c_interface-structural" {  } { { "db/ip/soc_system/submodules/i2c_interface.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864581 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_interface " "Found entity 1: i2c_interface" {  } { { "db/ip/soc_system/submodules/i2c_interface.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/i2c_interface.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter " "Found entity 1: soc_system_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001 " "Found entity 1: soc_system_avalon_st_adapter_001" {  } { { "db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_001_timing_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864653 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864653 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864653 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864653 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864754 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864768 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864779 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864796 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864811 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864874 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576777864877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864884 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777864902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777864902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: soc_system_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: soc_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: soc_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: soc_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_system_nios2_gen2_0_cpu " "Found entity 27: soc_system_nios2_gen2_0_cpu" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777865890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777865899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777865907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777865915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: soc_system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777865923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777865931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777865939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pio_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pio_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_leds " "Found entity 1: soc_system_pio_leds" {  } { { "db/ip/soc_system/submodules/soc_system_pio_leds.v" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_pio_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576777865947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777865947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1576777865950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Elaborating entity \"DE0_Nano_SoC_TRDB_D5M_LT24_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576777866148 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(23) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(23): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866150 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCK DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(24) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(24): used implicit default value for signal \"ADC_SCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866150 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SDI DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25): used implicit default value for signal \"ADC_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866150 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_CS_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(48) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(48): used implicit default value for signal \"GPIO_0_LT24_ADC_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866150 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_DCLK DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(49) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(49): used implicit default value for signal \"GPIO_0_LT24_ADC_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_DIN DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50): used implicit default value for signal \"GPIO_0_LT24_ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_CS_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(53) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(53): used implicit default value for signal \"GPIO_0_LT24_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_D DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(54) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(54): used implicit default value for signal \"GPIO_0_LT24_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_LCD_ON DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55): used implicit default value for signal \"GPIO_0_LT24_LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_RD_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(56) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(56): used implicit default value for signal \"GPIO_0_LT24_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_RESET_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57): used implicit default value for signal \"GPIO_0_LT24_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_RS DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(58) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(58): used implicit default value for signal \"GPIO_0_LT24_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_WR_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(59) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(59): used implicit default value for signal \"GPIO_0_LT24_WR_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_RESET_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(66) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(66): used implicit default value for signal \"GPIO_1_D5M_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_TRIGGER DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(70) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(70): used implicit default value for signal \"GPIO_1_D5M_TRIGGER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_XCLKIN DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(71) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(71): used implicit default value for signal \"GPIO_1_D5M_XCLKIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866151 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "u0" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576777866155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera soc_system:u0\|camera:d5mcamera_0 " "Elaborating entity \"camera\" for hierarchy \"soc_system:u0\|camera:d5mcamera_0\"" {  } { { "db/ip/soc_system/soc_system.v" "d5mcamera_0" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576777866165 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cam_TRIGGER camera.vhd(34) " "VHDL Signal Declaration warning at camera.vhd(34): used implicit default value for signal \"Cam_TRIGGER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866166 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|camera:d5mcamera_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cam_XCLKIN camera.vhd(35) " "VHDL Signal Declaration warning at camera.vhd(35): used implicit default value for signal \"Cam_XCLKIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576777866166 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|camera:d5mcamera_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_fifo camera.vhd(81) " "Verilog HDL or VHDL warning at camera.vhd(81): object \"data_fifo\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576777866167 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|camera:d5mcamera_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AS_CS camera.vhd(98) " "VHDL Process Statement warning at camera.vhd(98): signal \"AS_CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576777866167 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|camera:d5mcamera_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cam_RESET_N camera.vhd(86) " "VHDL Process Statement warning at camera.vhd(86): inferring latch(es) for signal or variable \"Cam_RESET_N\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1576777866169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|camera:d5mcamera_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cam_FVAL camera.vhd(135) " "VHDL Process Statement warning at camera.vhd(135): signal \"Cam_FVAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576777866169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|camera:d5mcamera_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cam_LVAL camera.vhd(135) " "VHDL Process Statement warning at camera.vhd(135): signal \"Cam_LVAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576777866169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|camera:d5mcamera_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cam_on camera.vhd(135) " "VHDL Process Statement warning at camera.vhd(135): signal \"cam_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1576777866169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|camera:d5mcamera_0"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2 32 camera.vhd(150) " "VHDL expression error at camera.vhd(150): expression has 2 elements, but must have 32 elements" {  } { { "db/ip/soc_system/submodules/camera.vhd" "" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/camera.vhd" 150 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1576777866175 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "soc_system:u0\|camera:d5mcamera_0 " "Can't elaborate user hierarchy \"soc_system:u0\|camera:d5mcamera_0\"" {  } { { "db/ip/soc_system/soc_system.v" "d5mcamera_0" { Text "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/db/ip/soc_system/soc_system.v" 210 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576777866176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/lab_4_project_template/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/lab_4_project_template/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777866373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576777866839 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 19 18:51:06 2019 " "Processing ended: Thu Dec 19 18:51:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576777866839 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576777866839 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:53 " "Total CPU time (on all processors): 00:03:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576777866839 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576777866839 ""}
