/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -o cdefs -I defs/cc26xx/ccfg.bf cdefs_use_reg_comment=0               \
     cdefs_use_field_comment=0 cdefs_use_field_get=2 cdefs_use_field_set=2     \
     cdefs_use_field_shift=1 cdefs_use_field_shifted_mask=1                    \
     cdefs_use_field_shifter=0 cdefs_use_reg_comment=0                         \
     cdefs_use_value_comment=0 doc_field_doc_column=0                          \
     doc_field_longname_column=0 doc_lsb_on_left=0 doc_reg_address_column=0    \
     doc_reg_direction_column=0 doc_reg_doc_column=0 doc_reg_longname_column=0 \
     doc_split_width=0
*/

#ifndef _CC26XX_CCFG_BFGEN_DEFS_
#define _CC26XX_CCFG_BFGEN_DEFS_

#define CC26XX_CCFG_EXT_LF_CLK_ADDR                  0x00000fa8
  #define CC26XX_CCFG_EXT_LF_CLK_RTC_INCREMENT     0x00ffffff
  #define CC26XX_CCFG_EXT_LF_CLK_RTC_INCREMENT_SHIFT 0
  #define CC26XX_CCFG_EXT_LF_CLK_RTC_INCREMENT_SET(x, v) do { (x) = (((x) & ~0xffffff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_EXT_LF_CLK_RTC_INCREMENT_GET(x) (((x) >> 0) & 0xffffff)
  #define CC26XX_CCFG_EXT_LF_CLK_DIO               0xff000000
  #define CC26XX_CCFG_EXT_LF_CLK_DIO_SHIFT         24
  #define CC26XX_CCFG_EXT_LF_CLK_DIO_SET(x, v)     do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define CC26XX_CCFG_EXT_LF_CLK_DIO_GET(x)        (((x) >> 24) & 0xff)

#define CC26XX_CCFG_MODE_CONF_1_ADDR                 0x00000fac
  #define CC26XX_CCFG_MODE_CONF_1_XOSC_MAX_START   0x000000ff
  #define CC26XX_CCFG_MODE_CONF_1_XOSC_MAX_START_SHIFT 0
  #define CC26XX_CCFG_MODE_CONF_1_XOSC_MAX_START_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_1_XOSC_MAX_START_GET(x) (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET 0x00000f00
  #define CC26XX_CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET_SHIFT 8
  #define CC26XX_CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET_SET(x, v) do { (x) = (((x) & ~0xf00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET_GET(x) (((x) >> 8) & 0xf)
  #define CC26XX_CCFG_MODE_CONF_1_DELTA_IBIAS_INIT 0x0000f000
  #define CC26XX_CCFG_MODE_CONF_1_DELTA_IBIAS_INIT_SHIFT 12
  #define CC26XX_CCFG_MODE_CONF_1_DELTA_IBIAS_INIT_SET(x, v) do { (x) = (((x) & ~0xf000) | ((v) << 12)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_1_DELTA_IBIAS_INIT_GET(x) (((x) >> 12) & 0xf)
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_IPEAK   0x00070000
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_IPEAK_SHIFT 16
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_IPEAK_SET(x, v) do { (x) = (((x) & ~0x70000) | ((v) << 16)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_IPEAK_GET(x) (((x) >> 16) & 0x7)
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_DITHER_EN 0x00080000
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_DITHER_EN_SHIFT 19
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_VMIN    0x00f00000
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_VMIN_SHIFT 20
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_VMIN_SET(x, v) do { (x) = (((x) & ~0xf00000) | ((v) << 20)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_1_ALT_DCDC_VMIN_GET(x) (((x) >> 20) & 0xf)
  #define CC26XX_CCFG_MODE_CONF_1_RESERVED         0xff000000
  #define CC26XX_CCFG_MODE_CONF_1_RESERVED_SHIFT   24
  #define CC26XX_CCFG_MODE_CONF_1_RESERVED_SET(x, v) do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_1_RESERVED_GET(x)  (((x) >> 24) & 0xff)

#define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_ADDR          0x00000fb0
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR 0x00000001
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR_SHIFT 0
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING 0x00000002
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING_SHIFT 1
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM 0x00000004
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM_SHIFT 2
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS 0x0000fff8
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_SHIFT 3
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_SET(x, v) do { (x) = (((x) & ~0xfff8) | ((v) << 3)); } while(0)
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_GET(x) (((x) >> 3) & 0x1fff)
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG 0xffff0000
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG_SHIFT 16
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG_SET(x, v) do { (x) = (((x) & ~0xffff0000) | ((v) << 16)); } while(0)
  #define CC26XX_CCFG_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG_GET(x) (((x) >> 16) & 0xffff)

#define CC26XX_CCFG_MODE_CONF_ADDR                   0x00000fb4
  #define CC26XX_CCFG_MODE_CONF_VDDR_CAP           0x000000ff
  #define CC26XX_CCFG_MODE_CONF_VDDR_CAP_SHIFT     0
  #define CC26XX_CCFG_MODE_CONF_VDDR_CAP_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_VDDR_CAP_GET(x)    (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_MODE_CONF_XOSC_CAPARRAY_DELTA 0x0000ff00
  #define CC26XX_CCFG_MODE_CONF_XOSC_CAPARRAY_DELTA_SHIFT 8
  #define CC26XX_CCFG_MODE_CONF_XOSC_CAPARRAY_DELTA_SET(x, v) do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_XOSC_CAPARRAY_DELTA_GET(x) (((x) >> 8) & 0xff)
  #define CC26XX_CCFG_MODE_CONF_HF_COMP            0x00010000
  #define CC26XX_CCFG_MODE_CONF_HF_COMP_SHIFT      16
  #define CC26XX_CCFG_MODE_CONF_XOSC_CAP_MOD       0x00020000
  #define CC26XX_CCFG_MODE_CONF_XOSC_CAP_MOD_SHIFT 17
  #define CC26XX_CCFG_MODE_CONF_XOSC_FREQ          0x000c0000
  #define CC26XX_CCFG_MODE_CONF_XOSC_FREQ_SHIFT    18
  #define CC26XX_CCFG_MODE_CONF_XOSC_FREQ_SET(x, v) do { (x) = (((x) & ~0xc0000) | ((v) << 18)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_XOSC_FREQ_GET(x)   (((x) >> 18) & 0x3)
  #define CC26XX_CCFG_MODE_CONF_RTC_COMP           0x00100000
  #define CC26XX_CCFG_MODE_CONF_RTC_COMP_SHIFT     20
  #define CC26XX_CCFG_MODE_CONF_RESERVED0          0x00200000
  #define CC26XX_CCFG_MODE_CONF_RESERVED0_SHIFT    21
  #define CC26XX_CCFG_MODE_CONF_SCLK_LF_OPTION     0x00c00000
  #define CC26XX_CCFG_MODE_CONF_SCLK_LF_OPTION_SHIFT 22
  #define CC26XX_CCFG_MODE_CONF_SCLK_LF_OPTION_SET(x, v) do { (x) = (((x) & ~0xc00000) | ((v) << 22)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_SCLK_LF_OPTION_GET(x) (((x) >> 22) & 0x3)
  #define CC26XX_CCFG_MODE_CONF_VDDS_BOD_LEVEL     0x01000000
  #define CC26XX_CCFG_MODE_CONF_VDDS_BOD_LEVEL_SHIFT 24
  #define CC26XX_CCFG_MODE_CONF_VDDR_EXT_LOAD      0x02000000
  #define CC26XX_CCFG_MODE_CONF_VDDR_EXT_LOAD_SHIFT 25
  #define CC26XX_CCFG_MODE_CONF_DCDC_ACTIVE        0x04000000
  #define CC26XX_CCFG_MODE_CONF_DCDC_ACTIVE_SHIFT  26
  #define CC26XX_CCFG_MODE_CONF_DCDC_RECHARGE      0x08000000
  #define CC26XX_CCFG_MODE_CONF_DCDC_RECHARGE_SHIFT 27
  #define CC26XX_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA 0xf0000000
  #define CC26XX_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_SHIFT 28
  #define CC26XX_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_SET(x, v) do { (x) = (((x) & ~0xf0000000) | ((v) << 28)); } while(0)
  #define CC26XX_CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_GET(x) (((x) >> 28) & 0xf)

#define CC26XX_CCFG_VOLT_LOAD_0_ADDR                 0x00000fb8
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TM15    0x000000ff
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TM15_SHIFT 0
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TM15_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TM15_GET(x) (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP5     0x0000ff00
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP5_SHIFT 8
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP5_SET(x, v) do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP5_GET(x) (((x) >> 8) & 0xff)
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP25    0x00ff0000
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP25_SHIFT 16
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP25_SET(x, v) do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP25_GET(x) (((x) >> 16) & 0xff)
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP45    0xff000000
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP45_SHIFT 24
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP45_SET(x, v) do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define CC26XX_CCFG_VOLT_LOAD_0_VDDR_EXT_TP45_GET(x) (((x) >> 24) & 0xff)

#define CC26XX_CCFG_VOLT_LOAD_1_ADDR                 0x00000fbc
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP65    0x000000ff
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP65_SHIFT 0
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP65_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP65_GET(x) (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP85    0x0000ff00
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP85_SHIFT 8
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP85_SET(x, v) do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP85_GET(x) (((x) >> 8) & 0xff)
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP105   0x00ff0000
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP105_SHIFT 16
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP105_SET(x, v) do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP105_GET(x) (((x) >> 16) & 0xff)
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP125   0xff000000
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP125_SHIFT 24
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP125_SET(x, v) do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define CC26XX_CCFG_VOLT_LOAD_1_VDDR_EXT_TP125_GET(x) (((x) >> 24) & 0xff)

#define CC26XX_CCFG_RTC_OFFSET_ADDR                  0x00000fc0
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P2       0x000000ff
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P2_SHIFT 0
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P2_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P2_GET(x) (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P1       0x0000ff00
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P1_SHIFT 8
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P1_SET(x, v) do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P1_GET(x) (((x) >> 8) & 0xff)
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P0       0xffff0000
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P0_SHIFT 16
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P0_SET(x, v) do { (x) = (((x) & ~0xffff0000) | ((v) << 16)); } while(0)
  #define CC26XX_CCFG_RTC_OFFSET_RTC_COMP_P0_GET(x) (((x) >> 16) & 0xffff)

#define CC26XX_CCFG_FREQ_OFFSET_ADDR                 0x00000fc4
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P2       0x000000ff
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P2_SHIFT 0
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P2_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P2_GET(x) (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P1       0x0000ff00
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P1_SHIFT 8
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P1_SET(x, v) do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P1_GET(x) (((x) >> 8) & 0xff)
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P0       0xffff0000
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P0_SHIFT 16
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P0_SET(x, v) do { (x) = (((x) & ~0xffff0000) | ((v) << 16)); } while(0)
  #define CC26XX_CCFG_FREQ_OFFSET_HF_COMP_P0_GET(x) (((x) >> 16) & 0xffff)

#define CC26XX_CCFG_IEEE_MAC_0_ADDR                  0x00000fc8
  #define CC26XX_CCFG_IEEE_MAC_0_ADDRESS           0xffffffff
  #define CC26XX_CCFG_IEEE_MAC_0_ADDRESS_SHIFT     0
  #define CC26XX_CCFG_IEEE_MAC_0_ADDRESS_SET(x, v) do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_IEEE_MAC_0_ADDRESS_GET(x)    (((x) >> 0) & 0xffffffff)

#define CC26XX_CCFG_IEEE_MAC_1_ADDR                  0x00000fcc
  #define CC26XX_CCFG_IEEE_MAC_1_ADDRESS           0xffffffff
  #define CC26XX_CCFG_IEEE_MAC_1_ADDRESS_SHIFT     0
  #define CC26XX_CCFG_IEEE_MAC_1_ADDRESS_SET(x, v) do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_IEEE_MAC_1_ADDRESS_GET(x)    (((x) >> 0) & 0xffffffff)

#define CC26XX_CCFG_IEEE_BLE_0_ADDR                  0x00000fd0
  #define CC26XX_CCFG_IEEE_BLE_0_ADDRESS           0xffffffff
  #define CC26XX_CCFG_IEEE_BLE_0_ADDRESS_SHIFT     0
  #define CC26XX_CCFG_IEEE_BLE_0_ADDRESS_SET(x, v) do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_IEEE_BLE_0_ADDRESS_GET(x)    (((x) >> 0) & 0xffffffff)

#define CC26XX_CCFG_IEEE_BLE_1_ADDR                  0x00000fd4
  #define CC26XX_CCFG_IEEE_BLE_1_ADDRESS           0xffffffff
  #define CC26XX_CCFG_IEEE_BLE_1_ADDRESS_SHIFT     0
  #define CC26XX_CCFG_IEEE_BLE_1_ADDRESS_SET(x, v) do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_IEEE_BLE_1_ADDRESS_GET(x)    (((x) >> 0) & 0xffffffff)

#define CC26XX_CCFG_BL_CONFIG_ADDR                   0x00000fd8
  #define CC26XX_CCFG_BL_CONFIG_BL_ENABLE          0x000000ff
  #define CC26XX_CCFG_BL_CONFIG_BL_ENABLE_SHIFT    0
  #define CC26XX_CCFG_BL_CONFIG_BL_ENABLE_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_BL_CONFIG_BL_ENABLE_GET(x)   (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_BL_CONFIG_BL_PIN_NUMBER      0x0000ff00
  #define CC26XX_CCFG_BL_CONFIG_BL_PIN_NUMBER_SHIFT 8
  #define CC26XX_CCFG_BL_CONFIG_BL_PIN_NUMBER_SET(x, v) do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_BL_CONFIG_BL_PIN_NUMBER_GET(x) (((x) >> 8) & 0xff)
  #define CC26XX_CCFG_BL_CONFIG_BL_LEVEL           0x00010000
  #define CC26XX_CCFG_BL_CONFIG_BL_LEVEL_SHIFT     16
  #define CC26XX_CCFG_BL_CONFIG_RESERVED           0x00fe0000
  #define CC26XX_CCFG_BL_CONFIG_RESERVED_SHIFT     17
  #define CC26XX_CCFG_BL_CONFIG_RESERVED_SET(x, v) do { (x) = (((x) & ~0xfe0000) | ((v) << 17)); } while(0)
  #define CC26XX_CCFG_BL_CONFIG_RESERVED_GET(x)    (((x) >> 17) & 0x7f)
  #define CC26XX_CCFG_BL_CONFIG_BOOTLOADER_ENABLE  0xff000000
  #define CC26XX_CCFG_BL_CONFIG_BOOTLOADER_ENABLE_SHIFT 24
  #define CC26XX_CCFG_BL_CONFIG_BOOTLOADER_ENABLE_SET(x, v) do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define CC26XX_CCFG_BL_CONFIG_BOOTLOADER_ENABLE_GET(x) (((x) >> 24) & 0xff)

#define CC26XX_CCFG_ERASE_CONF_ADDR                  0x00000fdc
  #define CC26XX_CCFG_ERASE_CONF_BANK_ERASE_DIS_N  0x00000001
  #define CC26XX_CCFG_ERASE_CONF_BANK_ERASE_DIS_N_SHIFT 0
  #define CC26XX_CCFG_ERASE_CONF_RESERVED1         0x000000fe
  #define CC26XX_CCFG_ERASE_CONF_RESERVED1_SHIFT   1
  #define CC26XX_CCFG_ERASE_CONF_RESERVED1_SET(x, v) do { (x) = (((x) & ~0xfe) | ((v) << 1)); } while(0)
  #define CC26XX_CCFG_ERASE_CONF_RESERVED1_GET(x)  (((x) >> 1) & 0x7f)
  #define CC26XX_CCFG_ERASE_CONF_CHIP_ERASE_DIS_N  0x00000100
  #define CC26XX_CCFG_ERASE_CONF_CHIP_ERASE_DIS_N_SHIFT 8
  #define CC26XX_CCFG_ERASE_CONF_RESERVED2         0xfffffe00
  #define CC26XX_CCFG_ERASE_CONF_RESERVED2_SHIFT   9
  #define CC26XX_CCFG_ERASE_CONF_RESERVED2_SET(x, v) do { (x) = (((x) & ~0xfffffe00) | ((v) << 9)); } while(0)
  #define CC26XX_CCFG_ERASE_CONF_RESERVED2_GET(x)  (((x) >> 9) & 0x7fffff)

#define CC26XX_CCFG_CCFG_TI_OPTIONS_ADDR             0x00000fe0
  #define CC26XX_CCFG_CCFG_TI_OPTIONS_TI_FA_ENABLE 0x000000ff
  #define CC26XX_CCFG_CCFG_TI_OPTIONS_TI_FA_ENABLE_SHIFT 0
  #define CC26XX_CCFG_CCFG_TI_OPTIONS_TI_FA_ENABLE_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_CCFG_TI_OPTIONS_TI_FA_ENABLE_GET(x) (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_CCFG_TI_OPTIONS_RESERVED     0xffffff00
  #define CC26XX_CCFG_CCFG_TI_OPTIONS_RESERVED_SHIFT 8
  #define CC26XX_CCFG_CCFG_TI_OPTIONS_RESERVED_SET(x, v) do { (x) = (((x) & ~0xffffff00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_CCFG_TI_OPTIONS_RESERVED_GET(x) (((x) >> 8) & 0xffffff)

#define CC26XX_CCFG_CCFG_TAP_DAP_0_ADDR              0x00000fe4
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_TEST_TAP_ENABLE 0x000000ff
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_TEST_TAP_ENABLE_SHIFT 0
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_TEST_TAP_ENABLE_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_TEST_TAP_ENABLE_GET(x) (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_PRCM_TAP_ENABLE 0x0000ff00
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_PRCM_TAP_ENABLE_SHIFT 8
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_PRCM_TAP_ENABLE_SET(x, v) do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_PRCM_TAP_ENABLE_GET(x) (((x) >> 8) & 0xff)
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_CPU_DAP_ENABLE 0x00ff0000
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_CPU_DAP_ENABLE_SHIFT 16
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_CPU_DAP_ENABLE_SET(x, v) do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_CPU_DAP_ENABLE_GET(x) (((x) >> 16) & 0xff)
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_RESERVED      0xff000000
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_RESERVED_SHIFT 24
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_RESERVED_SET(x, v) do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define CC26XX_CCFG_CCFG_TAP_DAP_0_RESERVED_GET(x) (((x) >> 24) & 0xff)

#define CC26XX_CCFG_CCFG_TAP_DAP_1_ADDR              0x00000fe8
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_WUC_TAP_ENABLE 0x000000ff
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_WUC_TAP_ENABLE_SHIFT 0
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_WUC_TAP_ENABLE_SET(x, v) do { (x) = (((x) & ~0xff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_WUC_TAP_ENABLE_GET(x) (((x) >> 0) & 0xff)
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE 0x0000ff00
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE_SHIFT 8
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE_SET(x, v) do { (x) = (((x) & ~0xff00) | ((v) << 8)); } while(0)
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_PBIST1_TAP_ENABLE_GET(x) (((x) >> 8) & 0xff)
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE 0x00ff0000
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE_SHIFT 16
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE_SET(x, v) do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_PBIST2_TAP_ENABLE_GET(x) (((x) >> 16) & 0xff)
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_RESERVED      0xff000000
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_RESERVED_SHIFT 24
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_RESERVED_SET(x, v) do { (x) = (((x) & ~0xff000000) | ((v) << 24)); } while(0)
  #define CC26XX_CCFG_CCFG_TAP_DAP_1_RESERVED_GET(x) (((x) >> 24) & 0xff)

#define CC26XX_CCFG_IMAGE_VALID_CONF_ADDR            0x00000fec
  #define CC26XX_CCFG_IMAGE_VALID_CONF_IMAGE_VALID 0xffffffff
  #define CC26XX_CCFG_IMAGE_VALID_CONF_IMAGE_VALID_SHIFT 0
  #define CC26XX_CCFG_IMAGE_VALID_CONF_IMAGE_VALID_SET(x, v) do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define CC26XX_CCFG_IMAGE_VALID_CONF_IMAGE_VALID_GET(x) (((x) >> 0) & 0xffffffff)

#define CC26XX_CCFG_CCFG_PROT_31_0_ADDR              0x00000ff0
  #define CC26XX_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_COUNT 32
  #define CC26XX_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC(fidx) (0x00000001 << ((fidx)))
  #define CC26XX_CCFG_CCFG_PROT_31_0_WRT_PROT_SEC_SHIFT(fidx) ((fidx) + 0)

#define CC26XX_CCFG_CCFG_PROT_63_32_ADDR             0x00000ff4
  #define CC26XX_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_COUNT 32
  #define CC26XX_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC(fidx) (0x00000001 << ((fidx)))
  #define CC26XX_CCFG_CCFG_PROT_63_32_WRT_PROT_SEC_SHIFT(fidx) ((fidx) + 0)

#define CC26XX_CCFG_CCFG_PROT_95_64_ADDR             0x00000ff8
  #define CC26XX_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_COUNT 32
  #define CC26XX_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC(fidx) (0x00000001 << ((fidx)))
  #define CC26XX_CCFG_CCFG_PROT_95_64_WRT_PROT_SEC_SHIFT(fidx) ((fidx) + 0)

#define CC26XX_CCFG_CCFG_PROT_127_96_ADDR            0x00000ffc
  #define CC26XX_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_127_COUNT 32
  #define CC26XX_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_127(fidx) (0x00000001 << ((fidx)))
  #define CC26XX_CCFG_CCFG_PROT_127_96_WRT_PROT_SEC_127_SHIFT(fidx) ((fidx) + 0)

#endif

