digraph "/home/ubuntu/S32_SDK_S32K1xx_RTM_4.0.2/platform/drivers/src/adc/adc_driver.c.235t.optimized" {
overlap=false;
subgraph "cluster_ADC_DRV_InitConverterStruct" {
	style="dashed";
	color="black";
	label="ADC_DRV_InitConverterStruct ()";
	fn_47_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_47_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_47_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|config_2(D)-\>clockDivide\ =\ 0;\l\
|config_2(D)-\>sampleTime\ =\ 12;\l\
|config_2(D)-\>resolution\ =\ 0;\l\
|config_2(D)-\>inputClock\ =\ 0;\l\
|config_2(D)-\>trigger\ =\ 0;\l\
|config_2(D)-\>pretriggerSel\ =\ 0;\l\
|config_2(D)-\>triggerSel\ =\ 0;\l\
|config_2(D)-\>dmaEnable\ =\ 0;\l\
|config_2(D)-\>voltageRef\ =\ 0;\l\
|config_2(D)-\>continuousConvEnable\ =\ 0;\l\
|config_2(D)-\>supplyMonitoringEnable\ =\ 0;\l\
|return;\l\
}"];

	fn_47_basic_block_0:s -> fn_47_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_47_basic_block_2:s -> fn_47_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_47_basic_block_0:s -> fn_47_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_ConfigConverter" {
	style="dashed";
	color="black";
	label="ADC_DRV_ConfigConverter ()";
	fn_48_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_48_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_48_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_19\ =\ s_adcBase[instance_18(D)];\l\
|MEM\ \<unsigned\ char\>\ [(clock_names_t[2]\ *)&adc_clocks]\ =\ 65;\l\
|MEM\ \<unsigned\ char\>\ [(clock_names_t[2]\ *)&adc_clocks\ +\ 1B]\ =\ 66;\l\
|adc_freq\ =\ 0;\l\
|_1\ =\ adc_clocks[instance_18(D)];\l\
|CLOCK_SYS_GetFreq\ (_1,\ &adc_freq);\l\
|adc_freq.0_2\ =\ adc_freq;\l\
|_3\ =\ config_22(D)-\>clockDivide;\l\
|_4\ =\ (long\ unsigned\ int)\ _3;\l\
|_5\ =\ adc_freq.0_2\ \>\>\ _4;\l\
|adc_freq\ =\ _5;\l\
|tmp_65\ =\{v\}\ base_19-\>CFG1;\l\
|tmp_66\ =\ tmp_65\ &\ 4294967199;\l\
|_67\ =\ _4\ \<\<\ 5;\l\
|_68\ =\ _67\ &\ 96;\l\
|tmp_69\ =\ tmp_66\ \|\ _68;\l\
|base_19-\>CFG1\ =\{v\}\ tmp_69;\l\
|_6\ =\ config_22(D)-\>sampleTime;\l\
|iftmp.1_60\ =\ MAX_EXPR\ \<_6,\ 1\>;\l\
|tmp_61\ =\{v\}\ base_19-\>CFG2;\l\
|tmp_62\ =\ tmp_61\ &\ 4294967040;\l\
|_63\ =\ (long\ unsigned\ int)\ iftmp.1_60;\l\
|tmp_64\ =\ tmp_62\ \|\ _63;\l\
|base_19-\>CFG2\ =\{v\}\ tmp_64;\l\
|_7\ =\ config_22(D)-\>resolution;\l\
|tmp_54\ =\{v\}\ base_19-\>CFG1;\l\
|tmp_55\ =\ tmp_54\ &\ 4294967283;\l\
|_56\ =\ (long\ unsigned\ int)\ _7;\l\
|_57\ =\ _56\ \<\<\ 2;\l\
|_58\ =\ _57\ &\ 12;\l\
|tmp_59\ =\ tmp_55\ \|\ _58;\l\
|base_19-\>CFG1\ =\{v\}\ tmp_59;\l\
|_8\ =\ config_22(D)-\>inputClock;\l\
|tmp_49\ =\{v\}\ base_19-\>CFG1;\l\
|tmp_50\ =\ tmp_49\ &\ 4294967292;\l\
|_51\ =\ _8\ &\ 3;\l\
|_52\ =\ (long\ unsigned\ int)\ _51;\l\
|tmp_53\ =\ tmp_50\ \|\ _52;\l\
|base_19-\>CFG1\ =\{v\}\ tmp_53;\l\
|_9\ =\ config_22(D)-\>trigger;\l\
|tmp_43\ =\{v\}\ base_19-\>SC2;\l\
|tmp_44\ =\ tmp_43\ &\ 4294967231;\l\
|_45\ =\ (long\ unsigned\ int)\ _9;\l\
|_46\ =\ _45\ \<\<\ 6;\l\
|_47\ =\ _46\ &\ 64;\l\
|tmp_48\ =\ tmp_44\ \|\ _47;\l\
|base_19-\>SC2\ =\{v\}\ tmp_48;\l\
|_10\ =\ config_22(D)-\>pretriggerSel;\l\
|mask[0]\ =\ 48;\l\
|mask[1]\ =\ 12288;\l\
|_96\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|_97\ =\ mask[instance_18(D)];\l\
|_98\ =\ ~_97;\l\
|intermVal_99\ =\ _96\ &\ _98;\l\
|if\ (instance_18(D)\ ==\ 0)\l\
\ \ goto\ \<bb\ 4\>;\ [33.33%]\l\
else\l\
\ \ goto\ \<bb\ 3\>;\ [66.67%]\l\
}"];

	fn_48_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 3\>:\l\
|if\ (instance_18(D)\ ==\ 1)\l\
\ \ goto\ \<bb\ 5\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 15\>;\ [50.00%]\l\
}"];

	fn_48_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:357913946\<bb\ 4\>:\l\
|_100\ =\ (long\ unsigned\ int)\ _10;\l\
|_101\ =\ _100\ \<\<\ 4;\l\
|_102\ =\ _101\ &\ 48;\l\
|intermVal_103\ =\ intermVal_99\ \|\ _102;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT\ =\{v\}\ intermVal_103;\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|_146\ =\ config_22(D)-\>triggerSel;\l\
|_149\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|intermVal_152\ =\ _149\ &\ 4294967294;\l\
|_88\ =\ _146\ &\ 1;\l\
|_89\ =\ (long\ unsigned\ int)\ _88;\l\
|intermVal_90\ =\ _89\ \|\ intermVal_152;\l\
goto\ \<bb\ 6\>;\ [100.00%]\l\
}"];

	fn_48_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:357913946\<bb\ 5\>:\l\
|_104\ =\ (long\ unsigned\ int)\ _10;\l\
|_105\ =\ _104\ \<\<\ 12;\l\
|_106\ =\ _105\ &\ 12288;\l\
|intermVal_107\ =\ intermVal_99\ \|\ _106;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT\ =\{v\}\ intermVal_107;\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|_126\ =\ config_22(D)-\>triggerSel;\l\
|_129\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|intermVal_132\ =\ _129\ &\ 4294967039;\l\
|_91\ =\ (long\ unsigned\ int)\ _126;\l\
|_92\ =\ _91\ \<\<\ 8;\l\
|_93\ =\ _92\ &\ 256;\l\
|intermVal_94\ =\ _93\ \|\ intermVal_132;\l\
}"];

	fn_48_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741839\<bb\ 6\>:\l\
|#\ intermVal_95\ =\ PHI\ \<intermVal_94(5),\ intermVal_90(4),\ intermVal_142(15)\>\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT\ =\{v\}\ intermVal_95;\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|_12\ =\ config_22(D)-\>dmaEnable;\l\
|tmp_39\ =\{v\}\ base_19-\>SC2;\l\
|tmp_40\ =\ tmp_39\ &\ 4294967291;\l\
|if\ (_12\ !=\ 0)\l\
\ \ goto\ \<bb\ 7\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 8\>;\ [50.00%]\l\
}"];

	fn_48_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870920\<bb\ 7\>:\l\
|_127\ =\ tmp_40\ \|\ 4;\l\
}"];

	fn_48_basic_block_8 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741839\<bb\ 8\>:\l\
|#\ prephitmp_128\ =\ PHI\ \<_127(7),\ tmp_40(6)\>\l\
|base_19-\>SC2\ =\{v\}\ prephitmp_128;\l\
|_13\ =\ config_22(D)-\>voltageRef;\l\
|tmp_34\ =\{v\}\ base_19-\>SC2;\l\
|tmp_35\ =\ tmp_34\ &\ 4294967292;\l\
|_36\ =\ _13\ &\ 3;\l\
|_37\ =\ (long\ unsigned\ int)\ _36;\l\
|tmp_38\ =\ tmp_35\ \|\ _37;\l\
|base_19-\>SC2\ =\{v\}\ tmp_38;\l\
|_14\ =\ config_22(D)-\>continuousConvEnable;\l\
|tmp_30\ =\{v\}\ base_19-\>SC3;\l\
|tmp_31\ =\ tmp_30\ &\ 4294967287;\l\
|if\ (_14\ !=\ 0)\l\
\ \ goto\ \<bb\ 9\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 10\>;\ [50.00%]\l\
}"];

	fn_48_basic_block_9 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870920\<bb\ 9\>:\l\
|_147\ =\ tmp_31\ \|\ 8;\l\
}"];

	fn_48_basic_block_10 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741839\<bb\ 10\>:\l\
|#\ prephitmp_148\ =\ PHI\ \<_147(9),\ tmp_31(8)\>\l\
|base_19-\>SC3\ =\{v\}\ prephitmp_148;\l\
|if\ (instance_18(D)\ ==\ 0)\l\
\ \ goto\ \<bb\ 11\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 14\>;\ [50.00%]\l\
}"];

	fn_48_basic_block_11 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870921\<bb\ 11\>:\l\
|_15\ =\ config_22(D)-\>supplyMonitoringEnable;\l\
|if\ (_15\ !=\ 0)\l\
\ \ goto\ \<bb\ 12\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 13\>;\ [50.00%]\l\
}"];

	fn_48_basic_block_12 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:268435460\<bb\ 12\>:\l\
|_70\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL;\l\
|_71\ =\ _70\ \|\ 524288;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL\ =\{v\}\ _71;\l\
goto\ \<bb\ 14\>;\ [100.00%]\l\
}"];

	fn_48_basic_block_13 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:268435460\<bb\ 13\>:\l\
|_72\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL;\l\
|_73\ =\ _72\ &\ 4294443007;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL\ =\{v\}\ _73;\l\
}"];

	fn_48_basic_block_14 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741839\<bb\ 14\>:\l\
|adc_clocks\ =\{v\}\ \{CLOBBER\};\l\
|adc_freq\ =\{v\}\ \{CLOBBER\};\l\
|return;\l\
}"];

	fn_48_basic_block_15 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:357913944\<bb\ 15\>:\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT\ =\{v\}\ intermVal_99;\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|mask[0]\ =\ 1;\l\
|mask[1]\ =\ 256;\l\
|_139\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|_140\ =\ mask[instance_18(D)];\l\
|_141\ =\ ~_140;\l\
|intermVal_142\ =\ _139\ &\ _141;\l\
goto\ \<bb\ 6\>;\ [100.00%]\l\
}"];

	fn_48_basic_block_0:s -> fn_48_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_48_basic_block_2:s -> fn_48_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[66%]"];
	fn_48_basic_block_2:s -> fn_48_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[33%]"];
	fn_48_basic_block_3:s -> fn_48_basic_block_15:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_3:s -> fn_48_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_4:s -> fn_48_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_48_basic_block_5:s -> fn_48_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_48_basic_block_6:s -> fn_48_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_6:s -> fn_48_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_7:s -> fn_48_basic_block_8:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_48_basic_block_8:s -> fn_48_basic_block_9:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_8:s -> fn_48_basic_block_10:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_9:s -> fn_48_basic_block_10:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_48_basic_block_10:s -> fn_48_basic_block_11:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_10:s -> fn_48_basic_block_14:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_11:s -> fn_48_basic_block_12:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_11:s -> fn_48_basic_block_13:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_48_basic_block_12:s -> fn_48_basic_block_14:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_48_basic_block_13:s -> fn_48_basic_block_14:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_48_basic_block_14:s -> fn_48_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_48_basic_block_15:s -> fn_48_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_48_basic_block_0:s -> fn_48_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_GetConverterConfig" {
	style="dashed";
	color="black";
	label="ADC_DRV_GetConverterConfig ()";
	fn_49_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_49_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_49_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741817\<bb\ 2\>:\l\
|base_9\ =\ s_adcBase[instance_8(D)];\l\
|tmp_47\ =\{v\}\ base_9-\>CFG1;\l\
|_48\ =\ tmp_47\ \>\>\ 5;\l\
|tmp_49\ =\ _48\ &\ 3;\l\
|_50\ =\ (\<unnamed\ type\>)\ tmp_49;\l\
|config_10(D)-\>clockDivide\ =\ _50;\l\
|tmp_45\ =\{v\}\ base_9-\>CFG2;\l\
|_46\ =\ (unsigned\ char)\ tmp_45;\l\
|config_10(D)-\>sampleTime\ =\ _46;\l\
|tmp_41\ =\{v\}\ base_9-\>CFG1;\l\
|_42\ =\ tmp_41\ \>\>\ 2;\l\
|tmp_43\ =\ _42\ &\ 3;\l\
|if\ (tmp_43\ ==\ 1)\l\
\ \ goto\ \<bb\ 5\>;\ [33.33%]\l\
else\l\
\ \ goto\ \<bb\ 3\>;\ [66.67%]\l\
}"];

	fn_49_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741817\<bb\ 3\>:\l\
|if\ (tmp_43\ ==\ 2)\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 5\>;\ [50.00%]\l\
}"];

	fn_49_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870909\<bb\ 4\>:\l\
}"];

	fn_49_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741825\<bb\ 5\>:\l\
|#\ retValue_44\ =\ PHI\ \<1(2),\ 0(3),\ 2(4)\>\l\
|config_10(D)-\>resolution\ =\ retValue_44;\l\
|tmp_38\ =\{v\}\ base_9-\>CFG1;\l\
|tmp_39\ =\ tmp_38\ &\ 3;\l\
|_40\ =\ (\<unnamed\ type\>)\ tmp_39;\l\
|config_10(D)-\>inputClock\ =\ _40;\l\
|tmp_34\ =\{v\}\ base_9-\>SC2;\l\
|_35\ =\ tmp_34\ \>\>\ 6;\l\
|tmp_36\ =\ _35\ &\ 1;\l\
|_37\ =\ (\<unnamed\ type\>)\ tmp_36;\l\
|config_10(D)-\>trigger\ =\ _37;\l\
|MEM\ \<char[4]\>\ [(uint32_t[2]\ *)&shift]\ =\ \{\};\l\
|mask[0]\ =\ 1;\l\
|mask[1]\ =\ 256;\l\
|shift[1]\ =\ 8;\l\
|_57\ =\{v\}\ MEM[(const\ struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|_58\ =\ mask[instance_8(D)];\l\
|_59\ =\ _57\ &\ _58;\l\
|_60\ =\ shift[instance_8(D)];\l\
|currentVal_61\ =\ _59\ \>\>\ _60;\l\
|_23\ =\ currentVal_61\ ==\ 1;\l\
|_24\ =\ (\<unnamed\ type\>)\ _23;\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|shift\ =\{v\}\ \{CLOBBER\};\l\
|config_10(D)-\>triggerSel\ =\ _24;\l\
|mask[0]\ =\ 48;\l\
|mask[1]\ =\ 12288;\l\
|shift[0]\ =\ 4;\l\
|shift[1]\ =\ 12;\l\
|_51\ =\{v\}\ MEM[(const\ struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|_52\ =\ mask[instance_8(D)];\l\
|_53\ =\ _51\ &\ _52;\l\
|_54\ =\ shift[instance_8(D)];\l\
|currentVal_55\ =\ _53\ \>\>\ _54;\l\
|if\ (currentVal_55\ ==\ 1)\l\
\ \ goto\ \<bb\ 8\>;\ [33.33%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [66.67%]\l\
}"];

	fn_49_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741825\<bb\ 6\>:\l\
|if\ (currentVal_55\ ==\ 2)\l\
\ \ goto\ \<bb\ 7\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 8\>;\ [50.00%]\l\
}"];

	fn_49_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 7\>:\l\
}"];

	fn_49_basic_block_8 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741832\<bb\ 8\>:\l\
|#\ returnVal_56\ =\ PHI\ \<1(5),\ 0(6),\ 2(7)\>\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|shift\ =\{v\}\ \{CLOBBER\};\l\
|config_10(D)-\>pretriggerSel\ =\ returnVal_56;\l\
|tmp_31\ =\{v\}\ base_9-\>SC2;\l\
|_32\ =\ tmp_31\ \>\>\ 2;\l\
|_33\ =\ (_Bool)\ _32;\l\
|config_10(D)-\>dmaEnable\ =\ _33;\l\
|tmp_28\ =\{v\}\ base_9-\>SC2;\l\
|tmp_29\ =\ tmp_28\ &\ 3;\l\
|_30\ =\ (\<unnamed\ type\>)\ tmp_29;\l\
|config_10(D)-\>voltageRef\ =\ _30;\l\
|tmp_25\ =\{v\}\ base_9-\>SC3;\l\
|_26\ =\ tmp_25\ \>\>\ 3;\l\
|_27\ =\ (_Bool)\ _26;\l\
|config_10(D)-\>continuousConvEnable\ =\ _27;\l\
|if\ (instance_8(D)\ ==\ 0)\l\
\ \ goto\ \<bb\ 9\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 10\>;\ [50.00%]\l\
}"];

	fn_49_basic_block_9 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870917\<bb\ 9\>:\l\
|_3\ =\{v\}\ MEM[(const\ struct\ SIM_Type\ *)1074036736B].CHIPCTL;\l\
|_4\ =\ _3\ &\ 524288;\l\
|_5\ =\ _4\ !=\ 0;\l\
}"];

	fn_49_basic_block_10 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741832\<bb\ 10\>:\l\
|#\ cstore_1\ =\ PHI\ \<_5(9),\ 0(8)\>\l\
|config_10(D)-\>supplyMonitoringEnable\ =\ cstore_1;\l\
|return;\l\
}"];

	fn_49_basic_block_0:s -> fn_49_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_49_basic_block_2:s -> fn_49_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[66%]"];
	fn_49_basic_block_2:s -> fn_49_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[33%]"];
	fn_49_basic_block_3:s -> fn_49_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_49_basic_block_3:s -> fn_49_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_49_basic_block_4:s -> fn_49_basic_block_5:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_49_basic_block_5:s -> fn_49_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[66%]"];
	fn_49_basic_block_5:s -> fn_49_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[33%]"];
	fn_49_basic_block_6:s -> fn_49_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_49_basic_block_6:s -> fn_49_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_49_basic_block_7:s -> fn_49_basic_block_8:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_49_basic_block_8:s -> fn_49_basic_block_9:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_49_basic_block_8:s -> fn_49_basic_block_10:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_49_basic_block_9:s -> fn_49_basic_block_10:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_49_basic_block_10:s -> fn_49_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_49_basic_block_0:s -> fn_49_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_Reset" {
	style="dashed";
	color="black";
	label="ADC_DRV_Reset ()";
	subgraph cluster_50_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_50_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1010605809\<bb\ 3\>:\l\
|#\ ivtmp.103_50\ =\ PHI\ \<0(2),\ ivtmp.103_62(3)\>\l\
|_1\ =\ (int)\ ivtmp.103_50;\l\
|baseAddr_12-\>SC1[_1]\ =\{v\}\ 31;\l\
|ivtmp.103_62\ =\ ivtmp.103_50\ +\ 1;\l\
|if\ (ivtmp.103_62\ !=\ 16)\l\
\ \ goto\ \<bb\ 3\>;\ [93.75%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [6.25%]\l\
}"];

	}
	fn_50_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_50_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_50_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:63136016\<bb\ 2\>:\l\
|baseAddr_12\ =\ s_adcBase[instance_11(D)];\l\
}"];

	fn_50_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:63136018\<bb\ 4\>:\l\
|baseAddr_12-\>CFG1\ =\{v\}\ 0;\l\
|baseAddr_12-\>CFG2\ =\{v\}\ 12;\l\
|baseAddr_12-\>CV[0]\ =\{v\}\ 0;\l\
|baseAddr_12-\>CV[1]\ =\{v\}\ 0;\l\
|baseAddr_12-\>SC2\ =\{v\}\ 0;\l\
|baseAddr_12-\>SC3\ =\{v\}\ 0;\l\
|baseAddr_12-\>USR_OFS\ =\{v\}\ 0;\l\
|baseAddr_12-\>UG\ =\{v\}\ 4;\l\
|mask[0]\ =\ 48;\l\
|mask[1]\ =\ 12288;\l\
|_55\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|_56\ =\ mask[instance_11(D)];\l\
|_57\ =\ ~_56;\l\
|intermVal_58\ =\ _55\ &\ _57;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT\ =\{v\}\ intermVal_58;\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|mask[0]\ =\ 1;\l\
|mask[1]\ =\ 256;\l\
|_43\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|_44\ =\ mask[instance_11(D)];\l\
|_45\ =\ ~_44;\l\
|intermVal_46\ =\ _43\ &\ _45;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT\ =\{v\}\ intermVal_46;\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|mask[0]\ =\ 14;\l\
|mask[1]\ =\ 3584;\l\
|_30\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|_31\ =\ mask[instance_11(D)];\l\
|_32\ =\ ~_31;\l\
|intermValue_33\ =\ _30\ &\ _32;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT\ =\{v\}\ intermValue_33;\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|if\ (instance_11(D)\ ==\ 0)\l\
\ \ goto\ \<bb\ 5\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [50.00%]\l\
}"];

	fn_50_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:31568009\<bb\ 5\>:\l\
|_27\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL;\l\
|_28\ =\ _27\ &\ 4294443007;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL\ =\{v\}\ _28;\l\
|_3\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL;\l\
|_4\ =\ _3\ &\ 4294508543;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL\ =\{v\}\ _4;\l\
}"];

	fn_50_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:63136018\<bb\ 6\>:\l\
|return;\l\
}"];

	fn_50_basic_block_0:s -> fn_50_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_50_basic_block_2:s -> fn_50_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_50_basic_block_3:s -> fn_50_basic_block_3:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[93%]"];
	fn_50_basic_block_3:s -> fn_50_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[6%]"];
	fn_50_basic_block_4:s -> fn_50_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_50_basic_block_4:s -> fn_50_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_50_basic_block_5:s -> fn_50_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_50_basic_block_6:s -> fn_50_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_50_basic_block_0:s -> fn_50_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_InitHwCompareStruct" {
	style="dashed";
	color="black";
	label="ADC_DRV_InitHwCompareStruct ()";
	fn_51_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_51_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_51_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|MEM\ \<unsigned\ short\>\ [(_Bool\ *)config_2(D)]\ =\ 0;\l\
|config_2(D)-\>compareRangeFuncEnable\ =\ 0;\l\
|config_2(D)-\>compVal1\ =\ 0;\l\
|config_2(D)-\>compVal2\ =\ 0;\l\
|return;\l\
}"];

	fn_51_basic_block_0:s -> fn_51_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_51_basic_block_2:s -> fn_51_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_51_basic_block_0:s -> fn_51_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_ConfigHwCompare" {
	style="dashed";
	color="black";
	label="ADC_DRV_ConfigHwCompare ()";
	fn_52_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_52_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_52_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_8\ =\ s_adcBase[instance_7(D)];\l\
|_1\ =\ config_9(D)-\>compareEnable;\l\
|tmp_20\ =\{v\}\ base_8-\>SC2;\l\
|tmp_21\ =\ tmp_20\ &\ 4294967263;\l\
|if\ (_1\ !=\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
}"];

	fn_52_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870912\<bb\ 3\>:\l\
|_29\ =\ tmp_21\ \|\ 32;\l\
}"];

	fn_52_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 4\>:\l\
|#\ prephitmp_30\ =\ PHI\ \<_29(3),\ tmp_21(2)\>\l\
|base_8-\>SC2\ =\{v\}\ prephitmp_30;\l\
|_2\ =\ config_9(D)-\>compareGreaterThanEnable;\l\
|tmp_16\ =\{v\}\ base_8-\>SC2;\l\
|tmp_17\ =\ tmp_16\ &\ 4294967279;\l\
|if\ (_2\ !=\ 0)\l\
\ \ goto\ \<bb\ 5\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [50.00%]\l\
}"];

	fn_52_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870912\<bb\ 5\>:\l\
|_31\ =\ tmp_17\ \|\ 16;\l\
}"];

	fn_52_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 6\>:\l\
|#\ prephitmp_32\ =\ PHI\ \<_31(5),\ tmp_17(4)\>\l\
|base_8-\>SC2\ =\{v\}\ prephitmp_32;\l\
|_3\ =\ config_9(D)-\>compareRangeFuncEnable;\l\
|tmp_12\ =\{v\}\ base_8-\>SC2;\l\
|tmp_13\ =\ tmp_12\ &\ 4294967287;\l\
|if\ (_3\ !=\ 0)\l\
\ \ goto\ \<bb\ 7\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 8\>;\ [50.00%]\l\
}"];

	fn_52_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870912\<bb\ 7\>:\l\
|_33\ =\ tmp_13\ \|\ 8;\l\
}"];

	fn_52_basic_block_8 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 8\>:\l\
|#\ prephitmp_34\ =\ PHI\ \<_33(7),\ tmp_13(6)\>\l\
|base_8-\>SC2\ =\{v\}\ prephitmp_34;\l\
|_4\ =\ config_9(D)-\>compVal1;\l\
|_11\ =\ (long\ unsigned\ int)\ _4;\l\
|base_8-\>CV[0]\ =\{v\}\ _11;\l\
|_5\ =\ config_9(D)-\>compVal2;\l\
|_10\ =\ (long\ unsigned\ int)\ _5;\l\
|base_8-\>CV[1]\ =\{v\}\ _10;\l\
|return;\l\
}"];

	fn_52_basic_block_0:s -> fn_52_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_52_basic_block_2:s -> fn_52_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_52_basic_block_2:s -> fn_52_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_52_basic_block_3:s -> fn_52_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_52_basic_block_4:s -> fn_52_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_52_basic_block_4:s -> fn_52_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_52_basic_block_5:s -> fn_52_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_52_basic_block_6:s -> fn_52_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_52_basic_block_6:s -> fn_52_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_52_basic_block_7:s -> fn_52_basic_block_8:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_52_basic_block_8:s -> fn_52_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_52_basic_block_0:s -> fn_52_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_GetHwCompareConfig" {
	style="dashed";
	color="black";
	label="ADC_DRV_GetHwCompareConfig ()";
	fn_53_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_53_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_53_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_3\ =\ s_adcBase[instance_2(D)];\l\
|tmp_20\ =\{v\}\ base_3-\>SC2;\l\
|_21\ =\ tmp_20\ \>\>\ 5;\l\
|_22\ =\ (_Bool)\ _21;\l\
|config_4(D)-\>compareEnable\ =\ _22;\l\
|tmp_17\ =\{v\}\ base_3-\>SC2;\l\
|_18\ =\ tmp_17\ \>\>\ 4;\l\
|_19\ =\ (_Bool)\ _18;\l\
|config_4(D)-\>compareGreaterThanEnable\ =\ _19;\l\
|tmp_14\ =\{v\}\ base_3-\>SC2;\l\
|_15\ =\ tmp_14\ \>\>\ 3;\l\
|_16\ =\ (_Bool)\ _15;\l\
|config_4(D)-\>compareRangeFuncEnable\ =\ _16;\l\
|_12\ =\{v\}\ base_3-\>CV[0];\l\
|_13\ =\ (short\ unsigned\ int)\ _12;\l\
|config_4(D)-\>compVal1\ =\ _13;\l\
|_10\ =\{v\}\ base_3-\>CV[1];\l\
|_11\ =\ (short\ unsigned\ int)\ _10;\l\
|config_4(D)-\>compVal2\ =\ _11;\l\
|return;\l\
}"];

	fn_53_basic_block_0:s -> fn_53_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_53_basic_block_2:s -> fn_53_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_53_basic_block_0:s -> fn_53_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_InitHwAverageStruct" {
	style="dashed";
	color="black";
	label="ADC_DRV_InitHwAverageStruct ()";
	fn_54_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_54_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_54_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|config_2(D)-\>hwAvgEnable\ =\ 0;\l\
|config_2(D)-\>hwAverage\ =\ 0;\l\
|return;\l\
}"];

	fn_54_basic_block_0:s -> fn_54_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_54_basic_block_2:s -> fn_54_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_54_basic_block_0:s -> fn_54_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_ConfigHwAverage" {
	style="dashed";
	color="black";
	label="ADC_DRV_ConfigHwAverage ()";
	fn_55_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_55_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_55_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_5\ =\ s_adcBase[instance_4(D)];\l\
|_1\ =\ config_6(D)-\>hwAvgEnable;\l\
|tmp_12\ =\{v\}\ base_5-\>SC3;\l\
|tmp_13\ =\ tmp_12\ &\ 4294967291;\l\
|if\ (_1\ !=\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
}"];

	fn_55_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870912\<bb\ 3\>:\l\
|_18\ =\ tmp_13\ \|\ 4;\l\
}"];

	fn_55_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 4\>:\l\
|#\ prephitmp_19\ =\ PHI\ \<_18(3),\ tmp_13(2)\>\l\
|base_5-\>SC3\ =\{v\}\ prephitmp_19;\l\
|_2\ =\ config_6(D)-\>hwAverage;\l\
|tmp_7\ =\{v\}\ base_5-\>SC3;\l\
|tmp_8\ =\ tmp_7\ &\ 4294967292;\l\
|_9\ =\ _2\ &\ 3;\l\
|_10\ =\ (long\ unsigned\ int)\ _9;\l\
|tmp_11\ =\ tmp_8\ \|\ _10;\l\
|base_5-\>SC3\ =\{v\}\ tmp_11;\l\
|return;\l\
}"];

	fn_55_basic_block_0:s -> fn_55_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_55_basic_block_2:s -> fn_55_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_55_basic_block_2:s -> fn_55_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_55_basic_block_3:s -> fn_55_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_55_basic_block_4:s -> fn_55_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_55_basic_block_0:s -> fn_55_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_GetHwAverageConfig" {
	style="dashed";
	color="black";
	label="ADC_DRV_GetHwAverageConfig ()";
	fn_56_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_56_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_56_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_3\ =\ s_adcBase[instance_2(D)];\l\
|tmp_10\ =\{v\}\ base_3-\>SC3;\l\
|_11\ =\ tmp_10\ \>\>\ 2;\l\
|_12\ =\ (_Bool)\ _11;\l\
|config_4(D)-\>hwAvgEnable\ =\ _12;\l\
|tmp_7\ =\{v\}\ base_3-\>SC3;\l\
|tmp_8\ =\ tmp_7\ &\ 3;\l\
|_9\ =\ (\<unnamed\ type\>)\ tmp_8;\l\
|config_4(D)-\>hwAverage\ =\ _9;\l\
|return;\l\
}"];

	fn_56_basic_block_0:s -> fn_56_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_56_basic_block_2:s -> fn_56_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_56_basic_block_0:s -> fn_56_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_InitChanStruct" {
	style="dashed";
	color="black";
	label="ADC_DRV_InitChanStruct ()";
	fn_57_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_57_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_57_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|config_2(D)-\>interruptEnable\ =\ 0;\l\
|config_2(D)-\>channel\ =\ 31;\l\
|return;\l\
}"];

	fn_57_basic_block_0:s -> fn_57_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_57_basic_block_2:s -> fn_57_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_57_basic_block_0:s -> fn_57_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_ConfigChan" {
	style="dashed";
	color="black";
	label="ADC_DRV_ConfigChan ()";
	fn_58_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_58_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_58_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_5\ =\ s_adcBase[instance_4(D)];\l\
|_1\ =\ config_6(D)-\>channel;\l\
|_2\ =\ config_6(D)-\>interruptEnable;\l\
|_9\ =\ _1\ +\ 61696;\l\
|if\ (_9\ \<=\ 5)\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 3\>;\ [50.00%]\l\
}"];

	fn_58_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870912\<bb\ 3\>:\l\
|_16\ =\ _1\ &\ 31;\l\
|_33\ =\ (long\ unsigned\ int)\ _16;\l\
goto\ \<bb\ 5\>;\ [100.00%]\l\
}"];

	fn_58_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 4\>:\l\
|_10\ =\ (long\ unsigned\ int)\ _1;\l\
|supplyMonitorIdx_11\ =\ _10\ +\ 4294963456;\l\
|_12\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL;\l\
|_13\ =\ _12\ &\ 4294508543;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL\ =\{v\}\ _13;\l\
|_14\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL;\l\
|_15\ =\ supplyMonitorIdx_11\ \<\<\ 16;\l\
|_17\ =\ _14\ \|\ _15;\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL\ =\{v\}\ _17;\l\
}"];

	fn_58_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 5\>:\l\
|#\ prephitmp_34\ =\ PHI\ \<21(4),\ _33(3)\>\l\
|_18\ =\ (int)\ chanIndex_7(D);\l\
|tmp_19\ =\{v\}\ base_5-\>SC1[_18];\l\
|tmp_20\ =\ tmp_19\ &\ 4294967264;\l\
|tmp_24\ =\ tmp_20\ \|\ prephitmp_34;\l\
|tmp_25\ =\ tmp_24\ &\ 4294967231;\l\
|if\ (_2\ !=\ 0)\l\
\ \ goto\ \<bb\ 6\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 7\>;\ [50.00%]\l\
}"];

	fn_58_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870912\<bb\ 6\>:\l\
|_35\ =\ tmp_25\ \|\ 64;\l\
}"];

	fn_58_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 7\>:\l\
|#\ prephitmp_36\ =\ PHI\ \<_35(6),\ tmp_25(5)\>\l\
|base_5-\>SC1[_18]\ =\{v\}\ prephitmp_36;\l\
|return;\l\
}"];

	fn_58_basic_block_0:s -> fn_58_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_58_basic_block_2:s -> fn_58_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_58_basic_block_2:s -> fn_58_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_58_basic_block_3:s -> fn_58_basic_block_5:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_58_basic_block_4:s -> fn_58_basic_block_5:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_58_basic_block_5:s -> fn_58_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_58_basic_block_5:s -> fn_58_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_58_basic_block_6:s -> fn_58_basic_block_7:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_58_basic_block_7:s -> fn_58_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_58_basic_block_0:s -> fn_58_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_GetChanConfig" {
	style="dashed";
	color="black";
	label="ADC_DRV_GetChanConfig ()";
	fn_59_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_59_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_59_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_4\ =\ s_adcBase[instance_3(D)];\l\
|_10\ =\ (int)\ chanIndex_5(D);\l\
|tmp_11\ =\{v\}\ base_4-\>SC1[_10];\l\
|_12\ =\ tmp_11\ \>\>\ 6;\l\
|_13\ =\ (_Bool)\ _12;\l\
|config_6(D)-\>interruptEnable\ =\ _13;\l\
|tmp_15\ =\{v\}\ base_4-\>SC1[_10];\l\
|tmp_16\ =\ tmp_15\ &\ 31;\l\
|supplyen_17\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL;\l\
|if\ (tmp_16\ ==\ 21)\l\
\ \ goto\ \<bb\ 4\>;\ [34.00%]\l\
else\l\
\ \ goto\ \<bb\ 3\>;\ [66.00%]\l\
}"];

	fn_59_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:708669600\<bb\ 3\>:\l\
|_8\ =\ (\<unnamed\ type\>)\ tmp_16;\l\
goto\ \<bb\ 6\>;\ [100.00%]\l\
}"];

	fn_59_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:365072224\<bb\ 4\>:\l\
|_18\ =\ supplyen_17\ \>\>\ 19;\l\
|supplyen_19\ =\ _18\ &\ 1;\l\
|if\ (supplyen_19\ !=\ 0)\l\
\ \ goto\ \<bb\ 5\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [50.00%]\l\
}"];

	fn_59_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:182536112\<bb\ 5\>:\l\
|tmp_20\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].CHIPCTL;\l\
|_21\ =\ tmp_20\ \>\>\ 16;\l\
|tmp_22\ =\ _21\ &\ 7;\l\
|tmp_23\ =\ tmp_22\ +\ 3840;\l\
|_1\ =\ (\<unnamed\ type\>)\ tmp_23;\l\
}"];

	fn_59_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 6\>:\l\
|#\ prephitmp_26\ =\ PHI\ \<_1(5),\ _8(3),\ 21(4)\>\l\
|config_6(D)-\>channel\ =\ prephitmp_26;\l\
|return;\l\
}"];

	fn_59_basic_block_0:s -> fn_59_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_59_basic_block_2:s -> fn_59_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[34%]"];
	fn_59_basic_block_2:s -> fn_59_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[66%]"];
	fn_59_basic_block_3:s -> fn_59_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_59_basic_block_4:s -> fn_59_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_59_basic_block_4:s -> fn_59_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_59_basic_block_5:s -> fn_59_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_59_basic_block_6:s -> fn_59_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_59_basic_block_0:s -> fn_59_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_SetSwPretrigger" {
	style="dashed";
	color="black";
	label="ADC_DRV_SetSwPretrigger ()";
	fn_60_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_60_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_60_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741817\<bb\ 2\>:\l\
|mask[0]\ =\ 14;\l\
|mask[1]\ =\ 3584;\l\
|_1\ =\{v\}\ MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT;\l\
|_2\ =\ mask[instance_14(D)];\l\
|_3\ =\ ~_2;\l\
|intermValue_15\ =\ _1\ &\ _3;\l\
|if\ (instance_14(D)\ ==\ 0)\l\
\ \ goto\ \<bb\ 4\>;\ [33.33%]\l\
else\l\
\ \ goto\ \<bb\ 3\>;\ [66.67%]\l\
}"];

	fn_60_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741817\<bb\ 3\>:\l\
|if\ (instance_14(D)\ ==\ 1)\l\
\ \ goto\ \<bb\ 5\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [50.00%]\l\
}"];

	fn_60_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:357913942\<bb\ 4\>:\l\
|_4\ =\ (long\ unsigned\ int)\ swPretrigger_16(D);\l\
|_5\ =\ _4\ \<\<\ 1;\l\
|_6\ =\ _5\ &\ 14;\l\
|intermValue_18\ =\ _6\ \|\ intermValue_15;\l\
goto\ \<bb\ 6\>;\ [100.00%]\l\
}"];

	fn_60_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:357913942\<bb\ 5\>:\l\
|_7\ =\ (long\ unsigned\ int)\ swPretrigger_16(D);\l\
|_8\ =\ _7\ \<\<\ 9;\l\
|_9\ =\ _8\ &\ 3584;\l\
|intermValue_17\ =\ _9\ \|\ intermValue_15;\l\
}"];

	fn_60_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 6\>:\l\
|#\ intermValue_10\ =\ PHI\ \<intermValue_18(4),\ intermValue_17(5),\ intermValue_15(3)\>\l\
|MEM[(struct\ SIM_Type\ *)1074036736B].ADCOPT\ =\{v\}\ intermValue_10;\l\
|mask\ =\{v\}\ \{CLOBBER\};\l\
|return;\l\
}"];

	fn_60_basic_block_0:s -> fn_60_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_60_basic_block_2:s -> fn_60_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[66%]"];
	fn_60_basic_block_2:s -> fn_60_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[33%]"];
	fn_60_basic_block_3:s -> fn_60_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_60_basic_block_3:s -> fn_60_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_60_basic_block_4:s -> fn_60_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_60_basic_block_5:s -> fn_60_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_60_basic_block_6:s -> fn_60_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_60_basic_block_0:s -> fn_60_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_WaitConvDone" {
	style="dashed";
	color="black";
	label="ADC_DRV_WaitConvDone ()";
	subgraph cluster_61_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_61_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 3\>:\l\
|tmp_5\ =\{v\}\ base_4-\>SC2;\l\
|_6\ =\ tmp_5\ \>\>\ 7;\l\
|_7\ =\ (_Bool)\ _6;\l\
|if\ (_7\ !=\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [89.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [11.00%]\l\
}"];

	}
	fn_61_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_61_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_61_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\<bb\ 2\>:\l\
|base_4\ =\ s_adcBase[instance_3(D)];\l\
}"];

	fn_61_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\<bb\ 4\>:\l\
|return;\l\
}"];

	fn_61_basic_block_0:s -> fn_61_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_61_basic_block_2:s -> fn_61_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_61_basic_block_3:s -> fn_61_basic_block_3:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[89%]"];
	fn_61_basic_block_3:s -> fn_61_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[11%]"];
	fn_61_basic_block_4:s -> fn_61_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_61_basic_block_0:s -> fn_61_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_GetConvCompleteFlag" {
	style="dashed";
	color="black";
	label="ADC_DRV_GetConvCompleteFlag ()";
	fn_62_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_62_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_62_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_5\ =\ s_adcBase[instance_4(D)];\l\
|_1\ =\ (int)\ chanIndex_6(D);\l\
|tmp_7\ =\{v\}\ base_5-\>SC1[_1];\l\
|_2\ =\ tmp_7\ \>\>\ 7;\l\
|_8\ =\ (_Bool)\ _2;\l\
|return\ _8;\l\
}"];

	fn_62_basic_block_0:s -> fn_62_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_62_basic_block_2:s -> fn_62_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_62_basic_block_0:s -> fn_62_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_GetChanResult" {
	style="dashed";
	color="black";
	label="ADC_DRV_GetChanResult ()";
	fn_63_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_63_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_63_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_5\ =\ s_adcBase[instance_4(D)];\l\
|_1\ =\ (int)\ chanIndex_6(D);\l\
|tmp_7\ =\{v\}\ base_5-\>R[_1];\l\
|tmp_8\ =\ tmp_7\ &\ 4095;\l\
|_2\ =\ (short\ unsigned\ int)\ tmp_8;\l\
|*result_9(D)\ =\ _2;\l\
|return;\l\
}"];

	fn_63_basic_block_0:s -> fn_63_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_63_basic_block_2:s -> fn_63_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_63_basic_block_0:s -> fn_63_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_AutoCalibration" {
	style="dashed";
	color="black";
	label="ADC_DRV_AutoCalibration ()";
	subgraph cluster_64_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_64_basic_block_9 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 9\>:\l\
|tmp_54\ =\{v\}\ MEM[(const\ struct\ ADC_Type\ *)base_9].SC3;\l\
|_55\ =\ tmp_54\ \>\>\ 7;\l\
|_56\ =\ (_Bool)\ _55;\l\
|if\ (_56\ !=\ 0)\l\
\ \ goto\ \<bb\ 9\>;\ [89.00%]\l\
else\l\
\ \ goto\ \<bb\ 10\>;\ [11.00%]\l\
}"];

	}
	fn_64_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_64_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_64_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\<bb\ 2\>:\l\
|base_9\ =\ s_adcBase[instance_8(D)];\l\
|tmp_43\ =\{v\}\ MEM[(const\ struct\ ADC_Type\ *)base_9].SC3;\l\
|_44\ =\ tmp_43\ \>\>\ 2;\l\
|_45\ =\ (_Bool)\ _44;\l\
|tmp_41\ =\{v\}\ MEM[(const\ struct\ ADC_Type\ *)base_9].SC3;\l\
|tmp_42\ =\ tmp_41\ &\ 3;\l\
|tmp_38\ =\{v\}\ MEM[(const\ struct\ ADC_Type\ *)base_9].SC2;\l\
|tmp_36\ =\{v\}\ MEM[(const\ struct\ ADC_Type\ *)base_9].CFG2;\l\
|_37\ =\ (unsigned\ char)\ tmp_36;\l\
|tmp_33\ =\{v\}\ base_9-\>SC3;\l\
|tmp_34\ =\ tmp_33\ &\ 4294967292;\l\
|tmp_35\ =\ tmp_34\ \|\ 3;\l\
|base_9-\>SC3\ =\{v\}\ tmp_35;\l\
|tmp_30\ =\{v\}\ base_9-\>SC3;\l\
|tmp_31\ =\ tmp_30\ &\ 4294967291;\l\
|tmp_32\ =\ tmp_31\ \|\ 4;\l\
|base_9-\>SC3\ =\{v\}\ tmp_32;\l\
|tmp_28\ =\{v\}\ base_9-\>SC2;\l\
|tmp_29\ =\ tmp_28\ &\ 4294967231;\l\
|base_9-\>SC2\ =\{v\}\ tmp_29;\l\
|tmp_25\ =\{v\}\ base_9-\>CFG2;\l\
|tmp_26\ =\ tmp_25\ &\ 4294967040;\l\
|tmp_27\ =\ tmp_26\ \|\ 12;\l\
|base_9-\>CFG2\ =\{v\}\ tmp_27;\l\
|base_9-\>CLPS\ =\{v\}\ 0;\l\
|base_9-\>CLP3\ =\{v\}\ 0;\l\
|base_9-\>CLP2\ =\{v\}\ 0;\l\
|base_9-\>CLP1\ =\{v\}\ 0;\l\
|base_9-\>CLP0\ =\{v\}\ 0;\l\
|base_9-\>CLPX\ =\{v\}\ 0;\l\
|base_9-\>CLP9\ =\{v\}\ 0;\l\
|MEM\ \<unsigned\ char\>\ [(clock_names_t[2]\ *)&adc_clocks]\ =\ 65;\l\
|MEM\ \<unsigned\ char\>\ [(clock_names_t[2]\ *)&adc_clocks\ +\ 1B]\ =\ 66;\l\
|adc_freq\ =\ 0;\l\
|tmp_22\ =\{v\}\ MEM[(const\ struct\ ADC_Type\ *)base_9].CFG1;\l\
|_23\ =\ tmp_22\ \>\>\ 5;\l\
|tmp_24\ =\ _23\ &\ 3;\l\
|_1\ =\ adc_clocks[instance_8(D)];\l\
|CLOCK_SYS_GetFreq\ (_1,\ &adc_freq);\l\
|adc_freq.11_2\ =\ adc_freq;\l\
|_3\ =\ adc_freq.11_2\ \>\>\ tmp_24;\l\
|if\ (_3\ \<=\ 25000000)\l\
\ \ goto\ \<bb\ 8\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 3\>;\ [50.00%]\l\
}"];

	fn_64_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:59055800\<bb\ 3\>:\l\
|if\ (adc_freq.11_2\ \<=\ 50000001)\l\
\ \ goto\ \<bb\ 7\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
}"];

	fn_64_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:29527900\<bb\ 4\>:\l\
|if\ (adc_freq.11_2\ \<=\ 100000003)\l\
\ \ goto\ \<bb\ 7\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 5\>;\ [50.00%]\l\
}"];

	fn_64_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:14763950\<bb\ 5\>:\l\
|if\ (adc_freq.11_2\ \<=\ 200000007)\l\
\ \ goto\ \<bb\ 6\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 7\>;\ [50.00%]\l\
}"];

	fn_64_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:7381975\<bb\ 6\>:\l\
}"];

	fn_64_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:59055800\<bb\ 7\>:\l\
|#\ prephitmp_39\ =\ PHI\ \<0(5),\ 32(3),\ 64(4),\ 96(6)\>\l\
|tmp_46\ =\{v\}\ base_9-\>CFG1;\l\
|tmp_47\ =\ tmp_46\ &\ 4294967199;\l\
|tmp_50\ =\ prephitmp_39\ \|\ tmp_47;\l\
|base_9-\>CFG1\ =\{v\}\ tmp_50;\l\
}"];

	fn_64_basic_block_8 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\<bb\ 8\>:\l\
|tmp_51\ =\{v\}\ base_9-\>SC3;\l\
|tmp_52\ =\ tmp_51\ &\ 4294967167;\l\
|tmp_53\ =\ tmp_52\ \|\ 128;\l\
|base_9-\>SC3\ =\{v\}\ tmp_53;\l\
}"];

	fn_64_basic_block_10 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\<bb\ 10\>:\l\
|tmp_73\ =\{v\}\ base_9-\>CFG1;\l\
|tmp_74\ =\ tmp_73\ &\ 4294967199;\l\
|_75\ =\ tmp_24\ \<\<\ 5;\l\
|tmp_76\ =\ tmp_74\ \|\ _75;\l\
|base_9-\>CFG1\ =\{v\}\ tmp_76;\l\
|tmp_69\ =\{v\}\ base_9-\>SC3;\l\
|tmp_70\ =\ tmp_69\ &\ 4294967291;\l\
|if\ (_45\ !=\ 0)\l\
\ \ goto\ \<bb\ 11\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 12\>;\ [50.00%]\l\
}"];

	fn_64_basic_block_11 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:59055800\<bb\ 11\>:\l\
|_40\ =\ tmp_70\ \|\ 4;\l\
}"];

	fn_64_basic_block_12 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\<bb\ 12\>:\l\
|#\ prephitmp_89\ =\ PHI\ \<_40(11),\ tmp_70(10)\>\l\
|base_9-\>SC3\ =\{v\}\ prephitmp_89;\l\
|tmp_66\ =\{v\}\ base_9-\>SC3;\l\
|tmp_67\ =\ tmp_66\ &\ 4294967292;\l\
|tmp_68\ =\ tmp_42\ \|\ tmp_67;\l\
|base_9-\>SC3\ =\{v\}\ tmp_68;\l\
|tmp_62\ =\{v\}\ base_9-\>SC2;\l\
|tmp_63\ =\ tmp_62\ &\ 4294967231;\l\
|_64\ =\ tmp_38\ &\ 64;\l\
|tmp_65\ =\ tmp_63\ \|\ _64;\l\
|base_9-\>SC2\ =\{v\}\ tmp_65;\l\
|iftmp.1_57\ =\ MAX_EXPR\ \<_37,\ 1\>;\l\
|tmp_58\ =\{v\}\ base_9-\>CFG2;\l\
|tmp_59\ =\ tmp_58\ &\ 4294967040;\l\
|_60\ =\ (long\ unsigned\ int)\ iftmp.1_57;\l\
|tmp_61\ =\ tmp_59\ \|\ _60;\l\
|base_9-\>CFG2\ =\{v\}\ tmp_61;\l\
|adc_clocks\ =\{v\}\ \{CLOBBER\};\l\
|adc_freq\ =\{v\}\ \{CLOBBER\};\l\
|return;\l\
}"];

	fn_64_basic_block_0:s -> fn_64_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_64_basic_block_2:s -> fn_64_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_2:s -> fn_64_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_3:s -> fn_64_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_3:s -> fn_64_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_4:s -> fn_64_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_4:s -> fn_64_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_5:s -> fn_64_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_5:s -> fn_64_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_6:s -> fn_64_basic_block_7:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_64_basic_block_7:s -> fn_64_basic_block_8:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_64_basic_block_8:s -> fn_64_basic_block_9:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_64_basic_block_9:s -> fn_64_basic_block_9:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[89%]"];
	fn_64_basic_block_9:s -> fn_64_basic_block_10:n [style="solid,bold",color=black,weight=10,constraint=true,label="[11%]"];
	fn_64_basic_block_10:s -> fn_64_basic_block_11:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_10:s -> fn_64_basic_block_12:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_64_basic_block_11:s -> fn_64_basic_block_12:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_64_basic_block_12:s -> fn_64_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_64_basic_block_0:s -> fn_64_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_InitUserCalibrationStruct" {
	style="dashed";
	color="black";
	label="ADC_DRV_InitUserCalibrationStruct ()";
	fn_65_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_65_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_65_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|config_2(D)-\>userGain\ =\ 4;\l\
|config_2(D)-\>userOffset\ =\ 0;\l\
|return;\l\
}"];

	fn_65_basic_block_0:s -> fn_65_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_65_basic_block_2:s -> fn_65_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_65_basic_block_0:s -> fn_65_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_ConfigUserCalibration" {
	style="dashed";
	color="black";
	label="ADC_DRV_ConfigUserCalibration ()";
	fn_66_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_66_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_66_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_5\ =\ s_adcBase[instance_4(D)];\l\
|_1\ =\ config_6(D)-\>userGain;\l\
|_11\ =\{v\}\ base_5-\>CLP0;\l\
|clp0_12\ =\ (uint16_t)\ _11;\l\
|_13\ =\{v\}\ base_5-\>CLP1;\l\
|clp1_14\ =\ (uint16_t)\ _13;\l\
|_15\ =\{v\}\ base_5-\>CLP2;\l\
|clp2_16\ =\ (uint16_t)\ _15;\l\
|_17\ =\{v\}\ base_5-\>CLP3;\l\
|clp3_18\ =\ (uint16_t)\ _17;\l\
|_19\ =\{v\}\ base_5-\>CLPS;\l\
|clps_20\ =\ (uint16_t)\ _19;\l\
|_28\ =\ clp0_12\ +\ clp1_14;\l\
|_22\ =\ _1\ +\ _28;\l\
|_23\ =\ clp2_16\ +\ _22;\l\
|_24\ =\ clp3_18\ +\ _23;\l\
|sum_25\ =\ clps_20\ +\ _24;\l\
|temp_26\ =\ sum_25\ &\ 63488;\l\
|_33\ =\ temp_26\ !=\ 0;\l\
|_34\ =\ (short\ unsigned\ int)\ _33;\l\
|_7\ =\ -_34;\l\
|_27\ =\ (long\ unsigned\ int)\ _1;\l\
|base_5-\>UG\ =\{v\}\ _27;\l\
|_29\ =\ (long\ unsigned\ int)\ _7;\l\
|base_5-\>G\ =\{v\}\ _29;\l\
|_2\ =\ config_6(D)-\>userOffset;\l\
|_8\ =\ _2\ &\ 255;\l\
|_9\ =\ (long\ unsigned\ int)\ _8;\l\
|base_5-\>USR_OFS\ =\{v\}\ _9;\l\
|return;\l\
}"];

	fn_66_basic_block_0:s -> fn_66_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_66_basic_block_2:s -> fn_66_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_66_basic_block_0:s -> fn_66_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_GetUserCalibration" {
	style="dashed";
	color="black";
	label="ADC_DRV_GetUserCalibration ()";
	fn_67_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_67_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_67_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_3\ =\ s_adcBase[instance_2(D)];\l\
|tmp_10\ =\{v\}\ base_3-\>UG;\l\
|tmp_11\ =\ tmp_10\ &\ 1023;\l\
|_12\ =\ (short\ unsigned\ int)\ tmp_11;\l\
|config_4(D)-\>userGain\ =\ _12;\l\
|tmp_7\ =\{v\}\ base_3-\>USR_OFS;\l\
|tmp_8\ =\ tmp_7\ &\ 255;\l\
|_9\ =\ (short\ unsigned\ int)\ tmp_8;\l\
|config_4(D)-\>userOffset\ =\ _9;\l\
|return;\l\
}"];

	fn_67_basic_block_0:s -> fn_67_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_67_basic_block_2:s -> fn_67_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_67_basic_block_0:s -> fn_67_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_GetInterruptNumber" {
	style="dashed";
	color="black";
	label="ADC_DRV_GetInterruptNumber ()";
	fn_68_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_68_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_68_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|irqId_3\ =\ adcIrqId[instance_2(D)];\l\
|return\ irqId_3;\l\
}"];

	fn_68_basic_block_0:s -> fn_68_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_68_basic_block_2:s -> fn_68_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_68_basic_block_0:s -> fn_68_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_ClearLatchedTriggers" {
	style="dashed";
	color="black";
	label="ADC_DRV_ClearLatchedTriggers ()";
	subgraph cluster_69_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_69_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 5\>:\l\
|tmp_8\ =\{v\}\ MEM[(const\ struct\ ADC_Type\ *)base_4].SC2;\l\
|_9\ =\ tmp_8\ \>\>\ 16;\l\
|tmp_10\ =\ _9\ &\ 15;\l\
|if\ (tmp_10\ !=\ 0)\l\
\ \ goto\ \<bb\ 5\>;\ [89.00%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [11.00%]\l\
}"];

	}
	fn_69_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_69_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_69_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\<bb\ 2\>:\l\
|base_4\ =\ s_adcBase[instance_3(D)];\l\
|if\ (clearMode_5(D)\ ==\ 1)\l\
\ \ goto\ \<bb\ 3\>;\ [34.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [66.00%]\l\
}"];

	fn_69_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:40157944\<bb\ 3\>:\l\
|_6\ =\{v\}\ base_4-\>CFG1;\l\
|_7\ =\ _6\ \|\ 256;\l\
|base_4-\>CFG1\ =\{v\}\ _7;\l\
}"];

	fn_69_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\<bb\ 4\>:\l\
}"];

	fn_69_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\<bb\ 6\>:\l\
|return;\l\
}"];

	fn_69_basic_block_0:s -> fn_69_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_69_basic_block_2:s -> fn_69_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[34%]"];
	fn_69_basic_block_2:s -> fn_69_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[66%]"];
	fn_69_basic_block_3:s -> fn_69_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_69_basic_block_4:s -> fn_69_basic_block_5:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_69_basic_block_5:s -> fn_69_basic_block_5:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[89%]"];
	fn_69_basic_block_5:s -> fn_69_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[11%]"];
	fn_69_basic_block_6:s -> fn_69_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_69_basic_block_0:s -> fn_69_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_ClearTriggerErrors" {
	style="dashed";
	color="black";
	label="ADC_DRV_ClearTriggerErrors ()";
	fn_70_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_70_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_70_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_5\ =\ s_adcBase[instance_4(D)];\l\
|_1\ =\{v\}\ base_5-\>SC2;\l\
|_2\ =\ _1\ \|\ 251658240;\l\
|base_5-\>SC2\ =\{v\}\ _2;\l\
|return;\l\
}"];

	fn_70_basic_block_0:s -> fn_70_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_70_basic_block_2:s -> fn_70_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_70_basic_block_0:s -> fn_70_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_ADC_DRV_GetTriggerErrorFlags" {
	style="dashed";
	color="black";
	label="ADC_DRV_GetTriggerErrorFlags ()";
	fn_71_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_71_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_71_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|base_5\ =\ s_adcBase[instance_4(D)];\l\
|_1\ =\{v\}\ base_5-\>SC2;\l\
|_2\ =\ _1\ \>\>\ 24;\l\
|trig_errors_6\ =\ _2\ &\ 15;\l\
|return\ trig_errors_6;\l\
}"];

	fn_71_basic_block_0:s -> fn_71_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_71_basic_block_2:s -> fn_71_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_71_basic_block_0:s -> fn_71_basic_block_1:n [style="invis",constraint=true];
}
}
