strict digraph "" {
	node [label="\N"];
	"367:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826da2410>",
		fillcolor=firebrick,
		label="367:NS
TxAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826da2410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_364:AL"	 [def_var="['TxAbort']",
		label="Leaf_364:AL"];
	"367:NS" -> "Leaf_364:AL"	 [cond="[]",
		lineno=None];
	"373:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff8277fd8d0>",
		fillcolor=springgreen,
		label="373:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"374:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fd790>",
		fillcolor=firebrick,
		label="374:NS
TxAbort <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fd790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"373:IF" -> "374:NS"	 [cond="['StartTxAbort']",
		label=StartTxAbort,
		lineno=373];
	"366:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff8277fd510>",
		fillcolor=springgreen,
		label="366:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"366:IF" -> "367:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=366];
	"369:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff8277fd750>",
		fillcolor=turquoise,
		label="369:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"366:IF" -> "369:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=366];
	"365:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff8277fd3d0>",
		fillcolor=turquoise,
		label="365:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"365:BL" -> "366:IF"	 [cond="[]",
		lineno=None];
	"371:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fda10>",
		fillcolor=firebrick,
		label="371:NS
TxAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fda10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"371:NS" -> "Leaf_364:AL"	 [cond="[]",
		lineno=None];
	"370:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff8277fd7d0>",
		fillcolor=springgreen,
		label="370:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"369:BL" -> "370:IF"	 [cond="[]",
		lineno=None];
	"370:IF" -> "373:IF"	 [cond="['TxStartFrm', 'StatusLatch', 'ExcessiveDeferOccured']",
		label="!((TxStartFrm & ~StatusLatch & ~ExcessiveDeferOccured))",
		lineno=370];
	"370:IF" -> "371:NS"	 [cond="['TxStartFrm', 'StatusLatch', 'ExcessiveDeferOccured']",
		label="(TxStartFrm & ~StatusLatch & ~ExcessiveDeferOccured)",
		lineno=370];
	"364:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7ff8277fd210>",
		clk_sens=False,
		fillcolor=gold,
		label="364:AL",
		sens="['MTxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'StartTxAbort', 'TxStartFrm', 'StatusLatch', 'ExcessiveDeferOccured']"];
	"364:AL" -> "365:BL"	 [cond="[]",
		lineno=None];
	"374:NS" -> "Leaf_364:AL"	 [cond="[]",
		lineno=None];
}
