$date
	Wed Aug 25 21:45:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % g $end
$var wire 1 & p $end
$var wire 1 ' sum $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
1%
1$
1#
1"
1!
$end
#2001
0$
0%
0!
0"
#4001
1$
1%
1!
1"
#6001
0$
1&
0%
1'
0!
0#
#8001
1$
0&
1%
1'
1!
1#
#10001
0$
1&
0%
1'
0!
0#
#12001
0$
0&
1'
0"
1#
#14001
1&
1'
1"
0#
#16001
0'
1$
0&
1%
1!
#18001
0$
0%
1'
0!
0"
1#
#20001
1$
1%
0'
1!
1"
0#
#22001
0$
0%
0!
0"
#24001
1'
1#
#26001
1$
1%
0'
1!
1"
0#
#28001
1'
0$
1&
0%
0"
#30001
1$
0'
1#
#32001
0$
0&
0'
0!
0#
#34001
1'
1&
1!
#38001
1$
0'
1#
#40001
0$
1'
0&
0!
#42002
