<profile>

<section name = "Vivado HLS Report for 'Loop_Border_proc'" level="0">
<item name = "Date">Fri Feb 22 08:55:07 2019
</item>
<item name = "Version">2019.1.0 (Build 2455522 on Wed Feb 20 04:08:51 MST 2019)</item>
<item name = "Project">proj_2D_convolution_with_linebuffer</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 7.061, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Border_L">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 636, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 166, 49, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 161, -</column>
<column name="Register">0, -, 887, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="filter11x11_strm_mul_32ns_32ns_64_3_1_U47">filter11x11_strm_mul_32ns_32ns_64_3_1, 0, 4, 166, 49, 0</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="borderbuf_U">Loop_Border_proc_borderbuf, 4, 0, 0, 0, 1910, 32, 1, 61120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln204_1_fu_257_p2">+, 0, 0, 13, 11, 1</column>
<column name="add_ln204_fu_251_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln208_fu_199_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln218_fu_189_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln225_fu_194_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln228_fu_393_p2">+, 0, 0, 13, 11, 4</column>
<column name="j_fu_339_p2">+, 0, 0, 13, 11, 1</column>
<column name="and_ln208_1_fu_292_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln208_fu_225_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln225_fu_420_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op63_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln204_fu_246_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln205_fu_241_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln208_1_fu_214_p2">icmp, 0, 0, 13, 11, 3</column>
<column name="icmp_ln208_2_fu_220_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln208_3_fu_275_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="icmp_ln208_4_fu_281_p2">icmp, 0, 0, 13, 11, 3</column>
<column name="icmp_ln208_5_fu_287_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln208_fu_208_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="icmp_ln211_fu_324_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln215_fu_363_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="icmp_ln218_fu_329_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln223_fu_409_p2">icmp, 0, 0, 13, 11, 3</column>
<column name="icmp_ln225_fu_334_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln208_1_fu_298_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln208_fu_231_p2">or, 0, 0, 2, 1, 1</column>
<column name="l_edge_pix_fu_376_p3">select, 0, 0, 32, 1, 32</column>
<column name="pix_out_10_fu_433_p3">select, 0, 0, 32, 1, 32</column>
<column name="pix_out_8_fu_425_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln204_1_fu_304_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln204_2_fu_316_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln204_fu_267_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln215_fu_368_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln223_fu_414_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="dst_V_1_data_out">9, 2, 32, 64</column>
<column name="dst_V_1_state">15, 3, 2, 6</column>
<column name="dst_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="height_blk_n">9, 2, 1, 2</column>
<column name="i6_0_i_i_i_reg_155">9, 2, 11, 22</column>
<column name="indvar_flatten_reg_144">9, 2, 64, 128</column>
<column name="j_0_i_i_i_reg_166">9, 2, 11, 22</column>
<column name="vconv_V_blk_n">9, 2, 1, 2</column>
<column name="vconv_xlim_loc_blk_n">9, 2, 1, 2</column>
<column name="width_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln208_reg_501">32, 0, 32, 0</column>
<column name="add_ln218_reg_491">32, 0, 32, 0</column>
<column name="add_ln225_reg_496">32, 0, 32, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="bound_reg_507">64, 0, 64, 0</column>
<column name="dst_V_1_payload_A">32, 0, 32, 0</column>
<column name="dst_V_1_payload_B">32, 0, 32, 0</column>
<column name="dst_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dst_V_1_sel_wr">1, 0, 1, 0</column>
<column name="dst_V_1_state">2, 0, 2, 0</column>
<column name="height_read_reg_470">32, 0, 32, 0</column>
<column name="i6_0_i_i_i_reg_155">11, 0, 11, 0</column>
<column name="icmp_ln204_reg_512">1, 0, 1, 0</column>
<column name="icmp_ln211_reg_538">1, 0, 1, 0</column>
<column name="icmp_ln218_reg_542">1, 0, 1, 0</column>
<column name="icmp_ln218_reg_542_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln225_reg_547">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_144">64, 0, 64, 0</column>
<column name="j_0_i_i_i_reg_166">11, 0, 11, 0</column>
<column name="pix_out_1_fu_82">32, 0, 32, 0</column>
<column name="pix_out_fu_78">32, 0, 32, 0</column>
<column name="r_edge_pix_fu_74">32, 0, 32, 0</column>
<column name="select_ln204_1_reg_529">1, 0, 1, 0</column>
<column name="select_ln204_reg_521">11, 0, 11, 0</column>
<column name="tmp_reg_557">32, 0, 32, 0</column>
<column name="vconv_xlim_loc_read_reg_476">32, 0, 32, 0</column>
<column name="width_read_reg_462">32, 0, 32, 0</column>
<column name="icmp_ln204_reg_512">64, 32, 1, 0</column>
<column name="icmp_ln211_reg_538">64, 32, 1, 0</column>
<column name="icmp_ln225_reg_547">64, 32, 1, 0</column>
<column name="select_ln204_1_reg_529">64, 32, 1, 0</column>
<column name="select_ln204_reg_521">64, 32, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="width_dout">in, 32, ap_fifo, width, pointer</column>
<column name="width_empty_n">in, 1, ap_fifo, width, pointer</column>
<column name="width_read">out, 1, ap_fifo, width, pointer</column>
<column name="height_dout">in, 32, ap_fifo, height, pointer</column>
<column name="height_empty_n">in, 1, ap_fifo, height, pointer</column>
<column name="height_read">out, 1, ap_fifo, height, pointer</column>
<column name="dst_V_TDATA">out, 32, axis, dst_V, pointer</column>
<column name="dst_V_TVALID">out, 1, axis, dst_V, pointer</column>
<column name="dst_V_TREADY">in, 1, axis, dst_V, pointer</column>
<column name="vconv_xlim_loc_dout">in, 32, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_empty_n">in, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_read">out, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_V_dout">in, 32, ap_fifo, vconv_V, pointer</column>
<column name="vconv_V_empty_n">in, 1, ap_fifo, vconv_V, pointer</column>
<column name="vconv_V_read">out, 1, ap_fifo, vconv_V, pointer</column>
</table>
</item>
</section>
</profile>
