@W: CG730 :"C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v":25:7:25:22|Top-level module ErrorChecking_tb has no ports
@W: CG532 :"C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v":32:1:32:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v":27:11:27:18|Object question is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v":31:9:31:9|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"C:\Users\Luigi\OneDrive\Documents\Poly\autre\PolyOrbit\error_checking\src\error_checking_tb.v":30:13:30:22|Removing instance testAnswer because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

