// Seed: 1758936144
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout supply1 id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = -1;
  wire  id_5;
  uwire id_6 = 1'b0;
  logic id_7;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd97
) (
    output tri1 id_0,
    input  wire id_1,
    input  tri  id_2,
    input  tri  id_3,
    output tri  _id_4,
    input  tri  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  buf primCall (id_0, id_2);
  logic [(  1  ) : id_4] id_8;
  ;
endmodule
