latency
decoupled architecture
memory latency
decoupled
multithreaded decoupled architecture
figure
architecture
memory
miss latency
load miss latency
decoupling
decoupled processor
performance
issue
threads
multithreaded decoupled
miss
instructions
cycles
latency hiding