cscope 15 $HOME\Documents\C files\Spil-Programmerings-Projekt"               0000930629
	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST048A~1.H

30 #ide
__m32f30x_TIM_H


31 
	#__m32f30x_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

67 
ut16_t
 
TIM_ClockDivisi
;

70 
ut8_t
 
TIM_RiCou
;

78 } 
	tTIM_TimeBaInTyDef
;

86 
ut32_t
 
TIM_OCMode
;

89 
ut16_t
 
TIM_OuutS
;

92 
ut16_t
 
TIM_OuutNS
;

96 
ut32_t
 
TIM_Pul
;

99 
ut16_t
 
TIM_OCPެy
;

102 
ut16_t
 
TIM_OCNPެy
;

106 
ut16_t
 
TIM_OCIdS
;

110 
ut16_t
 
TIM_OCNIdS
;

113 } 
	tTIM_OCInTyDef
;

122 
ut16_t
 
TIM_Chl
;

125 
ut16_t
 
TIM_ICPެy
;

128 
ut16_t
 
TIM_ICSei
;

131 
ut16_t
 
TIM_ICPsr
;

134 
ut16_t
 
TIM_ICFr
;

136 } 
	tTIM_ICInTyDef
;

146 
ut16_t
 
TIM_OSSRS
;

149 
ut16_t
 
TIM_OSSIS
;

152 
ut16_t
 
TIM_LOCKLev
;

155 
ut16_t
 
TIM_DdTime
;

159 
ut16_t
 
TIM_Bak
;

162 
ut16_t
 
TIM_BakPެy
;

165 
ut16_t
 
TIM_AutomicOuut
;

167 } 
	tTIM_BDTRInTyDef
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

176 ((
PERIPH
=
TIM2
) || \

177 ((
PERIPH
=
TIM3
) || \

178 ((
PERIPH
=
TIM4
) || \

179 ((
PERIPH
=
TIM6
) || \

180 ((
PERIPH
=
TIM7
) || \

181 ((
PERIPH
=
TIM8
) || \

182 ((
PERIPH
=
TIM15
) || \

183 ((
PERIPH
=
TIM16
) || \

184 ((
PERIPH
=
TIM17
))

	)

186 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

187 ((
PERIPH
=
TIM2
) || \

188 ((
PERIPH
=
TIM3
) || \

189 ((
PERIPH
=
TIM4
) || \

190 ((
PERIPH
=
TIM8
) || \

191 ((
PERIPH
=
TIM15
) || \

192 ((
PERIPH
=
TIM16
) || \

193 ((
PERIPH
=
TIM17
))

	)

196 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

197 ((
PERIPH
=
TIM2
) || \

198 ((
PERIPH
=
TIM3
) || \

199 ((
PERIPH
=
TIM4
) || \

200 ((
PERIPH
=
TIM8
) || \

201 ((
PERIPH
=
TIM15
))

	)

203 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

204 ((
PERIPH
=
TIM2
) || \

205 ((
PERIPH
=
TIM3
) || \

206 ((
PERIPH
=
TIM4
) || \

207 ((
PERIPH
=
TIM8
))

	)

209 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) ||\

210 ((
PERIPH
=
TIM8
))

	)

212 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

213 ((
PERIPH
=
TIM2
) || \

214 ((
PERIPH
=
TIM3
) || \

215 ((
PERIPH
=
TIM4
) || \

216 ((
PERIPH
=
TIM6
) || \

217 ((
PERIPH
=
TIM7
) || \

218 ((
PERIPH
=
TIM8
))

	)

220 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

221 ((
PERIPH
=
TIM8
) || \

222 ((
PERIPH
=
TIM15
) || \

223 ((
PERIPH
=
TIM16
) || \

224 ((
PERIPH
=
TIM17
))

	)

227 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

228 ((
PERIPH
=
TIM2
) || \

229 ((
PERIPH
=
TIM3
) || \

230 ((
PERIPH
=
TIM4
) || \

231 ((
PERIPH
=
TIM6
) || \

232 ((
PERIPH
=
TIM7
) || \

233 ((
PERIPH
=
TIM8
) || \

234 ((
PERIPH
=
TIM15
))

	)

236 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
(((PERIPH=
TIM16
)|| \

237 ((
PERIPH
=
TIM1
)||\

238 ((
PERIPH
=
TIM8
))

	)

244 
	#TIM_OCMode_Timg
 ((
ut32_t
)0x00000)

	)

245 
	#TIM_OCMode_Aive
 ((
ut32_t
)0x00010)

	)

246 
	#TIM_OCMode_Iive
 ((
ut32_t
)0x00020)

	)

247 
	#TIM_OCMode_Togg
 ((
ut32_t
)0x00030)

	)

248 
	#TIM_OCMode_PWM1
 ((
ut32_t
)0x00060)

	)

249 
	#TIM_OCMode_PWM2
 ((
ut32_t
)0x00070)

	)

251 
	#TIM_OCMode_Rrigb_OPM1
 ((
ut32_t
)0x10000)

	)

252 
	#TIM_OCMode_Rrigb_OPM2
 ((
ut32_t
)0x10010)

	)

253 
	#TIM_OCMode_Combed_PWM1
 ((
ut32_t
)0x10040)

	)

254 
	#TIM_OCMode_Combed_PWM2
 ((
ut32_t
)0x10050)

	)

255 
	#TIM_OCMode_Asymmric_PWM1
 ((
ut32_t
)0x10060)

	)

256 
	#TIM_OCMode_Asymmric_PWM2
 ((
ut32_t
)0x10070)

	)

258 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

259 ((
MODE
=
TIM_OCMode_Aive
) || \

260 ((
MODE
=
TIM_OCMode_Iive
) || \

261 ((
MODE
=
TIM_OCMode_Togg
)|| \

262 ((
MODE
=
TIM_OCMode_PWM1
) || \

263 ((
MODE
=
TIM_OCMode_PWM2
) || \

264 ((
MODE
=
TIM_OCMode_Rrigb_OPM1
) || \

265 ((
MODE
=
TIM_OCMode_Rrigb_OPM2
) || \

266 ((
MODE
=
TIM_OCMode_Combed_PWM1
) || \

267 ((
MODE
=
TIM_OCMode_Combed_PWM2
) || \

268 ((
MODE
=
TIM_OCMode_Asymmric_PWM1
) || \

269 ((
MODE
=
TIM_OCMode_Asymmric_PWM2
))

	)

271 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

272 ((
MODE
=
TIM_OCMode_Aive
) || \

273 ((
MODE
=
TIM_OCMode_Iive
) || \

274 ((
MODE
=
TIM_OCMode_Togg
)|| \

275 ((
MODE
=
TIM_OCMode_PWM1
) || \

276 ((
MODE
=
TIM_OCMode_PWM2
) || \

277 ((
MODE
=
TIM_FdAi_Aive
) || \

278 ((
MODE
=
TIM_FdAi_InAive
) || \

279 ((
MODE
=
TIM_OCMode_Rrigb_OPM1
) || \

280 ((
MODE
=
TIM_OCMode_Rrigb_OPM2
) || \

281 ((
MODE
=
TIM_OCMode_Combed_PWM1
) || \

282 ((
MODE
=
TIM_OCMode_Combed_PWM2
) || \

283 ((
MODE
=
TIM_OCMode_Asymmric_PWM1
) || \

284 ((
MODE
=
TIM_OCMode_Asymmric_PWM2
))

	)

293 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

294 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

295 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

296 ((
MODE
=
TIM_OPMode_Rive
))

	)

305 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

306 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

307 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

308 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

309 
	#TIM_Chl_5
 ((
ut16_t
)0x0010)

	)

310 
	#TIM_Chl_6
 ((
ut16_t
)0x0014)

	)

312 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

313 ((
CHANNEL
=
TIM_Chl_2
) || \

314 ((
CHANNEL
=
TIM_Chl_3
) || \

315 ((
CHANNEL
=
TIM_Chl_4
))

	)

317 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

318 ((
CHANNEL
=
TIM_Chl_2
))

	)

319 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

320 ((
CHANNEL
=
TIM_Chl_2
) || \

321 ((
CHANNEL
=
TIM_Chl_3
))

	)

330 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

331 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

332 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

333 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

334 ((
DIV
=
TIM_CKD_DIV2
) || \

335 ((
DIV
=
TIM_CKD_DIV4
))

	)

344 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

345 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

346 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

347 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

348 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

349 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

350 ((
MODE
=
TIM_CouMode_Down
) || \

351 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

352 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

353 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

362 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

363 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

364 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

365 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

374 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

375 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

376 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

377 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

386 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

387 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

388 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

389 ((
STATE
=
TIM_OuutS_Eb
))

	)

398 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

399 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

400 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

401 ((
STATE
=
TIM_OuutNS_Eb
))

	)

410 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

411 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

412 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

413 ((
CCX
=
TIM_CCx_Dib
))

	)

422 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

423 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

424 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

425 ((
CCXN
=
TIM_CCxN_Dib
))

	)

434 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

435 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

436 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

437 ((
STATE
=
TIM_Bak_Dib
))

	)

446 
	#TIM_Bak1_Eb
 ((
ut32_t
)0x00001000)

	)

447 
	#TIM_Bak1_Dib
 ((
ut32_t
)0x00000000)

	)

448 
	#IS_TIM_BREAK1_STATE
(
STATE
(((STATE=
TIM_Bak1_Eb
) || \

449 ((
STATE
=
TIM_Bak1_Dib
))

	)

458 
	#TIM_Bak2_Eb
 ((
ut32_t
)0x01000000)

	)

459 
	#TIM_Bak2_Dib
 ((
ut32_t
)0x00000000)

	)

460 
	#IS_TIM_BREAK2_STATE
(
STATE
(((STATE=
TIM_Bak2_Eb
) || \

461 ((
STATE
=
TIM_Bak2_Dib
))

	)

470 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

471 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

472 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

473 ((
POLARITY
=
TIM_BakPެy_High
))

	)

482 
	#TIM_Bak1Pެy_Low
 ((
ut32_t
)0x00000000)

	)

483 
	#TIM_Bak1Pެy_High
 ((
ut32_t
)0x00002000)

	)

484 
	#IS_TIM_BREAK1_POLARITY
(
POLARITY
(((POLARITY=
TIM_Bak1Pެy_Low
) || \

485 ((
POLARITY
=
TIM_Bak1Pެy_High
))

	)

494 
	#TIM_Bak2Pެy_Low
 ((
ut32_t
)0x00000000)

	)

495 
	#TIM_Bak2Pެy_High
 ((
ut32_t
)0x02000000)

	)

496 
	#IS_TIM_BREAK2_POLARITY
(
POLARITY
(((POLARITY=
TIM_Bak2Pެy_Low
) || \

497 ((
POLARITY
=
TIM_Bak2Pެy_High
))

	)

506 
	#IS_TIM_BREAK1_FILTER
(
FILTER
((FILTER<0xF)

	)

515 
	#IS_TIM_BREAK2_FILTER
(
FILTER
((FILTER<0xF)

	)

524 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

525 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

526 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

527 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

536 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

537 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

538 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

539 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

540 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

541 ((
LEVEL
=
TIM_LOCKLev_1
) || \

542 ((
LEVEL
=
TIM_LOCKLev_2
) || \

543 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

552 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

553 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

554 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

555 ((
STATE
=
TIM_OSSIS_Dib
))

	)

564 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

565 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

566 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

567 ((
STATE
=
TIM_OSSRS_Dib
))

	)

576 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

577 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

578 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

579 ((
STATE
=
TIM_OCIdS_Ret
))

	)

588 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

589 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

590 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

591 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

600 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

601 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

602 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

603 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

604 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

605 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

614 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

616 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

618 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

619 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

620 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

621 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

630 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

631 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

632 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

633 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

634 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

635 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

636 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

637 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

646 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

647 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

648 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

649 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

650 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

651 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

652 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

653 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

654 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

656 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

657 ((
IT
=
TIM_IT_CC1
) || \

658 ((
IT
=
TIM_IT_CC2
) || \

659 ((
IT
=
TIM_IT_CC3
) || \

660 ((
IT
=
TIM_IT_CC4
) || \

661 ((
IT
=
TIM_IT_COM
) || \

662 ((
IT
=
TIM_IT_Trigg
) || \

663 ((
IT
=
TIM_IT_Bak
))

	)

672 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

673 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

674 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

675 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

676 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

677 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

678 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

679 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

680 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

681 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

682 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

683 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

684 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

685 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

686 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

687 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

688 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

689 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

690 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

691 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

692 
	#TIM_DMABa_CCMR3
 ((
ut16_t
)0x0014)

	)

693 
	#TIM_DMABa_CCR5
 ((
ut16_t
)0x0015)

	)

694 
	#TIM_DMABa_CCR6
 ((
ut16_t
)0x0016)

	)

695 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

696 ((
BASE
=
TIM_DMABa_CR2
) || \

697 ((
BASE
=
TIM_DMABa_SMCR
) || \

698 ((
BASE
=
TIM_DMABa_DIER
) || \

699 ((
BASE
=
TIM_DMABa_SR
) || \

700 ((
BASE
=
TIM_DMABa_EGR
) || \

701 ((
BASE
=
TIM_DMABa_CCMR1
) || \

702 ((
BASE
=
TIM_DMABa_CCMR2
) || \

703 ((
BASE
=
TIM_DMABa_CCER
) || \

704 ((
BASE
=
TIM_DMABa_CNT
) || \

705 ((
BASE
=
TIM_DMABa_PSC
) || \

706 ((
BASE
=
TIM_DMABa_ARR
) || \

707 ((
BASE
=
TIM_DMABa_RCR
) || \

708 ((
BASE
=
TIM_DMABa_CCR1
) || \

709 ((
BASE
=
TIM_DMABa_CCR2
) || \

710 ((
BASE
=
TIM_DMABa_CCR3
) || \

711 ((
BASE
=
TIM_DMABa_CCR4
) || \

712 ((
BASE
=
TIM_DMABa_BDTR
) || \

713 ((
BASE
=
TIM_DMABa_DCR
) || \

714 ((
BASE
=
TIM_DMABa_OR
) || \

715 ((
BASE
=
TIM_DMABa_CCMR3
) || \

716 ((
BASE
=
TIM_DMABa_CCR5
) || \

717 ((
BASE
=
TIM_DMABa_CCR6
))

	)

726 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

727 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

728 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

729 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

730 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

731 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

732 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

733 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

734 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

735 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

736 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

737 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

738 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

739 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

740 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

741 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

742 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

743 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

744 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

745 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

746 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

747 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

748 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

749 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

750 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

751 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

752 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

753 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

754 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

755 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

756 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

757 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

758 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

759 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

760 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

761 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

770 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

771 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

772 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

773 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

774 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

775 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

776 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

777 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

787 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

788 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

789 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

790 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

791 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

792 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

793 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

794 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

803 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

804 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

805 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

806 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

807 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

808 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

809 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

810 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

811 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

812 ((
SELECTION
=
TIM_TS_ITR1
) || \

813 ((
SELECTION
=
TIM_TS_ITR2
) || \

814 ((
SELECTION
=
TIM_TS_ITR3
) || \

815 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

816 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

817 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

818 ((
SELECTION
=
TIM_TS_ETRF
))

	)

819 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

820 ((
SELECTION
=
TIM_TS_ITR1
) || \

821 ((
SELECTION
=
TIM_TS_ITR2
) || \

822 ((
SELECTION
=
TIM_TS_ITR3
))

	)

831 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

832 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

833 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

842 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

843 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

844 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

845 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

854 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

855 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

856 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

857 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

866 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

867 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

868 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

869 ((
ACTION
=
TIM_FdAi_InAive
))

	)

878 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

879 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

880 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

881 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

882 ((
MODE
=
TIM_EncodMode_TI2
) || \

883 ((
MODE
=
TIM_EncodMode_TI12
))

	)

893 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

894 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

895 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

896 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

897 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

898 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

899 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

900 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

901 
	#TIM_EvtSour_Bak2
 ((
ut16_t
)0x0100)

	)

902 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFE00=0x0000&& ((SOURCE!0x0000))

	)

912 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

915 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

916 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

917 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

926 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

927 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

928 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

929 ((
STATE
=
TIM_OCPld_Dib
))

	)

938 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

939 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

940 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

941 ((
STATE
=
TIM_OCFa_Dib
))

	)

951 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

952 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

953 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

954 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

963 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

964 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

965 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

966 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

967 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

968 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

969 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

970 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

971 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

972 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

973 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

974 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

975 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

976 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

977 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

978 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

981 
	#TIM_TRGO2Sour_Ret
 ((
ut32_t
)0x00000000)

	)

982 
	#TIM_TRGO2Sour_Eb
 ((
ut32_t
)0x00100000)

	)

983 
	#TIM_TRGO2Sour_Upde
 ((
ut32_t
)0x00200000)

	)

984 
	#TIM_TRGO2Sour_OC1
 ((
ut32_t
)0x00300000)

	)

985 
	#TIM_TRGO2Sour_OC1Ref
 ((
ut32_t
)0x00400000)

	)

986 
	#TIM_TRGO2Sour_OC2Ref
 ((
ut32_t
)0x00500000)

	)

987 
	#TIM_TRGO2Sour_OC3Ref
 ((
ut32_t
)0x00600000)

	)

988 
	#TIM_TRGO2Sour_OC4Ref
 ((
ut32_t
)0x00700000)

	)

989 
	#TIM_TRGO2Sour_OC5Ref
 ((
ut32_t
)0x00800000)

	)

990 
	#TIM_TRGO2Sour_OC6Ref
 ((
ut32_t
)0x00900000)

	)

991 
	#TIM_TRGO2Sour_OC4Ref_RisgFlg
 ((
ut32_t
)0x00A00000)

	)

992 
	#TIM_TRGO2Sour_OC6Ref_RisgFlg
 ((
ut32_t
)0x00B00000)

	)

993 
	#TIM_TRGO2Sour_OC4RefRisg_OC6RefRisg
 ((
ut32_t
)0x00C00000)

	)

994 
	#TIM_TRGO2Sour_OC4RefRisg_OC6RefFlg
 ((
ut32_t
)0x00D00000)

	)

995 
	#TIM_TRGO2Sour_OC5RefRisg_OC6RefRisg
 ((
ut32_t
)0x00E00000)

	)

996 
	#TIM_TRGO2Sour_OC5RefRisg_OC6RefFlg
 ((
ut32_t
)0x00F00000)

	)

997 
	#IS_TIM_TRGO2_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGO2Sour_Ret
) || \

998 ((
SOURCE
=
TIM_TRGO2Sour_Eb
) || \

999 ((
SOURCE
=
TIM_TRGO2Sour_Upde
) || \

1000 ((
SOURCE
=
TIM_TRGO2Sour_OC1
) || \

1001 ((
SOURCE
=
TIM_TRGO2Sour_OC1Ref
) || \

1002 ((
SOURCE
=
TIM_TRGO2Sour_OC2Ref
) || \

1003 ((
SOURCE
=
TIM_TRGO2Sour_OC3Ref
) || \

1004 ((
SOURCE
=
TIM_TRGO2Sour_OC4Ref
) || \

1005 ((
SOURCE
=
TIM_TRGO2Sour_OC5Ref
) || \

1006 ((
SOURCE
=
TIM_TRGO2Sour_OC6Ref
) || \

1007 ((
SOURCE
=
TIM_TRGO2Sour_OC4Ref_RisgFlg
) || \

1008 ((
SOURCE
=
TIM_TRGO2Sour_OC6Ref_RisgFlg
) || \

1009 ((
SOURCE
=
TIM_TRGO2Sour_OC4RefRisg_OC6RefRisg
) || \

1010 ((
SOURCE
=
TIM_TRGO2Sour_OC4RefRisg_OC6RefFlg
) || \

1011 ((
SOURCE
=
TIM_TRGO2Sour_OC5RefRisg_OC6RefRisg
) || \

1012 ((
SOURCE
=
TIM_TRGO2Sour_OC5RefRisg_OC6RefFlg
))

	)

1021 
	#TIM_SveMode_Ret
 ((
ut32_t
)0x00004)

	)

1022 
	#TIM_SveMode_Ged
 ((
ut32_t
)0x00005)

	)

1023 
	#TIM_SveMode_Trigg
 ((
ut32_t
)0x00006)

	)

1024 
	#TIM_SveMode_Ex1
 ((
ut32_t
)0x00007)

	)

1025 
	#TIM_SveMode_Combed_RetTrigg
 ((
ut32_t
)0x10000)

	)

1026 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

1027 ((
MODE
=
TIM_SveMode_Ged
) || \

1028 ((
MODE
=
TIM_SveMode_Trigg
) || \

1029 ((
MODE
=
TIM_SveMode_Ex1
) || \

1030 ((
MODE
=
TIM_SveMode_Combed_RetTrigg
))

	)

1039 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

1040 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

1041 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

1042 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

1049 
	#TIM16_GPIO
 ((
ut16_t
)0x0000)

	)

1050 
	#TIM16_RTC_CLK
 ((
ut16_t
)0x0001)

	)

1051 
	#TIM16_HSEDiv32
 ((
ut16_t
)0x0002)

	)

1052 
	#TIM16_MCO
 ((
ut16_t
)0x0003)

	)

1054 
	#TIM1_ADC1_AWDG1
 ((
ut16_t
)0x0001)

	)

1055 
	#TIM1_ADC1_AWDG2
 ((
ut16_t
)0x0002)

	)

1056 
	#TIM1_ADC1_AWDG3
 ((
ut16_t
)0x0003)

	)

1057 
	#TIM1_ADC4_AWDG1
 ((
ut16_t
)0x0004)

	)

1058 
	#TIM1_ADC4_AWDG2
 ((
ut16_t
)0x0008)

	)

1059 
	#TIM1_ADC4_AWDG3
 ((
ut16_t
)0x000C)

	)

1061 
	#TIM8_ADC2_AWDG1
 ((
ut16_t
)0x0001)

	)

1062 
	#TIM8_ADC2_AWDG2
 ((
ut16_t
)0x0002)

	)

1063 
	#TIM8_ADC2_AWDG3
 ((
ut16_t
)0x0003)

	)

1064 
	#TIM8_ADC3_AWDG1
 ((
ut16_t
)0x0004)

	)

1065 
	#TIM8_ADC3_AWDG2
 ((
ut16_t
)0x0008)

	)

1066 
	#TIM8_ADC3_AWDG3
 ((
ut16_t
)0x000C)

	)

1068 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM16_GPIO
)|| \

1069 ((
TIM_REMAP
=
TIM16_RTC_CLK
) || \

1070 ((
TIM_REMAP
=
TIM16_HSEDiv32
) || \

1071 ((
TIM_REMAP
=
TIM16_MCO
) ||\

1072 ((
TIM_REMAP
=
TIM1_ADC1_AWDG1
) ||\

1073 ((
TIM_REMAP
=
TIM1_ADC1_AWDG2
) ||\

1074 ((
TIM_REMAP
=
TIM1_ADC1_AWDG3
) ||\

1075 ((
TIM_REMAP
=
TIM1_ADC4_AWDG1
) ||\

1076 ((
TIM_REMAP
=
TIM1_ADC4_AWDG2
) ||\

1077 ((
TIM_REMAP
=
TIM1_ADC4_AWDG3
) ||\

1078 ((
TIM_REMAP
=
TIM8_ADC2_AWDG1
) ||\

1079 ((
TIM_REMAP
=
TIM8_ADC2_AWDG2
) ||\

1080 ((
TIM_REMAP
=
TIM8_ADC2_AWDG3
) ||\

1081 ((
TIM_REMAP
=
TIM8_ADC3_AWDG1
) ||\

1082 ((
TIM_REMAP
=
TIM8_ADC3_AWDG2
) ||\

1083 ((
TIM_REMAP
=
TIM8_ADC3_AWDG3
))

	)

1092 
	#TIM_FLAG_Upde
 ((
ut32_t
)0x00001)

	)

1093 
	#TIM_FLAG_CC1
 ((
ut32_t
)0x00002)

	)

1094 
	#TIM_FLAG_CC2
 ((
ut32_t
)0x00004)

	)

1095 
	#TIM_FLAG_CC3
 ((
ut32_t
)0x00008)

	)

1096 
	#TIM_FLAG_CC4
 ((
ut32_t
)0x00010)

	)

1097 
	#TIM_FLAG_COM
 ((
ut32_t
)0x00020)

	)

1098 
	#TIM_FLAG_Trigg
 ((
ut32_t
)0x00040)

	)

1099 
	#TIM_FLAG_Bak
 ((
ut32_t
)0x00080)

	)

1100 
	#TIM_FLAG_Bak2
 ((
ut32_t
)0x00100)

	)

1101 
	#TIM_FLAG_CC1OF
 ((
ut32_t
)0x00200)

	)

1102 
	#TIM_FLAG_CC2OF
 ((
ut32_t
)0x00400)

	)

1103 
	#TIM_FLAG_CC3OF
 ((
ut32_t
)0x00800)

	)

1104 
	#TIM_FLAG_CC4OF
 ((
ut32_t
)0x01000)

	)

1105 
	#TIM_FLAG_CC5
 ((
ut32_t
)0x10000)

	)

1106 
	#TIM_FLAG_CC6
 ((
ut32_t
)0x20000)

	)

1107 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

1108 ((
FLAG
=
TIM_FLAG_CC1
) || \

1109 ((
FLAG
=
TIM_FLAG_CC2
) || \

1110 ((
FLAG
=
TIM_FLAG_CC3
) || \

1111 ((
FLAG
=
TIM_FLAG_CC4
) || \

1112 ((
FLAG
=
TIM_FLAG_COM
) || \

1113 ((
FLAG
=
TIM_FLAG_Trigg
) || \

1114 ((
FLAG
=
TIM_FLAG_Bak
) || \

1115 ((
FLAG
=
TIM_FLAG_Bak2
) || \

1116 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

1117 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

1118 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

1119 ((
FLAG
=
TIM_FLAG_CC4OF
) ||\

1120 ((
FLAG
=
TIM_FLAG_CC5
) ||\

1121 ((
FLAG
=
TIM_FLAG_CC6
))

	)

1123 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
((((TIM_FLAG& (
ut32_t
)0xE000=0x0000&& ((TIM_FLAG!0x0000))

	)

1131 
	#TIM_OCRenCˬ_ETRF
 ((
ut16_t
)0x0008)

	)

1132 
	#TIM_OCRenCˬ_OCREFCLR
 ((
ut16_t
)0x0000)

	)

1133 
	#TIM_OCREFERENCECECLEAR_SOURCE
(
SOURCE
(((SOURCE=
TIM_OCRenCˬ_ETRF
) || \

1134 ((
SOURCE
=
TIM_OCRenCˬ_OCREFCLR
))

	)

1140 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

1149 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

1158 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

1159 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

1160 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

1161 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1162 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1163 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1164 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1165 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1166 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1167 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1168 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1169 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1170 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1171 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1172 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1173 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1174 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1175 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1188 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1189 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1190 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1191 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1192 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1193 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1194 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1195 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1196 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1197 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1198 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1199 
TIM_UIFRem
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1200 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1201 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1202 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1203 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1206 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1207 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1208 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1209 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1210 
TIM_OC5In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1211 
TIM_OC6In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1212 
TIM_SeGC5C1
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1213 
TIM_SeGC5C2
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1214 
TIM_SeGC5C3
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1215 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1216 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, 
ut32_t
 
TIM_OCMode
);

1217 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1218 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1219 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1220 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1221 
TIM_SCom5
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com5
);

1222 
TIM_SCom6
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com6
);

1223 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1224 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1225 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1226 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1227 
TIM_FdOC5Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1228 
TIM_FdOC6Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1229 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1230 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1231 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1232 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1233 
TIM_OC5PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1234 
TIM_OC6PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1235 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1236 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1237 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1238 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1239 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1240 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1241 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1242 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1243 
TIM_CˬOC5Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1244 
TIM_CˬOC6Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1245 
TIM_SeOCREFCˬ
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCRenCˬ
);

1246 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1247 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1248 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1249 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1250 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1251 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1252 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1253 
TIM_OC5PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1254 
TIM_OC6PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1255 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1256 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1259 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1260 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1261 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1262 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1263 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1264 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1265 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1266 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1267 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1268 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1269 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1272 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1273 
TIM_Bak1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_Bak1Pެy
, 
ut8_t
 
TIM_Bak1Fr
);

1274 
TIM_Bak2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_Bak2Pެy
, 
ut8_t
 
TIM_Bak2Fr
);

1275 
TIM_Bak1Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1276 
TIM_Bak2Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1277 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1278 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1279 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1280 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1283 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1284 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1285 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_FLAG
);

1286 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1287 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1288 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1289 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1290 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1291 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1294 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1295 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1296 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1297 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1298 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1299 
ut16_t
 
ExtTRGFr
);

1300 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1301 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1304 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1305 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1306 
TIM_SeOuutTrigg2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_TRGO2Sour
);

1307 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_SveMode
);

1308 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1309 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1310 
ut16_t
 
ExtTRGFr
);

1313 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1314 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1315 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1318 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1320 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST0C81~1.H

30 #ide
__STM32F30x_RCC_H


31 
	#__STM32F30x_RCC_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

52 
ut32_t
 
SYSCLK_Fqucy
;

53 
ut32_t
 
HCLK_Fqucy
;

54 
ut32_t
 
PCLK1_Fqucy
;

55 
ut32_t
 
PCLK2_Fqucy
;

56 
ut32_t
 
ADC12CLK_Fqucy
;

57 
ut32_t
 
ADC34CLK_Fqucy
;

58 
ut32_t
 
I2C1CLK_Fqucy
;

59 
ut32_t
 
I2C2CLK_Fqucy
;

60 
ut32_t
 
TIM1CLK_Fqucy
;

61 
ut32_t
 
TIM8CLK_Fqucy
;

62 
ut32_t
 
USART1CLK_Fqucy
;

63 
ut32_t
 
USART2CLK_Fqucy
;

64 
ut32_t
 
USART3CLK_Fqucy
;

65 
ut32_t
 
UART4CLK_Fqucy
;

66 
ut32_t
 
UART5CLK_Fqucy
;

67 }
	tRCC_ClocksTyDef
;

79 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

80 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

81 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

82 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

83 ((
HSE
=
RCC_HSE_Byss
))

	)

93 
	#RCC_PLLSour_HSI_Div2
 
RCC_CFGR_PLLSRC_HSI_Div2


	)

94 
	#RCC_PLLSour_PREDIV1
 
RCC_CFGR_PLLSRC_PREDIV1


	)

96 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
) || \

97 ((
SOURCE
=
RCC_PLLSour_PREDIV1
))

	)

106 
	#RCC_PLLMul_2
 
RCC_CFGR_PLLMULL2


	)

107 
	#RCC_PLLMul_3
 
RCC_CFGR_PLLMULL3


	)

108 
	#RCC_PLLMul_4
 
RCC_CFGR_PLLMULL4


	)

109 
	#RCC_PLLMul_5
 
RCC_CFGR_PLLMULL5


	)

110 
	#RCC_PLLMul_6
 
RCC_CFGR_PLLMULL6


	)

111 
	#RCC_PLLMul_7
 
RCC_CFGR_PLLMULL7


	)

112 
	#RCC_PLLMul_8
 
RCC_CFGR_PLLMULL8


	)

113 
	#RCC_PLLMul_9
 
RCC_CFGR_PLLMULL9


	)

114 
	#RCC_PLLMul_10
 
RCC_CFGR_PLLMULL10


	)

115 
	#RCC_PLLMul_11
 
RCC_CFGR_PLLMULL11


	)

116 
	#RCC_PLLMul_12
 
RCC_CFGR_PLLMULL12


	)

117 
	#RCC_PLLMul_13
 
RCC_CFGR_PLLMULL13


	)

118 
	#RCC_PLLMul_14
 
RCC_CFGR_PLLMULL14


	)

119 
	#RCC_PLLMul_15
 
RCC_CFGR_PLLMULL15


	)

120 
	#RCC_PLLMul_16
 
RCC_CFGR_PLLMULL16


	)

121 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_2
|| ((MUL=
RCC_PLLMul_3
) || \

122 ((
MUL
=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

123 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

124 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

125 ((
MUL
=
RCC_PLLMul_10
|| ((MUL=
RCC_PLLMul_11
) || \

126 ((
MUL
=
RCC_PLLMul_12
|| ((MUL=
RCC_PLLMul_13
) || \

127 ((
MUL
=
RCC_PLLMul_14
|| ((MUL=
RCC_PLLMul_15
) || \

128 ((
MUL
=
RCC_PLLMul_16
))

	)

136 
	#RCC_PREDIV1_Div1
 
RCC_CFGR2_PREDIV1_DIV1


	)

137 
	#RCC_PREDIV1_Div2
 
RCC_CFGR2_PREDIV1_DIV2


	)

138 
	#RCC_PREDIV1_Div3
 
RCC_CFGR2_PREDIV1_DIV3


	)

139 
	#RCC_PREDIV1_Div4
 
RCC_CFGR2_PREDIV1_DIV4


	)

140 
	#RCC_PREDIV1_Div5
 
RCC_CFGR2_PREDIV1_DIV5


	)

141 
	#RCC_PREDIV1_Div6
 
RCC_CFGR2_PREDIV1_DIV6


	)

142 
	#RCC_PREDIV1_Div7
 
RCC_CFGR2_PREDIV1_DIV7


	)

143 
	#RCC_PREDIV1_Div8
 
RCC_CFGR2_PREDIV1_DIV8


	)

144 
	#RCC_PREDIV1_Div9
 
RCC_CFGR2_PREDIV1_DIV9


	)

145 
	#RCC_PREDIV1_Div10
 
RCC_CFGR2_PREDIV1_DIV10


	)

146 
	#RCC_PREDIV1_Div11
 
RCC_CFGR2_PREDIV1_DIV11


	)

147 
	#RCC_PREDIV1_Div12
 
RCC_CFGR2_PREDIV1_DIV12


	)

148 
	#RCC_PREDIV1_Div13
 
RCC_CFGR2_PREDIV1_DIV13


	)

149 
	#RCC_PREDIV1_Div14
 
RCC_CFGR2_PREDIV1_DIV14


	)

150 
	#RCC_PREDIV1_Div15
 
RCC_CFGR2_PREDIV1_DIV15


	)

151 
	#RCC_PREDIV1_Div16
 
RCC_CFGR2_PREDIV1_DIV16


	)

153 
	#IS_RCC_PREDIV1
(
PREDIV1
(((PREDIV1=
RCC_PREDIV1_Div1
|| ((PREDIV1=
RCC_PREDIV1_Div2
) || \

154 ((
PREDIV1
=
RCC_PREDIV1_Div3
|| ((PREDIV1=
RCC_PREDIV1_Div4
) || \

155 ((
PREDIV1
=
RCC_PREDIV1_Div5
|| ((PREDIV1=
RCC_PREDIV1_Div6
) || \

156 ((
PREDIV1
=
RCC_PREDIV1_Div7
|| ((PREDIV1=
RCC_PREDIV1_Div8
) || \

157 ((
PREDIV1
=
RCC_PREDIV1_Div9
|| ((PREDIV1=
RCC_PREDIV1_Div10
) || \

158 ((
PREDIV1
=
RCC_PREDIV1_Div11
|| ((PREDIV1=
RCC_PREDIV1_Div12
) || \

159 ((
PREDIV1
=
RCC_PREDIV1_Div13
|| ((PREDIV1=
RCC_PREDIV1_Div14
) || \

160 ((
PREDIV1
=
RCC_PREDIV1_Div15
|| ((PREDIV1=
RCC_PREDIV1_Div16
))

	)

169 
	#RCC_SYSCLKSour_HSI
 
RCC_CFGR_SW_HSI


	)

170 
	#RCC_SYSCLKSour_HSE
 
RCC_CFGR_SW_HSE


	)

171 
	#RCC_SYSCLKSour_PLLCLK
 
RCC_CFGR_SW_PLL


	)

172 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

173 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

174 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

183 
	#RCC_SYSCLK_Div1
 
RCC_CFGR_HPRE_DIV1


	)

184 
	#RCC_SYSCLK_Div2
 
RCC_CFGR_HPRE_DIV2


	)

185 
	#RCC_SYSCLK_Div4
 
RCC_CFGR_HPRE_DIV4


	)

186 
	#RCC_SYSCLK_Div8
 
RCC_CFGR_HPRE_DIV8


	)

187 
	#RCC_SYSCLK_Div16
 
RCC_CFGR_HPRE_DIV16


	)

188 
	#RCC_SYSCLK_Div64
 
RCC_CFGR_HPRE_DIV64


	)

189 
	#RCC_SYSCLK_Div128
 
RCC_CFGR_HPRE_DIV128


	)

190 
	#RCC_SYSCLK_Div256
 
RCC_CFGR_HPRE_DIV256


	)

191 
	#RCC_SYSCLK_Div512
 
RCC_CFGR_HPRE_DIV512


	)

192 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

193 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

194 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

195 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

196 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

205 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

206 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00000400)

	)

207 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00000500)

	)

208 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00000600)

	)

209 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00000700)

	)

210 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

211 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

212 ((
PCLK
=
RCC_HCLK_Div16
))

	)

222 
	#RCC_ADC12PLLCLK_OFF
 ((
ut32_t
)0x00000000)

	)

223 
	#RCC_ADC12PLLCLK_Div1
 ((
ut32_t
)0x00000100)

	)

224 
	#RCC_ADC12PLLCLK_Div2
 ((
ut32_t
)0x00000110)

	)

225 
	#RCC_ADC12PLLCLK_Div4
 ((
ut32_t
)0x00000120)

	)

226 
	#RCC_ADC12PLLCLK_Div6
 ((
ut32_t
)0x00000130)

	)

227 
	#RCC_ADC12PLLCLK_Div8
 ((
ut32_t
)0x00000140)

	)

228 
	#RCC_ADC12PLLCLK_Div10
 ((
ut32_t
)0x00000150)

	)

229 
	#RCC_ADC12PLLCLK_Div12
 ((
ut32_t
)0x00000160)

	)

230 
	#RCC_ADC12PLLCLK_Div16
 ((
ut32_t
)0x00000170)

	)

231 
	#RCC_ADC12PLLCLK_Div32
 ((
ut32_t
)0x00000180)

	)

232 
	#RCC_ADC12PLLCLK_Div64
 ((
ut32_t
)0x00000190)

	)

233 
	#RCC_ADC12PLLCLK_Div128
 ((
ut32_t
)0x000001A0)

	)

234 
	#RCC_ADC12PLLCLK_Div256
 ((
ut32_t
)0x000001B0)

	)

237 
	#RCC_ADC34PLLCLK_OFF
 ((
ut32_t
)0x10000000)

	)

238 
	#RCC_ADC34PLLCLK_Div1
 ((
ut32_t
)0x10002000)

	)

239 
	#RCC_ADC34PLLCLK_Div2
 ((
ut32_t
)0x10002200)

	)

240 
	#RCC_ADC34PLLCLK_Div4
 ((
ut32_t
)0x10002400)

	)

241 
	#RCC_ADC34PLLCLK_Div6
 ((
ut32_t
)0x10002600)

	)

242 
	#RCC_ADC34PLLCLK_Div8
 ((
ut32_t
)0x10002800)

	)

243 
	#RCC_ADC34PLLCLK_Div10
 ((
ut32_t
)0x10002A00)

	)

244 
	#RCC_ADC34PLLCLK_Div12
 ((
ut32_t
)0x10002C00)

	)

245 
	#RCC_ADC34PLLCLK_Div16
 ((
ut32_t
)0x10002E00)

	)

246 
	#RCC_ADC34PLLCLK_Div32
 ((
ut32_t
)0x10003000)

	)

247 
	#RCC_ADC34PLLCLK_Div64
 ((
ut32_t
)0x10003200)

	)

248 
	#RCC_ADC34PLLCLK_Div128
 ((
ut32_t
)0x10003400)

	)

249 
	#RCC_ADC34PLLCLK_Div256
 ((
ut32_t
)0x10003600)

	)

251 
	#IS_RCC_ADCCLK
(
ADCCLK
(((ADCCLK=
RCC_ADC12PLLCLK_OFF
|| ((ADCCLK=
RCC_ADC12PLLCLK_Div1
) || \

252 ((
ADCCLK
=
RCC_ADC12PLLCLK_Div2
|| ((ADCCLK=
RCC_ADC12PLLCLK_Div4
) || \

253 ((
ADCCLK
=
RCC_ADC12PLLCLK_Div6
|| ((ADCCLK=
RCC_ADC12PLLCLK_Div8
) || \

254 ((
ADCCLK
=
RCC_ADC12PLLCLK_Div10
|| ((ADCCLK=
RCC_ADC12PLLCLK_Div12
) || \

255 ((
ADCCLK
=
RCC_ADC12PLLCLK_Div16
|| ((ADCCLK=
RCC_ADC12PLLCLK_Div32
) || \

256 ((
ADCCLK
=
RCC_ADC12PLLCLK_Div64
|| ((ADCCLK=
RCC_ADC12PLLCLK_Div128
) || \

257 ((
ADCCLK
=
RCC_ADC12PLLCLK_Div256
|| ((ADCCLK=
RCC_ADC34PLLCLK_OFF
) || \

258 ((
ADCCLK
=
RCC_ADC34PLLCLK_Div1
|| ((ADCCLK=
RCC_ADC34PLLCLK_Div2
) || \

259 ((
ADCCLK
=
RCC_ADC34PLLCLK_Div4
|| ((ADCCLK=
RCC_ADC34PLLCLK_Div6
) || \

260 ((
ADCCLK
=
RCC_ADC34PLLCLK_Div8
|| ((ADCCLK=
RCC_ADC34PLLCLK_Div10
) || \

261 ((
ADCCLK
=
RCC_ADC34PLLCLK_Div12
|| ((ADCCLK=
RCC_ADC34PLLCLK_Div16
) || \

262 ((
ADCCLK
=
RCC_ADC34PLLCLK_Div32
|| ((ADCCLK=
RCC_ADC34PLLCLK_Div64
) || \

263 ((
ADCCLK
=
RCC_ADC34PLLCLK_Div128
|| ((ADCCLK=
RCC_ADC34PLLCLK_Div256
))

	)

273 
	#RCC_TIM1CLK_HCLK
 ((
ut32_t
)0x00000000)

	)

274 
	#RCC_TIM1CLK_PLLCLK
 
RCC_CFGR3_TIM1SW


	)

276 
	#RCC_TIM8CLK_HCLK
 ((
ut32_t
)0x10000000)

	)

277 
	#RCC_TIM8CLK_PLLCLK
 ((
ut32_t
)0x10000200)

	)

279 
	#IS_RCC_TIMCLK
(
TIMCLK
(((TIMCLK=
RCC_TIM1CLK_HCLK
|| ((TIMCLK=
RCC_TIM1CLK_PLLCLK
) || \

280 ((
TIMCLK
=
RCC_TIM8CLK_HCLK
|| ((TIMCLK=
RCC_TIM8CLK_PLLCLK
))

	)

290 
	#RCC_I2C1CLK_HSI
 ((
ut32_t
)0x00000000)

	)

291 
	#RCC_I2C1CLK_SYSCLK
 
RCC_CFGR3_I2C1SW


	)

293 
	#RCC_I2C2CLK_HSI
 ((
ut32_t
)0x10000000)

	)

294 
	#RCC_I2C2CLK_SYSCLK
 ((
ut32_t
)0x10000020)

	)

296 
	#IS_RCC_I2CCLK
(
I2CCLK
(((I2CCLK=
RCC_I2C1CLK_HSI
|| ((I2CCLK=
RCC_I2C1CLK_SYSCLK
) || \

297 ((
I2CCLK
=
RCC_I2C2CLK_HSI
|| ((I2CCLK=
RCC_I2C2CLK_SYSCLK
))

	)

307 
	#RCC_USART1CLK_PCLK
 ((
ut32_t
)0x10000000)

	)

308 
	#RCC_USART1CLK_SYSCLK
 ((
ut32_t
)0x10000001)

	)

309 
	#RCC_USART1CLK_LSE
 ((
ut32_t
)0x10000002)

	)

310 
	#RCC_USART1CLK_HSI
 ((
ut32_t
)0x10000003)

	)

312 
	#RCC_USART2CLK_PCLK
 ((
ut32_t
)0x20000000)

	)

313 
	#RCC_USART2CLK_SYSCLK
 ((
ut32_t
)0x20010000)

	)

314 
	#RCC_USART2CLK_LSE
 ((
ut32_t
)0x20020000)

	)

315 
	#RCC_USART2CLK_HSI
 ((
ut32_t
)0x20030000)

	)

317 
	#RCC_USART3CLK_PCLK
 ((
ut32_t
)0x30000000)

	)

318 
	#RCC_USART3CLK_SYSCLK
 ((
ut32_t
)0x30040000)

	)

319 
	#RCC_USART3CLK_LSE
 ((
ut32_t
)0x30080000)

	)

320 
	#RCC_USART3CLK_HSI
 ((
ut32_t
)0x300C0000)

	)

322 
	#RCC_UART4CLK_PCLK
 ((
ut32_t
)0x40000000)

	)

323 
	#RCC_UART4CLK_SYSCLK
 ((
ut32_t
)0x40100000)

	)

324 
	#RCC_UART4CLK_LSE
 ((
ut32_t
)0x40200000)

	)

325 
	#RCC_UART4CLK_HSI
 ((
ut32_t
)0x40300000)

	)

327 
	#RCC_UART5CLK_PCLK
 ((
ut32_t
)0x50000000)

	)

328 
	#RCC_UART5CLK_SYSCLK
 ((
ut32_t
)0x50400000)

	)

329 
	#RCC_UART5CLK_LSE
 ((
ut32_t
)0x50800000)

	)

330 
	#RCC_UART5CLK_HSI
 ((
ut32_t
)0x50C00000)

	)

332 
	#IS_RCC_USARTCLK
(
USARTCLK
(((USARTCLK=
RCC_USART1CLK_PCLK
|| ((USARTCLK=
RCC_USART1CLK_SYSCLK
) || \

333 ((
USARTCLK
=
RCC_USART1CLK_LSE
|| ((USARTCLK=
RCC_USART1CLK_HSI
) ||\

334 ((
USARTCLK
=
RCC_USART2CLK_PCLK
|| ((USARTCLK=
RCC_USART2CLK_SYSCLK
) || \

335 ((
USARTCLK
=
RCC_USART2CLK_LSE
|| ((USARTCLK=
RCC_USART2CLK_HSI
) || \

336 ((
USARTCLK
=
RCC_USART3CLK_PCLK
|| ((USARTCLK=
RCC_USART3CLK_SYSCLK
) || \

337 ((
USARTCLK
=
RCC_USART3CLK_LSE
|| ((USARTCLK=
RCC_USART3CLK_HSI
) || \

338 ((
USARTCLK
=
RCC_UART4CLK_PCLK
|| ((USARTCLK=
RCC_UART4CLK_SYSCLK
) || \

339 ((
USARTCLK
=
RCC_UART4CLK_LSE
|| ((USARTCLK=
RCC_UART4CLK_HSI
) || \

340 ((
USARTCLK
=
RCC_UART5CLK_PCLK
|| ((USARTCLK=
RCC_UART5CLK_SYSCLK
) || \

341 ((
USARTCLK
=
RCC_UART5CLK_LSE
|| ((USARTCLK=
RCC_UART5CLK_HSI
))

	)

351 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

352 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

353 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

354 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

355 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

356 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

358 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0xC0=0x00&& ((IT!0x00))

	)

360 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

361 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

362 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
))

	)

365 
	#IS_RCC_CLEAR_IT
(
IT
((((IT& (
ut8_t
)0x40=0x00&& ((IT!0x00))

	)

375 
	#RCC_LSE_OFF
 ((
ut32_t
)0x00000000)

	)

376 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

377 
	#RCC_LSE_Byss
 ((
ut32_t
)(
RCC_BDCR_LSEON
 | 
RCC_BDCR_LSEBYP
))

	)

378 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

379 ((
LSE
=
RCC_LSE_Byss
))

	)

388 
	#RCC_RTCCLKSour_LSE
 
RCC_BDCR_RTCSEL_LSE


	)

389 
	#RCC_RTCCLKSour_LSI
 
RCC_BDCR_RTCSEL_LSI


	)

390 
	#RCC_RTCCLKSour_HSE_Div32
 
RCC_BDCR_RTCSEL_HSE


	)

392 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

393 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

394 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div32
))

	)

402 
	#RCC_I2S2CLKSour_SYSCLK
 ((
ut8_t
)0x00)

	)

403 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

405 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_SYSCLK
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

411 
	#RCC_LSEDrive_Low
 ((
ut32_t
)0x00000000)

	)

412 
	#RCC_LSEDrive_MediumLow
 
RCC_BDCR_LSEDRV_0


	)

413 
	#RCC_LSEDrive_MediumHigh
 
RCC_BDCR_LSEDRV_1


	)

414 
	#RCC_LSEDrive_High
 
RCC_BDCR_LSEDRV


	)

415 
	#IS_RCC_LSE_DRIVE
(
DRIVE
(((DRIVE=
RCC_LSEDrive_Low
|| ((DRIVE=
RCC_LSEDrive_MediumLow
) || \

416 ((
DRIVE
=
RCC_LSEDrive_MediumHigh
|| ((DRIVE=
RCC_LSEDrive_High
))

	)

425 
	#RCC_AHBPh_ADC34
 
RCC_AHBENR_ADC34EN


	)

426 
	#RCC_AHBPh_ADC12
 
RCC_AHBENR_ADC12EN


	)

427 
	#RCC_AHBPh_GPIOA
 
RCC_AHBENR_GPIOAEN


	)

428 
	#RCC_AHBPh_GPIOB
 
RCC_AHBENR_GPIOBEN


	)

429 
	#RCC_AHBPh_GPIOC
 
RCC_AHBENR_GPIOCEN


	)

430 
	#RCC_AHBPh_GPIOD
 
RCC_AHBENR_GPIODEN


	)

431 
	#RCC_AHBPh_GPIOE
 
RCC_AHBENR_GPIOEEN


	)

432 
	#RCC_AHBPh_GPIOF
 
RCC_AHBENR_GPIOFEN


	)

433 
	#RCC_AHBPh_TS
 
RCC_AHBENR_TSEN


	)

434 
	#RCC_AHBPh_CRC
 
RCC_AHBENR_CRCEN


	)

435 
	#RCC_AHBPh_FLITF
 
RCC_AHBENR_FLITFEN


	)

436 
	#RCC_AHBPh_SRAM
 
RCC_AHBENR_SRAMEN


	)

437 
	#RCC_AHBPh_DMA2
 
RCC_AHBENR_DMA2EN


	)

438 
	#RCC_AHBPh_DMA1
 
RCC_AHBENR_DMA1EN


	)

440 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xCE81FFA8=0x00&& ((PERIPH!0x00))

	)

441 
	#IS_RCC_AHB_RST_PERIPH
(
PERIPH
((((PERIPH& 0xCE81FFFF=0x00&& ((PERIPH!0x00))

	)

451 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00000001)

	)

452 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000800)

	)

453 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

454 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00002000)

	)

455 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00004000)

	)

456 
	#RCC_APB2Ph_TIM15
 ((
ut32_t
)0x00010000)

	)

457 
	#RCC_APB2Ph_TIM16
 ((
ut32_t
)0x00020000)

	)

458 
	#RCC_APB2Ph_TIM17
 ((
ut32_t
)0x00040000)

	)

460 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFF887FE=0x00&& ((PERIPH!0x00))

	)

469 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

470 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

471 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

472 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

473 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

474 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

475 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

476 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

477 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

478 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

479 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

480 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

481 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

482 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

483 
	#RCC_APB1Ph_USB
 ((
ut32_t
)0x00800000)

	)

484 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

485 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

486 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

488 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0xCD0137C8=0x00&& ((PERIPH!0x00))

	)

497 
	#RCC_MCOSour_NoClock
 ((
ut8_t
)0x00)

	)

498 
	#RCC_MCOSour_LSI
 ((
ut8_t
)0x02)

	)

499 
	#RCC_MCOSour_LSE
 ((
ut8_t
)0x03)

	)

500 
	#RCC_MCOSour_SYSCLK
 ((
ut8_t
)0x04)

	)

501 
	#RCC_MCOSour_HSI
 ((
ut8_t
)0x05)

	)

502 
	#RCC_MCOSour_HSE
 ((
ut8_t
)0x06)

	)

503 
	#RCC_MCOSour_PLLCLK_Div2
 ((
ut8_t
)0x07)

	)

505 
	#IS_RCC_MCO_SOURCE
(
SOURCE
(((SOURCE=
RCC_MCOSour_NoClock
||((SOURCE=
RCC_MCOSour_SYSCLK
) ||\

506 ((
SOURCE
=
RCC_MCOSour_HSI
|| ((SOURCE=
RCC_MCOSour_HSE
) || \

507 ((
SOURCE
=
RCC_MCOSour_LSI
|| ((SOURCE=
RCC_MCOSour_LSE
) || \

508 ((
SOURCE
=
RCC_MCOSour_PLLCLK_Div2
))

	)

517 
	#RCC_USBCLKSour_PLLCLK_1Div5
 ((
ut8_t
)0x00)

	)

518 
	#RCC_USBCLKSour_PLLCLK_Div1
 ((
ut8_t
)0x01)

	)

520 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_USBCLKSour_PLLCLK_1Div5
) || \

521 ((
SOURCE
=
RCC_USBCLKSour_PLLCLK_Div1
))

	)

529 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x01)

	)

530 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x11)

	)

531 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x19)

	)

532 
	#RCC_FLAG_MCOF
 ((
ut8_t
)0x9C)

	)

533 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x21)

	)

534 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x41)

	)

535 
	#RCC_FLAG_OBLRST
 ((
ut8_t
)0x59)

	)

536 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x5A)

	)

537 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x5B)

	)

538 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x5C)

	)

539 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x5D)

	)

540 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x5E)

	)

541 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x5F)

	)

543 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

544 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

545 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_OBLRST
) || \

546 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

547 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

548 ((
FLAG
=
RCC_FLAG_WWDGRST
)|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

549 ((
FLAG
=
RCC_FLAG_MCOF
))

	)

551 
	#IS_RCC_HSI_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

565 
RCC_DeIn
();

568 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

569 
EStus
 
RCC_WaFHSESUp
();

570 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

571 
RCC_HSICmd
(
FuniڮS
 
NewS
);

572 
RCC_LSECfig
(
ut32_t
 
RCC_LSE
);

573 
RCC_LSEDriveCfig
(
ut32_t
 
RCC_LSEDrive
);

574 
RCC_LSICmd
(
FuniڮS
 
NewS
);

575 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
);

576 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

577 
RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Div
);

578 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

579 
RCC_MCOCfig
(
ut8_t
 
RCC_MCOSour
);

582 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

583 
ut8_t
 
RCC_GSYSCLKSour
();

584 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

585 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

586 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

587 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

590 
RCC_ADCCLKCfig
(
ut32_t
 
RCC_PLLCLK
);

591 
RCC_I2CCLKCfig
(
ut32_t
 
RCC_I2CCLK
);

592 
RCC_TIMCLKCfig
(
ut32_t
 
RCC_TIMCLK
);

593 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

594 
RCC_USARTCLKCfig
(
ut32_t
 
RCC_USARTCLK
);

595 
RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
);

597 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

598 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

599 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

601 
RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

602 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

603 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

605 
RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

606 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

607 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

610 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

611 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

612 
RCC_CˬFg
();

613 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

614 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

616 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST1470~1.H

30 #ide
__STM32F30x_RTC_H


31 
	#__STM32F30x_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
) || \

136 ((
FORMAT
=
RTC_HourFm_24
))

	)

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

197 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

198 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

199 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

200 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

201 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

202 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

203 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

204 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

205 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

206 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

207 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

208 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

210 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

220 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

221 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

222 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

223 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

224 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

225 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

226 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

228 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

232 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

233 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

244 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

248 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

249 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

259 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

260 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
) || \

263 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

	)

273 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

274 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

275 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

276 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

277 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

278 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

288 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

289 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

300 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

323 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

325 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

327 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

329 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

331 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
) || \

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

346 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

347 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

348 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

	)

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
) || \

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

377 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

	)

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
) || \

389 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

	)

397 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

398 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

399 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
) || \

403 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

404 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

405 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

	)

414 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

415 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
) || \

417 ((
POL
=
RTC_OuutPެy_Low
))

	)

425 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

426 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

427 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
) || \

428 ((
SIGN
=
RTC_CibSign_Negive
))

	)

429 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

438 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

439 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

440 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
) || \

441 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

	)

449 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

451 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

453 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

455 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
) || \

456 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

457 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

	)

466 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

469 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

471 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
) || \

472 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

	)

481 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

490 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

491 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

492 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
) || \

493 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

	)

495 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

496 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

497 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
) || \

498 ((
OPERATION
=
RTC_SteOti_S
))

	)

506 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

507 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

508 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

509 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

510 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
) || \

511 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

512 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

513 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

	)

522 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

524 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

526 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

528 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

530 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
) || \

531 ((
FILTER
=
RTC_TamrFr_2Same
) || \

532 ((
FILTER
=
RTC_TamrFr_4Same
) || \

533 ((
FILTER
=
RTC_TamrFr_8Same
))

	)

541 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

543 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

545 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

547 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

549 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

551 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

553 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

555 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

557 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
) || \

558 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

560 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

561 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

562 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

563 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

564 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

	)

573 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

575 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

577 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

579 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

582 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
) || \

583 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

584 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

585 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

	)

593 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#RTC_Tamr_2
 
RTC_TAFCR_TAMP2E


	)

597 
	#RTC_Tamr_3
 
RTC_TAFCR_TAMP3E


	)

600 
	#IS_RTC_TAMPER
(
TAMPER
((((TAMPER& (
ut32_t
)0xFFFFFFD6=0x00&& ((TAMPER!(ut32_t)
RESET
))

	)

610 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

611 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

612 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
) || \

613 ((
TYPE
=
RTC_OuutTy_PushPu
))

	)

622 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

623 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

624 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
) || \

625 ((
SEL
=
RTC_ShiAdd1S_S
))

	)

633 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

643 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

644 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

645 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

646 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

647 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

648 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

649 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

650 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

651 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

652 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

653 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

654 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

655 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

656 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

657 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

658 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

659 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
) || \

660 ((
BKP
=
RTC_BKP_DR1
) || \

661 ((
BKP
=
RTC_BKP_DR2
) || \

662 ((
BKP
=
RTC_BKP_DR3
) || \

663 ((
BKP
=
RTC_BKP_DR4
) || \

664 ((
BKP
=
RTC_BKP_DR5
) || \

665 ((
BKP
=
RTC_BKP_DR6
) || \

666 ((
BKP
=
RTC_BKP_DR7
) || \

667 ((
BKP
=
RTC_BKP_DR8
) || \

668 ((
BKP
=
RTC_BKP_DR9
) || \

669 ((
BKP
=
RTC_BKP_DR10
) || \

670 ((
BKP
=
RTC_BKP_DR11
) || \

671 ((
BKP
=
RTC_BKP_DR12
) || \

672 ((
BKP
=
RTC_BKP_DR13
) || \

673 ((
BKP
=
RTC_BKP_DR14
) || \

674 ((
BKP
=
RTC_BKP_DR15
))

	)

682 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

683 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

684 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

693 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

694 
	#RTC_FLAG_TAMP3F
 ((
ut32_t
)0x00008000)

	)

695 
	#RTC_FLAG_TAMP2F
 ((
ut32_t
)0x00004000)

	)

696 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

697 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

698 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

699 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

700 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

701 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

702 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

703 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

704 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

705 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

706 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

707 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

708 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

709 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
) || \

710 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

711 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

712 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

713 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

714 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_TAMP2F
) || \

715 ((
FLAG
=
RTC_FLAG_TAMP3F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

716 ((
FLAG
=
RTC_FLAG_SHPF
))

	)

717 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

726 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

727 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

728 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

729 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

730 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

731 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

732 
	#RTC_IT_TAMP2
 ((
ut32_t
)0x00040000)

	)

733 
	#RTC_IT_TAMP3
 ((
ut32_t
)0x00080000)

	)

736 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

737 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
) || \

738 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

739 ((
IT
=
RTC_IT_TAMP1
|| ((IT=
RTC_IT_TAMP2
) || \

740 ((
IT
=
RTC_IT_TAMP3
))

	)

741 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFF10FFF=(ut32_t)RESET))

	)

756 
EStus
 
RTC_DeIn
();

760 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

761 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

762 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

763 
EStus
 
RTC_EInMode
();

764 
RTC_ExInMode
();

765 
EStus
 
RTC_WaFSynchro
();

766 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

767 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

770 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

771 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

772 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

773 
ut32_t
 
RTC_GSubSecd
();

774 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

775 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

776 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

779 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

780 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

781 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

782 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

783 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

784 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

787 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

788 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

789 
ut32_t
 
RTC_GWakeUpCou
();

790 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

793 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

794 
ut32_t
 
RTC_GSteOti
();

797 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

800 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

801 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

802 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

803 
ut32_t
 
RTC_SmohCibPlusPuls
,

804 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

807 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

808 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

809 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

810 
ut32_t
 
RTC_GTimeSmpSubSecd
();

813 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

814 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

815 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

816 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

817 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

818 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

819 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

822 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

823 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

826 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

829 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

832 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

833 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

834 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

835 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

836 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

838 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST1AD8~1.H

29 #ide
__STM32F30x_DBGMCU_H


30 
	#__STM32F30x_DBGMCU_H


	)

32 #ifde
__lulus


37 
	~"m32f30x.h
"

53 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

62 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

63 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

64 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

65 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

66 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

67 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

68 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

70 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xFD9FE3C8=0x00&& ((PERIPH!0x00))

	)

72 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

73 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

74 
	#DBGMCU_TIM15_STOP
 ((
ut32_t
)0x00000004)

	)

75 
	#DBGMCU_TIM16_STOP
 ((
ut32_t
)0x00000008)

	)

76 
	#DBGMCU_TIM17_STOP
 ((
ut32_t
)0x00000010)

	)

77 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFE0=0x00&& ((PERIPH!0x00))

	)

86 
ut32_t
 
DBGMCU_GREVID
();

87 
ut32_t
 
DBGMCU_GDEVID
();

90 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

91 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

92 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

94 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST1CAB~1.H

30 #ide
__STM32F30x_DAC_H


31 
	#__STM32F30x_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

49 
	#DAC_CR_DMAUDRIE
 ((
ut32_t
)0x00002000

	)

57 
ut32_t
 
DAC_Trigg
;

60 
ut32_t
 
DAC_WaveGi
;

64 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

68 
ut32_t
 
DAC_OuutBufr
;

70 }
	tDAC_InTyDef
;

82 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

84 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

85 
	#DAC_Trigg_T3_TRGO
 ((
ut32_t
)0x0000000C

	)

86 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

87 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

88 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

89 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_T15_TRGO
 ((
ut32_t
)0x0000001C

	)

91 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

92 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

94 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

95 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

96 ((
TRIGGER
=
DAC_Trigg_T3_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

101 ((
TRIGGER
=
DAC_Trigg_T15_TRGO
) || \

102 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

103 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

113 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

114 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

115 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

116 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

117 ((
WAVE
=
DAC_WaveGi_Noi
) || \

118 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

127 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

128 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

129 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

130 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

131 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

132 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

133 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

134 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

135 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

136 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

137 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

138 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

139 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

140 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

141 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

142 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

143 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

144 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

145 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

146 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

147 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

148 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

149 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

150 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

152 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

162 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

163 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

164 ((
VALUE
=
DAC_TrngAmude_1
) || \

165 ((
VALUE
=
DAC_TrngAmude_3
) || \

166 ((
VALUE
=
DAC_TrngAmude_7
) || \

167 ((
VALUE
=
DAC_TrngAmude_15
) || \

168 ((
VALUE
=
DAC_TrngAmude_31
) || \

169 ((
VALUE
=
DAC_TrngAmude_63
) || \

170 ((
VALUE
=
DAC_TrngAmude_127
) || \

171 ((
VALUE
=
DAC_TrngAmude_255
) || \

172 ((
VALUE
=
DAC_TrngAmude_511
) || \

173 ((
VALUE
=
DAC_TrngAmude_1023
) || \

174 ((
VALUE
=
DAC_TrngAmude_2047
) || \

175 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

184 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

185 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

186 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

187 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

196 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

197 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

198 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

199 ((
CHANNEL
=
DAC_Chl_2
))

	)

208 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

209 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

210 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

211 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

212 ((
ALIGN
=
DAC_Align_12b_L
) || \

213 ((
ALIGN
=
DAC_Align_8b_R
))

	)

222 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

223 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

224 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

225 ((
WAVE
=
DAC_Wave_Trng
))

	)

234 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

242 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

243 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

253 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

254 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

268 
DAC_DeIn
();

271 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

272 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

273 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

274 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

275 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

276 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

277 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

278 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

279 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

280 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

283 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

286 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

287 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

288 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

289 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

290 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

292 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST1D99~1.H

30 #ide
__STM32F30X_DMA_H


31 
	#__STM32F30X_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

55 
ut32_t
 
DMA_PhBaAddr
;

57 
ut32_t
 
DMA_MemyBaAddr
;

59 
ut32_t
 
DMA_DIR
;

62 
ut16_t
 
DMA_BufrSize
;

66 
ut32_t
 
DMA_PhInc
;

69 
ut32_t
 
DMA_MemyInc
;

72 
ut32_t
 
DMA_PhDaSize
;

75 
ut32_t
 
DMA_MemyDaSize
;

78 
ut32_t
 
DMA_Mode
;

83 
ut32_t
 
DMA_Priܙy
;

86 
ut32_t
 
DMA_M2M
;

88 }
	tDMA_InTyDef
;

96 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Chl1
) || \

97 ((
PERIPH
=
DMA1_Chl2
) || \

98 ((
PERIPH
=
DMA1_Chl3
) || \

99 ((
PERIPH
=
DMA1_Chl4
) || \

100 ((
PERIPH
=
DMA1_Chl5
) || \

101 ((
PERIPH
=
DMA1_Chl6
) || \

102 ((
PERIPH
=
DMA1_Chl7
) || \

103 ((
PERIPH
=
DMA2_Chl1
) || \

104 ((
PERIPH
=
DMA2_Chl2
) || \

105 ((
PERIPH
=
DMA2_Chl3
) || \

106 ((
PERIPH
=
DMA2_Chl4
) || \

107 ((
PERIPH
=
DMA2_Chl5
))

	)

113 
	#DMA_DIR_PhSRC
 ((
ut32_t
)0x00000000)

	)

114 
	#DMA_DIR_PhDST
 
DMA_CCR_DIR


	)

116 
	#IS_DMA_DIR
(
DIR
(((DIR=
DMA_DIR_PhSRC
) || \

117 ((
DIR
=
DMA_DIR_PhDST
))

	)

127 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

128 
	#DMA_PhInc_Eb
 
DMA_CCR_PINC


	)

130 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Dib
) || \

131 ((
STATE
=
DMA_PhInc_Eb
))

	)

140 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

141 
	#DMA_MemyInc_Eb
 
DMA_CCR_MINC


	)

143 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Dib
) || \

144 ((
STATE
=
DMA_MemyInc_Eb
))

	)

153 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

154 
	#DMA_PhDaSize_HfWd
 
DMA_CCR_PSIZE_0


	)

155 
	#DMA_PhDaSize_Wd
 
DMA_CCR_PSIZE_1


	)

157 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

158 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

159 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

168 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

169 
	#DMA_MemyDaSize_HfWd
 
DMA_CCR_MSIZE_0


	)

170 
	#DMA_MemyDaSize_Wd
 
DMA_CCR_MSIZE_1


	)

172 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

173 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

174 ((
SIZE
=
DMA_MemyDaSize_Wd
))

	)

183 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

184 
	#DMA_Mode_Ccur
 
DMA_CCR_CIRC


	)

186 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
|| ((MODE=
DMA_Mode_Ccur
))

	)

195 
	#DMA_Priܙy_VyHigh
 
DMA_CCR_PL


	)

196 
	#DMA_Priܙy_High
 
DMA_CCR_PL_1


	)

197 
	#DMA_Priܙy_Medium
 
DMA_CCR_PL_0


	)

198 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

200 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_VyHigh
) || \

201 ((
PRIORITY
=
DMA_Priܙy_High
) || \

202 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

203 ((
PRIORITY
=
DMA_Priܙy_Low
))

	)

212 
	#DMA_M2M_Dib
 ((
ut32_t
)0x00000000)

	)

213 
	#DMA_M2M_Eb
 
DMA_CCR_MEM2MEM


	)

215 
	#IS_DMA_M2M_STATE
(
STATE
(((STATE=
DMA_M2M_Dib
|| ((STATE=
DMA_M2M_Eb
))

	)

225 
	#DMA_IT_TC
 ((
ut32_t
)0x00000002)

	)

226 
	#DMA_IT_HT
 ((
ut32_t
)0x00000004)

	)

227 
	#DMA_IT_TE
 ((
ut32_t
)0x00000008)

	)

228 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFFF1=0x00&& ((IT!0x00))

	)

230 
	#DMA1_IT_GL1
 ((
ut32_t
)0x00000001)

	)

231 
	#DMA1_IT_TC1
 ((
ut32_t
)0x00000002)

	)

232 
	#DMA1_IT_HT1
 ((
ut32_t
)0x00000004)

	)

233 
	#DMA1_IT_TE1
 ((
ut32_t
)0x00000008)

	)

234 
	#DMA1_IT_GL2
 ((
ut32_t
)0x00000010)

	)

235 
	#DMA1_IT_TC2
 ((
ut32_t
)0x00000020)

	)

236 
	#DMA1_IT_HT2
 ((
ut32_t
)0x00000040)

	)

237 
	#DMA1_IT_TE2
 ((
ut32_t
)0x00000080)

	)

238 
	#DMA1_IT_GL3
 ((
ut32_t
)0x00000100)

	)

239 
	#DMA1_IT_TC3
 ((
ut32_t
)0x00000200)

	)

240 
	#DMA1_IT_HT3
 ((
ut32_t
)0x00000400)

	)

241 
	#DMA1_IT_TE3
 ((
ut32_t
)0x00000800)

	)

242 
	#DMA1_IT_GL4
 ((
ut32_t
)0x00001000)

	)

243 
	#DMA1_IT_TC4
 ((
ut32_t
)0x00002000)

	)

244 
	#DMA1_IT_HT4
 ((
ut32_t
)0x00004000)

	)

245 
	#DMA1_IT_TE4
 ((
ut32_t
)0x00008000)

	)

246 
	#DMA1_IT_GL5
 ((
ut32_t
)0x00010000)

	)

247 
	#DMA1_IT_TC5
 ((
ut32_t
)0x00020000)

	)

248 
	#DMA1_IT_HT5
 ((
ut32_t
)0x00040000)

	)

249 
	#DMA1_IT_TE5
 ((
ut32_t
)0x00080000)

	)

250 
	#DMA1_IT_GL6
 ((
ut32_t
)0x00100000)

	)

251 
	#DMA1_IT_TC6
 ((
ut32_t
)0x00200000)

	)

252 
	#DMA1_IT_HT6
 ((
ut32_t
)0x00400000)

	)

253 
	#DMA1_IT_TE6
 ((
ut32_t
)0x00800000)

	)

254 
	#DMA1_IT_GL7
 ((
ut32_t
)0x01000000)

	)

255 
	#DMA1_IT_TC7
 ((
ut32_t
)0x02000000)

	)

256 
	#DMA1_IT_HT7
 ((
ut32_t
)0x04000000)

	)

257 
	#DMA1_IT_TE7
 ((
ut32_t
)0x08000000)

	)

259 
	#DMA2_IT_GL1
 ((
ut32_t
)0x10000001)

	)

260 
	#DMA2_IT_TC1
 ((
ut32_t
)0x10000002)

	)

261 
	#DMA2_IT_HT1
 ((
ut32_t
)0x10000004)

	)

262 
	#DMA2_IT_TE1
 ((
ut32_t
)0x10000008)

	)

263 
	#DMA2_IT_GL2
 ((
ut32_t
)0x10000010)

	)

264 
	#DMA2_IT_TC2
 ((
ut32_t
)0x10000020)

	)

265 
	#DMA2_IT_HT2
 ((
ut32_t
)0x10000040)

	)

266 
	#DMA2_IT_TE2
 ((
ut32_t
)0x10000080)

	)

267 
	#DMA2_IT_GL3
 ((
ut32_t
)0x10000100)

	)

268 
	#DMA2_IT_TC3
 ((
ut32_t
)0x10000200)

	)

269 
	#DMA2_IT_HT3
 ((
ut32_t
)0x10000400)

	)

270 
	#DMA2_IT_TE3
 ((
ut32_t
)0x10000800)

	)

271 
	#DMA2_IT_GL4
 ((
ut32_t
)0x10001000)

	)

272 
	#DMA2_IT_TC4
 ((
ut32_t
)0x10002000)

	)

273 
	#DMA2_IT_HT4
 ((
ut32_t
)0x10004000)

	)

274 
	#DMA2_IT_TE4
 ((
ut32_t
)0x10008000)

	)

275 
	#DMA2_IT_GL5
 ((
ut32_t
)0x10010000)

	)

276 
	#DMA2_IT_TC5
 ((
ut32_t
)0x10020000)

	)

277 
	#DMA2_IT_HT5
 ((
ut32_t
)0x10040000)

	)

278 
	#DMA2_IT_TE5
 ((
ut32_t
)0x10080000)

	)

280 
	#IS_DMA_CLEAR_IT
(
IT
(((((IT& 0xF0000000=0x00|| (((IT& 0xEFF00000=0x00)&& ((IT!0x00))

	)

282 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA1_IT_GL1
|| ((IT=
DMA1_IT_TC1
) || \

283 ((
IT
=
DMA1_IT_HT1
|| ((IT=
DMA1_IT_TE1
) || \

284 ((
IT
=
DMA1_IT_GL2
|| ((IT=
DMA1_IT_TC2
) || \

285 ((
IT
=
DMA1_IT_HT2
|| ((IT=
DMA1_IT_TE2
) || \

286 ((
IT
=
DMA1_IT_GL3
|| ((IT=
DMA1_IT_TC3
) || \

287 ((
IT
=
DMA1_IT_HT3
|| ((IT=
DMA1_IT_TE3
) || \

288 ((
IT
=
DMA1_IT_GL4
|| ((IT=
DMA1_IT_TC4
) || \

289 ((
IT
=
DMA1_IT_HT4
|| ((IT=
DMA1_IT_TE4
) || \

290 ((
IT
=
DMA1_IT_GL5
|| ((IT=
DMA1_IT_TC5
) || \

291 ((
IT
=
DMA1_IT_HT5
|| ((IT=
DMA1_IT_TE5
) || \

292 ((
IT
=
DMA1_IT_GL6
|| ((IT=
DMA1_IT_TC6
) || \

293 ((
IT
=
DMA1_IT_HT6
|| ((IT=
DMA1_IT_TE6
) || \

294 ((
IT
=
DMA1_IT_GL7
|| ((IT=
DMA1_IT_TC7
) || \

295 ((
IT
=
DMA1_IT_HT7
|| ((IT=
DMA1_IT_TE7
) || \

296 ((
IT
=
DMA2_IT_GL1
|| ((IT=
DMA2_IT_TC1
) || \

297 ((
IT
=
DMA2_IT_HT1
|| ((IT=
DMA2_IT_TE1
) || \

298 ((
IT
=
DMA2_IT_GL2
|| ((IT=
DMA2_IT_TC2
) || \

299 ((
IT
=
DMA2_IT_HT2
|| ((IT=
DMA2_IT_TE2
) || \

300 ((
IT
=
DMA2_IT_GL3
|| ((IT=
DMA2_IT_TC3
) || \

301 ((
IT
=
DMA2_IT_HT3
|| ((IT=
DMA2_IT_TE3
) || \

302 ((
IT
=
DMA2_IT_GL4
|| ((IT=
DMA2_IT_TC4
) || \

303 ((
IT
=
DMA2_IT_HT4
|| ((IT=
DMA2_IT_TE4
) || \

304 ((
IT
=
DMA2_IT_GL5
|| ((IT=
DMA2_IT_TC5
) || \

305 ((
IT
=
DMA2_IT_HT5
|| ((IT=
DMA2_IT_TE5
))

	)

315 
	#DMA1_FLAG_GL1
 ((
ut32_t
)0x00000001)

	)

316 
	#DMA1_FLAG_TC1
 ((
ut32_t
)0x00000002)

	)

317 
	#DMA1_FLAG_HT1
 ((
ut32_t
)0x00000004)

	)

318 
	#DMA1_FLAG_TE1
 ((
ut32_t
)0x00000008)

	)

319 
	#DMA1_FLAG_GL2
 ((
ut32_t
)0x00000010)

	)

320 
	#DMA1_FLAG_TC2
 ((
ut32_t
)0x00000020)

	)

321 
	#DMA1_FLAG_HT2
 ((
ut32_t
)0x00000040)

	)

322 
	#DMA1_FLAG_TE2
 ((
ut32_t
)0x00000080)

	)

323 
	#DMA1_FLAG_GL3
 ((
ut32_t
)0x00000100)

	)

324 
	#DMA1_FLAG_TC3
 ((
ut32_t
)0x00000200)

	)

325 
	#DMA1_FLAG_HT3
 ((
ut32_t
)0x00000400)

	)

326 
	#DMA1_FLAG_TE3
 ((
ut32_t
)0x00000800)

	)

327 
	#DMA1_FLAG_GL4
 ((
ut32_t
)0x00001000)

	)

328 
	#DMA1_FLAG_TC4
 ((
ut32_t
)0x00002000)

	)

329 
	#DMA1_FLAG_HT4
 ((
ut32_t
)0x00004000)

	)

330 
	#DMA1_FLAG_TE4
 ((
ut32_t
)0x00008000)

	)

331 
	#DMA1_FLAG_GL5
 ((
ut32_t
)0x00010000)

	)

332 
	#DMA1_FLAG_TC5
 ((
ut32_t
)0x00020000)

	)

333 
	#DMA1_FLAG_HT5
 ((
ut32_t
)0x00040000)

	)

334 
	#DMA1_FLAG_TE5
 ((
ut32_t
)0x00080000)

	)

335 
	#DMA1_FLAG_GL6
 ((
ut32_t
)0x00100000)

	)

336 
	#DMA1_FLAG_TC6
 ((
ut32_t
)0x00200000)

	)

337 
	#DMA1_FLAG_HT6
 ((
ut32_t
)0x00400000)

	)

338 
	#DMA1_FLAG_TE6
 ((
ut32_t
)0x00800000)

	)

339 
	#DMA1_FLAG_GL7
 ((
ut32_t
)0x01000000)

	)

340 
	#DMA1_FLAG_TC7
 ((
ut32_t
)0x02000000)

	)

341 
	#DMA1_FLAG_HT7
 ((
ut32_t
)0x04000000)

	)

342 
	#DMA1_FLAG_TE7
 ((
ut32_t
)0x08000000)

	)

344 
	#DMA2_FLAG_GL1
 ((
ut32_t
)0x10000001)

	)

345 
	#DMA2_FLAG_TC1
 ((
ut32_t
)0x10000002)

	)

346 
	#DMA2_FLAG_HT1
 ((
ut32_t
)0x10000004)

	)

347 
	#DMA2_FLAG_TE1
 ((
ut32_t
)0x10000008)

	)

348 
	#DMA2_FLAG_GL2
 ((
ut32_t
)0x10000010)

	)

349 
	#DMA2_FLAG_TC2
 ((
ut32_t
)0x10000020)

	)

350 
	#DMA2_FLAG_HT2
 ((
ut32_t
)0x10000040)

	)

351 
	#DMA2_FLAG_TE2
 ((
ut32_t
)0x10000080)

	)

352 
	#DMA2_FLAG_GL3
 ((
ut32_t
)0x10000100)

	)

353 
	#DMA2_FLAG_TC3
 ((
ut32_t
)0x10000200)

	)

354 
	#DMA2_FLAG_HT3
 ((
ut32_t
)0x10000400)

	)

355 
	#DMA2_FLAG_TE3
 ((
ut32_t
)0x10000800)

	)

356 
	#DMA2_FLAG_GL4
 ((
ut32_t
)0x10001000)

	)

357 
	#DMA2_FLAG_TC4
 ((
ut32_t
)0x10002000)

	)

358 
	#DMA2_FLAG_HT4
 ((
ut32_t
)0x10004000)

	)

359 
	#DMA2_FLAG_TE4
 ((
ut32_t
)0x10008000)

	)

360 
	#DMA2_FLAG_GL5
 ((
ut32_t
)0x10010000)

	)

361 
	#DMA2_FLAG_TC5
 ((
ut32_t
)0x10020000)

	)

362 
	#DMA2_FLAG_HT5
 ((
ut32_t
)0x10040000)

	)

363 
	#DMA2_FLAG_TE5
 ((
ut32_t
)0x10080000)

	)

365 
	#IS_DMA_CLEAR_FLAG
(
FLAG
(((((FLAG& 0xF0000000=0x00|| (((FLAG& 0xEFF00000=0x00)&& ((FLAG!0x00))

	)

367 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA1_FLAG_GL1
|| ((FLAG=
DMA1_FLAG_TC1
) || \

368 ((
FLAG
=
DMA1_FLAG_HT1
|| ((FLAG=
DMA1_FLAG_TE1
) || \

369 ((
FLAG
=
DMA1_FLAG_GL2
|| ((FLAG=
DMA1_FLAG_TC2
) || \

370 ((
FLAG
=
DMA1_FLAG_HT2
|| ((FLAG=
DMA1_FLAG_TE2
) || \

371 ((
FLAG
=
DMA1_FLAG_GL3
|| ((FLAG=
DMA1_FLAG_TC3
) || \

372 ((
FLAG
=
DMA1_FLAG_HT3
|| ((FLAG=
DMA1_FLAG_TE3
) || \

373 ((
FLAG
=
DMA1_FLAG_GL4
|| ((FLAG=
DMA1_FLAG_TC4
) || \

374 ((
FLAG
=
DMA1_FLAG_HT4
|| ((FLAG=
DMA1_FLAG_TE4
) || \

375 ((
FLAG
=
DMA1_FLAG_GL5
|| ((FLAG=
DMA1_FLAG_TC5
) || \

376 ((
FLAG
=
DMA1_FLAG_HT5
|| ((FLAG=
DMA1_FLAG_TE5
) || \

377 ((
FLAG
=
DMA1_FLAG_GL6
|| ((FLAG=
DMA1_FLAG_TC6
) || \

378 ((
FLAG
=
DMA1_FLAG_HT6
|| ((FLAG=
DMA1_FLAG_TE6
) || \

379 ((
FLAG
=
DMA1_FLAG_GL7
|| ((FLAG=
DMA1_FLAG_TC7
) || \

380 ((
FLAG
=
DMA1_FLAG_HT7
|| ((FLAG=
DMA1_FLAG_TE7
) || \

381 ((
FLAG
=
DMA2_FLAG_GL1
|| ((FLAG=
DMA2_FLAG_TC1
) || \

382 ((
FLAG
=
DMA2_FLAG_HT1
|| ((FLAG=
DMA2_FLAG_TE1
) || \

383 ((
FLAG
=
DMA2_FLAG_GL2
|| ((FLAG=
DMA2_FLAG_TC2
) || \

384 ((
FLAG
=
DMA2_FLAG_HT2
|| ((FLAG=
DMA2_FLAG_TE2
) || \

385 ((
FLAG
=
DMA2_FLAG_GL3
|| ((FLAG=
DMA2_FLAG_TC3
) || \

386 ((
FLAG
=
DMA2_FLAG_HT3
|| ((FLAG=
DMA2_FLAG_TE3
) || \

387 ((
FLAG
=
DMA2_FLAG_GL4
|| ((FLAG=
DMA2_FLAG_TC4
) || \

388 ((
FLAG
=
DMA2_FLAG_HT4
|| ((FLAG=
DMA2_FLAG_TE4
) || \

389 ((
FLAG
=
DMA2_FLAG_GL5
|| ((FLAG=
DMA2_FLAG_TC5
) || \

390 ((
FLAG
=
DMA2_FLAG_HT5
|| ((FLAG=
DMA2_FLAG_TE5
))

	)

404 
DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

407 
DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
);

408 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

409 
DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
);

412 
DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
);

413 
ut16_t
 
DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

416 
DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

417 
FgStus
 
DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
);

418 
DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
);

419 
ITStus
 
DMA_GITStus
(
ut32_t
 
DMAy_IT
);

420 
DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
);

422 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST2182~1.H

30 #ide
__STM32F30x_GPIO_H


31 
	#__STM32F30x_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

51 ((
PERIPH
=
GPIOB
) || \

52 ((
PERIPH
=
GPIOC
) || \

53 ((
PERIPH
=
GPIOD
) || \

54 ((
PERIPH
=
GPIOE
) || \

55 ((
PERIPH
=
GPIOF
))

	)

57 
	#IS_GPIO_LIST_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

58 ((
PERIPH
=
GPIOB
) || \

59 ((
PERIPH
=
GPIOD
))

	)

65 
GPIO_Mode_IN
 = 0x00,

66 
GPIO_Mode_OUT
 = 0x01,

67 
GPIO_Mode_AF
 = 0x02,

68 
GPIO_Mode_AN
 = 0x03

69 }
	tGPIOMode_TyDef
;

71 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
)|| ((MODE=
GPIO_Mode_OUT
) || \

72 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

	)

82 
GPIO_OTy_PP
 = 0x00,

83 
GPIO_OTy_OD
 = 0x01

84 }
	tGPIOOTy_TyDef
;

86 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

97 
GPIO_Sed_Lev_1
 = 0x01,

98 
GPIO_Sed_Lev_2
 = 0x02,

99 
GPIO_Sed_Lev_3
 = 0x03

100 }
	tGPIOSed_TyDef
;

102 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Sed_Lev_1
|| ((SPEED=
GPIO_Sed_Lev_2
) || \

103 ((
SPEED
=
GPIO_Sed_Lev_3
))

	)

113 
GPIO_PuPd_NOPULL
 = 0x00,

114 
GPIO_PuPd_UP
 = 0x01,

115 
GPIO_PuPd_DOWN
 = 0x02

116 }
	tGPIOPuPd_TyDef
;

118 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
) || \

119 ((
PUPD
=
GPIO_PuPd_DOWN
))

	)

129 
B_RESET
 = 0,

130 
B_SET


131 }
	tBAi
;

133 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

143 
ut32_t
 
GPIO_P
;

146 
GPIOMode_TyDef
 
GPIO_Mode
;

149 
GPIOSed_TyDef
 
GPIO_Sed
;

152 
GPIOOTy_TyDef
 
GPIO_OTy
;

155 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

157 }
	tGPIO_InTyDef
;

168 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

169 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

170 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

171 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

172 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

173 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

174 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

175 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

176 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

177 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

178 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

179 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

180 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

181 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

182 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

183 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

184 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

186 
	#IS_GPIO_PIN
(
PIN
((PIN!(
ut16_t
)0x00)

	)

188 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

189 ((
PIN
=
GPIO_P_1
) || \

190 ((
PIN
=
GPIO_P_2
) || \

191 ((
PIN
=
GPIO_P_3
) || \

192 ((
PIN
=
GPIO_P_4
) || \

193 ((
PIN
=
GPIO_P_5
) || \

194 ((
PIN
=
GPIO_P_6
) || \

195 ((
PIN
=
GPIO_P_7
) || \

196 ((
PIN
=
GPIO_P_8
) || \

197 ((
PIN
=
GPIO_P_9
) || \

198 ((
PIN
=
GPIO_P_10
) || \

199 ((
PIN
=
GPIO_P_11
) || \

200 ((
PIN
=
GPIO_P_12
) || \

201 ((
PIN
=
GPIO_P_13
) || \

202 ((
PIN
=
GPIO_P_14
) || \

203 ((
PIN
=
GPIO_P_15
))

	)

212 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

213 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

214 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

215 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

216 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

217 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

218 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

219 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

220 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

221 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

222 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

223 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

224 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

225 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

226 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

227 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

229 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

230 ((
PINSOURCE
=
GPIO_PSour1
) || \

231 ((
PINSOURCE
=
GPIO_PSour2
) || \

232 ((
PINSOURCE
=
GPIO_PSour3
) || \

233 ((
PINSOURCE
=
GPIO_PSour4
) || \

234 ((
PINSOURCE
=
GPIO_PSour5
) || \

235 ((
PINSOURCE
=
GPIO_PSour6
) || \

236 ((
PINSOURCE
=
GPIO_PSour7
) || \

237 ((
PINSOURCE
=
GPIO_PSour8
) || \

238 ((
PINSOURCE
=
GPIO_PSour9
) || \

239 ((
PINSOURCE
=
GPIO_PSour10
) || \

240 ((
PINSOURCE
=
GPIO_PSour11
) || \

241 ((
PINSOURCE
=
GPIO_PSour12
) || \

242 ((
PINSOURCE
=
GPIO_PSour13
) || \

243 ((
PINSOURCE
=
GPIO_PSour14
) || \

244 ((
PINSOURCE
=
GPIO_PSour15
))

	)

256 
	#GPIO_AF_0
 ((
ut8_t
)0x00

	)

261 
	#GPIO_AF_1
 ((
ut8_t
)0x01

	)

266 
	#GPIO_AF_2
 ((
ut8_t
)0x02

	)

271 
	#GPIO_AF_3
 ((
ut8_t
)0x03

	)

276 
	#GPIO_AF_4
 ((
ut8_t
)0x04

	)

281 
	#GPIO_AF_5
 ((
ut8_t
)0x05

	)

286 
	#GPIO_AF_6
 ((
ut8_t
)0x06

	)

291 
	#GPIO_AF_7
 ((
ut8_t
)0x07

	)

297 
	#GPIO_AF_8
 ((
ut8_t
)0x08

	)

303 
	#GPIO_AF_9
 ((
ut8_t
)0x09

	)

308 
	#GPIO_AF_10
 ((
ut8_t
)0x0A

	)

313 
	#GPIO_AF_11
 ((
ut8_t
)0x0B

	)

318 
	#GPIO_AF_12
 ((
ut8_t
)0x0E

	)

323 
	#GPIO_AF_14
 ((
ut8_t
)0x0E

	)

328 
	#GPIO_AF_15
 ((
ut8_t
)0x0F

	)

330 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_0
)||((AF=
GPIO_AF_1
)||\

331 ((
AF
=
GPIO_AF_2
)||((AF=
GPIO_AF_3
)||\

332 ((
AF
=
GPIO_AF_4
)||((AF=
GPIO_AF_5
)||\

333 ((
AF
=
GPIO_AF_6
)||((AF=
GPIO_AF_7
)||\

334 ((
AF
=
GPIO_AF_8
)||((AF=
GPIO_AF_9
)||\

335 ((
AF
=
GPIO_AF_10
)||((AF=
GPIO_AF_11
)||\

336 ((
AF
=
GPIO_AF_14
)||((AF=
GPIO_AF_15
))

	)

346 
	#GPIO_Sed_10MHz
 
GPIO_Sed_Lev_1


	)

347 
	#GPIO_Sed_2MHz
 
GPIO_Sed_Lev_2


	)

348 
	#GPIO_Sed_50MHz
 
GPIO_Sed_Lev_3


	)

361 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

364 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

365 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

366 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

369 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

370 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

371 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

372 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

373 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

374 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

375 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

376 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

379 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

381 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST22F9~1.H

30 #ide
__STM32F30x_USART_H


31 
	#__STM32F30x_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

58 
ut32_t
 
USART_BaudRe
;

63 
ut32_t
 
USART_WdLgth
;

66 
ut32_t
 
USART_StBs
;

69 
ut32_t
 
USART_Py
;

76 
ut32_t
 
USART_Mode
;

79 
ut32_t
 
USART_HdweFlowCڌ
;

82 } 
	tUSART_InTyDef
;

90 
ut32_t
 
USART_Clock
;

93 
ut32_t
 
USART_CPOL
;

96 
ut32_t
 
USART_CPHA
;

99 
ut32_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
) || \

113 ((
PERIPH
=
UART4
) || \

114 ((
PERIPH
=
UART5
))

	)

116 
	#IS_USART_123_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

117 ((
PERIPH
=
USART2
) || \

118 ((
PERIPH
=
USART3
))

	)

120 
	#IS_USART_1234_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

121 ((
PERIPH
=
USART2
) || \

122 ((
PERIPH
=
USART3
) || \

123 ((
PERIPH
=
UART4
))

	)

130 
	#USART_WdLgth_8b
 ((
ut32_t
)0x00000000)

	)

131 
	#USART_WdLgth_9b
 
USART_CR1_M


	)

132 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

133 ((
LENGTH
=
USART_WdLgth_9b
))

	)

142 
	#USART_StBs_1
 ((
ut32_t
)0x00000000)

	)

143 
	#USART_StBs_2
 
USART_CR2_STOP_1


	)

144 
	#USART_StBs_1_5
 (
USART_CR2_STOP_0
 | 
USART_CR2_STOP_1
)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

146 ((
STOPBITS
=
USART_StBs_2
) || \

147 ((
STOPBITS
=
USART_StBs_1_5
))

	)

156 
	#USART_Py_No
 ((
ut32_t
)0x00000000)

	)

157 
	#USART_Py_Ev
 
USART_CR1_PCE


	)

158 
	#USART_Py_Odd
 (
USART_CR1_PCE
 | 
USART_CR1_PS
)

	)

159 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

160 ((
PARITY
=
USART_Py_Ev
) || \

161 ((
PARITY
=
USART_Py_Odd
))

	)

170 
	#USART_Mode_Rx
 
USART_CR1_RE


	)

171 
	#USART_Mode_Tx
 
USART_CR1_TE


	)

172 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut32_t
)0xFFFFFFF3) == 0x00) && \

173 ((
MODE
!(
ut32_t
)0x00))

	)

182 
	#USART_HdweFlowCڌ_Ne
 ((
ut32_t
)0x00000000)

	)

183 
	#USART_HdweFlowCڌ_RTS
 
USART_CR3_RTSE


	)

184 
	#USART_HdweFlowCڌ_CTS
 
USART_CR3_CTSE


	)

185 
	#USART_HdweFlowCڌ_RTS_CTS
 (
USART_CR3_RTSE
 | 
USART_CR3_CTSE
)

	)

186 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

187 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

188 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

189 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

190 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

199 
	#USART_Clock_Dib
 ((
ut32_t
)0x00000000)

	)

200 
	#USART_Clock_Eb
 
USART_CR2_CLKEN


	)

201 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

202 ((
CLOCK
=
USART_Clock_Eb
))

	)

211 
	#USART_CPOL_Low
 ((
ut32_t
)0x00000000)

	)

212 
	#USART_CPOL_High
 
USART_CR2_CPOL


	)

213 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

223 
	#USART_CPHA_1Edge
 ((
ut32_t
)0x00000000)

	)

224 
	#USART_CPHA_2Edge
 
USART_CR2_CPHA


	)

225 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

235 
	#USART_LaB_Dib
 ((
ut32_t
)0x00000000)

	)

236 
	#USART_LaB_Eb
 
USART_CR2_LBCL


	)

237 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

238 ((
LASTBIT
=
USART_LaB_Eb
))

	)

247 
	#USART_DMAReq_Tx
 
USART_CR3_DMAT


	)

248 
	#USART_DMAReq_Rx
 
USART_CR3_DMAR


	)

249 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut32_t
)0xFFFFFF3F) == 0x00) && \

250 ((
DMAREQ
!(
ut32_t
)0x00))

	)

260 
	#USART_DMAOnE_Eb
 ((
ut32_t
)0x00000000)

	)

261 
	#USART_DMAOnE_Dib
 
USART_CR3_DDRE


	)

262 
	#IS_USART_DMAONERROR
(
DMAERROR
(((DMAERROR=
USART_DMAOnE_Dib
)|| \

263 ((
DMAERROR
=
USART_DMAOnE_Eb
))

	)

272 
	#USART_WakeUp_IdLe
 ((
ut32_t
)0x00000000)

	)

273 
	#USART_WakeUp_AddssMk
 
USART_CR1_WAKE


	)

274 
	#IS_USART_MUTEMODE_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

275 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

284 
	#USART_AddssLgth_4b
 ((
ut32_t
)0x00000000)

	)

285 
	#USART_AddssLgth_7b
 
USART_CR2_ADDM7


	)

286 
	#IS_USART_ADDRESS_DETECTION
(
ADDRESS
(((ADDRESS=
USART_AddssLgth_4b
) || \

287 ((
ADDRESS
=
USART_AddssLgth_7b
))

	)

296 
	#USART_WakeUpSour_AddssMch
 ((
ut32_t
)0x00000000)

	)

297 
	#USART_WakeUpSour_SB
 
USART_CR3_WUS_1


	)

298 
	#USART_WakeUpSour_RXNE
 (
ut32_t
)(
USART_CR3_WUS_0
 | 
USART_CR3_WUS_1
)

	)

299 
	#IS_USART_STOPMODE_WAKEUPSOURCE
(
SOURCE
(((SOURCE=
USART_WakeUpSour_AddssMch
) || \

300 ((
SOURCE
=
USART_WakeUpSour_SB
) || \

301 ((
SOURCE
=
USART_WakeUpSour_RXNE
))

	)

310 
	#USART_LINBakDeLgth_10b
 ((
ut32_t
)0x00000000)

	)

311 
	#USART_LINBakDeLgth_11b
 
USART_CR2_LBDL


	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

313 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

314 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

323 
	#USART_IrDAMode_LowPow
 
USART_CR3_IRLP


	)

324 
	#USART_IrDAMode_Nm
 ((
ut32_t
)0x00000000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

326 ((
MODE
=
USART_IrDAMode_Nm
))

	)

335 
	#USART_DEPެy_High
 ((
ut32_t
)0x00000000)

	)

336 
	#USART_DEPެy_Low
 
USART_CR3_DEP


	)

337 
	#IS_USART_DE_POLARITY
(
POLARITY
(((POLARITY=
USART_DEPެy_Low
) || \

338 ((
POLARITY
=
USART_DEPެy_High
))

	)

347 
	#USART_InvP_Tx
 
USART_CR2_TXINV


	)

348 
	#USART_InvP_Rx
 
USART_CR2_RXINV


	)

349 
	#IS_USART_INVERSTION_PIN
(
PIN
((((PIN& (
ut32_t
)0xFFFCFFFF) == 0x00) && \

350 ((
PIN
!(
ut32_t
)0x00))

	)

360 
	#USART_AutoBaudRe_SB
 ((
ut32_t
)0x00000000)

	)

361 
	#USART_AutoBaudRe_FlgEdge
 
USART_CR2_ABRMODE_0


	)

362 
	#USART_AutoBaudRe_0x7FFme
 
USART_CR2_ABRMODE_1


	)

363 
	#USART_AutoBaudRe_0x55Fme
 (
USART_CR2_ABRMODE_0
 | 
USART_CR2_ABRMODE_1
)

	)

364 
	#IS_USART_AUTOBAUDRATE_MODE
(
MODE
(((MODE=
USART_AutoBaudRe_SB
) || \

365 ((
MODE
=
USART_AutoBaudRe_FlgEdge
) || \

366 ((
MODE
=
USART_AutoBaudRe_0x7FFme
) || \

367 ((
MODE
=
USART_AutoBaudRe_0x55Fme
))

	)

376 
	#USART_OVRDei_Eb
 ((
ut32_t
)0x00000000)

	)

377 
	#USART_OVRDei_Dib
 
USART_CR3_OVRDIS


	)

378 
	#IS_USART_OVRDETECTION
(
OVR
(((OVR=
USART_OVRDei_Eb
)|| \

379 ((
OVR
=
USART_OVRDei_Dib
))

	)

387 
	#USART_Reque_ABRRQ
 
USART_RQR_ABRRQ


	)

388 
	#USART_Reque_SBKRQ
 
USART_RQR_SBKRQ


	)

389 
	#USART_Reque_MMRQ
 
USART_RQR_MMRQ


	)

390 
	#USART_Reque_RXFRQ
 
USART_RQR_RXFRQ


	)

391 
	#USART_Reque_TXFRQ
 
USART_RQR_TXFRQ


	)

393 
	#IS_USART_REQUEST
(
REQUEST
(((REQUEST=
USART_Reque_TXFRQ
) || \

394 ((
REQUEST
=
USART_Reque_RXFRQ
) || \

395 ((
REQUEST
=
USART_Reque_MMRQ
) || \

396 ((
REQUEST
=
USART_Reque_SBKRQ
) || \

397 ((
REQUEST
=
USART_Reque_ABRRQ
))

	)

405 
	#USART_FLAG_REACK
 
USART_ISR_REACK


	)

406 
	#USART_FLAG_TEACK
 
USART_ISR_TEACK


	)

407 
	#USART_FLAG_WU
 
USART_ISR_WUF


	)

408 
	#USART_FLAG_RWU
 
USART_ISR_RWU


	)

409 
	#USART_FLAG_SBK
 
USART_ISR_SBKF


	)

410 
	#USART_FLAG_CM
 
USART_ISR_CMF


	)

411 
	#USART_FLAG_BUSY
 
USART_ISR_BUSY


	)

412 
	#USART_FLAG_ABRF
 
USART_ISR_ABRF


	)

413 
	#USART_FLAG_ABRE
 
USART_ISR_ABRE


	)

414 
	#USART_FLAG_EOB
 
USART_ISR_EOBF


	)

415 
	#USART_FLAG_RTO
 
USART_ISR_RTOF


	)

416 
	#USART_FLAG_nCTSS
 
USART_ISR_CTS


	)

417 
	#USART_FLAG_CTS
 
USART_ISR_CTSIF


	)

418 
	#USART_FLAG_LBD
 
USART_ISR_LBD


	)

419 
	#USART_FLAG_TXE
 
USART_ISR_TXE


	)

420 
	#USART_FLAG_TC
 
USART_ISR_TC


	)

421 
	#USART_FLAG_RXNE
 
USART_ISR_RXNE


	)

422 
	#USART_FLAG_IDLE
 
USART_ISR_IDLE


	)

423 
	#USART_FLAG_ORE
 
USART_ISR_ORE


	)

424 
	#USART_FLAG_NE
 
USART_ISR_NE


	)

425 
	#USART_FLAG_FE
 
USART_ISR_FE


	)

426 
	#USART_FLAG_PE
 
USART_ISR_PE


	)

427 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

428 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

429 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

430 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

431 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
) || \

432 ((
FLAG
=
USART_FLAG_nCTSS
|| ((FLAG=
USART_FLAG_RTO
) || \

433 ((
FLAG
=
USART_FLAG_EOB
|| ((FLAG=
USART_FLAG_ABRE
) || \

434 ((
FLAG
=
USART_FLAG_ABRF
|| ((FLAG=
USART_FLAG_BUSY
) || \

435 ((
FLAG
=
USART_FLAG_CM
|| ((FLAG=
USART_FLAG_SBK
) || \

436 ((
FLAG
=
USART_FLAG_RWU
|| ((FLAG=
USART_FLAG_WU
) || \

437 ((
FLAG
=
USART_FLAG_TEACK
)|| ((FLAG=
USART_FLAG_REACK
))

	)

439 
	#IS_USART_CLEAR_FLAG
(
FLAG
(((FLAG=
USART_FLAG_WU
|| ((FLAG=
USART_FLAG_TC
) || \

440 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_ORE
) || \

441 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
) || \

442 ((
FLAG
=
USART_FLAG_LBD
|| ((FLAG=
USART_FLAG_CTS
) || \

443 ((
FLAG
=
USART_FLAG_RTO
|| ((FLAG=
USART_FLAG_EOB
) || \

444 ((
FLAG
=
USART_FLAG_CM
|| ((FLAG=
USART_FLAG_PE
))

	)

459 
	#USART_IT_WU
 ((
ut32_t
)0x00140316)

	)

460 
	#USART_IT_CM
 ((
ut32_t
)0x0011010E)

	)

461 
	#USART_IT_EOB
 ((
ut32_t
)0x000C011B)

	)

462 
	#USART_IT_RTO
 ((
ut32_t
)0x000B011A)

	)

463 
	#USART_IT_PE
 ((
ut32_t
)0x00000108)

	)

464 
	#USART_IT_TXE
 ((
ut32_t
)0x00070107)

	)

465 
	#USART_IT_TC
 ((
ut32_t
)0x00060106)

	)

466 
	#USART_IT_RXNE
 ((
ut32_t
)0x00050105)

	)

467 
	#USART_IT_IDLE
 ((
ut32_t
)0x00040104)

	)

468 
	#USART_IT_LBD
 ((
ut32_t
)0x00080206)

	)

469 
	#USART_IT_CTS
 ((
ut32_t
)0x0009030A)

	)

470 
	#USART_IT_ERR
 ((
ut32_t
)0x00000300)

	)

471 
	#USART_IT_ORE
 ((
ut32_t
)0x00030300)

	)

472 
	#USART_IT_NE
 ((
ut32_t
)0x00020300)

	)

473 
	#USART_IT_FE
 ((
ut32_t
)0x00010300)

	)

475 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

476 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

477 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

478 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
) || \

479 ((
IT
=
USART_IT_RTO
|| ((IT=
USART_IT_EOB
) || \

480 ((
IT
=
USART_IT_CM
|| ((IT=
USART_IT_WU
))

	)

482 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

483 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

484 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

485 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

486 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
) || \

487 ((
IT
=
USART_IT_RTO
|| ((IT=
USART_IT_EOB
) || \

488 ((
IT
=
USART_IT_CM
|| ((IT=
USART_IT_WU
))

	)

490 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_PE
) || \

491 ((
IT
=
USART_IT_FE
|| ((IT=
USART_IT_NE
) || \

492 ((
IT
=
USART_IT_ORE
|| ((IT=
USART_IT_IDLE
) || \

493 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
) || \

494 ((
IT
=
USART_IT_RTO
|| ((IT=
USART_IT_EOB
) || \

495 ((
IT
=
USART_IT_CM
|| ((IT=
USART_IT_WU
))

	)

504 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 0x005B8D81))

	)

505 
	#IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
TIME
((TIME<0x1F)

	)

506 
	#IS_USART_AUTO_RETRY_COUNTER
(
COUNTER
((COUNTER<0x7)

	)

507 
	#IS_USART_TIMEOUT
(
TIMEOUT
((TIMEOUT<0x00FFFFFF)

	)

508 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

522 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

523 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

524 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

525 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

526 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

527 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

528 
USART_DeiModeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DeiMode
, 
FuniڮS
 
NewS
);

529 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

530 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

531 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

532 
USART_MSBFCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

533 
USART_DaInvCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

534 
USART_InvPCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_InvP
, 
FuniڮS
 
NewS
);

535 
USART_SWAPPCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

536 
USART_ReivTimeOutCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

537 
USART_SReivTimeOut
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_ReivTimeOut
);

540 
USART_STOPModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

541 
USART_StModeWakeUpSourCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUpSour
);

544 
USART_AutoBaudReCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

545 
USART_AutoBaudReCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AutoBaudRe
);

548 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

549 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

552 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

553 
USART_MuModeWakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUp
);

554 
USART_MuModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

555 
USART_AddssDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AddssLgth
);

557 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_LINBakDeLgth
);

558 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

561 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

564 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

565 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

566 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

567 
USART_SAutoRryCou
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_AutoCou
);

568 
USART_SBlockLgth
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_BlockLgth
);

571 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IrDAMode
);

572 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

575 
USART_DECmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

576 
USART_DEPެyCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEPެy
);

577 
USART_SDEAsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEAsiTime
);

578 
USART_SDEDsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEDsiTime
);

581 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

582 
USART_DMAReiECfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAOnE
);

585 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
, 
FuniڮS
 
NewS
);

586 
USART_RequeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_Reque
, 
FuniڮS
 
NewS
);

587 
USART_OvrunDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_OVRDei
);

588 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
);

589 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
);

590 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
);

591 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
);

593 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST4643~1.H

30 #ide
__STM32F30x_PWR_H


31 
	#__STM32F30x_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

59 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

60 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

61 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

62 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

63 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

64 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

65 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

66 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

68 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

69 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

70 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

71 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

	)

80 
	#PWR_WakeUpP_1
 
PWR_CSR_EWUP1


	)

81 
	#PWR_WakeUpP_2
 
PWR_CSR_EWUP2


	)

82 
	#PWR_WakeUpP_3
 
PWR_CSR_EWUP3


	)

83 
	#IS_PWR_WAKEUP_PIN
(
PIN
(((PIN=
PWR_WakeUpP_1
) || \

84 ((
PIN
=
PWR_WakeUpP_2
) || \

85 ((
PIN
=
PWR_WakeUpP_3
))

	)

95 
	#PWR_Regut_ON
 ((
ut32_t
)0x00000000)

	)

96 
	#PWR_Regut_LowPow
 
PWR_CR_LPSDSR


	)

97 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_Regut_ON
) || \

98 ((
REGULATOR
=
PWR_Regut_LowPow
))

	)

107 
	#PWR_SLEEPEry_WFI
 ((
ut8_t
)0x01)

	)

108 
	#PWR_SLEEPEry_WFE
 ((
ut8_t
)0x02)

	)

109 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
(((ENTRY=
PWR_SLEEPEry_WFI
|| ((ENTRY=
PWR_SLEEPEry_WFE
))

	)

119 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

120 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

121 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

131 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

132 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

133 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

134 
	#PWR_FLAG_VREFINTRDY
 
PWR_CSR_VREFINTRDYF


	)

136 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

137 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_VREFINTRDY
))

	)

139 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
))

	)

152 
PWR_DeIn
();

155 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

158 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

159 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

162 
PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpP
, 
FuniڮS
 
NewS
);

165 
PWR_ES˕Mode
(
ut8_t
 
PWR_SLEEPEry
);

166 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

167 
PWR_ESTANDBYMode
();

170 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

171 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

173 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST5DF1~1.H

30 #ide
__STM32F30x_EXTI_H


31 
	#__STM32F30x_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

56 
EXTI_Mode_Iru
 = 0x00,

57 
EXTI_Mode_Evt
 = 0x04

58 }
	tEXTIMode_TyDef
;

60 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

68 
EXTI_Trigg_Risg
 = 0x08,

69 
EXTI_Trigg_Flg
 = 0x0C,

70 
EXTI_Trigg_Risg_Flg
 = 0x10

71 }
	tEXTITrigg_TyDef
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

74 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

75 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

82 
ut32_t
 
EXTI_Le
;

85 
EXTIMode_TyDef
 
EXTI_Mode
;

88 
EXTITrigg_TyDef
 
EXTI_Trigg
;

91 
FuniڮS
 
EXTI_LeCmd
;

93 }
	tEXTI_InTyDef
;

104 
	#EXTI_Le0
 ((
ut32_t
)0x00

	)

105 
	#EXTI_Le1
 ((
ut32_t
)0x01

	)

106 
	#EXTI_Le2
 ((
ut32_t
)0x02

	)

107 
	#EXTI_Le3
 ((
ut32_t
)0x03

	)

108 
	#EXTI_Le4
 ((
ut32_t
)0x04

	)

109 
	#EXTI_Le5
 ((
ut32_t
)0x05

	)

110 
	#EXTI_Le6
 ((
ut32_t
)0x06

	)

111 
	#EXTI_Le7
 ((
ut32_t
)0x07

	)

112 
	#EXTI_Le8
 ((
ut32_t
)0x08

	)

113 
	#EXTI_Le9
 ((
ut32_t
)0x09

	)

114 
	#EXTI_Le10
 ((
ut32_t
)0x0A

	)

115 
	#EXTI_Le11
 ((
ut32_t
)0x0B

	)

116 
	#EXTI_Le12
 ((
ut32_t
)0x0C

	)

117 
	#EXTI_Le13
 ((
ut32_t
)0x0D

	)

118 
	#EXTI_Le14
 ((
ut32_t
)0x0E

	)

119 
	#EXTI_Le15
 ((
ut32_t
)0x0F

	)

120 
	#EXTI_Le16
 ((
ut32_t
)0x10

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x11

	)

125 
	#EXTI_Le18
 ((
ut32_t
)0x12

	)

128 
	#EXTI_Le19
 ((
ut32_t
)0x13

	)

131 
	#EXTI_Le20
 ((
ut32_t
)0x14

	)

134 
	#EXTI_Le21
 ((
ut32_t
)0x15

	)

137 
	#EXTI_Le22
 ((
ut32_t
)0x16

	)

140 
	#EXTI_Le23
 ((
ut32_t
)0x17

	)

143 
	#EXTI_Le24
 ((
ut32_t
)0x18

	)

146 
	#EXTI_Le25
 ((
ut32_t
)0x19

	)

149 
	#EXTI_Le26
 ((
ut32_t
)0x1A

	)

152 
	#EXTI_Le27
 ((
ut32_t
)0x1B

	)

154 
	#EXTI_Le28
 ((
ut32_t
)0x1C

	)

157 
	#EXTI_Le29
 ((
ut32_t
)0x1D

	)

160 
	#EXTI_Le30
 ((
ut32_t
)0x1E

	)

163 
	#EXTI_Le31
 ((
ut32_t
)0x1F

	)

166 
	#EXTI_Le32
 ((
ut32_t
)0x20

	)

169 
	#EXTI_Le33
 ((
ut32_t
)0x21

	)

172 
	#EXTI_Le34
 ((
ut32_t
)0x22

	)

175 
	#EXTI_Le35
 ((
ut32_t
)0x23

	)

179 
	#IS_EXTI_LINE_ALL
(
LINE
((LINE<0x23)

	)

180 
	#IS_EXTI_LINE_EXT
(
LINE
(((LINE<0x16|| (((LINE=
EXTI_Le29
|| ((LINE=
EXTI_Le30
) || \

181 ((
LINE
=
EXTI_Le31
|| ((LINE=
EXTI_Le32
|| ((LINE=
EXTI_Le33
)))

	)

183 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

184 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

185 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

186 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

187 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

188 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

189 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

190 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

191 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

192 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

193 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) || \

194 ((
LINE
=
EXTI_Le22
|| ((LINE=
EXTI_Le29
) || \

195 ((
LINE
=
EXTI_Le30
|| ((LINE=
EXTI_Le31
) || \

196 ((
LINE
=
EXTI_Le32
|| ((LINE=
EXTI_Le33
))

	)

208 
EXTI_DeIn
();

211 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

212 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

213 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

216 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

217 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

218 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

219 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

221 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST6737~1.H

30 #ide
__STM32F30x_MISC_H


31 
	#__STM32F30x_MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

56 
ut8_t
 
NVIC_IRQChl
;

61 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

67 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

72 
FuniڮS
 
NVIC_IRQChlCmd
;

75 } 
	tNVIC_InTyDef
;

113 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

114 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

115 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
) || \

116 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

	)

125 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

126 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

127 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

128 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

129 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

130 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

139 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

141 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

143 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

145 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

147 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

150 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
) || \

151 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

152 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

153 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

154 ((
GROUP
=
NVIC_PriܙyGroup_4
))

	)

156 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

158 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

160 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

169 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

170 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

171 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

172 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

184 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

185 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

186 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

187 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

188 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

190 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST7D75~1.H

30 #ide
__STM32F30x_I2C_H


31 
	#__STM32F30x_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

56 
ut32_t
 
I2C_Timg
;

60 
ut32_t
 
I2C_AlogFr
;

63 
ut32_t
 
I2C_DigFr
;

66 
ut32_t
 
I2C_Mode
;

69 
ut32_t
 
I2C_OwnAddss1
;

72 
ut32_t
 
I2C_Ack
;

75 
ut32_t
 
I2C_AcknowdgedAddss
;

77 }
	tI2C_InTyDef
;

86 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

87 ((
PERIPH
=
I2C2
))

	)

93 
	#I2C_AlogFr_Eb
 ((
ut32_t
)0x00000000)

	)

94 
	#I2C_AlogFr_Dib
 
I2C_CR1_ANFOFF


	)

96 
	#IS_I2C_ANALOG_FILTER
(
FILTER
(((FILTER=
I2C_AlogFr_Eb
) || \

97 ((
FILTER
=
I2C_AlogFr_Dib
))

	)

106 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

115 
	#I2C_Mode_I2C
 ((
ut32_t
)0x00000000)

	)

116 
	#I2C_Mode_SMBusDevi
 
I2C_CR1_SMBDEN


	)

117 
	#I2C_Mode_SMBusHo
 
I2C_CR1_SMBHEN


	)

119 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

120 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

121 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

130 
	#I2C_Ack_Eb
 ((
ut32_t
)0x00000000)

	)

131 
	#I2C_Ack_Dib
 
I2C_CR2_NACK


	)

133 
	#IS_I2C_ACK
(
ACK
(((ACK=
I2C_Ack_Eb
) || \

134 ((
ACK
=
I2C_Ack_Dib
))

	)

143 
	#I2C_AcknowdgedAddss_7b
 ((
ut32_t
)0x00000000)

	)

144 
	#I2C_AcknowdgedAddss_10b
 
I2C_OAR1_OA1MODE


	)

146 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

147 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

156 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<(
ut32_t
)0x000003FF)

	)

165 
	#I2C_Dei_Tnsmr
 ((
ut16_t
)0x0000)

	)

166 
	#I2C_Dei_Reiv
 ((
ut16_t
)0x0400)

	)

168 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

169 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

178 
	#I2C_DMAReq_Tx
 
I2C_CR1_TXDMAEN


	)

179 
	#I2C_DMAReq_Rx
 
I2C_CR1_RXDMAEN


	)

181 
	#IS_I2C_DMA_REQ
(
REQ
((((REQ& (
ut32_t
)0xFFFF3FFF=0x00&& ((REQ!0x00))

	)

190 
	#IS_I2C_SLAVE_ADDRESS
(
ADDRESS
((ADDRESS<(
ut16_t
)0x03FF)

	)

200 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
((ADDRESS2<(
ut16_t
)0x00FF)

	)

210 
	#I2C_OA2_NoMask
 ((
ut8_t
)0x00)

	)

211 
	#I2C_OA2_Mask01
 ((
ut8_t
)0x01)

	)

212 
	#I2C_OA2_Mask02
 ((
ut8_t
)0x02)

	)

213 
	#I2C_OA2_Mask03
 ((
ut8_t
)0x03)

	)

214 
	#I2C_OA2_Mask04
 ((
ut8_t
)0x04)

	)

215 
	#I2C_OA2_Mask05
 ((
ut8_t
)0x05)

	)

216 
	#I2C_OA2_Mask06
 ((
ut8_t
)0x06)

	)

217 
	#I2C_OA2_Mask07
 ((
ut8_t
)0x07)

	)

219 
	#IS_I2C_OWN_ADDRESS2_MASK
(
MASK
(((MASK=
I2C_OA2_NoMask
) || \

220 ((
MASK
=
I2C_OA2_Mask01
) || \

221 ((
MASK
=
I2C_OA2_Mask02
) || \

222 ((
MASK
=
I2C_OA2_Mask03
) || \

223 ((
MASK
=
I2C_OA2_Mask04
) || \

224 ((
MASK
=
I2C_OA2_Mask05
) || \

225 ((
MASK
=
I2C_OA2_Mask06
) || \

226 ((
MASK
=
I2C_OA2_Mask07
))

	)

236 
	#IS_I2C_TIMEOUT
(
TIMEOUT
((TIMEOUT<(
ut16_t
)0x0FFF)

	)

246 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

247 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

248 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

249 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

250 
	#I2C_Regi_TIMINGR
 ((
ut8_t
)0x10)

	)

251 
	#I2C_Regi_TIMEOUTR
 ((
ut8_t
)0x14)

	)

252 
	#I2C_Regi_ISR
 ((
ut8_t
)0x18)

	)

253 
	#I2C_Regi_ICR
 ((
ut8_t
)0x1C)

	)

254 
	#I2C_Regi_PECR
 ((
ut8_t
)0x20)

	)

255 
	#I2C_Regi_RXDR
 ((
ut8_t
)0x24)

	)

256 
	#I2C_Regi_TXDR
 ((
ut8_t
)0x28)

	)

258 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

259 ((
REGISTER
=
I2C_Regi_CR2
) || \

260 ((
REGISTER
=
I2C_Regi_OAR1
) || \

261 ((
REGISTER
=
I2C_Regi_OAR2
) || \

262 ((
REGISTER
=
I2C_Regi_TIMINGR
) || \

263 ((
REGISTER
=
I2C_Regi_TIMEOUTR
) || \

264 ((
REGISTER
=
I2C_Regi_ISR
) || \

265 ((
REGISTER
=
I2C_Regi_ICR
) || \

266 ((
REGISTER
=
I2C_Regi_PECR
) || \

267 ((
REGISTER
=
I2C_Regi_RXDR
) || \

268 ((
REGISTER
=
I2C_Regi_TXDR
))

	)

277 
	#I2C_IT_ERRI
 
I2C_CR1_ERRIE


	)

278 
	#I2C_IT_TCI
 
I2C_CR1_TCIE


	)

279 
	#I2C_IT_STOPI
 
I2C_CR1_STOPIE


	)

280 
	#I2C_IT_NACKI
 
I2C_CR1_NACKIE


	)

281 
	#I2C_IT_ADDRI
 
I2C_CR1_ADDRIE


	)

282 
	#I2C_IT_RXI
 
I2C_CR1_RXIE


	)

283 
	#I2C_IT_TXI
 
I2C_CR1_TXIE


	)

285 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFF01=0x00&& ((IT!0x00))

	)

295 
	#I2C_FLAG_TXE
 
I2C_ISR_TXE


	)

296 
	#I2C_FLAG_TXIS
 
I2C_ISR_TXIS


	)

297 
	#I2C_FLAG_RXNE
 
I2C_ISR_RXNE


	)

298 
	#I2C_FLAG_ADDR
 
I2C_ISR_ADDR


	)

299 
	#I2C_FLAG_NACKF
 
I2C_ISR_NACKF


	)

300 
	#I2C_FLAG_STOPF
 
I2C_ISR_STOPF


	)

301 
	#I2C_FLAG_TC
 
I2C_ISR_TC


	)

302 
	#I2C_FLAG_TCR
 
I2C_ISR_TCR


	)

303 
	#I2C_FLAG_BERR
 
I2C_ISR_BERR


	)

304 
	#I2C_FLAG_ARLO
 
I2C_ISR_ARLO


	)

305 
	#I2C_FLAG_OVR
 
I2C_ISR_OVR


	)

306 
	#I2C_FLAG_PECERR
 
I2C_ISR_PECERR


	)

307 
	#I2C_FLAG_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

308 
	#I2C_FLAG_ALERT
 
I2C_ISR_ALERT


	)

309 
	#I2C_FLAG_BUSY
 
I2C_ISR_BUSY


	)

311 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFF4000=0x00&& ((FLAG!0x00))

	)

313 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_TXIS
) || \

314 ((
FLAG
=
I2C_FLAG_RXNE
|| ((FLAG=
I2C_FLAG_ADDR
) || \

315 ((
FLAG
=
I2C_FLAG_NACKF
|| ((FLAG=
I2C_FLAG_STOPF
) || \

316 ((
FLAG
=
I2C_FLAG_TC
|| ((FLAG=
I2C_FLAG_TCR
) || \

317 ((
FLAG
=
I2C_FLAG_BERR
|| ((FLAG=
I2C_FLAG_ARLO
) || \

318 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_PECERR
) || \

319 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_ALERT
) || \

320 ((
FLAG
=
I2C_FLAG_BUSY
))

	)

331 
	#I2C_IT_TXIS
 
I2C_ISR_TXIS


	)

332 
	#I2C_IT_RXNE
 
I2C_ISR_RXNE


	)

333 
	#I2C_IT_ADDR
 
I2C_ISR_ADDR


	)

334 
	#I2C_IT_NACKF
 
I2C_ISR_NACKF


	)

335 
	#I2C_IT_STOPF
 
I2C_ISR_STOPF


	)

336 
	#I2C_IT_TC
 
I2C_ISR_TC


	)

337 
	#I2C_IT_TCR
 
I2C_ISR_TCR


	)

338 
	#I2C_IT_BERR
 
I2C_ISR_BERR


	)

339 
	#I2C_IT_ARLO
 
I2C_ISR_ARLO


	)

340 
	#I2C_IT_OVR
 
I2C_ISR_OVR


	)

341 
	#I2C_IT_PECERR
 
I2C_ISR_PECERR


	)

342 
	#I2C_IT_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

343 
	#I2C_IT_ALERT
 
I2C_ISR_ALERT


	)

345 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFFFFC001=0x00&& ((IT!0x00))

	)

347 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_TXIS
|| ((IT=
I2C_IT_RXNE
) || \

348 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_NACKF
) || \

349 ((
IT
=
I2C_IT_STOPF
|| ((IT=
I2C_IT_TC
) || \

350 ((
IT
=
I2C_IT_TCR
|| ((IT=
I2C_IT_BERR
) || \

351 ((
IT
=
I2C_IT_ARLO
|| ((IT=
I2C_IT_OVR
) || \

352 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_TIMEOUT
) || \

353 ((
IT
=
I2C_IT_ALERT
))

	)

364 
	#I2C_Rd_Mode
 
I2C_CR2_RELOAD


	)

365 
	#I2C_AutoEnd_Mode
 
I2C_CR2_AUTOEND


	)

366 
	#I2C_SoEnd_Mode
 ((
ut32_t
)0x00000000)

	)

369 
	#IS_RELOAD_END_MODE
(
MODE
(((MODE=
I2C_Rd_Mode
) || \

370 ((
MODE
=
I2C_AutoEnd_Mode
) || \

371 ((
MODE
=
I2C_SoEnd_Mode
))

	)

382 
	#I2C_No_SSt
 ((
ut32_t
)0x00000000)

	)

383 
	#I2C_Ge_St
 
I2C_CR2_STOP


	)

384 
	#I2C_Ge_S_Rd
 (
ut32_t
)(
I2C_CR2_START
 | 
I2C_CR2_RD_WRN
)

	)

385 
	#I2C_Ge_S_Wre
 
I2C_CR2_START


	)

388 
	#IS_START_STOP_MODE
(
MODE
(((MODE=
I2C_Ge_St
) || \

389 ((
MODE
=
I2C_Ge_S_Rd
) || \

390 ((
MODE
=
I2C_Ge_S_Wre
) || \

391 ((
MODE
=
I2C_No_SSt
))

	)

407 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

408 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

409 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

410 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

411 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
);

412 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

413 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

414 
I2C_StModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

415 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

416 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Mask
);

417 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

418 
I2C_SveByCڌCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

419 
I2C_SveAddssCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
);

420 
I2C_10BAddssgModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

423 
I2C_AutoEndCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

424 
I2C_RdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

425 
I2C_NumbOfBysCfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Numb_Bys
);

426 
I2C_MaRequeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_Dei
);

427 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

428 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

429 
I2C_10BAddssHdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

430 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

431 
ut8_t
 
I2C_GAddssMched
(
I2C_TyDef
* 
I2Cx
);

432 
ut16_t
 
I2C_GTnsrDei
(
I2C_TyDef
* 
I2Cx
);

433 
I2C_TnsrHdlg
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Numb_Bys
, 
ut32_t
 
RdEndMode
, ut32_
SStMode
);

436 
I2C_SMBusA˹Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

437 
I2C_ClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

438 
I2C_ExndedClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

439 
I2C_IdClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

440 
I2C_TimeoutACfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
);

441 
I2C_TimeoutBCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
);

442 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

443 
I2C_PECRequeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

444 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

447 
ut32_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

450 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

451 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

454 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_DMAReq
, 
FuniڮS
 
NewS
);

457 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

458 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

459 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

460 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

463 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST9A01~1.H

30 #ide
__STM32F30x_OPAMP_H


31 
	#__STM32F30x_OPAMP_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

57 
ut32_t
 
OPAMP_InvtgIut
;

60 
ut32_t
 
OPAMP_NInvtgIut
;

63 }
	tOPAMP_InTyDef
;

75 
	#OPAMP_Sei_OPAMP1
 ((
ut32_t
)0x00000000

	)

76 
	#OPAMP_Sei_OPAMP2
 ((
ut32_t
)0x00000004

	)

77 
	#OPAMP_Sei_OPAMP3
 ((
ut32_t
)0x00000008

	)

78 
	#OPAMP_Sei_OPAMP4
 ((
ut32_t
)0x0000000C

	)

80 
	#IS_OPAMP_ALL_PERIPH
(
PERIPH
(((PERIPH=
OPAMP_Sei_OPAMP1
) || \

81 ((
PERIPH
=
OPAMP_Sei_OPAMP2
) || \

82 ((
PERIPH
=
OPAMP_Sei_OPAMP3
) || \

83 ((
PERIPH
=
OPAMP_Sei_OPAMP4
))

	)

93 
	#OPAMP_InvtgIut_IO1
 ((
ut32_t
)0x00000000

	)

95 
	#OPAMP_InvtgIut_IO2
 
OPAMP_CSR_VMSEL_0


	)

97 
	#OPAMP_InvtgIut_PGA
 
OPAMP_CSR_VMSEL_1


	)

98 
	#OPAMP_InvtgIut_Vout
 
OPAMP_CSR_VMSEL


	)

100 
	#IS_OPAMP_INVERTING_INPUT
(
INPUT
(((INPUT=
OPAMP_InvtgIut_IO1
) || \

101 ((
INPUT
=
OPAMP_InvtgIut_IO2
) || \

102 ((
INPUT
=
OPAMP_InvtgIut_PGA
) || \

103 ((
INPUT
=
OPAMP_InvtgIut_Vout
))

	)

112 
	#OPAMP_NInvtgIut_IO1
 ((
ut32_t
)0x00000000

	)

114 
	#OPAMP_NInvtgIut_IO2
 
OPAMP_CSR_VPSEL_0


	)

116 
	#OPAMP_NInvtgIut_IO3
 
OPAMP_CSR_VPSEL_1


	)

118 
	#OPAMP_NInvtgIut_IO4
 
OPAMP_CSR_VPSEL


	)

121 
	#IS_OPAMP_NONINVERTING_INPUT
(
INPUT
(((INPUT=
OPAMP_NInvtgIut_IO1
) || \

122 ((
INPUT
=
OPAMP_NInvtgIut_IO2
) || \

123 ((
INPUT
=
OPAMP_NInvtgIut_IO3
) || \

124 ((
INPUT
=
OPAMP_NInvtgIut_IO4
))

	)

133 
	#OPAMP_OPAMP_PGAGa_2
 ((
ut32_t
)0x00000000)

	)

134 
	#OPAMP_OPAMP_PGAGa_4
 
OPAMP_CSR_PGGAIN_0


	)

135 
	#OPAMP_OPAMP_PGAGa_8
 
OPAMP_CSR_PGGAIN_1


	)

136 
	#OPAMP_OPAMP_PGAGa_16
 ((
ut32_t
)0x0000C000)

	)

138 
	#IS_OPAMP_PGAGAIN
(
GAIN
(((GAIN=
OPAMP_OPAMP_PGAGa_2
) || \

139 ((
GAIN
=
OPAMP_OPAMP_PGAGa_4
) || \

140 ((
GAIN
=
OPAMP_OPAMP_PGAGa_8
) || \

141 ((
GAIN
=
OPAMP_OPAMP_PGAGa_16
))

	)

150 
	#OPAMP_PGAC_No
 ((
ut32_t
)0x00000000)

	)

151 
	#OPAMP_PGAC_IO1
 
OPAMP_CSR_PGGAIN_3


	)

152 
	#OPAMP_PGAC_IO2
 ((
ut32_t
)0x00030000)

	)

154 
	#IS_OPAMP_PGACONNECT
(
CONNECT
(((CONNECT=
OPAMP_PGAC_No
) || \

155 ((
CONNECT
=
OPAMP_PGAC_IO1
) || \

156 ((
CONNECT
=
OPAMP_PGAC_IO2
))

	)

165 
	#IS_OPAMP_SECONDARY_INVINPUT
(
INVINPUT
(((INVINPUT=
OPAMP_InvtgIut_IO1
) || \

166 ((
INVINPUT
=
OPAMP_InvtgIut_IO2
))

	)

175 
	#OPAMP_Iut_Invtg
 ((
ut32_t
)0x00000018

	)

176 
	#OPAMP_Iut_NInvtg
 ((
ut32_t
)0x00000013

	)

178 
	#IS_OPAMP_INPUT
(
INPUT
(((INPUT=
OPAMP_Iut_Invtg
) || \

179 ((
INPUT
=
OPAMP_Iut_NInvtg
))

	)

189 
	#OPAMP_Vf_3VDDA
 ((
ut32_t
)0x00000000

	)

190 
	#OPAMP_Vf_10VDDA
 
OPAMP_CSR_CALSEL_0


	)

191 
	#OPAMP_Vf_50VDDA
 
OPAMP_CSR_CALSEL_1


	)

192 
	#OPAMP_Vf_90VDDA
 
OPAMP_CSR_CALSEL


	)

194 
	#IS_OPAMP_VREF
(
VREF
(((VREF=
OPAMP_Vf_3VDDA
) || \

195 ((
VREF
=
OPAMP_Vf_10VDDA
) || \

196 ((
VREF
=
OPAMP_Vf_50VDDA
) || \

197 ((
VREF
=
OPAMP_Vf_90VDDA
))

	)

206 
	#OPAMP_Trimmg_Fay
 ((
ut32_t
)0x00000000

	)

207 
	#OPAMP_Trimmg_Ur
 
OPAMP_CSR_USERTRIM


	)

209 
	#IS_OPAMP_TRIMMING
(
TRIMMING
(((TRIMMING=
OPAMP_Trimmg_Fay
) || \

210 ((
TRIMMING
=
OPAMP_Trimmg_Ur
))

	)

220 
	#IS_OPAMP_TRIMMINGVALUE
(
VALUE
((VALUE<0x0000001F

	)

230 
	#OPAMP_OuutLev_High
 
OPAMP_CSR_OUTCAL


	)

231 
	#OPAMP_OuutLev_Low
 ((
ut32_t
)0x00000000)

	)

241 
OPAMP_DeIn
(
ut32_t
 
OPAMP_Sei
);

244 
OPAMP_In
(
ut32_t
 
OPAMP_Sei
, 
OPAMP_InTyDef
* 
OPAMP_InSu
);

245 
OPAMP_SuIn
(
OPAMP_InTyDef
* 
OPAMP_InSu
);

246 
OPAMP_PGACfig
(
ut32_t
 
OPAMP_Sei
, ut32_
OPAMP_PGAGa
, ut32_
OPAMP_PGAC
);

247 
OPAMP_VfCfig
(
ut32_t
 
OPAMP_Sei
, ut32_
OPAMP_Vf
);

248 
OPAMP_VfCADCCmd
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
);

249 
OPAMP_TimCڌdMuxCfig
(
ut32_t
 
OPAMP_Sei
, 
OPAMP_InTyDef
* 
OPAMP_InSu
);

250 
OPAMP_TimCڌdMuxCmd
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
);

251 
OPAMP_Cmd
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
);

252 
ut32_t
 
OPAMP_GOuutLev
(ut32_
OPAMP_Sei
);

255 
OPAMP_VfCNInvtgIut
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
);

256 
OPAMP_OfftTrimModeSe
(
ut32_t
 
OPAMP_Sei
, ut32_
OPAMP_Trimmg
);

257 
OPAMP_OfftTrimCfig
(
ut32_t
 
OPAMP_Sei
, ut32_
OPAMP_Iut
, ut32_
OPAMP_TrimVue
);

258 
OPAMP_SCibti
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
);

261 
OPAMP_LockCfig
(
ut32_t
 
OPAMP_Sei
);

263 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST9FAF~1.H

30 #ide
__STM32F30x_SPI_H


31 
	#__STM32F30x_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

94 
ut16_t
 
I2S_Mode
;

97 
ut16_t
 
I2S_Sndd
;

100 
ut16_t
 
I2S_DaFm
;

103 
ut16_t
 
I2S_MCLKOuut
;

106 
ut32_t
 
I2S_AudioFq
;

109 
ut16_t
 
I2S_CPOL
;

111 }
	tI2S_InTyDef
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

120 ((
PERIPH
=
SPI2
) || \

121 ((
PERIPH
=
SPI3
))

	)

123 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
) || \

124 ((
PERIPH
=
SPI2
) || \

125 ((
PERIPH
=
SPI3
) || \

126 ((
PERIPH
=
I2S2ext
) || \

127 ((
PERIPH
=
I2S3ext
))

	)

129 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
) || \

130 ((
PERIPH
=
SPI3
))

	)

132 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
) || \

133 ((
PERIPH
=
SPI3
) || \

134 ((
PERIPH
=
I2S2ext
) || \

135 ((
PERIPH
=
I2S3ext
))

	)

137 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
) || \

138 ((
PERIPH
=
I2S3ext
))

	)

144 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

145 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

146 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

147 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

148 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

149 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

150 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

151 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

160 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

161 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

162 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

163 ((
MODE
=
SPI_Mode_Sve
))

	)

172 
	#SPI_DaSize_4b
 ((
ut16_t
)0x0300)

	)

173 
	#SPI_DaSize_5b
 ((
ut16_t
)0x0400)

	)

174 
	#SPI_DaSize_6b
 ((
ut16_t
)0x0500)

	)

175 
	#SPI_DaSize_7b
 ((
ut16_t
)0x0600)

	)

176 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0700)

	)

177 
	#SPI_DaSize_9b
 ((
ut16_t
)0x0800)

	)

178 
	#SPI_DaSize_10b
 ((
ut16_t
)0x0900)

	)

179 
	#SPI_DaSize_11b
 ((
ut16_t
)0x0A00)

	)

180 
	#SPI_DaSize_12b
 ((
ut16_t
)0x0B00)

	)

181 
	#SPI_DaSize_13b
 ((
ut16_t
)0x0C00)

	)

182 
	#SPI_DaSize_14b
 ((
ut16_t
)0x0D00)

	)

183 
	#SPI_DaSize_15b
 ((
ut16_t
)0x0E00)

	)

184 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0F00)

	)

185 
	#IS_SPI_DATA_SIZE
(
SIZE
(((SIZE=
SPI_DaSize_4b
) || \

186 ((
SIZE
=
SPI_DaSize_5b
) || \

187 ((
SIZE
=
SPI_DaSize_6b
) || \

188 ((
SIZE
=
SPI_DaSize_7b
) || \

189 ((
SIZE
=
SPI_DaSize_8b
) || \

190 ((
SIZE
=
SPI_DaSize_9b
) || \

191 ((
SIZE
=
SPI_DaSize_10b
) || \

192 ((
SIZE
=
SPI_DaSize_11b
) || \

193 ((
SIZE
=
SPI_DaSize_12b
) || \

194 ((
SIZE
=
SPI_DaSize_13b
) || \

195 ((
SIZE
=
SPI_DaSize_14b
) || \

196 ((
SIZE
=
SPI_DaSize_15b
) || \

197 ((
SIZE
=
SPI_DaSize_16b
))

	)

206 
	#SPI_CRCLgth_8b
 ((
ut16_t
)0x0000)

	)

207 
	#SPI_CRCLgth_16b
 ((
ut16_t
)0x0800)

	)

208 
	#IS_SPI_CRC_LENGTH
(
LENGTH
(((LENGTH=
SPI_CRCLgth_8b
) || \

209 ((
LENGTH
=
SPI_CRCLgth_16b
))

	)

218 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

219 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

220 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

221 ((
CPOL
=
SPI_CPOL_High
))

	)

230 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

231 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

232 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

233 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

242 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

243 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

244 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

245 ((
NSS
=
SPI_NSS_Hd
))

	)

254 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

255 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

256 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

257 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

258 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

259 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

260 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

261 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

262 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

263 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

264 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

265 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

266 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

267 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

268 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

269 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

278 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

279 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

280 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

281 ((
BIT
=
SPI_FB_LSB
))

	)

290 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

291 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

292 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

293 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

294 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

295 ((
MODE
=
I2S_Mode_SveRx
) || \

296 ((
MODE
=
I2S_Mode_MaTx
)|| \

297 ((
MODE
=
I2S_Mode_MaRx
))

	)

306 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

307 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

308 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

309 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

310 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

311 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

312 ((
STANDARD
=
I2S_Sndd_MSB
) || \

313 ((
STANDARD
=
I2S_Sndd_LSB
) || \

314 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

315 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

324 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

325 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

326 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

327 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

328 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

329 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

330 ((
FORMAT
=
I2S_DaFm_24b
) || \

331 ((
FORMAT
=
I2S_DaFm_32b
))

	)

340 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

341 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

342 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

343 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

352 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

353 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

354 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

355 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

356 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

357 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

358 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

359 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

360 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

361 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

363 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

364 ((
FREQ
<
I2S_AudioFq_192k
)) || \

365 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

374 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

375 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

376 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

377 ((
CPOL
=
I2S_CPOL_High
))

	)

386 
	#SPI_RxFIFOThshd_HF
 ((
ut16_t
)0x0000)

	)

387 
	#SPI_RxFIFOThshd_QF
 ((
ut16_t
)0x1000)

	)

388 
	#IS_SPI_RX_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
SPI_RxFIFOThshd_HF
) || \

389 ((
THRESHOLD
=
SPI_RxFIFOThshd_QF
))

	)

398 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

399 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

400 
	#IS_SPI_I2S_DMA_REQ
(
REQ
((((REQ& (
ut16_t
)0xFFFC=0x00&& ((REQ!0x00))

	)

409 
	#SPI_LaDMATnsr_TxEvRxEv
 ((
ut16_t
)0x0000)

	)

410 
	#SPI_LaDMATnsr_TxOddRxEv
 ((
ut16_t
)0x4000)

	)

411 
	#SPI_LaDMATnsr_TxEvRxOdd
 ((
ut16_t
)0x2000)

	)

412 
	#SPI_LaDMATnsr_TxOddRxOdd
 ((
ut16_t
)0x6000)

	)

413 
	#IS_SPI_LAST_DMA_TRANSFER
(
TRANSFER
(((TRANSFER=
SPI_LaDMATnsr_TxEvRxEv
) || \

414 ((
TRANSFER
=
SPI_LaDMATnsr_TxOddRxEv
) || \

415 ((
TRANSFER
=
SPI_LaDMATnsr_TxEvRxOdd
) || \

416 ((
TRANSFER
=
SPI_LaDMATnsr_TxOddRxOdd
))

	)

424 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

425 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

426 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

427 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

436 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

437 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

438 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

447 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

448 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

449 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

450 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

459 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

460 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

461 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

463 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

464 ((
IT
=
SPI_I2S_IT_RXNE
) || \

465 ((
IT
=
SPI_I2S_IT_ERR
))

	)

467 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

468 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

469 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

470 
	#SPI_I2S_IT_FRE
 ((
ut8_t
)0x58)

	)

472 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
|| ((IT=
SPI_I2S_IT_TXE
) || \

473 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
SPI_IT_MODF
) || \

474 ((
IT
=
SPI_I2S_IT_FRE
)|| ((IT=
I2S_IT_UDR
))

	)

484 
	#SPI_TnsmissiFIFOStus_Emy
 ((
ut16_t
)0x0000)

	)

485 
	#SPI_TnsmissiFIFOStus_1QurFu
 ((
ut16_t
)0x0800)

	)

486 
	#SPI_TnsmissiFIFOStus_HfFu
 ((
ut16_t
)0x1000)

	)

487 
	#SPI_TnsmissiFIFOStus_Fu
 ((
ut16_t
)0x1800)

	)

496 
	#SPI_ReiFIFOStus_Emy
 ((
ut16_t
)0x0000)

	)

497 
	#SPI_ReiFIFOStus_1QurFu
 ((
ut16_t
)0x0200)

	)

498 
	#SPI_ReiFIFOStus_HfFu
 ((
ut16_t
)0x0400)

	)

499 
	#SPI_ReiFIFOStus_Fu
 ((
ut16_t
)0x0600)

	)

510 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

511 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

512 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

513 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

514 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

515 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

516 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

517 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

518 
	#SPI_I2S_FLAG_FRE
 ((
ut16_t
)0x0100)

	)

522 
	#IS_SPI_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

523 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

524 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

525 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

526 ((
FLAG
=
SPI_I2S_FLAG_FRE
)|| ((FLAG=
I2S_FLAG_CHSIDE
)|| \

527 ((
FLAG
=
I2S_FLAG_UDR
))

	)

536 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

549 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

552 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

553 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

554 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

555 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

556 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

557 
SPI_NSSPulModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

558 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

559 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

560 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

561 
SPI_RxFIFOThshdCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_RxFIFOThshd
);

562 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

563 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

564 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

565 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

568 
SPI_SdDa8
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
Da
);

569 
SPI_I2S_SdDa16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

570 
ut8_t
 
SPI_ReiveDa8
(
SPI_TyDef
* 
SPIx
);

571 
ut16_t
 
SPI_I2S_ReiveDa16
(
SPI_TyDef
* 
SPIx
);

574 
SPI_CRCLgthCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_CRCLgth
);

575 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

576 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

577 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

578 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

581 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

582 
SPI_LaDMATnsrCmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_LaDMATnsr
);

585 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

586 
ut16_t
 
SPI_GTnsmissiFIFOStus
(
SPI_TyDef
* 
SPIx
);

587 
ut16_t
 
SPI_GReiFIFOStus
(
SPI_TyDef
* 
SPIx
);

588 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

589 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

590 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

592 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STA102~1.H

30 #ide
__STM32F30X_WWDG_H


31 
	#__STM32F30X_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

58 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

59 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

60 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

61 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

62 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

63 ((
PRESCALER
=
WWDG_Psr_2
) || \

64 ((
PRESCALER
=
WWDG_Psr_4
) || \

65 ((
PRESCALER
=
WWDG_Psr_8
))

	)

66 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

67 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

80 
WWDG_DeIn
();

83 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

84 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

85 
WWDG_EbIT
();

86 
WWDG_SCou
(
ut8_t
 
Cou
);

89 
WWDG_Eb
(
ut8_t
 
Cou
);

92 
FgStus
 
WWDG_GFgStus
();

93 
WWDG_CˬFg
();

95 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STADD0~1.H

30 #ide
__STM32F30X_IWDG_H


31 
	#__STM32F30X_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

59 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

60 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

61 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

62 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

71 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

72 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

73 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

74 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

75 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

76 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

77 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

78 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

79 ((
PRESCALER
=
IWDG_Psr_8
) || \

80 ((
PRESCALER
=
IWDG_Psr_16
) || \

81 ((
PRESCALER
=
IWDG_Psr_32
) || \

82 ((
PRESCALER
=
IWDG_Psr_64
) || \

83 ((
PRESCALER
=
IWDG_Psr_128
)|| \

84 ((
PRESCALER
=
IWDG_Psr_256
))

	)

93 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

94 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

95 
	#IWDG_FLAG_WVU
 ((
ut16_t
)0x0002)

	)

96 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
) || \

97 ((
FLAG
=
IWDG_FLAG_WVU
))

	)

105 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

114 
	#IS_IWDG_WINDOW_VALUE
(
VALUE
((VALUE<0xFFF)

	)

127 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

128 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

129 
IWDG_SRd
(
ut16_t
 
Rd
);

130 
IWDG_RdCou
();

131 
IWDG_SWdowVue
(
ut16_t
 
WdowVue
);

134 
IWDG_Eb
();

137 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

139 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STBFF5~1.H

30 #ide
__STM32F30x_SYSCFG_H


31 
	#__STM32F30x_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

58 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

59 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

60 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

61 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

62 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

63 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

65 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
) || \

66 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

67 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

68 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

69 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

70 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
))

	)

78 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

79 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

80 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

81 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

82 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

83 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

84 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

85 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

86 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

87 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

88 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

89 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

90 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

91 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

92 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

93 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

95 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
) || \

96 ((
PINSOURCE
=
EXTI_PSour1
) || \

97 ((
PINSOURCE
=
EXTI_PSour2
) || \

98 ((
PINSOURCE
=
EXTI_PSour3
) || \

99 ((
PINSOURCE
=
EXTI_PSour4
) || \

100 ((
PINSOURCE
=
EXTI_PSour5
) || \

101 ((
PINSOURCE
=
EXTI_PSour6
) || \

102 ((
PINSOURCE
=
EXTI_PSour7
) || \

103 ((
PINSOURCE
=
EXTI_PSour8
) || \

104 ((
PINSOURCE
=
EXTI_PSour9
) || \

105 ((
PINSOURCE
=
EXTI_PSour10
) || \

106 ((
PINSOURCE
=
EXTI_PSour11
) || \

107 ((
PINSOURCE
=
EXTI_PSour12
) || \

108 ((
PINSOURCE
=
EXTI_PSour13
) || \

109 ((
PINSOURCE
=
EXTI_PSour14
) || \

110 ((
PINSOURCE
=
EXTI_PSour15
))

	)

118 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

119 
	#SYSCFG_MemyRem_SyemMemy
 ((
ut8_t
)0x01)

	)

120 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

123 
	#IS_SYSCFG_MEMORY_REMAP
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

124 ((
REMAP
=
SYSCFG_MemyRem_SyemMemy
) || \

125 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

	)

134 
	#SYSCFG_DMARem_TIM17
 
SYSCFG_CFGR1_TIM17_DMA_RMP


	)

135 
	#SYSCFG_DMARem_TIM16
 
SYSCFG_CFGR1_TIM16_DMA_RMP


	)

136 
	#SYSCFG_DMARem_TIM6DAC1
 
SYSCFG_CFGR1_TIM6DAC1_DMA_RMP


	)

137 
	#SYSCFG_DMARem_TIM7DAC2
 
SYSCFG_CFGR1_TIM7DAC2_DMA_RMP


	)

138 
	#SYSCFG_DMARem_ADC2ADC4
 
SYSCFG_CFGR1_ADC24_DMA_RMP


	)

140 
	#IS_SYSCFG_DMA_REMAP
(
REMAP
(((REMAP=
SYSCFG_DMARem_TIM17
) || \

141 ((
REMAP
=
SYSCFG_DMARem_TIM16
) || \

142 ((
REMAP
=
SYSCFG_DMARem_TIM6DAC1
) || \

143 ((
REMAP
=
SYSCFG_DMARem_TIM7DAC2
) || \

144 ((
REMAP
=
SYSCFG_DMARem_ADC2ADC4
))

	)

153 
	#SYSCFG_TriggRem_DACTIM3
 
SYSCFG_CFGR1_DAC_TRIG_RMP


	)

154 
	#SYSCFG_TriggRem_TIM1TIM17
 
SYSCFG_CFGR1_TIM1_ITR3_RMP


	)

156 
	#IS_SYSCFG_TRIGGER_REMAP
(
REMAP
(((REMAP=
SYSCFG_TriggRem_DACTIM3
) || \

157 ((
REMAP
=
SYSCFG_TriggRem_TIM1TIM17
))

	)

166 
	#SYSCFG_EncodRem_No
 ((
ut32_t
)0x00000000

	)

167 
	#SYSCFG_EncodRem_TIM2
 
SYSCFG_CFGR1_ENCODER_MODE_0


	)

168 
	#SYSCFG_EncodRem_TIM3
 
SYSCFG_CFGR1_ENCODER_MODE_1


	)

169 
	#SYSCFG_EncodRem_TIM4
 
SYSCFG_CFGR1_ENCODER_MODE


	)

171 
	#IS_SYSCFG_ENCODER_REMAP
(
REMAP
(((REMAP=
SYSCFG_EncodRem_No
) || \

172 ((
REMAP
=
SYSCFG_EncodRem_TIM2
) || \

173 ((
REMAP
=
SYSCFG_EncodRem_TIM3
) || \

174 ((
REMAP
=
SYSCFG_EncodRem_TIM4
))

	)

183 
	#SYSCFG_I2CFaModePlus_PB6
 
SYSCFG_CFGR1_I2C_PB6_FMP


	)

184 
	#SYSCFG_I2CFaModePlus_PB7
 
SYSCFG_CFGR1_I2C_PB7_FMP


	)

185 
	#SYSCFG_I2CFaModePlus_PB8
 
SYSCFG_CFGR1_I2C_PB8_FMP


	)

186 
	#SYSCFG_I2CFaModePlus_PB9
 
SYSCFG_CFGR1_I2C_PB9_FMP


	)

187 
	#SYSCFG_I2CFaModePlus_I2C1
 
SYSCFG_CFGR1_I2C1_FMP


	)

188 
	#SYSCFG_I2CFaModePlus_I2C2
 
SYSCFG_CFGR1_I2C2_FMP


	)

190 
	#IS_SYSCFG_I2C_FMP
(
PIN
(((PIN=
SYSCFG_I2CFaModePlus_PB6
) || \

191 ((
PIN
=
SYSCFG_I2CFaModePlus_PB7
) || \

192 ((
PIN
=
SYSCFG_I2CFaModePlus_PB8
) || \

193 ((
PIN
=
SYSCFG_I2CFaModePlus_PB9
) || \

194 ((
PIN
=
SYSCFG_I2CFaModePlus_I2C1
) || \

195 ((
PIN
=
SYSCFG_I2CFaModePlus_I2C2
))

	)

204 
	#SYSCFG_IT_IXC
 
SYSCFG_CFGR1_FPU_IE_5


	)

205 
	#SYSCFG_IT_IDC
 
SYSCFG_CFGR1_FPU_IE_4


	)

206 
	#SYSCFG_IT_OFC
 
SYSCFG_CFGR1_FPU_IE_3


	)

207 
	#SYSCFG_IT_UFC
 
SYSCFG_CFGR1_FPU_IE_2


	)

208 
	#SYSCFG_IT_DZC
 
SYSCFG_CFGR1_FPU_IE_1


	)

209 
	#SYSCFG_IT_IOC
 
SYSCFG_CFGR1_FPU_IE_0


	)

211 
	#IS_SYSCFG_IT
(
IT
((((IT& (
ut32_t
)0x03FFFFFF=0&& ((IT!0))

	)

220 
	#SYSCFG_Bak_PVD
 
SYSCFG_CFGR2_PVD_LOCK


	)

221 
	#SYSCFG_Bak_SRAMPy
 
SYSCFG_CFGR2_SRAM_PARITY_LOCK


	)

222 
	#SYSCFG_Bak_Lockup
 
SYSCFG_CFGR2_LOCKUP_LOCK


	)

224 
	#IS_SYSCFG_LOCK_CONFIG
(
CONFIG
(((CONFIG=
SYSCFG_Bak_PVD
) || \

225 ((
CONFIG
=
SYSCFG_Bak_SRAMPy
) || \

226 ((
CONFIG
=
SYSCFG_Bak_Lockup
))

	)

235 
	#SYSCFG_SRAMWRP_Page0
 
SYSCFG_RCR_PAGE0


	)

236 
	#SYSCFG_SRAMWRP_Page1
 
SYSCFG_RCR_PAGE1


	)

237 
	#SYSCFG_SRAMWRP_Page2
 
SYSCFG_RCR_PAGE2


	)

238 
	#SYSCFG_SRAMWRP_Page3
 
SYSCFG_RCR_PAGE3


	)

239 
	#SYSCFG_SRAMWRP_Page4
 
SYSCFG_RCR_PAGE4


	)

240 
	#SYSCFG_SRAMWRP_Page5
 
SYSCFG_RCR_PAGE5


	)

241 
	#SYSCFG_SRAMWRP_Page6
 
SYSCFG_RCR_PAGE6


	)

242 
	#SYSCFG_SRAMWRP_Page7
 
SYSCFG_RCR_PAGE7


	)

244 
	#IS_SYSCFG_PAGE
(
PAGE
)((((PAGE& (
ut32_t
)0xFFFFFF00=0x00000000&& ((PAGE!0x00000000))

	)

254 
	#SYSCFG_FLAG_PE
 
SYSCFG_CFGR2_SRAM_PE


	)

256 
	#IS_SYSCFG_FLAG
(
FLAG
(((FLAG=
SYSCFG_FLAG_PE
))

	)

270 
SYSCFG_DeIn
();

273 
SYSCFG_MemyRemCfig
(
ut32_t
 
SYSCFG_MemyRem
);

274 
SYSCFG_DMAChlRemCfig
(
ut32_t
 
SYSCFG_DMARem
, 
FuniڮS
 
NewS
);

275 
SYSCFG_TriggRemCfig
(
ut32_t
 
SYSCFG_TriggRem
, 
FuniڮS
 
NewS
);

276 
SYSCFG_EncodRemCfig
(
ut32_t
 
SYSCFG_EncodRem
);

277 
SYSCFG_USBIruLeRemCmd
(
FuniڮS
 
NewS
);

278 
SYSCFG_I2CFaModePlusCfig
(
ut32_t
 
SYSCFG_I2CFaModePlus
, 
FuniڮS
 
NewS
);

279 
SYSCFG_ITCfig
(
ut32_t
 
SYSCFG_IT
, 
FuniڮS
 
NewS
);

280 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

281 
SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
);

282 
SYSCFG_ByssPyCheckDib
();

283 
SYSCFG_SRAMWRPEb
(
ut32_t
 
SYSCFG_SRAMWRP
);

284 
FgStus
 
SYSCFG_GFgStus
(
ut32_t
 
SYSCFG_Fg
);

285 
SYSCFG_CˬFg
(
ut32_t
 
SYSCFG_Fg
);

287 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STEE98~1.H

30 #ide
__STM32F30x_FLASH_H


31 
	#__STM32F30x_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_WRP
,

56 
FLASH_ERROR_PROGRAM
,

57 
FLASH_COMPLETE
,

58 
FLASH_TIMEOUT


59 }
	tFLASH_Stus
;

70 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

71 
	#FLASH_Lcy_1
 
FLASH_ACR_LATENCY_0


	)

72 
	#FLASH_Lcy_2
 
FLASH_ACR_LATENCY_1


	)

74 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

75 ((
LATENCY
=
FLASH_Lcy_1
) || \

76 ((
LATENCY
=
FLASH_Lcy_2
))

	)

85 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

86 
	#FLASH_IT_ERR
 
FLASH_CR_ERRIE


	)

87 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

95 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
(((ADDRESS>0x08000000&& ((ADDRESS<0x0803FFFF))

	)

104 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
(((ADDRESS=0x1FFFF804|| ((ADDRESS=0x1FFFF806))

	)

114 
	#OB_WRP_Pages0to1
 ((
ut32_t
)0x00000001

	)

115 
	#OB_WRP_Pages2to3
 ((
ut32_t
)0x00000002

	)

116 
	#OB_WRP_Pages4to5
 ((
ut32_t
)0x00000004

	)

117 
	#OB_WRP_Pages6to7
 ((
ut32_t
)0x00000008

	)

118 
	#OB_WRP_Pages8to9
 ((
ut32_t
)0x00000010

	)

119 
	#OB_WRP_Pages10to11
 ((
ut32_t
)0x00000020

	)

120 
	#OB_WRP_Pages12to13
 ((
ut32_t
)0x00000040

	)

121 
	#OB_WRP_Pages14to15
 ((
ut32_t
)0x00000080

	)

122 
	#OB_WRP_Pages16to17
 ((
ut32_t
)0x00000100

	)

123 
	#OB_WRP_Pages18to19
 ((
ut32_t
)0x00000200

	)

124 
	#OB_WRP_Pages20to21
 ((
ut32_t
)0x00000400

	)

125 
	#OB_WRP_Pages22to23
 ((
ut32_t
)0x00000800

	)

126 
	#OB_WRP_Pages24to25
 ((
ut32_t
)0x00001000

	)

127 
	#OB_WRP_Pages26to27
 ((
ut32_t
)0x00002000

	)

128 
	#OB_WRP_Pages28to29
 ((
ut32_t
)0x00004000

	)

129 
	#OB_WRP_Pages30to31
 ((
ut32_t
)0x00008000

	)

130 
	#OB_WRP_Pages32to33
 ((
ut32_t
)0x00010000

	)

131 
	#OB_WRP_Pages34to35
 ((
ut32_t
)0x00020000

	)

132 
	#OB_WRP_Pages36to37
 ((
ut32_t
)0x00040000

	)

133 
	#OB_WRP_Pages38to39
 ((
ut32_t
)0x00080000

	)

134 
	#OB_WRP_Pages40to41
 ((
ut32_t
)0x00100000

	)

135 
	#OB_WRP_Pages42to43
 ((
ut32_t
)0x00200000

	)

136 
	#OB_WRP_Pages44to45
 ((
ut32_t
)0x00400000

	)

137 
	#OB_WRP_Pages46to47
 ((
ut32_t
)0x00800000

	)

138 
	#OB_WRP_Pages48to49
 ((
ut32_t
)0x01000000

	)

139 
	#OB_WRP_Pages50to51
 ((
ut32_t
)0x02000000

	)

140 
	#OB_WRP_Pages52to53
 ((
ut32_t
)0x04000000

	)

141 
	#OB_WRP_Pages54to55
 ((
ut32_t
)0x08000000

	)

142 
	#OB_WRP_Pages56to57
 ((
ut32_t
)0x10000000

	)

143 
	#OB_WRP_Pages58to59
 ((
ut32_t
)0x20000000

	)

144 
	#OB_WRP_Pages60to61
 ((
ut32_t
)0x40000000

	)

145 
	#OB_WRP_Pages62to127
 ((
ut32_t
)0x80000000

	)

147 
	#OB_WRP_APages
 ((
ut32_t
)0xFFFFFFFF

	)

149 
	#IS_OB_WRP
(
PAGE
(((PAGE!0x0000000))

	)

162 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

163 
	#OB_RDP_Lev_1
 ((
ut8_t
)0xBB)

	)

167 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

168 ((
LEVEL
=
OB_RDP_Lev_1
))

	)

178 
	#OB_IWDG_SW
 ((
ut8_t
)0x01

	)

179 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

180 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

190 
	#OB_STOP_NoRST
 ((
ut8_t
)0x02

	)

191 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

192 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

202 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x04

	)

203 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

204 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

213 
	#OB_BOOT1_RESET
 ((
ut8_t
)0x00

	)

214 
	#OB_BOOT1_SET
 ((
ut8_t
)0x10

	)

215 
	#IS_OB_BOOT1
(
BOOT1
(((BOOT1=
OB_BOOT1_RESET
|| ((BOOT1=
OB_BOOT1_SET
))

	)

224 
	#OB_VDDA_ANALOG_ON
 ((
ut8_t
)0x20

	)

225 
	#OB_VDDA_ANALOG_OFF
 ((
ut8_t
)0x00

	)

227 
	#IS_OB_VDDA_ANALOG
(
ANALOG
(((ANALOG=
OB_VDDA_ANALOG_ON
|| ((ANALOG=
OB_VDDA_ANALOG_OFF
))

	)

237 
	#OB_SRAM_PARITY_SET
 ((
ut8_t
)0x00

	)

238 
	#OB_SRAM_PARITY_RESET
 ((
ut8_t
)0x40

	)

240 
	#IS_OB_SRAM_PARITY
(
PARITY
(((PARITY=
OB_SRAM_PARITY_SET
|| ((PARITY=
OB_SRAM_PARITY_RESET
))

	)

250 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

251 
	#FLASH_FLAG_PGERR
 
FLASH_SR_PGERR


	)

252 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

253 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

255 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFC3=0x00000000&& ((FLAG!0x00000000))

	)

257 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_PGERR
) || \

258 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_EOP
))

	)

265 
	#FLASH_ER_PRG_TIMEOUT
 ((
ut32_t
)0x000B0000)

	)

279 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

280 
FLASH_HfCyeAcssCmd
(
FuniڮS
 
NewS
);

281 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

284 
FLASH_Uock
();

285 
FLASH_Lock
();

286 
FLASH_Stus
 
FLASH_EPage
(
ut32_t
 
Page_Addss
);

287 
FLASH_Stus
 
FLASH_EAPages
();

288 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

289 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

292 
FLASH_OB_Uock
();

293 
FLASH_OB_Lock
();

294 
FLASH_OB_Launch
();

295 
FLASH_Stus
 
FLASH_OB_E
();

296 
FLASH_Stus
 
FLASH_OB_EbWRP
(
ut32_t
 
OB_WRP
);

297 
FLASH_Stus
 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

298 
FLASH_Stus
 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

299 
FLASH_Stus
 
FLASH_OB_BOOTCfig
(
ut8_t
 
OB_BOOT1
);

300 
FLASH_Stus
 
FLASH_OB_VDDACfig
(
ut8_t
 
OB_VDDA_ANALOG
);

301 
FLASH_Stus
 
FLASH_OB_SRAMPyCfig
(
ut8_t
 
OB_SRAM_Py
);

302 
FLASH_Stus
 
FLASH_OB_WreUr
(
ut8_t
 
OB_USER
);

303 
FLASH_Stus
 
FLASH_ProgmOiByDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

304 
ut8_t
 
FLASH_OB_GUr
();

305 
ut32_t
 
FLASH_OB_GWRP
();

306 
FgStus
 
FLASH_OB_GRDP
();

309 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

310 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

311 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

312 
FLASH_Stus
 
FLASH_GStus
();

313 
FLASH_Stus
 
FLASH_WaFLaOti
(
ut32_t
 
Timeout
);

315 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STM32F~1.H

30 #ide
__STM32F30x_ADC_H


31 
	#__STM32F30x_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

56 
ut32_t
 
ADC_CtuousCvMode
;

59 
ut32_t
 
ADC_Resuti
;

61 
ut32_t
 
ADC_ExTrigCvEvt
;

64 
ut32_t
 
ADC_ExTrigEvtEdge
;

67 
ut32_t
 
ADC_DaAlign
;

69 
ut32_t
 
ADC_OvrunMode
;

71 
ut32_t
 
ADC_AutoInjMode
;

74 
ut8_t
 
ADC_NbrOfRegChl
;

77 }
	tADC_InTyDef
;

88 
ut32_t
 
ADC_ExTrigInjecCvEvt
;

91 
ut32_t
 
ADC_ExTrigInjecEvtEdge
;

94 
ut8_t
 
ADC_NbrOfInjecChl
;

97 
ut32_t
 
ADC_InjecSequ1
;

98 
ut32_t
 
ADC_InjecSequ2
;

99 
ut32_t
 
ADC_InjecSequ3
;

100 
ut32_t
 
ADC_InjecSequ4
;

101 }
	tADC_InjeedInTyDef
;

108 
ut32_t
 
ADC_Mode
;

111 
ut32_t
 
ADC_Clock
;

114 
ut32_t
 
ADC_DMAAcssMode
;

117 
ut32_t
 
ADC_DMAMode
;

119 
ut8_t
 
ADC_TwoSamgDay
;

122 }
	tADC_CommInTyDef
;

130 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

131 ((
PERIPH
=
ADC2
) || \

132 ((
PERIPH
=
ADC3
) || \

133 ((
PERIPH
=
ADC4
))

	)

135 
	#IS_ADC_DMA_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

136 ((
PERIPH
=
ADC2
) || \

137 ((
PERIPH
=
ADC3
) || \

138 ((
PERIPH
=
ADC4
))

	)

143 
	#ADC_CtuousCvMode_Eb
 ((
ut32_t
)0x00002000

	)

144 
	#ADC_CtuousCvMode_Dib
 ((
ut32_t
)0x00000000

	)

145 
	#IS_ADC_CONVMODE
(
MODE
(((MODE=
ADC_CtuousCvMode_Eb
) || \

146 ((
MODE
=
ADC_CtuousCvMode_Dib
))

	)

153 
	#ADC_OvrunMode_Eb
 ((
ut32_t
)0x00001000

	)

154 
	#ADC_OvrunMode_Dib
 ((
ut32_t
)0x00000000

	)

155 
	#IS_ADC_OVRUNMODE
(
MODE
(((MODE=
ADC_OvrunMode_Eb
) || \

156 ((
MODE
=
ADC_OvrunMode_Dib
))

	)

163 
	#ADC_AutoInjec_Eb
 ((
ut32_t
)0x02000000

	)

164 
	#ADC_AutoInjec_Dib
 ((
ut32_t
)0x00000000

	)

165 
	#IS_ADC_AUTOINJECMODE
(
MODE
(((MODE=
ADC_AutoInjec_Eb
) || \

166 ((
MODE
=
ADC_AutoInjec_Dib
))

	)

173 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000

	)

174 
	#ADC_Resuti_10b
 ((
ut32_t
)0x00000008

	)

175 
	#ADC_Resuti_8b
 ((
ut32_t
)0x00000010

	)

176 
	#ADC_Resuti_6b
 ((
ut32_t
)0x00000018

	)

177 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
) || \

178 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

179 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

180 ((
RESOLUTION
=
ADC_Resuti_6b
))

	)

190 
	#ADC_ExTrigEvtEdge_Ne
 ((
ut16_t
)0x0000

	)

191 
	#ADC_ExTrigEvtEdge_RisgEdge
 ((
ut16_t
)0x0400

	)

192 
	#ADC_ExTrigEvtEdge_FlgEdge
 ((
ut16_t
)0x0800

	)

193 
	#ADC_ExTrigEvtEdge_BhEdge
 ((
ut16_t
)0x0C00

	)

195 
	#IS_EXTERNALTRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigEvtEdge_Ne
) || \

196 ((
EDGE
=
ADC_ExTrigEvtEdge_RisgEdge
) || \

197 ((
EDGE
=
ADC_ExTrigEvtEdge_FlgEdge
) || \

198 ((
EDGE
=
ADC_ExTrigEvtEdge_BhEdge
))

	)

207 
	#ADC_ExTrigInjecEvtEdge_Ne
 ((
ut16_t
)0x0000

	)

208 
	#ADC_ExTrigInjecEvtEdge_RisgEdge
 ((
ut16_t
)0x0040

	)

209 
	#ADC_ExTrigInjecEvtEdge_FlgEdge
 ((
ut16_t
)0x0080

	)

210 
	#ADC_ExTrigInjecEvtEdge_BhEdge
 ((
ut16_t
)0x00C0

	)

212 
	#IS_EXTERNALTRIGINJ_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecEvtEdge_Ne
) || \

213 ((
EDGE
=
ADC_ExTrigInjecEvtEdge_RisgEdge
) || \

214 ((
EDGE
=
ADC_ExTrigInjecEvtEdge_FlgEdge
) || \

215 ((
EDGE
=
ADC_ExTrigInjecEvtEdge_BhEdge
))

	)

220 
	#ADC_ExTrigCvEvt_0
 ((
ut16_t
)0x0000

	)

221 
	#ADC_ExTrigCvEvt_1
 ((
ut16_t
)0x0040

	)

222 
	#ADC_ExTrigCvEvt_2
 ((
ut16_t
)0x0080

	)

223 
	#ADC_ExTrigCvEvt_3
 ((
ut16_t
)0x00C0

	)

224 
	#ADC_ExTrigCvEvt_4
 ((
ut16_t
)0x0100

	)

225 
	#ADC_ExTrigCvEvt_5
 ((
ut16_t
)0x0140

	)

226 
	#ADC_ExTrigCvEvt_6
 ((
ut16_t
)0x0180

	)

227 
	#ADC_ExTrigCvEvt_7
 ((
ut16_t
)0x01C0

	)

228 
	#ADC_ExTrigCvEvt_8
 ((
ut16_t
)0x0200

	)

229 
	#ADC_ExTrigCvEvt_9
 ((
ut16_t
)0x0240

	)

230 
	#ADC_ExTrigCvEvt_10
 ((
ut16_t
)0x0280

	)

231 
	#ADC_ExTrigCvEvt_11
 ((
ut16_t
)0x02C0

	)

232 
	#ADC_ExTrigCvEvt_12
 ((
ut16_t
)0x0300

	)

233 
	#ADC_ExTrigCvEvt_13
 ((
ut16_t
)0x0340

	)

234 
	#ADC_ExTrigCvEvt_14
 ((
ut16_t
)0x0380

	)

235 
	#ADC_ExTrigCvEvt_15
 ((
ut16_t
)0x03C0

	)

237 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCvEvt_0
) || \

238 ((
REGTRIG
=
ADC_ExTrigCvEvt_1
) || \

239 ((
REGTRIG
=
ADC_ExTrigCvEvt_2
) || \

240 ((
REGTRIG
=
ADC_ExTrigCvEvt_3
) || \

241 ((
REGTRIG
=
ADC_ExTrigCvEvt_4
) || \

242 ((
REGTRIG
=
ADC_ExTrigCvEvt_5
) || \

243 ((
REGTRIG
=
ADC_ExTrigCvEvt_6
) || \

244 ((
REGTRIG
=
ADC_ExTrigCvEvt_7
) || \

245 ((
REGTRIG
=
ADC_ExTrigCvEvt_8
) || \

246 ((
REGTRIG
=
ADC_ExTrigCvEvt_9
) || \

247 ((
REGTRIG
=
ADC_ExTrigCvEvt_10
) || \

248 ((
REGTRIG
=
ADC_ExTrigCvEvt_11
) || \

249 ((
REGTRIG
=
ADC_ExTrigCvEvt_12
) || \

250 ((
REGTRIG
=
ADC_ExTrigCvEvt_13
) || \

251 ((
REGTRIG
=
ADC_ExTrigCvEvt_14
) || \

252 ((
REGTRIG
=
ADC_ExTrigCvEvt_15
))

	)

262 
	#ADC_ExTrigInjecCvEvt_0
 ((
ut16_t
)0x0000

	)

263 
	#ADC_ExTrigInjecCvEvt_1
 ((
ut16_t
)0x0004

	)

264 
	#ADC_ExTrigInjecCvEvt_2
 ((
ut16_t
)0x0008

	)

265 
	#ADC_ExTrigInjecCvEvt_3
 ((
ut16_t
)0x000C

	)

266 
	#ADC_ExTrigInjecCvEvt_4
 ((
ut16_t
)0x0010

	)

267 
	#ADC_ExTrigInjecCvEvt_5
 ((
ut16_t
)0x0014

	)

268 
	#ADC_ExTrigInjecCvEvt_6
 ((
ut16_t
)0x0018

	)

269 
	#ADC_ExTrigInjecCvEvt_7
 ((
ut16_t
)0x001C

	)

270 
	#ADC_ExTrigInjecCvEvt_8
 ((
ut16_t
)0x0020

	)

271 
	#ADC_ExTrigInjecCvEvt_9
 ((
ut16_t
)0x0024

	)

272 
	#ADC_ExTrigInjecCvEvt_10
 ((
ut16_t
)0x0028

	)

273 
	#ADC_ExTrigInjecCvEvt_11
 ((
ut16_t
)0x002C

	)

274 
	#ADC_ExTrigInjecCvEvt_12
 ((
ut16_t
)0x0030

	)

275 
	#ADC_ExTrigInjecCvEvt_13
 ((
ut16_t
)0x0034

	)

276 
	#ADC_ExTrigInjecCvEvt_14
 ((
ut16_t
)0x0038

	)

277 
	#ADC_ExTrigInjecCvEvt_15
 ((
ut16_t
)0x003C

	)

279 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCvEvt_0
) || \

280 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_1
) || \

281 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_2
) || \

282 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_3
) || \

283 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_4
) || \

284 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_5
) || \

285 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_6
) || \

286 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_7
) || \

287 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_8
) || \

288 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_9
) || \

289 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_10
) || \

290 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_11
) || \

291 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_12
) || \

292 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_13
) || \

293 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_14
) || \

294 ((
INJTRIG
=
ADC_ExTrigInjecCvEvt_15
))

	)

302 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000

	)

303 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000020

	)

304 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

305 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

314 
	#ADC_Chl_1
 ((
ut8_t
)0x01

	)

315 
	#ADC_Chl_2
 ((
ut8_t
)0x02

	)

316 
	#ADC_Chl_3
 ((
ut8_t
)0x03

	)

317 
	#ADC_Chl_4
 ((
ut8_t
)0x04

	)

318 
	#ADC_Chl_5
 ((
ut8_t
)0x05

	)

319 
	#ADC_Chl_6
 ((
ut8_t
)0x06

	)

320 
	#ADC_Chl_7
 ((
ut8_t
)0x07

	)

321 
	#ADC_Chl_8
 ((
ut8_t
)0x08

	)

322 
	#ADC_Chl_9
 ((
ut8_t
)0x09

	)

323 
	#ADC_Chl_10
 ((
ut8_t
)0x0A

	)

324 
	#ADC_Chl_11
 ((
ut8_t
)0x0B

	)

325 
	#ADC_Chl_12
 ((
ut8_t
)0x0C

	)

326 
	#ADC_Chl_13
 ((
ut8_t
)0x0D

	)

327 
	#ADC_Chl_14
 ((
ut8_t
)0x0E

	)

328 
	#ADC_Chl_15
 ((
ut8_t
)0x0F

	)

329 
	#ADC_Chl_16
 ((
ut8_t
)0x10

	)

330 
	#ADC_Chl_17
 ((
ut8_t
)0x11

	)

331 
	#ADC_Chl_18
 ((
ut8_t
)0x12

	)

333 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

334 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_18
)

	)

335 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_17
)

	)

337 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_1
) || \

338 ((
CHANNEL
=
ADC_Chl_2
) || \

339 ((
CHANNEL
=
ADC_Chl_3
) || \

340 ((
CHANNEL
=
ADC_Chl_4
) || \

341 ((
CHANNEL
=
ADC_Chl_5
) || \

342 ((
CHANNEL
=
ADC_Chl_6
) || \

343 ((
CHANNEL
=
ADC_Chl_7
) || \

344 ((
CHANNEL
=
ADC_Chl_8
) || \

345 ((
CHANNEL
=
ADC_Chl_9
) || \

346 ((
CHANNEL
=
ADC_Chl_10
) || \

347 ((
CHANNEL
=
ADC_Chl_11
) || \

348 ((
CHANNEL
=
ADC_Chl_12
) || \

349 ((
CHANNEL
=
ADC_Chl_13
) || \

350 ((
CHANNEL
=
ADC_Chl_14
) || \

351 ((
CHANNEL
=
ADC_Chl_15
) || \

352 ((
CHANNEL
=
ADC_Chl_16
) || \

353 ((
CHANNEL
=
ADC_Chl_17
) || \

354 ((
CHANNEL
=
ADC_Chl_18
))

	)

355 
	#IS_ADC_DIFFCHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_1
) || \

356 ((
CHANNEL
=
ADC_Chl_2
) || \

357 ((
CHANNEL
=
ADC_Chl_3
) || \

358 ((
CHANNEL
=
ADC_Chl_4
) || \

359 ((
CHANNEL
=
ADC_Chl_5
) || \

360 ((
CHANNEL
=
ADC_Chl_6
) || \

361 ((
CHANNEL
=
ADC_Chl_7
) || \

362 ((
CHANNEL
=
ADC_Chl_8
) || \

363 ((
CHANNEL
=
ADC_Chl_9
) || \

364 ((
CHANNEL
=
ADC_Chl_10
) || \

365 ((
CHANNEL
=
ADC_Chl_11
) || \

366 ((
CHANNEL
=
ADC_Chl_12
) || \

367 ((
CHANNEL
=
ADC_Chl_13
) || \

368 ((
CHANNEL
=
ADC_Chl_14
))

	)

376 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000

	)

377 
	#ADC_Mode_CombRegSimulInjSimul
 ((
ut32_t
)0x00000001

	)

378 
	#ADC_Mode_CombRegSimulATrig
 ((
ut32_t
)0x00000002

	)

379 
	#ADC_Mode_InjSimul
 ((
ut32_t
)0x00000005

	)

380 
	#ADC_Mode_RegSimul
 ((
ut32_t
)0x00000006

	)

381 
	#ADC_Mode_Iave
 ((
ut32_t
)0x00000007

	)

382 
	#ADC_Mode_ATrig
 ((
ut32_t
)0x00000009

	)

384 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
) || \

385 ((
MODE
=
ADC_Mode_CombRegSimulInjSimul
) || \

386 ((
MODE
=
ADC_Mode_CombRegSimulATrig
) || \

387 ((
MODE
=
ADC_Mode_InjSimul
) || \

388 ((
MODE
=
ADC_Mode_RegSimul
) || \

389 ((
MODE
=
ADC_Mode_Iave
) || \

390 ((
MODE
=
ADC_Mode_ATrig
))

	)

399 
	#ADC_Clock_AsynClkMode
 ((
ut32_t
)0x00000000

	)

400 
	#ADC_Clock_SynClkModeDiv1
 ((
ut32_t
)0x00010000

	)

401 
	#ADC_Clock_SynClkModeDiv2
 ((
ut32_t
)0x00020000

	)

402 
	#ADC_Clock_SynClkModeDiv4
 ((
ut32_t
)0x00030000

	)

403 
	#IS_ADC_CLOCKMODE
(
CLOCK
(((CLOCK=
ADC_Clock_AsynClkMode
) ||\

404 ((
CLOCK
=
ADC_Clock_SynClkModeDiv1
) ||\

405 ((
CLOCK
=
ADC_Clock_SynClkModeDiv2
)||\

406 ((
CLOCK
=
ADC_Clock_SynClkModeDiv4
))

	)

413 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

414 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00008000

	)

415 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x0000C000

	)

416 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
) || \

417 ((
MODE
=
ADC_DMAAcssMode_1
) || \

418 ((
MODE
=
ADC_DMAAcssMode_2
))

	)

427 
	#ADC_SameTime_1Cyes5
 ((
ut8_t
)0x00

	)

428 
	#ADC_SameTime_2Cyes5
 ((
ut8_t
)0x01

	)

429 
	#ADC_SameTime_4Cyes5
 ((
ut8_t
)0x02

	)

430 
	#ADC_SameTime_7Cyes5
 ((
ut8_t
)0x03

	)

431 
	#ADC_SameTime_19Cyes5
 ((
ut8_t
)0x04

	)

432 
	#ADC_SameTime_61Cyes5
 ((
ut8_t
)0x05

	)

433 
	#ADC_SameTime_181Cyes5
 ((
ut8_t
)0x06

	)

434 
	#ADC_SameTime_601Cyes5
 ((
ut8_t
)0x07

	)

435 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_1Cyes5
) || \

436 ((
TIME
=
ADC_SameTime_2Cyes5
) || \

437 ((
TIME
=
ADC_SameTime_4Cyes5
) || \

438 ((
TIME
=
ADC_SameTime_7Cyes5
) || \

439 ((
TIME
=
ADC_SameTime_19Cyes5
) || \

440 ((
TIME
=
ADC_SameTime_61Cyes5
) || \

441 ((
TIME
=
ADC_SameTime_181Cyes5
) || \

442 ((
TIME
=
ADC_SameTime_601Cyes5
))

	)

451 
	#ADC_InjeedChl_1
 
ADC_Chl_1


	)

452 
	#ADC_InjeedChl_2
 
ADC_Chl_2


	)

453 
	#ADC_InjeedChl_3
 
ADC_Chl_3


	)

454 
	#ADC_InjeedChl_4
 
ADC_Chl_4


	)

455 
	#ADC_InjeedChl_5
 
ADC_Chl_5


	)

456 
	#ADC_InjeedChl_6
 
ADC_Chl_6


	)

457 
	#ADC_InjeedChl_7
 
ADC_Chl_7


	)

458 
	#ADC_InjeedChl_8
 
ADC_Chl_8


	)

459 
	#ADC_InjeedChl_9
 
ADC_Chl_9


	)

460 
	#ADC_InjeedChl_10
 
ADC_Chl_10


	)

461 
	#ADC_InjeedChl_11
 
ADC_Chl_11


	)

462 
	#ADC_InjeedChl_12
 
ADC_Chl_12


	)

463 
	#ADC_InjeedChl_13
 
ADC_Chl_13


	)

464 
	#ADC_InjeedChl_14
 
ADC_Chl_14


	)

465 
	#ADC_InjeedChl_15
 
ADC_Chl_15


	)

466 
	#ADC_InjeedChl_16
 
ADC_Chl_16


	)

467 
	#ADC_InjeedChl_17
 
ADC_Chl_17


	)

468 
	#ADC_InjeedChl_18
 
ADC_Chl_18


	)

470 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
) || \

471 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

472 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

473 ((
CHANNEL
=
ADC_InjeedChl_4
) ||\

474 ((
CHANNEL
=
ADC_InjeedChl_5
) ||\

475 ((
CHANNEL
=
ADC_InjeedChl_6
) ||\

476 ((
CHANNEL
=
ADC_InjeedChl_7
) ||\

477 ((
CHANNEL
=
ADC_InjeedChl_8
) ||\

478 ((
CHANNEL
=
ADC_InjeedChl_9
) ||\

479 ((
CHANNEL
=
ADC_InjeedChl_10
) ||\

480 ((
CHANNEL
=
ADC_InjeedChl_11
) ||\

481 ((
CHANNEL
=
ADC_InjeedChl_12
) ||\

482 ((
CHANNEL
=
ADC_InjeedChl_13
) ||\

483 ((
CHANNEL
=
ADC_InjeedChl_14
) ||\

484 ((
CHANNEL
=
ADC_InjeedChl_15
) ||\

485 ((
CHANNEL
=
ADC_InjeedChl_16
) ||\

486 ((
CHANNEL
=
ADC_InjeedChl_17
) ||\

487 ((
CHANNEL
=
ADC_InjeedChl_18
))

	)

496 
	#ADC_InjeedSequ_1
 
ADC_Chl_1


	)

497 
	#ADC_InjeedSequ_2
 
ADC_Chl_2


	)

498 
	#ADC_InjeedSequ_3
 
ADC_Chl_3


	)

499 
	#ADC_InjeedSequ_4
 
ADC_Chl_4


	)

500 
	#IS_ADC_INJECTED_SEQUENCE
(
SEQUENCE
(((SEQUENCE=
ADC_InjeedSequ_1
) || \

501 ((
SEQUENCE
=
ADC_InjeedSequ_2
) || \

502 ((
SEQUENCE
=
ADC_InjeedSequ_3
) || \

503 ((
SEQUENCE
=
ADC_InjeedSequ_4
))

	)

512 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00C00000

	)

513 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x01400000

	)

514 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x01C00000

	)

515 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000

	)

516 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x01000000

	)

517 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x01800000

	)

518 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000

	)

520 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
) || \

521 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

522 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

523 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

524 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

525 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

526 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

	)

534 
	#ADC_CibtiMode_Sg
 ((
ut32_t
)0x00000000

	)

535 
	#ADC_CibtiMode_Difl
 ((
ut32_t
)0x40000000

	)

537 
	#IS_ADC_CALIBRATION_MODE
(
MODE
(((MODE=
ADC_CibtiMode_Sg
||((MODE=
ADC_CibtiMode_Difl
))

	)

546 
	#ADC_DMAMode_OSh
 ((
ut32_t
)0x00000000

	)

547 
	#ADC_DMAMode_Ccur
 ((
ut32_t
)0x00000002

	)

549 
	#IS_ADC_DMA_MODE
(
MODE
(((MODE=
ADC_DMAMode_OSh
|| ((MODE=
ADC_DMAMode_Ccur
))

	)

558 
	#ADC_IT_RDY
 ((
ut16_t
)0x0001

	)

559 
	#ADC_IT_EOSMP
 ((
ut16_t
)0x0002

	)

560 
	#ADC_IT_EOC
 ((
ut16_t
)0x0004

	)

561 
	#ADC_IT_EOS
 ((
ut16_t
)0x0008

	)

562 
	#ADC_IT_OVR
 ((
ut16_t
)0x0010

	)

563 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0020

	)

564 
	#ADC_IT_JEOS
 ((
ut16_t
)0x0040

	)

565 
	#ADC_IT_AWD1
 ((
ut16_t
)0x0080

	)

566 
	#ADC_IT_AWD2
 ((
ut16_t
)0x0100

	)

567 
	#ADC_IT_AWD3
 ((
ut16_t
)0x0200

	)

568 
	#ADC_IT_JQOVF
 ((
ut16_t
)0x0400

	)

571 
	#IS_ADC_IT
(
IT
((((IT& (
ut16_t
)0xF800=0x0000&& ((IT!0x0000))

	)

573 
	#IS_ADC_GET_IT
(
IT
(((IT=
ADC_IT_RDY
|| ((IT=
ADC_IT_EOSMP
) || \

574 ((
IT
=
ADC_IT_EOC
|| ((IT=
ADC_IT_EOS
) || \

575 ((
IT
=
ADC_IT_OVR
|| ((IT=
ADC_IT_EOS
) || \

576 ((
IT
=
ADC_IT_JEOS
|| ((IT=
ADC_IT_AWD1
) || \

577 ((
IT
=
ADC_IT_AWD2
|| ((IT=
ADC_IT_AWD3
) || \

578 ((
IT
=
ADC_IT_JQOVF
))

	)

587 
	#ADC_FLAG_RDY
 ((
ut16_t
)0x0001

	)

588 
	#ADC_FLAG_EOSMP
 ((
ut16_t
)0x0002

	)

589 
	#ADC_FLAG_EOC
 ((
ut16_t
)0x0004

	)

590 
	#ADC_FLAG_EOS
 ((
ut16_t
)0x0008

	)

591 
	#ADC_FLAG_OVR
 ((
ut16_t
)0x0010

	)

592 
	#ADC_FLAG_JEOC
 ((
ut16_t
)0x0020

	)

593 
	#ADC_FLAG_JEOS
 ((
ut16_t
)0x0040

	)

594 
	#ADC_FLAG_AWD1
 ((
ut16_t
)0x0080

	)

595 
	#ADC_FLAG_AWD2
 ((
ut16_t
)0x0100

	)

596 
	#ADC_FLAG_AWD3
 ((
ut16_t
)0x0200

	)

597 
	#ADC_FLAG_JQOVF
 ((
ut16_t
)0x0400

	)

599 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xF800=0x0000&& ((FLAG!0x0000))

	)

600 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_RDY
|| ((FLAG=
ADC_FLAG_EOSMP
) || \

601 ((
FLAG
=
ADC_FLAG_EOC
|| ((FLAG=
ADC_FLAG_EOS
) || \

602 ((
FLAG
=
ADC_FLAG_OVR
|| ((FLAG=
ADC_FLAG_JEOC
) || \

603 ((
FLAG
=
ADC_FLAG_JEOS
|| ((FLAG=
ADC_FLAG_AWD1
) || \

604 ((
FLAG
=
ADC_FLAG_AWD2
|| ((FLAG=
ADC_FLAG_AWD3
) || \

605 ((
FLAG
=
ADC_FLAG_JQOVF
))

	)

614 
	#ADC_FLAG_MSTRDY
 ((
ut32_t
)0x00000001

	)

615 
	#ADC_FLAG_MSTEOSMP
 ((
ut32_t
)0x00000002

	)

616 
	#ADC_FLAG_MSTEOC
 ((
ut32_t
)0x00000004

	)

617 
	#ADC_FLAG_MSTEOS
 ((
ut32_t
)0x00000008

	)

618 
	#ADC_FLAG_MSTOVR
 ((
ut32_t
)0x00000010

	)

619 
	#ADC_FLAG_MSTJEOC
 ((
ut32_t
)0x00000020

	)

620 
	#ADC_FLAG_MSTJEOS
 ((
ut32_t
)0x00000040

	)

621 
	#ADC_FLAG_MSTAWD1
 ((
ut32_t
)0x00000080

	)

622 
	#ADC_FLAG_MSTAWD2
 ((
ut32_t
)0x00000100

	)

623 
	#ADC_FLAG_MSTAWD3
 ((
ut32_t
)0x00000200

	)

624 
	#ADC_FLAG_MSTJQOVF
 ((
ut32_t
)0x00000400

	)

626 
	#ADC_FLAG_SLVRDY
 ((
ut32_t
)0x00010000

	)

627 
	#ADC_FLAG_SLVEOSMP
 ((
ut32_t
)0x00020000

	)

628 
	#ADC_FLAG_SLVEOC
 ((
ut32_t
)0x00040000

	)

629 
	#ADC_FLAG_SLVEOS
 ((
ut32_t
)0x00080000

	)

630 
	#ADC_FLAG_SLVOVR
 ((
ut32_t
)0x00100000

	)

631 
	#ADC_FLAG_SLVJEOC
 ((
ut32_t
)0x00200000

	)

632 
	#ADC_FLAG_SLVJEOS
 ((
ut32_t
)0x00400000

	)

633 
	#ADC_FLAG_SLVAWD1
 ((
ut32_t
)0x00800000

	)

634 
	#ADC_FLAG_SLVAWD2
 ((
ut32_t
)0x01000000

	)

635 
	#ADC_FLAG_SLVAWD3
 ((
ut32_t
)0x02000000

	)

636 
	#ADC_FLAG_SLVJQOVF
 ((
ut32_t
)0x04000000

	)

638 
	#IS_ADC_CLEAR_COMMONFLAG
(
FLAG
((((FLAG& (
ut32_t
)0xF800F800=0x0000&& ((FLAG!0x00000000))

	)

639 
	#IS_ADC_GET_COMMONFLAG
(
FLAG
(((FLAG=
ADC_FLAG_MSTRDY
|| ((FLAG=
ADC_FLAG_MSTEOSMP
) || \

640 ((
FLAG
=
ADC_FLAG_MSTEOC
|| ((FLAG=
ADC_FLAG_MSTEOS
) || \

641 ((
FLAG
=
ADC_FLAG_MSTOVR
|| ((FLAG=
ADC_FLAG_MSTEOS
) || \

642 ((
FLAG
=
ADC_FLAG_MSTJEOS
|| ((FLAG=
ADC_FLAG_MSTAWD1
) || \

643 ((
FLAG
=
ADC_FLAG_MSTAWD2
|| ((FLAG=
ADC_FLAG_MSTAWD3
) || \

644 ((
FLAG
=
ADC_FLAG_MSTJQOVF
) || \

645 ((
FLAG
=
ADC_FLAG_SLVRDY
|| ((FLAG=
ADC_FLAG_SLVEOSMP
) || \

646 ((
FLAG
=
ADC_FLAG_SLVEOC
|| ((FLAG=
ADC_FLAG_SLVEOS
) || \

647 ((
FLAG
=
ADC_FLAG_SLVOVR
|| ((FLAG=
ADC_FLAG_SLVEOS
) || \

648 ((
FLAG
=
ADC_FLAG_SLVJEOS
|| ((FLAG=
ADC_FLAG_SLVAWD1
) || \

649 ((
FLAG
=
ADC_FLAG_SLVAWD2
|| ((FLAG=
ADC_FLAG_SLVAWD3
) || \

650 ((
FLAG
=
ADC_FLAG_SLVJQOVF
))

	)

659 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

669 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

679 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

690 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

699 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

708 
	#IS_ADC_TWOSAMPLING_DELAY
(
DELAY
(((DELAY<0xF))

	)

722 
ADC_DeIn
(
ADC_TyDef
* 
ADCx
);

725 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

726 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

727 
ADC_InjeedIn
(
ADC_TyDef
* 
ADCx
, 
ADC_InjeedInTyDef
* 
ADC_InjeedInSu
);

728 
ADC_InjeedSuIn
(
ADC_InjeedInTyDef
* 
ADC_InjeedInSu
);

729 
ADC_CommIn
(
ADC_TyDef
* 
ADCx
, 
ADC_CommInTyDef
* 
ADC_CommInSu
);

730 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

732 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

733 
ADC_SCibti
(
ADC_TyDef
* 
ADCx
);

734 
ut32_t
 
ADC_GCibtiVue
(
ADC_TyDef
* 
ADCx
);

735 
ADC_SCibtiVue
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_Cibti
);

736 
ADC_SeCibtiMode
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_CibtiMode
);

737 
FgStus
 
ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
);

738 
ADC_DibCmd
(
ADC_TyDef
* 
ADCx
);

739 
FgStus
 
ADC_GDibCmdStus
(
ADC_TyDef
* 
ADCx
);

740 
ADC_VޏgeRegutCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

741 
ADC_SeDiflMode
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
FuniڮS
 
NewS
);

742 
ADC_SeQueueOfCڋxtMode
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

743 
ADC_AutoDayCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

746 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

747 
ADC_AlogWchdog1ThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
, ut16_
LowThshd
);

748 
ADC_AlogWchdog2ThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
HighThshd
, ut8_
LowThshd
);

749 
ADC_AlogWchdog3ThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
HighThshd
, ut8_
LowThshd
);

750 
ADC_AlogWchdog1SgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

751 
ADC_AlogWchdog2SgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

752 
ADC_AlogWchdog3SgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

755 
ADC_TempSsCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

756 
ADC_VftCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

757 
ADC_VbCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

760 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

761 
ADC_RegurChlSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
SequrLgth
);

762 
ADC_ExTriggCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_ExTrigCvEvt
, ut16_
ADC_ExTrigEvtEdge
);

764 
ADC_SCvsi
(
ADC_TyDef
* 
ADCx
);

765 
FgStus
 
ADC_GSCvsiStus
(
ADC_TyDef
* 
ADCx
);

766 
ADC_StCvsi
(
ADC_TyDef
* 
ADCx
);

767 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

768 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

769 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

770 
ut32_t
 
ADC_GDuModeCvsiVue
(
ADC_TyDef
* 
ADCx
);

772 
ADC_SChlOfft1
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
ut16_t
 
Offt
);

773 
ADC_SChlOfft2
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
ut16_t
 
Offt
);

774 
ADC_SChlOfft3
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
ut16_t
 
Offt
);

775 
ADC_SChlOfft4
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
ut16_t
 
Offt
);

777 
ADC_ChlOfft1Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

778 
ADC_ChlOfft2Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

779 
ADC_ChlOfft3Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

780 
ADC_ChlOfft4Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

783 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

784 
ADC_DMACfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_DMAMode
);

787 
ADC_InjeedChlSameTimeCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, ut8_
ADC_SameTime
);

788 
ADC_SInjeedCvsi
(
ADC_TyDef
* 
ADCx
);

789 
FgStus
 
ADC_GSInjeedCvsiStus
(
ADC_TyDef
* 
ADCx
);

790 
ADC_StInjeedCvsi
(
ADC_TyDef
* 
ADCx
);

791 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

792 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

793 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

796 
FgStus
 
ADC_GCommFgStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
);

797 
ADC_CˬCommFg
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
);

800 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

801 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
);

802 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
);

803 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
);

804 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
);

806 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STM32F~2.H

30 #ide
__STM32F30x_CAN_H


31 
	#__STM32F30x_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
))

	)

57 
ut16_t
 
CAN_Psr
;

60 
ut8_t
 
CAN_Mode
;

63 
ut8_t
 
CAN_SJW
;

68 
ut8_t
 
CAN_BS1
;

72 
ut8_t
 
CAN_BS2
;

75 
FuniڮS
 
CAN_TTCM
;

78 
FuniڮS
 
CAN_ABOM
;

81 
FuniڮS
 
CAN_AWUM
;

84 
FuniڮS
 
CAN_NART
;

87 
FuniڮS
 
CAN_RFLM
;

90 
FuniڮS
 
CAN_TXFP
;

92 } 
	tCAN_InTyDef
;

99 
ut16_t
 
CAN_FrIdHigh
;

103 
ut16_t
 
CAN_FrIdLow
;

107 
ut16_t
 
CAN_FrMaskIdHigh
;

112 
ut16_t
 
CAN_FrMaskIdLow
;

117 
ut16_t
 
CAN_FrFIFOAssignmt
;

120 
ut8_t
 
CAN_FrNumb
;

122 
ut8_t
 
CAN_FrMode
;

125 
ut8_t
 
CAN_FrS
;

128 
FuniڮS
 
CAN_FrAivi
;

130 } 
	tCAN_FrInTyDef
;

137 
ut32_t
 
StdId
;

140 
ut32_t
 
ExtId
;

143 
ut8_t
 
IDE
;

147 
ut8_t
 
RTR
;

151 
ut8_t
 
DLC
;

155 
ut8_t
 
Da
[8];

157 } 
	tCTxMsg
;

164 
ut32_t
 
StdId
;

167 
ut32_t
 
ExtId
;

170 
ut8_t
 
IDE
;

174 
ut8_t
 
RTR
;

178 
ut8_t
 
DLC
;

181 
ut8_t
 
Da
[8];

184 
ut8_t
 
FMI
;

187 } 
	tCRxMsg
;

199 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

200 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

204 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

205 
	#CANINITOK
 
CAN_InStus_Sucss


	)

214 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

215 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

216 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

217 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

219 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

220 ((
MODE
=
CAN_Mode_LoBack
)|| \

221 ((
MODE
=
CAN_Mode_St
) || \

222 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

232 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

233 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

234 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

237 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

238 ((
MODE
=
CAN_OtgMode_Nm
)|| \

239 ((
MODE
=
CAN_OtgMode_S˕
))

	)

249 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

250 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

258 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

259 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

260 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

261 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

263 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

264 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

272 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

273 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

274 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

275 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

276 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

277 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

278 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

279 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

280 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

281 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

282 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

283 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

284 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

285 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

286 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

287 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

289 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

297 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

298 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

299 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

300 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

301 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

302 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

303 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

304 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

306 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

314 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

322 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

330 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

331 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

333 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

334 ((
MODE
=
CAN_FrMode_IdLi
))

	)

342 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

343 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

345 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

346 ((
SCALE
=
CAN_FrS_32b
))

	)

354 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

355 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

356 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

357 ((
FIFO
=
CAN_FrFIFO1
))

	)

360 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

361 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

369 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

377 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

378 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

379 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

380 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

388 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

389 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

390 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

391 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

394 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

395 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

403 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

404 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

405 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

408 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

409 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

417 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

418 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

419 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

420 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

423 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

424 
	#CANTXOK
 
CAN_TxStus_Ok


	)

425 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

426 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

434 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

435 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

437 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

445 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

446 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

449 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

450 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

458 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

459 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

462 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

463 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

472 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

473 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

474 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

475 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

476 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

477 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

478 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

479 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

493 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

494 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

495 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

498 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

499 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

500 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

501 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

502 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

503 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

506 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

507 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

512 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

513 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

514 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

515 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

517 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

518 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

519 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

520 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

521 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

522 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

523 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

524 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

526 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

527 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

528 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

529 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

530 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

539 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

542 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

543 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

544 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

545 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

546 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

547 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

550 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

551 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

554 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

555 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

556 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

557 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

558 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

561 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

562 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

566 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

567 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

568 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

569 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

570 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

571 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

572 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

574 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

575 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

576 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

577 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

578 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

579 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

592 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

595 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

596 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

597 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

598 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

599 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

600 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

603 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

604 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

605 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

608 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

609 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

610 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

613 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

614 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

615 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

618 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

619 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

620 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

623 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

624 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

625 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

626 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

627 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

629 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STM32F~3.H

30 #ide
__STM32F30x_COMP_H


31 
	#__STM32F30x_COMP_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

57 
ut32_t
 
COMP_InvtgIut
;

60 
ut32_t
 
COMP_NInvtgIut
;

63 
ut32_t
 
COMP_Ouut
;

66 
ut32_t
 
COMP_BnkgSr
;

69 
ut32_t
 
COMP_OuutP
;

72 
ut32_t
 
COMP_Hyesis
;

75 
ut32_t
 
COMP_Mode
;

79 }
	tCOMP_InTyDef
;

91 
	#COMP_Sei_COMP1
 ((
ut32_t
)0x00000000

	)

92 
	#COMP_Sei_COMP2
 ((
ut32_t
)0x00000004

	)

93 
	#COMP_Sei_COMP3
 ((
ut32_t
)0x00000008

	)

94 
	#COMP_Sei_COMP4
 ((
ut32_t
)0x0000000C

	)

95 
	#COMP_Sei_COMP5
 ((
ut32_t
)0x00000010

	)

96 
	#COMP_Sei_COMP6
 ((
ut32_t
)0x00000014

	)

97 
	#COMP_Sei_COMP7
 ((
ut32_t
)0x00000018

	)

99 
	#IS_COMP_ALL_PERIPH
(
PERIPH
(((PERIPH=
COMP_Sei_COMP1
) || \

100 ((
PERIPH
=
COMP_Sei_COMP2
) || \

101 ((
PERIPH
=
COMP_Sei_COMP3
) || \

102 ((
PERIPH
=
COMP_Sei_COMP4
) || \

103 ((
PERIPH
=
COMP_Sei_COMP5
) || \

104 ((
PERIPH
=
COMP_Sei_COMP6
) || \

105 ((
PERIPH
=
COMP_Sei_COMP7
))

	)

115 
	#COMP_InvtgIut_1_4VREFINT
 ((
ut32_t
)0x00000000

	)

116 
	#COMP_InvtgIut_1_2VREFINT
 
COMP_CSR_COMPxINSEL_0


	)

117 
	#COMP_InvtgIut_3_4VREFINT
 
COMP_CSR_COMPxINSEL_1


	)

118 
	#COMP_InvtgIut_VREFINT
 ((
ut32_t
)0x00000030

	)

119 
	#COMP_InvtgIut_DAC1
 
COMP_CSR_COMPxINSEL_2


	)

120 
	#COMP_InvtgIut_DAC2
 ((
ut32_t
)0x00000050

	)

121 
	#COMP_InvtgIut_IO1
 ((
ut32_t
)0x00000060

	)

125 
	#COMP_InvtgIut_IO2
 
COMP_CSR_COMPxINSEL


	)

128 
	#IS_COMP_INVERTING_INPUT
(
INPUT
(((INPUT=
COMP_InvtgIut_1_4VREFINT
) || \

129 ((
INPUT
=
COMP_InvtgIut_1_2VREFINT
) || \

130 ((
INPUT
=
COMP_InvtgIut_3_4VREFINT
) || \

131 ((
INPUT
=
COMP_InvtgIut_VREFINT
) || \

132 ((
INPUT
=
COMP_InvtgIut_DAC1
) || \

133 ((
INPUT
=
COMP_InvtgIut_DAC2
) || \

134 ((
INPUT
=
COMP_InvtgIut_IO1
) || \

135 ((
INPUT
=
COMP_InvtgIut_IO2
))

	)

144 
	#COMP_NInvtgIut_IO1
 ((
ut32_t
)0x00000000

	)

148 
	#COMP_NInvtgIut_IO2
 
COMP_CSR_COMPxNONINSEL


	)

151 
	#IS_COMP_NONINVERTING_INPUT
(
INPUT
(((INPUT=
COMP_NInvtgIut_IO1
) || \

152 ((
INPUT
=
COMP_NInvtgIut_IO2
))

	)

161 
	#COMP_Ouut_Ne
 ((
ut32_t
)0x00000000

	)

164 
	#COMP_Ouut_TIM1BKIN
 
COMP_CSR_COMPxOUTSEL_0


	)

165 
	#COMP_Ouut_TIM1BKIN2
 ((
ut32_t
)0x00000800

	)

166 
	#COMP_Ouut_TIM8BKIN
 ((
ut32_t
)0x00000C00

	)

167 
	#COMP_Ouut_TIM8BKIN2
 ((
ut32_t
)0x00001000

	)

168 
	#COMP_Ouut_TIM1BKIN2_TIM8BKIN2
 ((
ut32_t
)0x00001400

	)

171 
	#COMP_Ouut_TIM1OCREFCLR
 ((
ut32_t
)0x00001800

	)

172 
	#COMP_Ouut_TIM1IC1
 ((
ut32_t
)0x00001C00

	)

173 
	#COMP_Ouut_TIM2IC4
 ((
ut32_t
)0x00002000

	)

174 
	#COMP_Ouut_TIM2OCREFCLR
 ((
ut32_t
)0x00002400

	)

175 
	#COMP_Ouut_TIM3IC1
 ((
ut32_t
)0x00002800

	)

176 
	#COMP_Ouut_TIM3OCREFCLR
 ((
ut32_t
)0x00002C00

	)

179 
	#COMP_Ouut_TIM4IC1
 ((
ut32_t
)0x00001C00

	)

180 
	#COMP_Ouut_TIM3IC2
 ((
ut32_t
)0x00002000

	)

181 
	#COMP_Ouut_TIM15IC1
 ((
ut32_t
)0x00002800

	)

182 
	#COMP_Ouut_TIM15BKIN
 ((
ut32_t
)0x00002C00

	)

185 
	#COMP_Ouut_TIM3IC3
 ((
ut32_t
)0x00001800

	)

186 
	#COMP_Ouut_TIM8OCREFCLR
 ((
ut32_t
)0x00001C00

	)

187 
	#COMP_Ouut_TIM15IC2
 ((
ut32_t
)0x00002000

	)

188 
	#COMP_Ouut_TIM4IC2
 ((
ut32_t
)0x00002400

	)

189 
	#COMP_Ouut_TIM15OCREFCLR
 ((
ut32_t
)0x00002800

	)

192 
	#COMP_Ouut_TIM2IC1
 ((
ut32_t
)0x00001800

	)

193 
	#COMP_Ouut_TIM17IC1
 ((
ut32_t
)0x00002000

	)

194 
	#COMP_Ouut_TIM4IC3
 ((
ut32_t
)0x00002400

	)

195 
	#COMP_Ouut_TIM16BKIN
 ((
ut32_t
)0x00002800

	)

198 
	#COMP_Ouut_TIM2IC2
 ((
ut32_t
)0x00001800

	)

199 
	#COMP_Ouut_COMP6TIM2OCREFCLR
 ((
ut32_t
)0x00002000

	)

200 
	#COMP_Ouut_TIM16OCREFCLR
 ((
ut32_t
)0x00002400

	)

201 
	#COMP_Ouut_TIM16IC1
 ((
ut32_t
)0x00002800

	)

202 
	#COMP_Ouut_TIM4IC4
 ((
ut32_t
)0x00002C00

	)

205 
	#COMP_Ouut_TIM2IC3
 ((
ut32_t
)0x00002000

	)

206 
	#COMP_Ouut_TIM1IC2
 ((
ut32_t
)0x00002400

	)

207 
	#COMP_Ouut_TIM17OCREFCLR
 ((
ut32_t
)0x00002800

	)

208 
	#COMP_Ouut_TIM17BKIN
 ((
ut32_t
)0x00002C00

	)

210 
	#IS_COMP_OUTPUT
(
OUTPUT
(((OUTPUT=
COMP_Ouut_Ne
) || \

211 ((
OUTPUT
=
COMP_Ouut_TIM1BKIN
) || \

212 ((
OUTPUT
=
COMP_Ouut_TIM1IC1
) || \

213 ((
OUTPUT
=
COMP_Ouut_TIM1OCREFCLR
) || \

214 ((
OUTPUT
=
COMP_Ouut_TIM2IC4
) || \

215 ((
OUTPUT
=
COMP_Ouut_TIM2OCREFCLR
) || \

216 ((
OUTPUT
=
COMP_Ouut_COMP6TIM2OCREFCLR
) || \

217 ((
OUTPUT
=
COMP_Ouut_TIM3IC1
) || \

218 ((
OUTPUT
=
COMP_Ouut_TIM3OCREFCLR
) || \

219 ((
OUTPUT
=
COMP_Ouut_TIM8BKIN
) || \

220 ((
OUTPUT
=
COMP_Ouut_TIM1BKIN2
) || \

221 ((
OUTPUT
=
COMP_Ouut_TIM8BKIN2
) || \

222 ((
OUTPUT
=
COMP_Ouut_TIM2OCREFCLR
) || \

223 ((
OUTPUT
=
COMP_Ouut_TIM1BKIN2_TIM8BKIN2
) || \

224 ((
OUTPUT
=
COMP_Ouut_TIM3IC2
) || \

225 ((
OUTPUT
=
COMP_Ouut_TIM4IC1
) || \

226 ((
OUTPUT
=
COMP_Ouut_TIM15IC1
) || \

227 ((
OUTPUT
=
COMP_Ouut_TIM15BKIN
) || \

228 ((
OUTPUT
=
COMP_Ouut_TIM8OCREFCLR
) || \

229 ((
OUTPUT
=
COMP_Ouut_TIM3IC3
) || \

230 ((
OUTPUT
=
COMP_Ouut_TIM4IC1
) || \

231 ((
OUTPUT
=
COMP_Ouut_TIM15IC1
) || \

232 ((
OUTPUT
=
COMP_Ouut_TIM2IC1
) || \

233 ((
OUTPUT
=
COMP_Ouut_TIM4IC3
) || \

234 ((
OUTPUT
=
COMP_Ouut_TIM16BKIN
) || \

235 ((
OUTPUT
=
COMP_Ouut_TIM17IC1
) || \

236 ((
OUTPUT
=
COMP_Ouut_TIM2IC2
) || \

237 ((
OUTPUT
=
COMP_Ouut_TIM16IC1
) || \

238 ((
OUTPUT
=
COMP_Ouut_TIM4IC4
) || \

239 ((
OUTPUT
=
COMP_Ouut_TIM16OCREFCLR
) || \

240 ((
OUTPUT
=
COMP_Ouut_TIM2IC3
) || \

241 ((
OUTPUT
=
COMP_Ouut_TIM1IC2
) || \

242 ((
OUTPUT
=
COMP_Ouut_TIM17BKIN
) || \

243 ((
OUTPUT
=
COMP_Ouut_TIM17OCREFCLR
))

	)

253 
	#COMP_BnkgSr_Ne
 ((
ut32_t
)0x00000000

	)

256 
	#COMP_BnkgSr_TIM1OC5
 
COMP_CSR_COMPxBLANKING_0


	)

259 
	#COMP_BnkgSr_TIM2OC3
 
COMP_CSR_COMPxBLANKING_1


	)

262 
	#COMP_BnkgSr_TIM3OC3
 ((
ut32_t
)0x000C0000

	)

265 
	#COMP_BnkgSr_TIM2OC4
 ((
ut32_t
)0x000C0000

	)

268 
	#COMP_BnkgSr_TIM8OC5
 
COMP_CSR_COMPxBLANKING_1


	)

271 
	#COMP_BnkgSr_TIM3OC4
 
COMP_CSR_COMPxBLANKING_0


	)

272 
	#COMP_BnkgSr_TIM15OC1
 ((
ut32_t
)0x000C0000

	)

275 
	#COMP_BnkgSr_TIM15OC2
 
COMP_CSR_COMPxBLANKING_2


	)

277 
	#IS_COMP_BLANKING_SOURCE
(
SOURCE
(((SOURCE=
COMP_BnkgSr_Ne
) || \

278 ((
SOURCE
=
COMP_BnkgSr_TIM1OC5
) || \

279 ((
SOURCE
=
COMP_BnkgSr_TIM2OC3
) || \

280 ((
SOURCE
=
COMP_BnkgSr_TIM3OC3
) || \

281 ((
SOURCE
=
COMP_BnkgSr_TIM2OC4
) || \

282 ((
SOURCE
=
COMP_BnkgSr_TIM8OC5
) || \

283 ((
SOURCE
=
COMP_BnkgSr_TIM3OC4
) || \

284 ((
SOURCE
=
COMP_BnkgSr_TIM15OC1
) || \

285 ((
SOURCE
=
COMP_BnkgSr_TIM15OC2
))

	)

293 
	#COMP_OuutP_NInvd
 ((
ut32_t
)0x00000000

	)

294 
	#COMP_OuutP_Invd
 
COMP_CSR_COMPxPOL


	)

296 
	#IS_COMP_OUTPUT_POL
(
POL
(((POL=
COMP_OuutP_NInvd
) || \

297 ((
POL
=
COMP_OuutP_Invd
))

	)

308 
	#COMP_Hyesis_No
 0x00000000

	)

309 
	#COMP_Hyesis_Low
 
COMP_CSR_COMPxHYST_0


	)

310 
	#COMP_Hyesis_Medium
 
COMP_CSR_COMPxHYST_1


	)

311 
	#COMP_Hyesis_High
 
COMP_CSR_COMPxHYST


	)

313 
	#IS_COMP_HYSTERESIS
(
HYSTERESIS
(((HYSTERESIS=
COMP_Hyesis_No
) || \

314 ((
HYSTERESIS
=
COMP_Hyesis_Low
) || \

315 ((
HYSTERESIS
=
COMP_Hyesis_Medium
) || \

316 ((
HYSTERESIS
=
COMP_Hyesis_High
))

	)

326 
	#COMP_Mode_HighSed
 0x00000000

	)

327 
	#COMP_Mode_MediumSed
 
COMP_CSR_COMPxMODE_0


	)

328 
	#COMP_Mode_LowPow
 
COMP_CSR_COMPxMODE_1


	)

329 
	#COMP_Mode_UɿLowPow
 
COMP_CSR_COMPxMODE


	)

331 
	#IS_COMP_MODE
(
MODE
(((MODE=
COMP_Mode_UɿLowPow
) || \

332 ((
MODE
=
COMP_Mode_LowPow
) || \

333 ((
MODE
=
COMP_Mode_MediumSed
) || \

334 ((
MODE
=
COMP_Mode_HighSed
))

	)

344 
	#COMP_OuutLev_High
 
COMP_CSR_COMPxOUT


	)

347 
	#COMP_OuutLev_Low
 ((
ut32_t
)0x00000000)

	)

356 
	#IS_COMP_WINDOW
(
WINDOW
(((WINDOW=
COMP_Sei_COMP2
) || \

357 ((
WINDOW
=
COMP_Sei_COMP4
) || \

358 ((
WINDOW
=
COMP_Sei_COMP6
))

	)

371 
COMP_DeIn
(
ut32_t
 
COMP_Sei
);

374 
COMP_In
(
ut32_t
 
COMP_Sei
, 
COMP_InTyDef
* 
COMP_InSu
);

375 
COMP_SuIn
(
COMP_InTyDef
* 
COMP_InSu
);

376 
COMP_Cmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
);

377 
COMP_SwchCmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
);

378 
ut32_t
 
COMP_GOuutLev
(ut32_
COMP_Sei
);

381 
COMP_WdowCmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
);

384 
COMP_LockCfig
(
ut32_t
 
COMP_Sei
);

386 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STM32F~4.H

30 #ide
__STM32F30x_CRC_H


31 
	#__STM32F30x_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f30x.h
"

54 
	#CRC_RevIutDa_No
 ((
ut32_t
)0x00000000

	)

55 
	#CRC_RevIutDa_8bs
 
CRC_CR_REV_IN_0


	)

56 
	#CRC_RevIutDa_16bs
 
CRC_CR_REV_IN_1


	)

57 
	#CRC_RevIutDa_32bs
 
CRC_CR_REV_IN


	)

59 
	#IS_CRC_REVERSE_INPUT_DATA
(
DATA
(((DATA=
CRC_RevIutDa_No
) || \

60 ((
DATA
=
CRC_RevIutDa_8bs
) || \

61 ((
DATA
=
CRC_RevIutDa_16bs
) || \

62 ((
DATA
=
CRC_RevIutDa_32bs
))

	)

71 
	#CRC_PSize_7
 
CRC_CR_POLSIZE


	)

72 
	#CRC_PSize_8
 
CRC_CR_POLSIZE_1


	)

73 
	#CRC_PSize_16
 
CRC_CR_POLSIZE_0


	)

74 
	#CRC_PSize_32
 ((
ut32_t
)0x00000000)

	)

76 
	#IS_CRC_POL_SIZE
(
SIZE
(((SIZE=
CRC_PSize_7
) || \

77 ((
SIZE
=
CRC_PSize_8
) || \

78 ((
SIZE
=
CRC_PSize_16
) || \

79 ((
SIZE
=
CRC_PSize_32
))

	)

88 
CRC_DeIn
();

89 
CRC_RetDR
();

90 
CRC_PynomlSizeSe
(
ut32_t
 
CRC_PSize
);

91 
CRC_RevIutDaSe
(
ut32_t
 
CRC_RevIutDa
);

92 
CRC_RevOuutDaCmd
(
FuniڮS
 
NewS
);

93 
CRC_SInRegi
(
ut32_t
 
CRC_InVue
);

94 
CRC_SPynoml
(
ut32_t
 
CRC_P
);

97 
ut32_t
 
CRC_CcCRC
(ut32_
CRC_Da
);

98 
ut32_t
 
CRC_CcCRC16bs
(
ut16_t
 
CRC_Da
);

99 
ut32_t
 
CRC_CcCRC8bs
(
ut8_t
 
CRC_Da
);

100 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

101 
ut32_t
 
CRC_GCRC
();

104 
CRC_SIDRegi
(
ut8_t
 
CRC_IDVue
);

105 
ut8_t
 
CRC_GIDRegi
();

107 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST018E~1.C

96 
	~"m32f30x_amp.h
"

109 
	#OPAMP_CSR_DEFAULT_MASK
 ((
ut32_t
)0xFFFFFF93)

	)

110 
	#OPAMP_CSR_TIMERMUX_MASK
 ((
ut32_t
)0xFFFFF8FF)

	)

111 
	#OPAMP_CSR_TRIMMING_MASK
 ((
ut32_t
)0x0000001F)

	)

144 
	$OPAMP_DeIn
(
ut32_t
 
OPAMP_Sei
)

147 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
) = ((uint32_t)0x00000000);

148 
	}
}

164 
	$OPAMP_In
(
ut32_t
 
OPAMP_Sei
, 
OPAMP_InTyDef
* 
OPAMP_InSu
)

166 
ut32_t
 
tmeg
 = 0;

169 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

170 
	`as_m
(
	`IS_OPAMP_INVERTING_INPUT
(
OPAMP_InSu
->
OPAMP_InvtgIut
));

171 
	`as_m
(
	`IS_OPAMP_NONINVERTING_INPUT
(
OPAMP_InSu
->
OPAMP_NInvtgIut
));

174 
tmeg
 = *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
);

177 
tmeg
 &(
ut32_t
(
OPAMP_CSR_DEFAULT_MASK
);

180 
tmeg
 |(
ut32_t
)(
OPAMP_InSu
->
OPAMP_InvtgIut
 | OPAMP_InSu->
OPAMP_NInvtgIut
);

183 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei

tmeg
;

184 
	}
}

192 
	$OPAMP_SuIn
(
OPAMP_InTyDef
* 
OPAMP_InSu
)

194 
OPAMP_InSu
->
OPAMP_NInvtgIut
 = 
OPAMP_NInvtgIut_IO1
;

195 
OPAMP_InSu
->
OPAMP_InvtgIut
 = 
OPAMP_InvtgIut_IO1
;

196 
	}
}

209 
	$OPAMP_PGACfig
(
ut32_t
 
OPAMP_Sei
, ut32_
OPAMP_PGAGa
, ut32_
OPAMP_PGAC
)

212 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

213 
	`as_m
(
	`IS_OPAMP_PGAGAIN
(
OPAMP_PGAGa
));

214 
	`as_m
(
	`IS_OPAMP_PGACONNECT
(
OPAMP_PGAC
));

217 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
&(ut32_t)(~
OPAMP_CSR_PGGAIN
);

220 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
|(ut32_t(
OPAMP_PGAGa
 | 
OPAMP_PGAC
);

221 
	}
}

239 
	$OPAMP_VfCfig
(
ut32_t
 
OPAMP_Sei
, ut32_
OPAMP_Vf
)

241 
ut32_t
 
tmeg
 = 0;

244 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

245 
	`as_m
(
	`IS_OPAMP_VREF
(
OPAMP_Vf
));

248 
tmeg
 = *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
);

251 
tmeg
 &(
ut32_t
(~
OPAMP_CSR_CALSEL
);

254 
tmeg
 |(
ut32_t
)(
OPAMP_Vf
);

257 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei

tmeg
;

258 
	}
}

271 
	$OPAMP_VfCNInvtgIut
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
)

274 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

275 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

277 i(
NewS
 !
DISABLE
)

280 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
|(ut32_t(
OPAMP_CSR_FORCEVP
);

285 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
&(ut32_t)(~
OPAMP_CSR_FORCEVP
);

287 
	}
}

297 
	$OPAMP_VfCADCCmd
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
)

300 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

301 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

303 i(
NewS
 !
DISABLE
)

306 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
|(ut32_t(
OPAMP_CSR_TSTREF
);

311 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
&(ut32_t)(~
OPAMP_CSR_TSTREF
);

313 
	}
}

331 
	$OPAMP_TimCڌdMuxCfig
(
ut32_t
 
OPAMP_Sei
, 
OPAMP_InTyDef
* 
OPAMP_InSu
)

333 
ut32_t
 
tmeg
 = 0;

336 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

337 
	`as_m
(
	`IS_OPAMP_SECONDARY_INVINPUT
(
OPAMP_InSu
->
OPAMP_InvtgIut
));

338 
	`as_m
(
	`IS_OPAMP_NONINVERTING_INPUT
(
OPAMP_InSu
->
OPAMP_NInvtgIut
));

341 
tmeg
 = *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
);

344 
tmeg
 &(
ut32_t
(
OPAMP_CSR_TIMERMUX_MASK
);

347 
tmeg
 |(
ut32_t
)((ut32_t)(
OPAMP_InSu
->
OPAMP_InvtgIut
<<3| (ut32_t)(OPAMP_InSu->
OPAMP_NInvtgIut
<<7));

350 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei

tmeg
;

351 
	}
}

364 
	$OPAMP_TimCڌdMuxCmd
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
)

367 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

368 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

370 i(
NewS
 !
DISABLE
)

373 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
|(ut32_t(
OPAMP_CSR_TCMEN
);

378 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
&(ut32_t)(~
OPAMP_CSR_TCMEN
);

380 
	}
}

393 
	$OPAMP_Cmd
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
)

396 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

397 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

399 i(
NewS
 !
DISABLE
)

402 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
|(ut32_t(
OPAMP_CSR_OPAMPxEN
);

407 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
&(ut32_t)(~
OPAMP_CSR_OPAMPxEN
);

409 
	}
}

424 
ut32_t
 
	$OPAMP_GOuutLev
(
ut32_t
 
OPAMP_Sei
)

426 
ut32_t
 
ampout
 = 0x0;

429 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

432 i((*(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
& (
OPAMP_CSR_OUTCAL
)) != 0)

434 
ampout
 = 
OPAMP_OuutLev_High
;

438 
ampout
 = 
OPAMP_OuutLev_Low
;

442  (
ut32_t
)(
ampout
);

443 
	}
}

458 
	$OPAMP_OfftTrimModeSe
(
ut32_t
 
OPAMP_Sei
, ut32_
OPAMP_Trimmg
)

461 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

462 
	`as_m
(
	`IS_OPAMP_TRIMMING
(
OPAMP_Trimmg
));

465 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
&(~(ut32_t(
OPAMP_CSR_USERTRIM
));

468 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
|
OPAMP_Trimmg
;

469 
	}
}

484 
	$OPAMP_OfftTrimCfig
(
ut32_t
 
OPAMP_Sei
, ut32_
OPAMP_Iut
, ut32_
OPAMP_TrimVue
)

486 
ut32_t
 
tmeg
 = 0;

489 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

490 
	`as_m
(
	`IS_OPAMP_INPUT
(
OPAMP_Iut
));

491 
	`as_m
(
	`IS_OPAMP_TRIMMINGVALUE
(
OPAMP_TrimVue
));

494 
tmeg
 = *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
);

497 
tmeg
 &((
ut32_t
)~(
OPAMP_CSR_TRIMMING_MASK
<<
OPAMP_Iut
));

500 
tmeg
 |(
ut32_t
)(
OPAMP_TrimVue
<<
OPAMP_Iut
);

503 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei

tmeg
;

504 
	}
}

517 
	$OPAMP_SCibti
(
ut32_t
 
OPAMP_Sei
, 
FuniڮS
 
NewS
)

520 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

521 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

523 i(
NewS
 !
DISABLE
)

526 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
|(ut32_t(
OPAMP_CSR_CALON
);

531 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
&(ut32_t)(~
OPAMP_CSR_CALON
);

533 
	}
}

562 
	$OPAMP_LockCfig
(
ut32_t
 
OPAMP_Sei
)

565 
	`as_m
(
	`IS_OPAMP_ALL_PERIPH
(
OPAMP_Sei
));

568 *(
__IO
 
ut32_t
 *(
OPAMP_BASE
 + 
OPAMP_Sei
|(ut32_t(
OPAMP_CSR_LOCK
);

569 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST01A0~1.C

81 
	~"m32f30x_u.h
"

82 
	~"m32f30x_rcc.h
"

97 
	#CR1_CLEAR_MASK
 ((
ut32_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

98 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

99 
USART_CR1_RE
))

	)

102 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut32_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

103 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

106 
	#CR3_CLEAR_MASK
 ((
ut32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

109 
	#IT_MASK
 ((
ut32_t
)0x000000FF)

	)

173 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

176 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

178 i(
USARTx
 =
USART1
)

180 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

181 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

183 i(
USARTx
 =
USART2
)

185 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

186 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

188 i(
USARTx
 =
USART3
)

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

191 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

193 i(
USARTx
 =
UART4
)

195 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

196 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

200 i(
USARTx
 =
UART5
)

202 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

203 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

206 
	}
}

217 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

219 
ut32_t
 
divid
 = 0, 
bock
 = 0, 
tmeg
 = 0;

220 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

223 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

224 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

225 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

226 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

227 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

228 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

229 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

232 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_UE
);

235 
tmeg
 = 
USARTx
->
CR2
;

237 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

241 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

244 
USARTx
->
CR2
 = 
tmeg
;

247 
tmeg
 = 
USARTx
->
CR1
;

249 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

255 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

256 
USART_InSu
->
USART_Mode
;

259 
USARTx
->
CR1
 = 
tmeg
;

262 
tmeg
 = 
USARTx
->
CR3
;

264 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

268 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

271 
USARTx
->
CR3
 = 
tmeg
;

275 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

277 i(
USARTx
 =
USART1
)

279 
bock
 = 
RCC_ClocksStus
.
USART1CLK_Fqucy
;

281 i(
USARTx
 =
USART2
)

283 
bock
 = 
RCC_ClocksStus
.
USART2CLK_Fqucy
;

285 i(
USARTx
 =
USART3
)

287 
bock
 = 
RCC_ClocksStus
.
USART3CLK_Fqucy
;

289 i(
USARTx
 =
UART4
)

291 
bock
 = 
RCC_ClocksStus
.
UART4CLK_Fqucy
;

295 
bock
 = 
RCC_ClocksStus
.
UART5CLK_Fqucy
;

299 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

302 
divid
 = (
ut32_t
)((2 * 
bock
/ (
USART_InSu
->
USART_BaudRe
));

303 
tmeg
 = (
ut32_t
)((2 * 
bock
% (
USART_InSu
->
USART_BaudRe
));

308 
divid
 = (
ut32_t
)((
bock
/ (
USART_InSu
->
USART_BaudRe
));

309 
tmeg
 = (
ut32_t
)((
bock
% (
USART_InSu
->
USART_BaudRe
));

313 i(
tmeg
 >(
USART_InSu
->
USART_BaudRe
) / 2)

315 
divid
++;

319 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

322 
tmeg
 = (
divid
 & (
ut16_t
)0x000F) >> 1;

325 
divid
 = (divid & (
ut16_t
)0xFFF0| 
tmeg
;

329 
USARTx
->
BRR
 = (
ut16_t
)
divid
;

330 
	}
}

338 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

341 
USART_InSu
->
USART_BaudRe
 = 9600;

342 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

343 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

344 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

345 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

346 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

347 
	}
}

359 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

361 
ut32_t
 
tmeg
 = 0;

363 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

364 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

365 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

366 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

367 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

369 
tmeg
 = 
USARTx
->
CR2
;

371 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

377 
tmeg
 |(
ut32_t
)(
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

378 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
);

380 
USARTx
->
CR2
 = 
tmeg
;

381 
	}
}

389 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

392 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

393 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

394 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

395 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

396 
	}
}

406 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

409 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

410 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

412 i(
NewS
 !
DISABLE
)

415 
USARTx
->
CR1
 |
USART_CR1_UE
;

420 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_UE
);

422 
	}
}

436 
	$USART_DeiModeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DeiMode
, 
FuniڮS
 
NewS
)

439 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

440 
	`as_m
(
	`IS_USART_MODE
(
USART_DeiMode
));

441 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

443 i(
NewS
 !
DISABLE
)

447 
USARTx
->
CR1
 |
USART_DeiMode
;

453 
USARTx
->
CR1
 &(
ut32_t
)~
USART_DeiMode
;

455 
	}
}

468 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

471 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

472 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

474 i(
NewS
 !
DISABLE
)

477 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

482 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_OVER8
);

484 
	}
}

496 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

499 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

500 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

502 i(
NewS
 !
DISABLE
)

505 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

510 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_ONEBIT
);

512 
	}
}

526 
	$USART_MSBFCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

529 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

530 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

532 i(
NewS
 !
DISABLE
)

536 
USARTx
->
CR2
 |
USART_CR2_MSBFIRST
;

542 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_MSBFIRST
);

544 
	}
}

560 
	$USART_DaInvCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

563 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

564 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

566 i(
NewS
 !
DISABLE
)

570 
USARTx
->
CR2
 |
USART_CR2_DATAINV
;

576 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_DATAINV
);

578 
	}
}

596 
	$USART_InvPCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_InvP
, 
FuniڮS
 
NewS
)

599 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

600 
	`as_m
(
	`IS_USART_INVERSTION_PIN
(
USART_InvP
));

601 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

603 i(
NewS
 !
DISABLE
)

607 
USARTx
->
CR2
 |
USART_InvP
;

613 
USARTx
->
CR2
 &(
ut32_t
)~
USART_InvP
;

615 
	}
}

629 
	$USART_SWAPPCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

632 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

633 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

635 i(
NewS
 !
DISABLE
)

638 
USARTx
->
CR2
 |
USART_CR2_SWAP
;

643 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_SWAP
);

645 
	}
}

655 
	$USART_ReivTimeOutCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

658 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

659 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

661 i(
NewS
 !
DISABLE
)

665 
USARTx
->
CR2
 |
USART_CR2_RTOEN
;

671 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_RTOEN
);

673 
	}
}

682 
	$USART_SReivTimeOut
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_ReivTimeOut
)

685 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

686 
	`as_m
(
	`IS_USART_TIMEOUT
(
USART_ReivTimeOut
));

690 
USARTx
->
RTOR
 &(
ut32_t
)~((ut32_t)
USART_RTOR_RTO
);

693 
USARTx
->
RTOR
 |
USART_ReivTimeOut
;

694 
	}
}

705 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

708 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

711 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

713 
USARTx
->
GTPR
 |
USART_Psr
;

714 
	}
}

754 
	$USART_STOPModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

757 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

758 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

760 i(
NewS
 !
DISABLE
)

764 
USARTx
->
CR1
 |
USART_CR1_UESM
;

770 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_UESM
);

772 
	}
}

787 
	$USART_StModeWakeUpSourCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUpSour
)

790 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

791 
	`as_m
(
	`IS_USART_STOPMODE_WAKEUPSOURCE
(
USART_WakeUpSour
));

793 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_WUS
);

794 
USARTx
->
CR3
 |
USART_WakeUpSour
;

795 
	}
}

838 
	$USART_AutoBaudReCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

841 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

842 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

844 i(
NewS
 !
DISABLE
)

848 
USARTx
->
CR2
 |
USART_CR2_ABREN
;

854 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ABREN
);

856 
	}
}

872 
	$USART_AutoBaudReCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AutoBaudRe
)

875 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

876 
	`as_m
(
	`IS_USART_AUTOBAUDRATE_MODE
(
USART_AutoBaudRe
));

878 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ABRMODE
);

879 
USARTx
->
CR2
 |
USART_AutoBaudRe
;

880 
	}
}

915 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

918 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

919 
	`as_m
(
	`IS_USART_DATA
(
Da
));

922 
USARTx
->
TDR
 = (
Da
 & (
ut16_t
)0x01FF);

923 
	}
}

931 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

934 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

937  (
ut16_t
)(
USARTx
->
RDR
 & (uint16_t)0x01FF);

938 
	}
}

981 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

984 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

987 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ADD
);

989 
USARTx
->
CR2
 |=((
ut32_t
)
USART_Addss
 << (uint32_t)0x18);

990 
	}
}

1000 
	$USART_MuModeCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1003 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1004 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1006 i(
NewS
 !
DISABLE
)

1009 
USARTx
->
CR1
 |
USART_CR1_MME
;

1014 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_MME
);

1016 
	}
}

1028 
	$USART_MuModeWakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_WakeUp
)

1031 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1032 
	`as_m
(
	`IS_USART_MUTEMODE_WAKEUP
(
USART_WakeUp
));

1034 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_WAKE
);

1035 
USARTx
->
CR1
 |
USART_WakeUp
;

1036 
	}
}

1048 
	$USART_AddssDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_AddssLgth
)

1051 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1052 
	`as_m
(
	`IS_USART_ADDRESS_DETECTION
(
USART_AddssLgth
));

1054 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_ADDM7
);

1055 
USARTx
->
CR2
 |
USART_AddssLgth
;

1056 
	}
}

1113 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_LINBakDeLgth
)

1116 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1117 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

1119 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_LBDL
);

1120 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

1121 
	}
}

1131 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1134 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1135 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1137 i(
NewS
 !
DISABLE
)

1140 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

1145 
USARTx
->
CR2
 &(
ut32_t
)~((ut32_t)
USART_CR2_LINEN
);

1147 
	}
}

1189 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1192 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1193 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1195 i(
NewS
 !
DISABLE
)

1198 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

1203 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_HDSEL
);

1205 
	}
}

1270 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

1273 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1276 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

1278 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

1279 
	}
}

1289 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1292 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1293 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1294 i(
NewS
 !
DISABLE
)

1297 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

1302 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_SCEN
);

1304 
	}
}

1314 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1317 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1318 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1319 i(
NewS
 !
DISABLE
)

1322 
USARTx
->
CR3
 |
USART_CR3_NACK
;

1327 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_NACK
);

1329 
	}
}

1338 
	$USART_SAutoRryCou
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_AutoCou
)

1341 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1342 
	`as_m
(
	`IS_USART_AUTO_RETRY_COUNTER
(
USART_AutoCou
));

1344 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_SCARCNT
);

1346 
USARTx
->
CR3
 |(
ut32_t
)((ut32_t)
USART_AutoCou
 << 0x11);

1347 
	}
}

1356 
	$USART_SBlockLgth
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_BlockLgth
)

1359 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1362 
USARTx
->
RTOR
 &(
ut32_t
)~((ut32_t)
USART_RTOR_BLEN
);

1364 
USARTx
->
RTOR
 |(
ut32_t
)((ut32_t)
USART_BlockLgth
 << 0x18);

1365 
	}
}

1419 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IrDAMode
)

1422 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1423 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1425 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_IRLP
);

1426 
USARTx
->
CR3
 |
USART_IrDAMode
;

1427 
	}
}

1437 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1440 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1441 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1443 i(
NewS
 !
DISABLE
)

1446 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1451 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_IREN
);

1453 
	}
}

1495 
	$USART_DECmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1498 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1499 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1500 i(
NewS
 !
DISABLE
)

1503 
USARTx
->
CR3
 |
USART_CR3_DEM
;

1508 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_DEM
);

1510 
	}
}

1522 
	$USART_DEPެyCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEPެy
)

1525 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1526 
	`as_m
(
	`IS_USART_DE_POLARITY
(
USART_DEPެy
));

1528 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_DEP
);

1529 
USARTx
->
CR3
 |
USART_DEPެy
;

1530 
	}
}

1540 
	$USART_SDEAsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEAsiTime
)

1543 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1544 
	`as_m
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DEAsiTime
));

1547 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_DEAT
);

1549 
USARTx
->
CR1
 |=((
ut32_t
)
USART_DEAsiTime
 << (uint32_t)0x15);

1550 
	}
}

1560 
	$USART_SDEDsiTime
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DEDsiTime
)

1563 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1564 
	`as_m
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DEDsiTime
));

1567 
USARTx
->
CR1
 &(
ut32_t
)~((ut32_t)
USART_CR1_DEDT
);

1569 
USARTx
->
CR1
 |=((
ut32_t
)
USART_DEDsiTime
 << (uint32_t)0x10);

1570 
	}
}

1607 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1610 
	`as_m
(
	`IS_USART_1234_PERIPH
(
USARTx
));

1611 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1612 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1614 i(
NewS
 !
DISABLE
)

1618 
USARTx
->
CR3
 |
USART_DMAReq
;

1624 
USARTx
->
CR3
 &(
ut32_t
)~
USART_DMAReq
;

1626 
	}
}

1640 
	$USART_DMAReiECfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_DMAOnE
)

1643 
	`as_m
(
	`IS_USART_1234_PERIPH
(
USARTx
));

1644 
	`as_m
(
	`IS_USART_DMAONERROR
(
USART_DMAOnE
));

1647 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_DDRE
);

1649 
USARTx
->
CR3
 |
USART_DMAOnE
;

1650 
	}
}

1773 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1775 
ut32_t
 
ug
 = 0, 
pos
 = 0, 
mask
 = 0;

1776 
ut32_t
 
uxba
 = 0;

1778 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1779 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1780 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1782 
uxba
 = (
ut32_t
)
USARTx
;

1785 
ug
 = (((
ut16_t
)
USART_IT
) >> 0x08);

1788 
pos
 = 
USART_IT
 & 
IT_MASK
;

1789 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1791 i(
ug
 == 0x02)

1793 
uxba
 += 0x04;

1795 i(
ug
 == 0x03)

1797 
uxba
 += 0x08;

1802 i(
NewS
 !
DISABLE
)

1804 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1808 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1810 
	}
}

1827 
	$USART_RequeCmd
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_Reque
, 
FuniڮS
 
NewS
)

1830 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1831 
	`as_m
(
	`IS_USART_REQUEST
(
USART_Reque
));

1832 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1834 i(
NewS
 !
DISABLE
)

1838 
USARTx
->
RQR
 |
USART_Reque
;

1844 
USARTx
->
RQR
 &(
ut32_t
)~
USART_Reque
;

1846 
	}
}

1860 
	$USART_OvrunDeiCfig
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_OVRDei
)

1863 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1864 
	`as_m
(
	`IS_USART_OVRDETECTION
(
USART_OVRDei
));

1867 
USARTx
->
CR3
 &(
ut32_t
)~((ut32_t)
USART_CR3_OVRDIS
);

1869 
USARTx
->
CR3
 |
USART_OVRDei
;

1870 
	}
}

1902 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
)

1904 
FgStus
 
bus
 = 
RESET
;

1906 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1907 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1909 i((
USARTx
->
ISR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1911 
bus
 = 
SET
;

1915 
bus
 = 
RESET
;

1917  
bus
;

1918 
	}
}

1953 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_FLAG
)

1956 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1957 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1959 
USARTx
->
ICR
 = 
USART_FLAG
;

1960 
	}
}

1984 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
)

1986 
ut32_t
 
bpos
 = 0, 
mask
 = 0, 
ug
 = 0;

1987 
ITStus
 
bus
 = 
RESET
;

1989 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1990 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1993 
ug
 = (((
ut16_t
)
USART_IT
) >> 0x08);

1995 
mask
 = 
USART_IT
 & 
IT_MASK
;

1996 
mask
 = (
ut32_t
)0x01 << itmask;

1998 i(
ug
 == 0x01)

2000 
mask
 &
USARTx
->
CR1
;

2002 i(
ug
 == 0x02)

2004 
mask
 &
USARTx
->
CR2
;

2008 
mask
 &
USARTx
->
CR3
;

2011 
bpos
 = 
USART_IT
 >> 0x10;

2012 
bpos
 = (
ut32_t
)0x01 << bitpos;

2013 
bpos
 &
USARTx
->
ISR
;

2014 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

2016 
bus
 = 
SET
;

2020 
bus
 = 
RESET
;

2023  
bus
;

2024 
	}
}

2056 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_IT
)

2058 
ut32_t
 
bpos
 = 0, 
mask
 = 0;

2060 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

2061 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

2063 
bpos
 = 
USART_IT
 >> 0x10;

2064 
mask
 = ((
ut32_t
)0x01 << (ut32_t)
bpos
);

2065 
USARTx
->
ICR
 = (
ut32_t
)
mask
;

2066 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST0218~1.C

77 
	~"m32f30x_gpio.h
"

78 
	~"m32f30x_rcc.h
"

121 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

124 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

126 if(
GPIOx
 =
GPIOA
)

128 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOA
, 
ENABLE
);

129 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOA
, 
DISABLE
);

131 if(
GPIOx
 =
GPIOB
)

133 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOB
, 
ENABLE
);

134 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOB
, 
DISABLE
);

136 if(
GPIOx
 =
GPIOC
)

138 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOC
, 
ENABLE
);

139 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOC
, 
DISABLE
);

141 if(
GPIOx
 =
GPIOD
)

143 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOD
, 
ENABLE
);

144 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOD
, 
DISABLE
);

146 if(
GPIOx
 =
GPIOE
)

148 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOE
, 
ENABLE
);

149 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOE
, 
DISABLE
);

153 if(
GPIOx
 =
GPIOF
)

155 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOF
, 
ENABLE
);

156 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_GPIOF
, 
DISABLE
);

159 
	}
}

174 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

176 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

179 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

180 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

181 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

182 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

186 
ppos
 = 0x00;inpos < 0x10;inpos++)

188 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

191 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

193 i(
cu
 =
pos
)

195 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

198 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

201 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

202 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

205 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

208 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
));

209 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

212 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

214 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

217 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

218 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

221 
	}
}

229 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

232 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

233 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

234 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

235 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

236 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

237 
	}
}

250 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

252 
ut32_t
 
tmp
 = 0x00010000;

255 
	`as_m
(
	`IS_GPIO_LIST_PERIPH
(
GPIOx
));

256 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

258 
tmp
 |
GPIO_P
;

260 
GPIOx
->
LCKR
 = 
tmp
;

262 
GPIOx
->
LCKR
 = 
GPIO_P
;

264 
GPIOx
->
LCKR
 = 
tmp
;

266 
tmp
 = 
GPIOx
->
LCKR
;

268 
tmp
 = 
GPIOx
->
LCKR
;

269 
	}
}

296 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

298 
ut8_t
 
bus
 = 0x00;

301 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

302 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

304 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

306 
bus
 = (
ut8_t
)
B_SET
;

310 
bus
 = (
ut8_t
)
B_RESET
;

312  
bus
;

313 
	}
}

320 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

323 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

325  ((
ut16_t
)
GPIOx
->
IDR
);

326 
	}
}

337 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

339 
ut8_t
 
bus
 = 0x00;

342 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

343 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

345 i((
GPIOx
->
ODR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

347 
bus
 = (
ut8_t
)
B_SET
;

351 
bus
 = (
ut8_t
)
B_RESET
;

353  
bus
;

354 
	}
}

361 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

364 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

366  ((
ut16_t
)
GPIOx
->
ODR
);

367 
	}
}

378 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

381 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

382 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

384 
GPIOx
->
BSRR
 = 
GPIO_P
;

385 
	}
}

396 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

399 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

400 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

402 
GPIOx
->
BRR
 = 
GPIO_P
;

403 
	}
}

418 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

421 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

422 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

423 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

425 i(
BV
 !
B_RESET
)

427 
GPIOx
->
BSRR
 = 
GPIO_P
;

431 
GPIOx
->
BRR
 = 
GPIO_P
 ;

433 
	}
}

442 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

445 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

447 
GPIOx
->
ODR
 = 
PtV
;

448 
	}
}

498 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

500 
ut32_t
 
mp
 = 0x00;

501 
ut32_t
 
mp_2
 = 0x00;

504 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

505 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

506 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

508 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4));

509 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));

510 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

511 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

512 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST16F0~1.C

74 
	~"m32f30x_dma.h
"

87 
	#CCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF800F

	)

88 
	#FLAG_Mask
 ((
ut32_t
)0x10000000

	)

92 
	#DMA1_CHANNEL1_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

93 
	#DMA1_CHANNEL2_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

94 
	#DMA1_CHANNEL3_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

95 
	#DMA1_CHANNEL4_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

96 
	#DMA1_CHANNEL5_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

97 
	#DMA1_CHANNEL6_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
))

	)

98 
	#DMA1_CHANNEL7_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
))

	)

101 
	#DMA2_CHANNEL1_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

102 
	#DMA2_CHANNEL2_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

103 
	#DMA2_CHANNEL3_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

104 
	#DMA2_CHANNEL4_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

105 
	#DMA2_CHANNEL5_IT_MASK
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

141 
	$DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

144 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

147 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR_EN
);

150 
DMAy_Chlx
->
CCR
 = 0;

153 
DMAy_Chlx
->
CNDTR
 = 0;

156 
DMAy_Chlx
->
CPAR
 = 0;

159 
DMAy_Chlx
->
CMAR
 = 0;

161 i(
DMAy_Chlx
 =
DMA1_Chl1
)

164 
DMA1
->
IFCR
 |
DMA1_CHANNEL1_IT_MASK
;

166 i(
DMAy_Chlx
 =
DMA1_Chl2
)

169 
DMA1
->
IFCR
 |
DMA1_CHANNEL2_IT_MASK
;

171 i(
DMAy_Chlx
 =
DMA1_Chl3
)

174 
DMA1
->
IFCR
 |
DMA1_CHANNEL3_IT_MASK
;

176 i(
DMAy_Chlx
 =
DMA1_Chl4
)

179 
DMA1
->
IFCR
 |
DMA1_CHANNEL4_IT_MASK
;

181 i(
DMAy_Chlx
 =
DMA1_Chl5
)

184 
DMA1
->
IFCR
 |
DMA1_CHANNEL5_IT_MASK
;

186 i(
DMAy_Chlx
 =
DMA1_Chl6
)

189 
DMA1
->
IFCR
 |
DMA1_CHANNEL6_IT_MASK
;

191 i(
DMAy_Chlx
 =
DMA1_Chl7
)

194 
DMA1
->
IFCR
 |
DMA1_CHANNEL7_IT_MASK
;

196 i(
DMAy_Chlx
 =
DMA2_Chl1
)

199 
DMA2
->
IFCR
 |
DMA2_CHANNEL1_IT_MASK
;

201 i(
DMAy_Chlx
 =
DMA2_Chl2
)

204 
DMA2
->
IFCR
 |
DMA2_CHANNEL2_IT_MASK
;

206 i(
DMAy_Chlx
 =
DMA2_Chl3
)

209 
DMA2
->
IFCR
 |
DMA2_CHANNEL3_IT_MASK
;

211 i(
DMAy_Chlx
 =
DMA2_Chl4
)

214 
DMA2
->
IFCR
 |
DMA2_CHANNEL4_IT_MASK
;

218 i(
DMAy_Chlx
 =
DMA2_Chl5
)

221 
DMA2
->
IFCR
 |
DMA2_CHANNEL5_IT_MASK
;

224 
	}
}

235 
	$DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
)

237 
ut32_t
 
tmeg
 = 0;

240 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

241 
	`as_m
(
	`IS_DMA_DIR
(
DMA_InSu
->
DMA_DIR
));

242 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

243 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

244 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

245 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

246 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

247 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

248 
	`as_m
(
	`IS_DMA_M2M_STATE
(
DMA_InSu
->
DMA_M2M
));

252 
tmeg
 = 
DMAy_Chlx
->
CCR
;

255 
tmeg
 &
CCR_CLEAR_MASK
;

266 
tmeg
 |
DMA_InSu
->
DMA_DIR
 | DMA_InSu->
DMA_Mode
 |

267 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

268 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

269 
DMA_InSu
->
DMA_Priܙy
 | DMA_InSu->
DMA_M2M
;

272 
DMAy_Chlx
->
CCR
 = 
tmeg
;

276 
DMAy_Chlx
->
CNDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

280 
DMAy_Chlx
->
CPAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

284 
DMAy_Chlx
->
CMAR
 = 
DMA_InSu
->
DMA_MemyBaAddr
;

285 
	}
}

293 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

297 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

299 
DMA_InSu
->
DMA_MemyBaAddr
 = 0;

301 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhSRC
;

303 
DMA_InSu
->
DMA_BufrSize
 = 0;

305 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

307 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

309 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

311 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

313 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

315 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

317 
DMA_InSu
->
DMA_M2M
 = 
DMA_M2M_Dib
;

318 
	}
}

328 
	$DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
)

331 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

332 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

334 i(
NewS
 !
DISABLE
)

337 
DMAy_Chlx
->
CCR
 |
DMA_CCR_EN
;

342 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR_EN
);

344 
	}
}

387 
	$DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
)

390 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

394 
DMAy_Chlx
->
CNDTR
 = 
DaNumb
;

395 
	}
}

405 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

408 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

410  ((
ut16_t
)(
DMAy_Chlx
->
CNDTR
));

411 
	}
}

481 
	$DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

484 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

485 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

486 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

488 i(
NewS
 !
DISABLE
)

491 
DMAy_Chlx
->
CCR
 |
DMA_IT
;

496 
DMAy_Chlx
->
CCR
 &~
DMA_IT
;

498 
	}
}

561 
FgStus
 
	$DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
)

563 
FgStus
 
bus
 = 
RESET
;

564 
ut32_t
 
tmeg
 = 0;

567 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMAy_FLAG
));

570 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

573 
tmeg
 = 
DMA2
->
ISR
 ;

578 
tmeg
 = 
DMA1
->
ISR
 ;

582 i((
tmeg
 & 
DMAy_FLAG
!(
ut32_t
)
RESET
)

585 
bus
 = 
SET
;

590 
bus
 = 
RESET
;

594  
bus
;

595 
	}
}

657 
	$DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
)

660 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMAy_FLAG
));

663 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

666 
DMA2
->
IFCR
 = 
DMAy_FLAG
;

671 
DMA1
->
IFCR
 = 
DMAy_FLAG
;

673 
	}
}

736 
ITStus
 
	$DMA_GITStus
(
ut32_t
 
DMAy_IT
)

738 
ITStus
 
bus
 = 
RESET
;

739 
ut32_t
 
tmeg
 = 0;

742 
	`as_m
(
	`IS_DMA_GET_IT
(
DMAy_IT
));

745 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

748 
tmeg
 = 
DMA2
->
ISR
;

753 
tmeg
 = 
DMA1
->
ISR
;

757 i((
tmeg
 & 
DMAy_IT
!(
ut32_t
)
RESET
)

760 
bus
 = 
SET
;

765 
bus
 = 
RESET
;

768  
bus
;

769 
	}
}

832 
	$DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
)

835 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMAy_IT
));

838 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

841 
DMA2
->
IFCR
 = 
DMAy_IT
;

846 
DMA1
->
IFCR
 = 
DMAy_IT
;

848 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST3458~1.C

58 
	~"m32f30x_misc.h
"

71 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

100 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

103 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

106 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

107 
	}
}

118 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

120 
ut32_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

124 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

125 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

127 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

130 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

131 
tm
 = (0x4 - 
tmriܙy
);

132 
tmpsub
 =mpsub >> 
tmriܙy
;

134 
tmriܙy
 = (
ut32_t
)
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

135 
tmriܙy
 |
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
;

136 
tmriܙy
 =mppriority << 0x04;

138 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

141 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

142 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

147 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

148 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

150 
	}
}

161 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

164 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

165 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

167 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

168 
	}
}

180 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

183 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

184 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

186 i(
NewS
 !
DISABLE
)

188 
SCB
->
SCR
 |
LowPowMode
;

192 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

194 
	}
}

204 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

207 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

208 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

210 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

214 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

216 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST44F1~1.C

76 
	~"m32f30x_ash.h
"

91 
	#RDPRT_MASK
 ((
ut32_t
)0x00000002)

	)

92 
	#WRP01_MASK
 ((
ut32_t
)0x0000FFFF)

	)

93 
	#WRP23_MASK
 ((
ut32_t
)0xFFFF0000)

	)

131 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

133 
ut32_t
 
tmeg
 = 0;

136 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

139 
tmeg
 = 
FLASH
->
ACR
;

142 
tmeg
 &(
ut32_t
(~((ut32_t)
FLASH_ACR_LATENCY
));

143 
tmeg
 |
FLASH_Lcy
;

146 
FLASH
->
ACR
 = 
tmeg
;

147 
	}
}

157 
	$FLASH_HfCyeAcssCmd
(
FuniڮS
 
NewS
)

160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

162 if(
NewS
 !
DISABLE
)

164 
FLASH
->
ACR
 |
FLASH_ACR_HLFCYA
;

168 
FLASH
->
ACR
 &(
ut32_t
)(~((ut32_t)
FLASH_ACR_HLFCYA
));

170 
	}
}

178 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

181 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

183 if(
NewS
 !
DISABLE
)

185 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

189 
FLASH
->
ACR
 &(
ut32_t
)(~((ut32_t)
FLASH_ACR_PRFTBE
));

191 
	}
}

228 
	$FLASH_Uock
()

230 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

233 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

234 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

236 
	}
}

243 
	$FLASH_Lock
()

246 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

247 
	}
}

261 
FLASH_Stus
 
	$FLASH_EPage
(
ut32_t
 
Page_Addss
)

263 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

266 
	`as_m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Page_Addss
));

269 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

271 if(
us
 =
FLASH_COMPLETE
)

274 
FLASH
->
CR
 |
FLASH_CR_PER
;

275 
FLASH
->
AR
 = 
Page_Addss
;

276 
FLASH
->
CR
 |
FLASH_CR_STRT
;

279 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

282 
FLASH
->
CR
 &~
FLASH_CR_PER
;

286  
us
;

287 
	}
}

299 
FLASH_Stus
 
	$FLASH_EAPages
()

301 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

304 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

306 if(
us
 =
FLASH_COMPLETE
)

309 
FLASH
->
CR
 |
FLASH_CR_MER
;

310 
FLASH
->
CR
 |
FLASH_CR_STRT
;

313 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

316 
FLASH
->
CR
 &~
FLASH_CR_MER
;

320  
us
;

321 
	}
}

334 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

336 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

337 
__IO
 
ut32_t
 
tmp
 = 0;

340 
	`as_m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Addss
));

343 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

345 if(
us
 =
FLASH_COMPLETE
)

349 
FLASH
->
CR
 |
FLASH_CR_PG
;

351 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

354 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

356 if(
us
 =
FLASH_COMPLETE
)

360 
tmp
 = 
Addss
 + 2;

362 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

365 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

368 
FLASH
->
CR
 &~
FLASH_CR_PG
;

373 
FLASH
->
CR
 &~
FLASH_CR_PG
;

378  
us
;

379 
	}
}

392 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

394 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

397 
	`as_m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Addss
));

400 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

402 if(
us
 =
FLASH_COMPLETE
)

405 
FLASH
->
CR
 |
FLASH_CR_PG
;

407 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

410 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

413 
FLASH
->
CR
 &~
FLASH_CR_PG
;

417  
us
;

418 
	}
}

483 
	$FLASH_OB_Uock
()

485 if((
FLASH
->
CR
 & 
FLASH_CR_OPTWRE
=
RESET
)

488 
FLASH
->
OPTKEYR
 = 
FLASH_OPTKEY1
;

489 
FLASH
->
OPTKEYR
 = 
FLASH_OPTKEY2
;

491 
	}
}

498 
	$FLASH_OB_Lock
()

501 
FLASH
->
CR
 &~
FLASH_CR_OPTWRE
;

502 
	}
}

509 
	$FLASH_OB_Launch
()

512 
FLASH
->
CR
 |
FLASH_CR_OBL_LAUNCH
;

513 
	}
}

522 
FLASH_Stus
 
	$FLASH_OB_E
()

524 
ut16_t
 
rdmp
 = 
OB_RDP_Lev_0
;

526 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

529 if(
	`FLASH_OB_GRDP
(!
RESET
)

531 
rdmp
 = 0x00;

535 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

537 if(
us
 =
FLASH_COMPLETE
)

540 
FLASH
->
CR
 |
FLASH_CR_OPTER
;

541 
FLASH
->
CR
 |
FLASH_CR_STRT
;

544 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

546 if(
us
 =
FLASH_COMPLETE
)

549 
FLASH
->
CR
 &~
FLASH_CR_OPTER
;

552 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

555 
OB
->
RDP
 = (
ut16_t
)
rdmp
;

558 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

560 if(
us
 !
FLASH_TIMEOUT
)

563 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

568 i(
us
 !
FLASH_TIMEOUT
)

571 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

576  
us
;

577 
	}
}

592 
FLASH_Stus
 
	$FLASH_OB_EbWRP
(
ut32_t
 
OB_WRP
)

594 
ut16_t
 
WRP0_Da
 = 0xFFFF, 
WRP1_Da
 = 0xFFFF;

596 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

599 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

601 
OB_WRP
 = (
ut32_t
)(~OB_WRP);

602 
WRP0_Da
 = (
ut16_t
)(
OB_WRP
 & 
OB_WRP0_WRP0
);

603 
WRP1_Da
 = (
ut16_t
)((
OB_WRP
 & 
OB_WRP0_nWRP0
) >> 8);

606 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

608 if(
us
 =
FLASH_COMPLETE
)

610 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

612 if(
WRP0_Da
 != 0xFF)

614 
OB
->
WRP0
 = 
WRP0_Da
;

617 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

619 if((
us
 =
FLASH_COMPLETE
&& (
WRP1_Da
 != 0xFF))

621 
OB
->
WRP1
 = 
WRP1_Da
;

624 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

627 if(
us
 !
FLASH_TIMEOUT
)

630 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

634  
us
;

635 
	}
}

651 
FLASH_Stus
 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

653 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

656 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

657 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

659 if(
us
 =
FLASH_COMPLETE
)

661 
FLASH
->
CR
 |
FLASH_CR_OPTER
;

662 
FLASH
->
CR
 |
FLASH_CR_STRT
;

665 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

667 if(
us
 =
FLASH_COMPLETE
)

670 
FLASH
->
CR
 &~
FLASH_CR_OPTER
;

673 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

675 
OB
->
RDP
 = 
OB_RDP
;

678 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

680 if(
us
 !
FLASH_TIMEOUT
)

683 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

688 if(
us
 !
FLASH_TIMEOUT
)

691 
FLASH
->
CR
 &~
FLASH_CR_OPTER
;

696  
us
;

697 
	}
}

716 
FLASH_Stus
 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

718 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

721 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

722 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

723 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

726 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

727 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

730 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

732 if(
us
 =
FLASH_COMPLETE
)

735 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

737 
OB
->
USER
 = (
ut8_t
)((ut8_t)(
OB_IWDG
 | 
OB_STOP
| (ut8_t)(
OB_STDBY
 |0xF8));

740 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

742 if(
us
 !
FLASH_TIMEOUT
)

745 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

749  
us
;

750 
	}
}

760 
FLASH_Stus
 
	$FLASH_OB_BOOTCfig
(
ut8_t
 
OB_BOOT1
)

762 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

765 
	`as_m
(
	`IS_OB_BOOT1
(
OB_BOOT1
));

768 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

769 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

772 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

774 if(
us
 =
FLASH_COMPLETE
)

777 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

779 
OB
->
USER
 = 
OB_BOOT1
|0xEF;

782 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

784 if(
us
 !
FLASH_TIMEOUT
)

787 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

791  
us
;

792 
	}
}

802 
FLASH_Stus
 
	$FLASH_OB_VDDACfig
(
ut8_t
 
OB_VDDA_ANALOG
)

804 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

807 
	`as_m
(
	`IS_OB_VDDA_ANALOG
(
OB_VDDA_ANALOG
));

810 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

811 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

814 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

816 if(
us
 =
FLASH_COMPLETE
)

819 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

821 
OB
->
USER
 = 
OB_VDDA_ANALOG
 |0xDF;

824 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

826 if(
us
 !
FLASH_TIMEOUT
)

829 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

833  
us
;

834 
	}
}

844 
FLASH_Stus
 
	$FLASH_OB_SRAMPyCfig
(
ut8_t
 
OB_SRAM_Py
)

846 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

849 
	`as_m
(
	`IS_OB_SRAM_PARITY
(
OB_SRAM_Py
));

852 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

854 if(
us
 =
FLASH_COMPLETE
)

857 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

859 
OB
->
USER
 = 
OB_SRAM_Py
 | 0xBF;

862 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

864 if(
us
 !
FLASH_TIMEOUT
)

867 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

871  
us
;

872 
	}
}

890 
FLASH_Stus
 
	$FLASH_OB_WreUr
(
ut8_t
 
OB_USER
)

892 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

895 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

896 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

899 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

901 if(
us
 =
FLASH_COMPLETE
)

904 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

906 
OB
->
USER
 = 
OB_USER
 | 0x88;

909 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

911 if(
us
 !
FLASH_TIMEOUT
)

914 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

918  
us
;

920 
	}
}

934 
FLASH_Stus
 
	$FLASH_ProgmOiByDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

936 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

938 
	`as_m
(
	`IS_OB_DATA_ADDRESS
(
Addss
));

939 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

941 if(
us
 =
FLASH_COMPLETE
)

944 
FLASH
->
CR
 |
FLASH_CR_OPTPG
;

945 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

948 
us
 = 
	`FLASH_WaFLaOti
(
FLASH_ER_PRG_TIMEOUT
);

950 if(
us
 !
FLASH_TIMEOUT
)

953 
FLASH
->
CR
 &~
FLASH_CR_OPTPG
;

957  
us
;

958 
	}
}

965 
ut8_t
 
	$FLASH_OB_GUr
()

968  (
ut8_t
)(
FLASH
->
OBR
 >> 8);

969 
	}
}

976 
ut32_t
 
	$FLASH_OB_GWRP
()

979  (
ut32_t
)(
FLASH
->
WRPR
);

980 
	}
}

987 
FgStus
 
	$FLASH_OB_GRDP
()

989 
FgStus
 
adus
 = 
RESET
;

991 i((
ut8_t
)(
FLASH
->
OBR
 & (
FLASH_OBR_RDPRT1
 | 
FLASH_OBR_RDPRT2
)!
RESET
)

993 
adus
 = 
SET
;

997 
adus
 = 
RESET
;

999  
adus
;

1000 
	}
}

1027 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1030 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1031 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1033 if(
NewS
 !
DISABLE
)

1036 
FLASH
->
CR
 |
FLASH_IT
;

1041 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1043 
	}
}

1055 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1057 
FgStus
 
bus
 = 
RESET
;

1060 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1062 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1064 
bus
 = 
SET
;

1068 
bus
 = 
RESET
;

1071  
bus
;

1072 
	}
}

1083 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1086 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1089 
FLASH
->
SR
 = 
FLASH_FLAG
;

1090 
	}
}

1098 
FLASH_Stus
 
	$FLASH_GStus
()

1100 
FLASH_Stus
 
FLASHus
 = 
FLASH_COMPLETE
;

1102 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1104 
FLASHus
 = 
FLASH_BUSY
;

1108 if((
FLASH
->
SR
 & (
ut32_t
)
FLASH_FLAG_WRPERR
)!= (uint32_t)0x00)

1110 
FLASHus
 = 
FLASH_ERROR_WRP
;

1114 if((
FLASH
->
SR
 & (
ut32_t
)(
FLASH_SR_PGERR
)) != (uint32_t)0x00)

1116 
FLASHus
 = 
FLASH_ERROR_PROGRAM
;

1120 
FLASHus
 = 
FLASH_COMPLETE
;

1125  
FLASHus
;

1126 
	}
}

1134 
FLASH_Stus
 
	$FLASH_WaFLaOti
(
ut32_t
 
Timeout
)

1136 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1139 
us
 = 
	`FLASH_GStus
();

1142 (
us
 =
FLASH_BUSY
&& (
Timeout
 != 0x00))

1144 
us
 = 
	`FLASH_GStus
();

1145 
Timeout
--;

1148 if(
Timeout
 == 0x00 )

1150 
us
 = 
FLASH_TIMEOUT
;

1153  
us
;

1154 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST5DE3~1.C

36 
	~"m32f30x_pwr.h
"

37 
	~"m32f30x_rcc.h
"

51 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

56 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

57 
	#DBP_BNumb
 0x08

	)

58 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

61 
	#PVDE_BNumb
 0x04

	)

62 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

67 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

68 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

100 
	$PWR_DeIn
()

102 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

103 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

104 
	}
}

114 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

117 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

118 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

119 
	}
}

158 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

160 
ut32_t
 
tmeg
 = 0;

163 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

165 
tmeg
 = 
PWR
->
CR
;

168 
tmeg
 &
CR_PLS_MASK
;

171 
tmeg
 |
PWR_PVDLev
;

174 
PWR
->
CR
 = 
tmeg
;

175 
	}
}

183 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

186 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

187 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

188 
	}
}

219 
	$PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpP
, 
FuniڮS
 
NewS
)

222 
	`as_m
(
	`IS_PWR_WAKEUP_PIN
(
PWR_WakeUpP
));

223 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

225 i(
NewS
 !
DISABLE
)

228 
PWR
->
CSR
 |
PWR_WakeUpP
;

233 
PWR
->
CSR
 &~
PWR_WakeUpP
;

235 
	}
}

351 
	$PWR_ES˕Mode
(
ut8_t
 
PWR_SLEEPEry
)

354 
	`as_m
(
	`IS_PWR_SLEEP_ENTRY
(
PWR_SLEEPEry
));

357 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

360 if(
PWR_SLEEPEry
 =
PWR_SLEEPEry_WFI
)

363 
	`__WFI
();

368 
	`__WFE
();

370 
	}
}

391 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

393 
ut32_t
 
tmeg
 = 0;

396 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

397 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

400 
tmeg
 = 
PWR
->
CR
;

402 
tmeg
 &
CR_DS_MASK
;

405 
tmeg
 |
PWR_Regut
;

408 
PWR
->
CR
 = 
tmeg
;

411 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

414 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

417 
	`__WFI
();

422 
	`__WFE
();

425 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

426 
	}
}

438 
	$PWR_ESTANDBYMode
()

441 
PWR
->
CR
 |
PWR_CR_CWUF
;

444 
PWR
->
CR
 |
PWR_CR_PDDS
;

447 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

450 #i
	`defed
 ( 
__CC_ARM
 )

451 
	`__f_es
();

454 
	`__WFI
();

455 
	}
}

488 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

490 
FgStus
 
bus
 = 
RESET
;

492 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

494 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

496 
bus
 = 
SET
;

500 
bus
 = 
RESET
;

503  
bus
;

504 
	}
}

514 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

517 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

519 
PWR
->
CR
 |
PWR_FLAG
 << 2;

520 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST81B6~1.C

32 
	~"m32f30x_dbgmcu.h
"

45 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

73 
ut32_t
 
	$DBGMCU_GREVID
()

75 (
DBGMCU
->
IDCODE
 >> 16);

76 
	}
}

83 
ut32_t
 
	$DBGMCU_GDEVID
()

85 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

86 
	}
}

115 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

118 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

119 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

120 i(
NewS
 !
DISABLE
)

122 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

126 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

128 
	}
}

152 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

155 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

156 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

158 i(
NewS
 !
DISABLE
)

160 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

164 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

166 
	}
}

181 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

184 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

185 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

187 i(
NewS
 !
DISABLE
)

189 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

193 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

195 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST85B9~1.C

93 
	~"m32f30x_iwdg.h
"

108 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

109 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

140 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

143 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

144 
IWDG
->
KR
 = 
IWDG_WreAcss
;

145 
	}
}

160 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

163 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

164 
IWDG
->
PR
 = 
IWDG_Psr
;

165 
	}
}

173 
	$IWDG_SRd
(
ut16_t
 
Rd
)

176 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

177 
IWDG
->
RLR
 = 
Rd
;

178 
	}
}

186 
	$IWDG_RdCou
()

188 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

189 
	}
}

197 
	$IWDG_SWdowVue
(
ut16_t
 
WdowVue
)

200 
	`as_m
(
	`IS_IWDG_WINDOW_VALUE
(
WdowVue
));

201 
IWDG
->
WINR
 = 
WdowVue
;

202 
	}
}

225 
	$IWDG_Eb
()

227 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

228 
	}
}

255 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

257 
FgStus
 
bus
 = 
RESET
;

259 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

260 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

262 
bus
 = 
SET
;

266 
bus
 = 
RESET
;

269  
bus
;

270 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST8FD3~1.C

102 
	~"m32f30x_dac.h
"

103 
	~"m32f30x_rcc.h
"

118 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

121 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

122 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

125 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

126 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

127 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

130 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

158 
	$DAC_DeIn
()

161 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

163 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

164 
	}
}

177 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

179 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

182 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

183 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

184 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

185 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

189 
tmeg1
 = 
DAC
->
CR
;

191 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

198 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

199 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

200 
DAC_InSu
->
DAC_OuutBufr
);

202 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

204 
DAC
->
CR
 = 
tmeg1
;

205 
	}
}

213 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

217 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

219 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

221 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

223 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

224 
	}
}

237 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

240 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

241 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

243 i(
NewS
 !
DISABLE
)

246 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

251 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

253 
	}
}

265 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

268 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

269 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

271 i(
NewS
 !
DISABLE
)

274 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

279 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

281 
	}
}

289 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

292 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

294 i(
NewS
 !
DISABLE
)

297 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

302 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

304 
	}
}

320 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

323 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

324 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

325 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

335 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

337 
	}
}

349 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

351 
__IO
 
ut32_t
 
tmp
 = 0;

354 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

355 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

357 
tmp
 = (
ut32_t
)
DAC_BASE
;

358 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

361 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

362 
	}
}

374 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

376 
__IO
 
ut32_t
 
tmp
 = 0;

379 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

380 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

382 
tmp
 = (
ut32_t
)
DAC_BASE
;

383 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

386 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

387 
	}
}

402 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

404 
ut32_t
 
da
 = 0, 
tmp
 = 0;

407 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

408 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

409 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

412 i(
DAC_Align
 =
DAC_Align_8b_R
)

414 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

418 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

421 
tmp
 = (
ut32_t
)
DAC_BASE
;

422 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

425 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

426 
	}
}

436 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

438 
__IO
 
ut32_t
 
tmp
 = 0;

441 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

443 
tmp
 = (
ut32_t

DAC_BASE
 ;

444 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

447  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

448 
	}
}

481 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

484 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

485 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

487 i(
NewS
 !
DISABLE
)

490 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

495 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

497 
	}
}

529 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

532 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

533 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

534 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

536 i(
NewS
 !
DISABLE
)

539 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

544 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

546 
	}
}

561 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

563 
FgStus
 
bus
 = 
RESET
;

565 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

566 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

569 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

572 
bus
 = 
SET
;

577 
bus
 = 
RESET
;

580  
bus
;

581 
	}
}

594 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

597 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

598 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

601 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

602 
	}
}

617 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

619 
ITStus
 
bus
 = 
RESET
;

620 
ut32_t
 
abˡus
 = 0;

623 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

624 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

627 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

630 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

633 
bus
 = 
SET
;

638 
bus
 = 
RESET
;

641  
bus
;

642 
	}
}

655 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

658 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

659 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

662 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

663 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST9010~1.C

79 
	~"m32f30x_i2c.h
"

80 
	~"m32f30x_rcc.h
"

94 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0x00CFE0FF

	)

95 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0x07FF7FFF

	)

96 
	#TIMING_CLEAR_MASK
 ((
ut32_t
)0xF0FFFFFF

	)

97 
	#ERROR_IT_MASK
 ((
ut32_t
)0x00003F00

	)

98 
	#TC_IT_MASK
 ((
ut32_t
)0x000000C0

	)

145 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

148 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

150 i(
I2Cx
 =
I2C1
)

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

155 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

160 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

162 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

164 
	}
}

174 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

176 
ut32_t
 
tmeg
 = 0;

179 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

180 
	`as_m
(
	`IS_I2C_ANALOG_FILTER
(
I2C_InSu
->
I2C_AlogFr
));

181 
	`as_m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_InSu
->
I2C_DigFr
));

182 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

183 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

184 
	`as_m
(
	`IS_I2C_ACK
(
I2C_InSu
->
I2C_Ack
));

185 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

188 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PE
);

192 
tmeg
 = 
I2Cx
->
CR1
;

194 
tmeg
 &
CR1_CLEAR_MASK
;

198 
tmeg
 |(
ut32_t
)
I2C_InSu
->
I2C_AlogFr
 |(I2C_InSu->
I2C_DigFr
 << 8);

201 
I2Cx
->
CR1
 = 
tmeg
;

207 
I2Cx
->
TIMINGR
 = 
I2C_InSu
->
I2C_Timg
 & 
TIMING_CLEAR_MASK
;

210 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

214 
tmeg
 = 0;

216 
I2Cx
->
OAR1
 = (
ut32_t
)
tmeg
;

218 
I2Cx
->
OAR2
 = (
ut32_t
)
tmeg
;

222 
tmeg
 = (
ut32_t
)((ut32_t)
I2C_InSu
->
I2C_AcknowdgedAddss
 | \

223 (
ut32_t
)
I2C_InSu
->
I2C_OwnAddss1
);

225 
I2Cx
->
OAR1
 = 
tmeg
;

227 
I2Cx
->
OAR1
 |
I2C_OAR1_OA1EN
;

232 
tmeg
 = 
I2C_InSu
->
I2C_Mode
;

234 
I2Cx
->
CR1
 |
tmeg
;

238 
tmeg
 = 
I2Cx
->
CR2
;

240 
tmeg
 &
CR2_CLEAR_MASK
;

243 
tmeg
 |
I2C_InSu
->
I2C_Ack
;

245 
I2Cx
->
CR2
 = 
tmeg
;

246 
	}
}

253 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

257 
I2C_InSu
->
I2C_Timg
 = 0;

259 
I2C_InSu
->
I2C_AlogFr
 = 
I2C_AlogFr_Eb
;

261 
I2C_InSu
->
I2C_DigFr
 = 0;

263 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

265 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

267 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

269 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

270 
	}
}

279 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

282 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

283 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

284 i(
NewS
 !
DISABLE
)

287 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

292 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PE
);

294 
	}
}

302 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
)

305 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

308 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PE
);

312 *(
__IO
 
ut32_t
 *)(ut32_t)
I2Cx
;

315 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

316 
	}
}

334 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

337 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

338 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

341 i(
NewS
 !
DISABLE
)

344 
I2Cx
->
CR1
 |
I2C_IT
;

349 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_IT
);

351 
	}
}

360 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

363 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

364 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

366 i(
NewS
 !
DISABLE
)

369 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_NOSTRETCH
);

374 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

376 
	}
}

385 
	$I2C_StModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

388 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

389 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

391 i(
NewS
 !
DISABLE
)

394 
I2Cx
->
CR1
 |
I2C_CR1_WUPEN
;

399 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_WUPEN
);

401 
	}
}

410 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

413 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

414 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

416 i(
NewS
 !
DISABLE
)

419 
I2Cx
->
OAR2
 |
I2C_OAR2_OA2EN
;

424 
I2Cx
->
OAR2
 &(
ut32_t
)~((ut32_t)
I2C_OAR2_OA2EN
);

426 
	}
}

444 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Mask
)

446 
ut32_t
 
tmeg
 = 0;

449 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

450 
	`as_m
(
	`IS_I2C_OWN_ADDRESS2
(
Addss
));

451 
	`as_m
(
	`IS_I2C_OWN_ADDRESS2_MASK
(
Mask
));

454 
tmeg
 = 
I2Cx
->
OAR2
;

457 
tmeg
 &(
ut32_t
)~((ut32_t)(
I2C_OAR2_OA2
 | 
I2C_OAR2_OA2MSK
));

460 
tmeg
 |(
ut32_t
)(((ut32_t)
Addss
 & 
I2C_OAR2_OA2
) | \

461 (((
ut32_t
)
Mask
 << 8& 
I2C_OAR2_OA2MSK
)) ;

464 
I2Cx
->
OAR2
 = 
tmeg
;

465 
	}
}

474 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
I2Cx
->
CR1
 |
I2C_CR1_GCEN
;

488 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_GCEN
);

490 
	}
}

499 
	$I2C_SveByCڌCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

502 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

503 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

505 i(
NewS
 !
DISABLE
)

508 
I2Cx
->
CR1
 |
I2C_CR1_SBC
;

513 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_SBC
);

515 
	}
}

524 
	$I2C_SveAddssCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
)

526 
ut32_t
 
tmeg
 = 0;

529 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

530 
	`as_m
(
	`IS_I2C_SLAVE_ADDRESS
(
Addss
));

533 
tmeg
 = 
I2Cx
->
CR2
;

536 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_CR2_SADD
);

539 
tmeg
 |(
ut32_t
)((ut32_t)
Addss
 & 
I2C_CR2_SADD
);

542 
I2Cx
->
CR2
 = 
tmeg
;

543 
	}
}

553 
	$I2C_10BAddssgModeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

556 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

557 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

559 i(
NewS
 !
DISABLE
)

562 
I2Cx
->
CR2
 |
I2C_CR2_ADD10
;

567 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_ADD10
);

569 
	}
}

618 
	$I2C_AutoEndCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

621 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 i(
NewS
 !
DISABLE
)

627 
I2Cx
->
CR2
 |
I2C_CR2_AUTOEND
;

632 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_AUTOEND
);

634 
	}
}

643 
	$I2C_RdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

646 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

647 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

649 i(
NewS
 !
DISABLE
)

652 
I2Cx
->
CR2
 |
I2C_CR2_RELOAD
;

657 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_RELOAD
);

659 
	}
}

667 
	$I2C_NumbOfBysCfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Numb_Bys
)

669 
ut32_t
 
tmeg
 = 0;

672 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

675 
tmeg
 = 
I2Cx
->
CR2
;

678 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_CR2_NBYTES
);

681 
tmeg
 |(
ut32_t
)(((ut32_t)
Numb_Bys
 << 16 ) & 
I2C_CR2_NBYTES
);

684 
I2Cx
->
CR2
 = 
tmeg
;

685 
	}
}

696 
	$I2C_MaRequeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_Dei
)

699 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

700 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

703 i(
I2C_Dei
 =
I2C_Dei_Tnsmr
)

706 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_RD_WRN
);

711 
I2Cx
->
CR2
 |
I2C_CR2_RD_WRN
;

713 
	}
}

722 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

725 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

726 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

728 i(
NewS
 !
DISABLE
)

731 
I2Cx
->
CR2
 |
I2C_CR2_START
;

736 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_START
);

738 
	}
}

747 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

750 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

751 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

753 i(
NewS
 !
DISABLE
)

756 
I2Cx
->
CR2
 |
I2C_CR2_STOP
;

761 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_STOP
);

763 
	}
}

774 
	$I2C_10BAddssHdCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

777 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

778 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

780 i(
NewS
 !
DISABLE
)

783 
I2Cx
->
CR2
 |
I2C_CR2_HEAD10R
;

788 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_HEAD10R
);

790 
	}
}

799 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
I2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
I2C_CR2_NACK
);

813 
I2Cx
->
CR2
 |
I2C_CR2_NACK
;

815 
	}
}

822 
ut8_t
 
	$I2C_GAddssMched
(
I2C_TyDef
* 
I2Cx
)

825 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

828  (
ut8_t
)(((
ut32_t
)
I2Cx
->
ISR
 & 
I2C_ISR_ADDCODE
) >> 16) ;

829 
	}
}

836 
ut16_t
 
	$I2C_GTnsrDei
(
I2C_TyDef
* 
I2Cx
)

838 
ut32_t
 
tmeg
 = 0;

839 
ut16_t
 
dei
 = 0;

842 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

845 
tmeg
 = (
ut32_t
)(
I2Cx
->
ISR
 & 
I2C_ISR_DIR
);

848 i(
tmeg
 == 0)

851 
dei
 = 
I2C_Dei_Tnsmr
;

856 
dei
 = 
I2C_Dei_Reiv
;

858  
dei
;

859 
	}
}

880 
	$I2C_TnsrHdlg
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Numb_Bys
, 
ut32_t
 
RdEndMode
, ut32_
SStMode
)

882 
ut32_t
 
tmeg
 = 0;

885 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

886 
	`as_m
(
	`IS_I2C_SLAVE_ADDRESS
(
Addss
));

887 
	`as_m
(
	`IS_RELOAD_END_MODE
(
RdEndMode
));

888 
	`as_m
(
	`IS_START_STOP_MODE
(
SStMode
));

891 
tmeg
 = 
I2Cx
->
CR2
;

894 
tmeg
 &(
ut32_t
)~((ut32_t)(
I2C_CR2_SADD
 | 
I2C_CR2_NBYTES
 | 
I2C_CR2_RELOAD
 | 
I2C_CR2_AUTOEND
 | 
I2C_CR2_RD_WRN
 | 
I2C_CR2_START
 | 
I2C_CR2_STOP
));

897 
tmeg
 |(
ut32_t
)(((ut32_t)
Addss
 & 
I2C_CR2_SADD
| (((ut32_t)
Numb_Bys
 << 16 ) & 
I2C_CR2_NBYTES
) | \

898 (
ut32_t
)
RdEndMode
 | (ut32_t)
SStMode
);

901 
I2Cx
->
CR2
 = 
tmeg
;

902 
	}
}

951 
	$I2C_SMBusA˹Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

954 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

955 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

957 i(
NewS
 !
DISABLE
)

960 
I2Cx
->
CR1
 |
I2C_CR1_ALERTEN
;

965 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_ALERTEN
);

967 
	}
}

976 
	$I2C_ClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

979 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

980 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

982 i(
NewS
 !
DISABLE
)

985 
I2Cx
->
TIMEOUTR
 |
I2C_TIMEOUTR_TIMOUTEN
;

990 
I2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIMOUTEN
);

992 
	}
}

1001 
	$I2C_ExndedClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1004 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1005 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1007 i(
NewS
 !
DISABLE
)

1010 
I2Cx
->
TIMEOUTR
 |
I2C_TIMEOUTR_TEXTEN
;

1015 
I2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TEXTEN
);

1017 
	}
}

1027 
	$I2C_IdClockTimeoutCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1030 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1031 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1033 i(
NewS
 !
DISABLE
)

1036 
I2Cx
->
TIMEOUTR
 |
I2C_TIMEOUTR_TIDLE
;

1041 
I2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIDLE
);

1043 
	}
}

1052 
	$I2C_TimeoutACfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
)

1054 
ut32_t
 
tmeg
 = 0;

1057 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1058 
	`as_m
(
	`IS_I2C_TIMEOUT
(
Timeout
));

1061 
tmeg
 = 
I2Cx
->
TIMEOUTR
;

1064 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIMEOUTA
);

1067 
tmeg
 |(
ut32_t
)((ut32_t)
Timeout
 & 
I2C_TIMEOUTR_TIMEOUTA
) ;

1070 
I2Cx
->
TIMEOUTR
 = 
tmeg
;

1071 
	}
}

1079 
	$I2C_TimeoutBCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
Timeout
)

1081 
ut32_t
 
tmeg
 = 0;

1084 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1085 
	`as_m
(
	`IS_I2C_TIMEOUT
(
Timeout
));

1088 
tmeg
 = 
I2Cx
->
TIMEOUTR
;

1091 
tmeg
 &(
ut32_t
)~((ut32_t)
I2C_TIMEOUTR_TIMEOUTB
);

1094 
tmeg
 |(
ut32_t
)(((ut32_t)
Timeout
 << 16& 
I2C_TIMEOUTR_TIMEOUTB
) ;

1097 
I2Cx
->
TIMEOUTR
 = 
tmeg
;

1098 
	}
}

1107 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1110 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1111 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1113 i(
NewS
 !
DISABLE
)

1116 
I2Cx
->
CR1
 |
I2C_CR1_PECEN
;

1121 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR1_PECEN
);

1123 
	}
}

1132 
	$I2C_PECRequeCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

1135 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1136 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1138 i(
NewS
 !
DISABLE
)

1141 
I2Cx
->
CR1
 |
I2C_CR2_PECBYTE
;

1146 
I2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
I2C_CR2_PECBYTE
);

1148 
	}
}

1155 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

1158 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1161  (
ut8_t
)((
ut32_t
)
I2Cx
->
PECR
 & 
I2C_PECR_PEC
);

1162 
	}
}

1201 
ut32_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1203 
__IO
 
ut32_t
 
tmp
 = 0;

1206 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1207 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1209 
tmp
 = (
ut32_t
)
I2Cx
;

1210 
tmp
 +
I2C_Regi
;

1213  (*(
__IO
 
ut32_t
 *
tmp
);

1214 
	}
}

1244 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

1247 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1250 
I2Cx
->
TXDR
 = (
ut8_t
)
Da
;

1251 
	}
}

1258 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

1261 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1264  (
ut8_t
)
I2Cx
->
RXDR
;

1265 
	}
}

1301 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_DMAReq
, 
FuniڮS
 
NewS
)

1304 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1305 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1306 
	`as_m
(
	`IS_I2C_DMA_REQ
(
I2C_DMAReq
));

1308 i(
NewS
 !
DISABLE
)

1311 
I2Cx
->
CR1
 |
I2C_DMAReq
;

1316 
I2Cx
->
CR1
 &(
ut32_t
)~
I2C_DMAReq
;

1318 
	}
}

1421 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1423 
ut32_t
 
tmeg
 = 0;

1424 
FgStus
 
bus
 = 
RESET
;

1427 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1428 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1431 
tmeg
 = 
I2Cx
->
ISR
;

1434 
tmeg
 &
I2C_FLAG
;

1436 if(
tmeg
 != 0)

1439 
bus
 = 
SET
;

1444 
bus
 = 
RESET
;

1446  
bus
;

1447 
	}
}

1465 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1468 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1469 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1472 
I2Cx
->
ICR
 = 
I2C_FLAG
;

1473 
	}
}

1495 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1497 
ut32_t
 
tmeg
 = 0;

1498 
ITStus
 
bus
 = 
RESET
;

1499 
ut32_t
 
abˡus
 = 0;

1502 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1503 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1507 if((
ut32_t
)(
I2C_IT
 & 
ERROR_IT_MASK
))

1509 
abˡus
 = (
ut32_t
)((
I2C_CR1_ERRIE
& (
I2Cx
->
CR1
));

1512 if((
ut32_t
)(
I2C_IT
 & 
TC_IT_MASK
))

1514 
abˡus
 = (
ut32_t
)((
I2C_CR1_TCIE
& (
I2Cx
->
CR1
));

1518 
abˡus
 = (
ut32_t
)((
I2C_IT
& (
I2Cx
->
CR1
));

1522 
tmeg
 = 
I2Cx
->
ISR
;

1525 
tmeg
 &
I2C_IT
;

1528 if((
tmeg
 !
RESET
&& 
abˡus
)

1531 
bus
 = 
SET
;

1536 
bus
 = 
RESET
;

1540  
bus
;

1541 
	}
}

1559 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1562 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1563 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1566 
I2Cx
->
ICR
 = 
I2C_IT
;

1567 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST9705~1.C

120 
	~"m32f30x_tim.h
"

121 
	~"m32f30x_rcc.h
"

136 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

137 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

138 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

139 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

140 
	#CCMR_OC13M_MASK
 ((
ut32_t
)0xFFFEFF8F)

	)

141 
	#CCMR_OC24M_MASK
 ((
ut32_t
)0xFEFF8FFF)

	)

146 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

147 
ut16_t
 
TIM_ICFr
);

148 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

149 
ut16_t
 
TIM_ICFr
);

150 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

151 
ut16_t
 
TIM_ICFr
);

152 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

153 
ut16_t
 
TIM_ICFr
);

199 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

202 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

204 i(
TIMx
 =
TIM1
)

206 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

207 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

209 i(
TIMx
 =
TIM2
)

211 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

214 i(
TIMx
 =
TIM3
)

216 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

219 i(
TIMx
 =
TIM4
)

221 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

224 i(
TIMx
 =
TIM6
)

226 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

229 i(
TIMx
 =
TIM7
)

231 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

234 i(
TIMx
 =
TIM8
)

236 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

237 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

239 i(
TIMx
 =
TIM15
)

241 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
ENABLE
);

242 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
DISABLE
);

244 i(
TIMx
 =
TIM16
)

246 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
ENABLE
);

247 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
DISABLE
);

251 i(
TIMx
 =
TIM17
)

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
ENABLE
);

254 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
DISABLE
);

257 
	}
}

267 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

269 
ut16_t
 
tmp1
 = 0;

272 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

273 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

274 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

276 
tmp1
 = 
TIMx
->
CR1
;

278 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM2
) ||

279 (
TIMx
 =
TIM3
)|| (TIMx =
TIM4
))

282 
tmp1
 &(
ut16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

283 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

286 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

289 
tmp1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

290 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

293 
TIMx
->
CR1
 = 
tmp1
;

296 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

299 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

301 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM15
) ||

302 (
TIMx
 =
TIM16
|| (TIMx =
TIM17
))

305 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

310 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

311 
	}
}

319 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

322 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

323 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

324 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

325 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

326 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

327 
	}
}

339 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

342 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

343 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

345 
TIMx
->
PSC
 = 
Psr
;

347 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

348 
	}
}

362 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

364 
ut16_t
 
tmp1
 = 0;

367 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

368 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

370 
tmp1
 = 
TIMx
->
CR1
;

373 
tmp1
 &(
ut16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

376 
tmp1
 |
TIM_CouMode
;

379 
TIMx
->
CR1
 = 
tmp1
;

380 
	}
}

388 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

391 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

394 
TIMx
->
CNT
 = 
Cou
;

395 
	}
}

403 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

406 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

409 
TIMx
->
ARR
 = 
Autܖd
;

410 
	}
}

417 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

420 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

423  
TIMx
->
CNT
;

424 
	}
}

431 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

434 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

437  
TIMx
->
PSC
;

438 
	}
}

447 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

450 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

451 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

453 i(
NewS
 !
DISABLE
)

456 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

461 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UDIS
;

463 
	}
}

476 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

479 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

480 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

482 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

485 
TIMx
->
CR1
 |
TIM_CR1_URS
;

490 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_URS
;

492 
	}
}

502 
	$TIM_UIFRem
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

505 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

506 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

508 i(
NewS
 !
DISABLE
)

511 
TIMx
->
CR1
 |
TIM_CR1_UIFREMAP
;

516 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UIFREMAP
;

518 
	}
}

527 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

530 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

531 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

533 i(
NewS
 !
DISABLE
)

536 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

541 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_ARPE
;

543 
	}
}

554 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

557 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

558 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

561 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_OPM
;

564 
TIMx
->
CR1
 |
TIM_OPMode
;

565 
	}
}

577 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

580 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

581 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

584 
TIMx
->
CR1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

587 
TIMx
->
CR1
 |
TIM_CKD
;

588 
	}
}

598 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

601 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

602 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

604 i(
NewS
 !
DISABLE
)

607 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

612 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_CEN
;

614 
	}
}

676 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

678 
ut32_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

681 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

682 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

683 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

684 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

687 
TIMx
->
CCER
 &(
ut32_t
)~
TIM_CCER_CC1E
;

690 
tmpcr
 = 
TIMx
->
CCER
;

692 
tmp2
 = 
TIMx
->
CR2
;

695 
tmpccmrx
 = 
TIMx
->
CCMR1
;

698 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR1_OC1M
;

699 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR1_CC1S
;

701 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

704 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC1P
;

706 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

709 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

711 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM15
|| (TIMx =
TIM16
|| (TIMx =
TIM17
))

713 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

714 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

715 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

716 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

719 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC1NP
;

721 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

723 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC1NE
;

726 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

728 
tmp2
 &(
ut32_t
)~
TIM_CR2_OIS1
;

729 
tmp2
 &(
ut32_t
)~
TIM_CR2_OIS1N
;

731 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

733 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

736 
TIMx
->
CR2
 = 
tmp2
;

739 
TIMx
->
CCMR1
 = 
tmpccmrx
;

742 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

745 
TIMx
->
CCER
 = 
tmpcr
;

746 
	}
}

756 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

758 
ut32_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

761 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

762 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

763 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

764 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

767 
TIMx
->
CCER
 &(
ut32_t
)~
TIM_CCER_CC2E
;

770 
tmpcr
 = 
TIMx
->
CCER
;

772 
tmp2
 = 
TIMx
->
CR2
;

775 
tmpccmrx
 = 
TIMx
->
CCMR1
;

778 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR1_OC2M
;

779 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR1_CC2S
;

782 
tmpccmrx
 |(
ut32_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

785 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC2P
;

787 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCPެy
 << 4);

790 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OuutS
 << 4);

792 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

794 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

795 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

796 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

797 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

800 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC2NP
;

802 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

804 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC2NE
;

807 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OuutNS
 << 4);

809 
tmp2
 &(
ut32_t
)~
TIM_CR2_OIS2
;

810 
tmp2
 &(
ut32_t
)~
TIM_CR2_OIS2N
;

812 
tmp2
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCIdS
 << 2);

814 
tmp2
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

817 
TIMx
->
CR2
 = 
tmp2
;

820 
TIMx
->
CCMR1
 = 
tmpccmrx
;

823 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

826 
TIMx
->
CCER
 = 
tmpcr
;

827 
	}
}

837 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

839 
ut32_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

842 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

843 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

844 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

845 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

848 
TIMx
->
CCER
 &(
ut32_t
)~
TIM_CCER_CC3E
;

851 
tmpcr
 = 
TIMx
->
CCER
;

853 
tmp2
 = 
TIMx
->
CR2
;

856 
tmpccmrx
 = 
TIMx
->
CCMR2
;

859 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR2_OC3M
;

860 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR2_CC3S
;

862 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

865 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC3P
;

867 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCPެy
 << 8);

870 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OuutS
 << 8);

872 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

874 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

875 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

876 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

877 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

880 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC3NP
;

882 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

884 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC3NE
;

887 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OuutNS
 << 8);

889 
tmp2
 &(
ut32_t
)~
TIM_CR2_OIS3
;

890 
tmp2
 &(
ut32_t
)~
TIM_CR2_OIS3N
;

892 
tmp2
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCIdS
 << 4);

894 
tmp2
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

897 
TIMx
->
CR2
 = 
tmp2
;

900 
TIMx
->
CCMR2
 = 
tmpccmrx
;

903 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

906 
TIMx
->
CCER
 = 
tmpcr
;

907 
	}
}

917 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

919 
ut32_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

922 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

923 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

924 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

925 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

928 
TIMx
->
CCER
 &(
ut32_t
)~
TIM_CCER_CC4E
;

931 
tmpcr
 = 
TIMx
->
CCER
;

933 
tmp2
 = 
TIMx
->
CR2
;

936 
tmpccmrx
 = 
TIMx
->
CCMR2
;

939 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR2_OC4M
;

940 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR2_CC4S
;

943 
tmpccmrx
 |(
ut32_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

946 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC4P
;

948 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCPެy
 << 12);

951 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OuutS
 << 12);

953 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

955 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

957 
tmp2
 &=(
ut32_t
~
TIM_CR2_OIS4
;

959 
tmp2
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCIdS
 << 6);

962 
TIMx
->
CR2
 = 
tmp2
;

965 
TIMx
->
CCMR2
 = 
tmpccmrx
;

968 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

971 
TIMx
->
CCER
 = 
tmpcr
;

972 
	}
}

982 
	$TIM_OC5In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

984 
ut32_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

987 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

988 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

989 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

990 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

993 
TIMx
->
CCER
 &(
ut32_t
)~
TIM_CCER_CC5E
;

996 
tmpcr
 = 
TIMx
->
CCER
;

998 
tmp2
 = 
TIMx
->
CR2
;

1001 
tmpccmrx
 = 
TIMx
->
CCMR3
;

1004 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR3_OC5M
;

1007 
tmpccmrx
 |(
ut32_t
)(
TIM_OCInSu
->
TIM_OCMode
);

1010 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC5P
;

1012 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCPެy
 << 16);

1015 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OuutS
 << 16);

1017 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

1019 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

1021 
tmp2
 &=(
ut32_t
~
TIM_CR2_OIS5
;

1023 
tmp2
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCIdS
 << 16);

1026 
TIMx
->
CR2
 = 
tmp2
;

1029 
TIMx
->
CCMR3
 = 
tmpccmrx
;

1032 
TIMx
->
CCR5
 = 
TIM_OCInSu
->
TIM_Pul
;

1035 
TIMx
->
CCER
 = 
tmpcr
;

1036 
	}
}

1046 
	$TIM_OC6In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

1048 
ut32_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

1051 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1052 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

1053 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

1054 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

1057 
TIMx
->
CCER
 &(
ut32_t
)~
TIM_CCER_CC6E
;

1060 
tmpcr
 = 
TIMx
->
CCER
;

1062 
tmp2
 = 
TIMx
->
CR2
;

1065 
tmpccmrx
 = 
TIMx
->
CCMR3
;

1068 
tmpccmrx
 &(
ut32_t
)~
TIM_CCMR3_OC6M
;

1071 
tmpccmrx
 |(
ut32_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

1074 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC6P
;

1076 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OCPެy
 << 20);

1079 
tmpcr
 |(
ut32_t
)((ut32_t)
TIM_OCInSu
->
TIM_OuutS
 << 20);

1081 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

1083 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

1085 
tmp2
 &=(
ut32_t
~
TIM_CR2_OIS6
;

1087 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 18);

1090 
TIMx
->
CR2
 = 
tmp2
;

1093 
TIMx
->
CCMR3
 = 
tmpccmrx
;

1096 
TIMx
->
CCR6
 = 
TIM_OCInSu
->
TIM_Pul
;

1099 
TIMx
->
CCER
 = 
tmpcr
;

1100 
	}
}

1110 
	$TIM_SeGC5C1
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1113 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1114 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1116 i(
NewS
 !
DISABLE
)

1119 
TIMx
->
CCR5
 |
TIM_CCR5_GC5C1
;

1124 
TIMx
->
CCR5
 &(
ut32_t
)~
TIM_CCR5_GC5C1
;

1126 
	}
}

1136 
	$TIM_SeGC5C2
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1139 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1140 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1142 i(
NewS
 !
DISABLE
)

1145 
TIMx
->
CCR5
 |
TIM_CCR5_GC5C2
;

1150 
TIMx
->
CCR5
 &(
ut32_t
)~
TIM_CCR5_GC5C2
;

1152 
	}
}

1163 
	$TIM_SeGC5C3
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1166 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1167 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1169 i(
NewS
 !
DISABLE
)

1172 
TIMx
->
CCR5
 |
TIM_CCR5_GC5C3
;

1177 
TIMx
->
CCR5
 &(
ut32_t
)~
TIM_CCR5_GC5C3
;

1179 
	}
}

1187 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

1190 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

1191 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

1192 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

1193 
TIM_OCInSu
->
TIM_Pul
 = 0x00000000;

1194 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

1195 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

1196 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

1197 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

1198 
	}
}

1229 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, 
ut32_t
 
TIM_OCMode
)

1231 
ut32_t
 
tmp
 = 0;

1232 
ut16_t
 
tmp1
 = 0;

1235 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1236 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1237 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1239 
tmp
 = (
ut32_t

TIMx
;

1240 
tmp
 +
CCMR_OFFSET
;

1242 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1245 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1247 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1249 
tmp
 +(
TIM_Chl
>>1);

1252 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC13M_MASK
;

1255 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1259 
tmp
 +(
ut32_t
)(
TIM_Chl
 - (uint32_t)4)>> (uint32_t)1;

1262 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC24M_MASK
;

1265 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1267 
	}
}

1275 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1278 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1281 
TIMx
->
CCR1
 = 
Com1
;

1282 
	}
}

1291 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1294 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1297 
TIMx
->
CCR2
 = 
Com2
;

1298 
	}
}

1306 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1309 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1312 
TIMx
->
CCR3
 = 
Com3
;

1313 
	}
}

1321 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1324 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1327 
TIMx
->
CCR4
 = 
Com4
;

1328 
	}
}

1336 
	$TIM_SCom5
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com5
)

1339 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1342 
TIMx
->
CCR5
 = 
Com5
;

1343 
	}
}

1351 
	$TIM_SCom6
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com6
)

1354 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1357 
TIMx
->
CCR6
 = 
Com6
;

1358 
	}
}

1369 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1371 
ut32_t
 
tmpccmr1
 = 0;

1374 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1375 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1376 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1379 
tmpccmr1
 &(
ut32_t
)~
TIM_CCMR1_OC1M
;

1382 
tmpccmr1
 |
TIM_FdAi
;

1385 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1386 
	}
}

1398 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1400 
ut32_t
 
tmpccmr1
 = 0;

1403 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1404 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1405 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1408 
tmpccmr1
 &(
ut32_t
)~
TIM_CCMR1_OC2M
;

1411 
tmpccmr1
 |((
ut32_t
)
TIM_FdAi
 << 8);

1414 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1415 
	}
}

1426 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1428 
ut32_t
 
tmpccmr2
 = 0;

1431 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1432 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1434 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1437 
tmpccmr2
 &(
ut32_t
)~
TIM_CCMR2_OC3M
;

1440 
tmpccmr2
 |
TIM_FdAi
;

1443 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1444 
	}
}

1455 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1457 
ut32_t
 
tmpccmr2
 = 0;

1460 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1461 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1462 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1465 
tmpccmr2
 &(
ut32_t
)~
TIM_CCMR2_OC4M
;

1468 
tmpccmr2
 |((
ut32_t
)
TIM_FdAi
 << 8);

1471 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1472 
	}
}

1483 
	$TIM_FdOC5Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1485 
ut32_t
 
tmpccmr3
 = 0;

1488 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1489 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1490 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1493 
tmpccmr3
 &(
ut32_t
)~
TIM_CCMR3_OC5M
;

1496 
tmpccmr3
 |(
ut32_t
)(
TIM_FdAi
);

1499 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1500 
	}
}

1511 
	$TIM_FdOC6Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1513 
ut32_t
 
tmpccmr3
 = 0;

1516 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1517 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1518 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1521 
tmpccmr3
 &(
ut32_t
)~
TIM_CCMR3_OC6M
;

1524 
tmpccmr3
 |((
ut32_t
)
TIM_FdAi
 << 8);

1527 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1528 
	}
}

1539 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1541 
ut32_t
 
tmpccmr1
 = 0;

1544 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1545 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1547 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1550 
tmpccmr1
 &(
ut32_t
)(~
TIM_CCMR1_OC1PE
);

1553 
tmpccmr1
 |
TIM_OCPld
;

1556 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1557 
	}
}

1569 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1571 
ut32_t
 
tmpccmr1
 = 0;

1574 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1575 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1577 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1580 
tmpccmr1
 &(
ut32_t
)(~
TIM_CCMR1_OC2PE
);

1583 
tmpccmr1
 |((
ut32_t
)
TIM_OCPld
 << 8);

1586 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1587 
	}
}

1598 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1600 
ut32_t
 
tmpccmr2
 = 0;

1603 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1604 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1606 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1609 
tmpccmr2
 &(
ut32_t
)(~
TIM_CCMR2_OC3PE
);

1612 
tmpccmr2
 |
TIM_OCPld
;

1615 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1616 
	}
}

1627 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1629 
ut32_t
 
tmpccmr2
 = 0;

1632 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1633 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1635 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1638 
tmpccmr2
 &(
ut32_t
)(~
TIM_CCMR2_OC4PE
);

1641 
tmpccmr2
 |((
ut32_t
)
TIM_OCPld
 << 8);

1644 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1645 
	}
}

1656 
	$TIM_OC5PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1658 
ut32_t
 
tmpccmr3
 = 0;

1661 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1662 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1664 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1667 
tmpccmr3
 &(
ut32_t
)(~
TIM_CCMR3_OC5PE
);

1670 
tmpccmr3
 |(
ut32_t
)(
TIM_OCPld
);

1673 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1674 
	}
}

1685 
	$TIM_OC6PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1687 
ut32_t
 
tmpccmr3
 = 0;

1690 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1691 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1693 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1696 
tmpccmr3
 &(
ut32_t
)(~
TIM_CCMR3_OC6PE
);

1699 
tmpccmr3
 |((
ut32_t
)
TIM_OCPld
 << 8);

1702 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1703 
	}
}

1714 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1716 
ut32_t
 
tmpccmr1
 = 0;

1719 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1720 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1723 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1726 
tmpccmr1
 &(
ut32_t
)~
TIM_CCMR1_OC1FE
;

1729 
tmpccmr1
 |
TIM_OCFa
;

1732 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1733 
	}
}

1745 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1747 
ut32_t
 
tmpccmr1
 = 0;

1750 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1751 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1754 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1757 
tmpccmr1
 &(
ut32_t
)(~
TIM_CCMR1_OC2FE
);

1760 
tmpccmr1
 |((
ut32_t
)
TIM_OCFa
 << 8);

1763 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1764 
	}
}

1775 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1777 
ut32_t
 
tmpccmr2
 = 0;

1780 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1781 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1784 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1787 
tmpccmr2
 &(
ut32_t
)~
TIM_CCMR2_OC3FE
;

1790 
tmpccmr2
 |
TIM_OCFa
;

1793 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1794 
	}
}

1805 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1807 
ut32_t
 
tmpccmr2
 = 0;

1810 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1811 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1814 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1817 
tmpccmr2
 &(
ut32_t
)(~
TIM_CCMR2_OC4FE
);

1820 
tmpccmr2
 |((
ut32_t
)
TIM_OCFa
 << 8);

1823 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1824 
	}
}

1835 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1837 
ut32_t
 
tmpccmr1
 = 0;

1840 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1841 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1843 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1846 
tmpccmr1
 &(
ut32_t
)~
TIM_CCMR1_OC1CE
;

1849 
tmpccmr1
 |
TIM_OCCˬ
;

1852 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1853 
	}
}

1865 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1867 
ut32_t
 
tmpccmr1
 = 0;

1870 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1871 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1873 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1876 
tmpccmr1
 &(
ut32_t
)~
TIM_CCMR1_OC2CE
;

1879 
tmpccmr1
 |((
ut32_t
)
TIM_OCCˬ
 << 8);

1882 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1883 
	}
}

1894 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1896 
ut32_t
 
tmpccmr2
 = 0;

1899 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1900 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1902 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1905 
tmpccmr2
 &(
ut32_t
)~
TIM_CCMR2_OC3CE
;

1908 
tmpccmr2
 |
TIM_OCCˬ
;

1911 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1912 
	}
}

1923 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1925 
ut32_t
 
tmpccmr2
 = 0;

1928 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1929 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1931 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1934 
tmpccmr2
 &(
ut32_t
)~
TIM_CCMR2_OC4CE
;

1937 
tmpccmr2
 |((
ut32_t
)
TIM_OCCˬ
 << 8);

1940 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1941 
	}
}

1952 
	$TIM_CˬOC5Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1954 
ut32_t
 
tmpccmr3
 = 0;

1957 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1958 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1960 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1963 
tmpccmr3
 &(
ut32_t
)~
TIM_CCMR3_OC5CE
;

1966 
tmpccmr3
 |(
ut32_t
)(
TIM_OCCˬ
);

1969 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1970 
	}
}

1981 
	$TIM_CˬOC6Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1983 
ut32_t
 
tmpccmr3
 = 0;

1986 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1987 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1989 
tmpccmr3
 = 
TIMx
->
CCMR3
;

1992 
tmpccmr3
 &(
ut32_t
)~
TIM_CCMR3_OC6CE
;

1995 
tmpccmr3
 |((
ut32_t
)
TIM_OCCˬ
 << 8);

1998 
TIMx
->
CCMR3
 = 
tmpccmr3
;

1999 
	}
}

2010 
	$TIM_SeOCREFCˬ
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCRenCˬ
)

2013 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2014 
	`as_m
(
	`TIM_OCREFERENCECECLEAR_SOURCE
(
TIM_OCRenCˬ
));

2017 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_OCCS
);

2018 
TIMx
->
SMCR
 |
TIM_OCRenCˬ
;

2019 
	}
}

2030 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

2032 
ut32_t
 
tmpcr
 = 0;

2035 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2036 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2038 
tmpcr
 = 
TIMx
->
CCER
;

2041 
tmpcr
 &(
ut32_t
)(~
TIM_CCER_CC1P
);

2042 
tmpcr
 |
TIM_OCPެy
;

2045 
TIMx
->
CCER
 = 
tmpcr
;

2046 
	}
}

2057 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

2059 
ut32_t
 
tmpcr
 = 0;

2061 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2062 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

2064 
tmpcr
 = 
TIMx
->
CCER
;

2067 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC1NP
;

2068 
tmpcr
 |
TIM_OCNPެy
;

2071 
TIMx
->
CCER
 = 
tmpcr
;

2072 
	}
}

2084 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

2086 
ut32_t
 
tmpcr
 = 0;

2089 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2090 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2092 
tmpcr
 = 
TIMx
->
CCER
;

2095 
tmpcr
 &(
ut32_t
)(~
TIM_CCER_CC2P
);

2096 
tmpcr
 |((
ut32_t
)
TIM_OCPެy
 << 4);

2099 
TIMx
->
CCER
 = 
tmpcr
;

2100 
	}
}

2111 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

2113 
ut32_t
 
tmpcr
 = 0;

2116 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2117 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

2119 
tmpcr
 = 
TIMx
->
CCER
;

2122 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC2NP
;

2123 
tmpcr
 |((
ut32_t
)
TIM_OCNPެy
 << 4);

2126 
TIMx
->
CCER
 = 
tmpcr
;

2127 
	}
}

2138 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

2140 
ut32_t
 
tmpcr
 = 0;

2143 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2144 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2146 
tmpcr
 = 
TIMx
->
CCER
;

2149 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC3P
;

2150 
tmpcr
 |((
ut32_t
)
TIM_OCPެy
 << 8);

2153 
TIMx
->
CCER
 = 
tmpcr
;

2154 
	}
}

2165 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

2167 
ut32_t
 
tmpcr
 = 0;

2170 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2171 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

2173 
tmpcr
 = 
TIMx
->
CCER
;

2176 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC3NP
;

2177 
tmpcr
 |((
ut32_t
)
TIM_OCNPެy
 << 8);

2180 
TIMx
->
CCER
 = 
tmpcr
;

2181 
	}
}

2192 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

2194 
ut32_t
 
tmpcr
 = 0;

2197 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2198 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2200 
tmpcr
 = 
TIMx
->
CCER
;

2203 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC4P
;

2204 
tmpcr
 |((
ut32_t
)
TIM_OCPެy
 << 12);

2207 
TIMx
->
CCER
 = 
tmpcr
;

2208 
	}
}

2219 
	$TIM_OC5PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

2221 
ut32_t
 
tmpcr
 = 0;

2224 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2227 
tmpcr
 = 
TIMx
->
CCER
;

2230 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC5P
;

2231 
tmpcr
 |((
ut32_t
)
TIM_OCPެy
 << 16);

2234 
TIMx
->
CCER
 = 
tmpcr
;

2235 
	}
}

2246 
	$TIM_OC6PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

2248 
ut32_t
 
tmpcr
 = 0;

2251 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2252 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2254 
tmpcr
 = 
TIMx
->
CCER
;

2257 
tmpcr
 &(
ut32_t
)~
TIM_CCER_CC6P
;

2258 
tmpcr
 |((
ut32_t
)
TIM_OCPެy
 << 20);

2261 
TIMx
->
CCER
 = 
tmpcr
;

2262 
	}
}

2279 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

2281 
ut32_t
 
tmp
 = 0;

2284 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2285 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

2286 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

2288 
tmp
 = (
ut32_t
)
CCER_CCE_SET
 << (ut32_t)
TIM_Chl
;

2291 
TIMx
->
CCER
 &(
ut32_t
)(~
tmp
);

2294 
TIMx
->
CCER
 |((
ut32_t
)
TIM_CCx
 << (ut32_t)
TIM_Chl
);

2295 
	}
}

2309 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

2311 
ut32_t
 
tmp
 = 0;

2314 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2315 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

2316 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2318 
tmp
 = (
ut32_t
)
CCER_CCNE_SET
 << (ut32_t)
TIM_Chl
;

2321 
TIMx
->
CCER
 &(
ut32_t
~
tmp
;

2324 
TIMx
->
CCER
 |((
ut32_t
)
TIM_CCxN
 << (ut32_t)
TIM_Chl
);

2325 
	}
}

2391 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

2394 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2395 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

2396 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

2397 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

2398 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

2400 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2403 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

2404 
TIM_ICInSu
->
TIM_ICSei
,

2405 
TIM_ICInSu
->
TIM_ICFr
);

2407 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2409 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

2412 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

2413 
TIM_ICInSu
->
TIM_ICSei
,

2414 
TIM_ICInSu
->
TIM_ICFr
);

2416 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2418 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

2421 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

2422 
TIM_ICInSu
->
TIM_ICSei
,

2423 
TIM_ICInSu
->
TIM_ICFr
);

2425 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2430 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

2431 
TIM_ICInSu
->
TIM_ICSei
,

2432 
TIM_ICInSu
->
TIM_ICFr
);

2434 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2436 
	}
}

2444 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

2447 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

2448 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

2449 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

2450 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

2451 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

2452 
	}
}

2463 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

2465 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

2466 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

2469 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2472 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

2474 
icposެy
 = 
TIM_ICPެy_Flg
;

2478 
icposެy
 = 
TIM_ICPެy_Risg
;

2481 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

2483 
icposei
 = 
TIM_ICSei_IndeTI
;

2487 
icposei
 = 
TIM_ICSei_DeTI
;

2489 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2492 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2493 
TIM_ICInSu
->
TIM_ICFr
);

2495 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2497 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2499 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2504 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2505 
TIM_ICInSu
->
TIM_ICFr
);

2507 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2509 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2511 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2513 
	}
}

2520 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2523 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2526  
TIMx
->
CCR1
;

2527 
	}
}

2535 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2538 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2541  
TIMx
->
CCR2
;

2542 
	}
}

2549 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2552 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2555  
TIMx
->
CCR3
;

2556 
	}
}

2563 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2566 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2569  
TIMx
->
CCR4
;

2570 
	}
}

2583 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2586 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2587 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2590 
TIMx
->
CCMR1
 &(
ut32_t
)~
TIM_CCMR1_IC1PSC
;

2593 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2594 
	}
}

2608 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2611 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2612 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2615 
TIMx
->
CCMR1
 &(
ut32_t
)~
TIM_CCMR1_IC2PSC
;

2618 
TIMx
->
CCMR1
 |(
ut32_t
)((ut32_t)
TIM_ICPSC
 << 8);

2619 
	}
}

2632 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2635 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2636 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2639 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC3PSC
;

2642 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2643 
	}
}

2656 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2659 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2660 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2663 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC4PSC
;

2666 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2667 
	}
}

2709 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

2712 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2713 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

2714 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

2715 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

2716 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

2717 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

2718 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

2722 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

2723 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

2724 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

2725 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

2726 
	}
}

2739 
	$TIM_Bak1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_Bak1Pެy
, 
ut8_t
 
TIM_Bak1Fr
)

2741 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2742 
	`as_m
(
	`IS_TIM_BREAK1_FILTER
(
TIM_Bak1Fr
));

2745 
TIMx
->
BDTR
 &(
ut32_t
)~ (
TIM_BDTR_BKP
 | 
TIM_BDTR_BKF
);

2747 
TIMx
->
BDTR
 |
TIM_Bak1Pެy
 |((
ut32_t
)
TIM_Bak1Fr
 << 16);

2748 
	}
}

2761 
	$TIM_Bak2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_Bak2Pެy
, 
ut8_t
 
TIM_Bak2Fr
)

2764 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2765 
	`as_m
(
	`IS_TIM_BREAK2_FILTER
(
TIM_Bak2Fr
));

2768 
TIMx
->
BDTR
 &(
ut32_t
)~ (
TIM_BDTR_BK2P
 | 
TIM_BDTR_BK2F
);

2771 
TIMx
->
BDTR
 |
TIM_Bak2Pެy
 |((
ut32_t
)
TIM_Bak2Fr
 << 20);

2772 
	}
}

2781 
	$TIM_Bak1Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2784 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2785 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2787 i(
NewS
 !
DISABLE
)

2790 
TIMx
->
BDTR
 |
TIM_BDTR_BKE
;

2795 
TIMx
->
BDTR
 &(
ut32_t
)~
TIM_BDTR_BKE
;

2797 
	}
}

2806 
	$TIM_Bak2Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2809 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2810 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2812 i(
NewS
 !
DISABLE
)

2815 
TIMx
->
BDTR
 |
TIM_BDTR_BK2E
;

2820 
TIMx
->
BDTR
 &(
ut32_t
)~
TIM_BDTR_BK2E
;

2822 
	}
}

2830 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

2833 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

2834 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

2835 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

2836 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

2837 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

2838 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

2839 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

2840 
	}
}

2849 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2852 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2853 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2855 i(
NewS
 !
DISABLE
)

2858 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2863 
TIMx
->
BDTR
 &(
ut16_t
)~
TIM_BDTR_MOE
;

2865 
	}
}

2874 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2877 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2878 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2880 i(
NewS
 !
DISABLE
)

2883 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2888 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCUS
;

2890 
	}
}

2899 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2902 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2903 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2904 i(
NewS
 !
DISABLE
)

2907 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2912 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCPC
;

2914 
	}
}

2956 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2959 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2960 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2961 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2963 i(
NewS
 !
DISABLE
)

2966 
TIMx
->
DIER
 |
TIM_IT
;

2971 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2973 
	}
}

2994 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2997 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2998 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

3001 
TIMx
->
EGR
 = 
TIM_EvtSour
;

3002 
	}
}

3029 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_FLAG
)

3031 
ITStus
 
bus
 = 
RESET
;

3033 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3034 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

3037 i((
TIMx
->
SR
 & 
TIM_FLAG
!
RESET
)

3039 
bus
 = 
SET
;

3043 
bus
 = 
RESET
;

3045  
bus
;

3046 
	}
}

3073 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

3076 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3079 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

3080 
	}
}

3101 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

3103 
ITStus
 
bus
 = 
RESET
;

3104 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

3106 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3107 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

3109 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

3111 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

3112 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

3114 
bus
 = 
SET
;

3118 
bus
 = 
RESET
;

3120  
bus
;

3121 
	}
}

3142 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

3145 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3148 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

3149 
	}
}

3179 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

3182 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

3183 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

3184 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

3187 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

3188 
	}
}

3206 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

3209 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3210 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

3211 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3213 i(
NewS
 !
DISABLE
)

3216 
TIMx
->
DIER
 |
TIM_DMASour
;

3221 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

3223 
	}
}

3232 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3235 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

3236 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3238 i(
NewS
 !
DISABLE
)

3241 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

3246 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCDS
;

3248 
	}
}

3271 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

3274 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3277 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3278 
	}
}

3292 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

3295 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3296 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

3299 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

3302 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

3303 
	}
}

3322 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

3323 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

3326 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3327 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

3328 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

3331 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

3333 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

3337 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

3340 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

3342 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

3343 
	}
}

3362 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3363 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3365 
ut16_t
 
tmpsm
 = 0;

3368 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3369 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3370 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3371 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3373 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

3376 
tmpsm
 = 
TIMx
->
SMCR
;

3379 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3382 
tmpsm
 |
TIM_SveMode_Ex1
;

3385 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

3386 
tmpsm
 |
TIM_TS_ETRF
;

3389 
TIMx
->
SMCR
 = 
tmpsm
;

3390 
	}
}

3409 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3410 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3413 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3414 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3415 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3416 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3419 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

3422 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

3423 
	}
}

3476 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

3478 
ut16_t
 
tmpsm
 = 0;

3481 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3482 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

3485 
tmpsm
 = 
TIMx
->
SMCR
;

3488 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

3491 
tmpsm
 |
TIM_IutTriggSour
;

3494 
TIMx
->
SMCR
 = 
tmpsm
;

3495 
	}
}

3519 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

3522 
	`as_m
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

3523 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

3526 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_MMS
;

3528 
TIMx
->
CR2
 |
TIM_TRGOSour
;

3529 
	}
}

3557 
	$TIM_SeOuutTrigg2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_TRGO2Sour
)

3560 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

3561 
	`as_m
(
	`IS_TIM_TRGO2_SOURCE
(
TIM_TRGO2Sour
));

3564 
TIMx
->
CR2
 &(
ut32_t
)~
TIM_CR2_MMS2
;

3566 
TIMx
->
CR2
 |
TIM_TRGO2Sour
;

3567 
	}
}

3584 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
TIM_SveMode
)

3587 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3588 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

3591 
TIMx
->
SMCR
 &(
ut32_t
)~
TIM_SMCR_SMS
;

3594 
TIMx
->
SMCR
 |(
ut32_t
)
TIM_SveMode
;

3595 
	}
}

3607 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

3610 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3611 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

3614 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_MSM
;

3617 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

3618 
	}
}

3637 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3638 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3640 
ut16_t
 
tmpsm
 = 0;

3643 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3644 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3645 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3646 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3648 
tmpsm
 = 
TIMx
->
SMCR
;

3651 
tmpsm
 &
SMCR_ETR_MASK
;

3654 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3657 
TIMx
->
SMCR
 = 
tmpsm
;

3658 
	}
}

3695 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3696 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3698 
ut16_t
 
tmpsm
 = 0;

3699 
ut16_t
 
tmpccmr1
 = 0;

3700 
ut16_t
 
tmpcr
 = 0;

3703 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3704 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3705 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3706 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3709 
tmpsm
 = 
TIMx
->
SMCR
;

3712 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3715 
tmpcr
 = 
TIMx
->
CCER
;

3718 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3719 
tmpsm
 |
TIM_EncodMode
;

3722 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_CC2S
);

3723 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3726 
tmpcr
 &((
ut16_t
)~
TIM_CCER_CC1P
& ((ut16_t)~
TIM_CCER_CC2P
);

3727 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3730 
TIMx
->
SMCR
 = 
tmpsm
;

3733 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3736 
TIMx
->
CCER
 = 
tmpcr
;

3737 
	}
}

3747 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3750 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3751 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3753 i(
NewS
 !
DISABLE
)

3756 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3761 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_TI1S
;

3763 
	}
}

3803 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3806 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

3807 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3810 
TIMx
->
OR
 = 
TIM_Rem
;

3811 
	}
}

3834 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3835 
ut16_t
 
TIM_ICFr
)

3837 
ut32_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3840 
TIMx
->
CCER
 &(
ut32_t
)~
TIM_CCER_CC1E
;

3841 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3842 
tmpcr
 = 
TIMx
->
CCER
;

3845 
tmpccmr1
 &((
ut32_t
)~
TIM_CCMR1_CC1S
& ((ut32_t)~
TIM_CCMR1_IC1F
);

3846 
tmpccmr1
 |(
ut32_t
)(
TIM_ICSei
 | (ut32_t)((ut32_t)
TIM_ICFr
 << 4));

3849 
tmpcr
 &(
ut32_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3850 
tmpcr
 |(
ut32_t
)(
TIM_ICPެy
 | (ut32_t)
TIM_CCER_CC1E
);

3853 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3854 
TIMx
->
CCER
 = 
tmpcr
;

3855 
	}
}

3875 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3876 
ut16_t
 
TIM_ICFr
)

3878 
ut32_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3881 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

3882 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3883 
tmpcr
 = 
TIMx
->
CCER
;

3884 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3887 
tmpccmr1
 &((
ut32_t
)~
TIM_CCMR1_CC2S
& ((ut32_t)~
TIM_CCMR1_IC2F
);

3888 
tmpccmr1
 |(
ut32_t
)((ut32_t)
TIM_ICFr
 << 12);

3889 
tmpccmr1
 |(
ut32_t
)((ut32_t)
TIM_ICSei
 << 8);

3892 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3893 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3896 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3897 
TIMx
->
CCER
 = 
tmpcr
;

3898 
	}
}

3917 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3918 
ut16_t
 
TIM_ICFr
)

3920 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3923 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

3924 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3925 
tmpcr
 = 
TIMx
->
CCER
;

3926 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3929 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR2_IC3F
);

3930 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3933 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3934 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3937 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3938 
TIMx
->
CCER
 = 
tmpcr
;

3939 
	}
}

3958 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3959 
ut16_t
 
TIM_ICFr
)

3961 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3964 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

3965 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3966 
tmpcr
 = 
TIMx
->
CCER
;

3967 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3970 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3971 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3972 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3975 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3976 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3979 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3980 
TIMx
->
CCER
 = 
tmpcr
 ;

3981 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST9C6B~1.C

49 
	~"m32f30x_syscfg.h
"

63 
	#CFGR1_CLEAR_MASK
 ((
ut32_t
)0x7C000000)

	)

66 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

70 
	#CFGR1_OFFSET
 (
SYSCFG_OFFSET
 + 0x00)

	)

71 
	#USBITRMP_BNumb
 0x05

	)

72 
	#CFGR1_USBITRMP_BB
 (
PERIPH_BB_BASE
 + (
CFGR1_OFFSET
 * 32+ (
USBITRMP_BNumb
 * 4))

	)

76 
	#CFGR2_OFFSET
 (
SYSCFG_OFFSET
 + 0x18)

	)

77 
	#BYPADDRPAR_BNumb
 0x04

	)

78 
	#CFGR1_BYPADDRPAR_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32+ (
BYPADDRPAR_BNumb
 * 4))

	)

108 
	$SYSCFG_DeIn
()

111 
SYSCFG
->
CFGR1
 &
SYSCFG_CFGR1_MEM_MODE
;

113 
SYSCFG
->
CFGR1
 |= 0x7C000000;

115 
SYSCFG
->
RCR
 = 0x00000000;

117 
SYSCFG
->
EXTICR
[0] = 0;

118 
SYSCFG
->
EXTICR
[1] = 0;

119 
SYSCFG
->
EXTICR
[2] = 0;

120 
SYSCFG
->
EXTICR
[3] = 0;

122 
SYSCFG
->
CFGR2
 = 0;

123 
	}
}

134 
	$SYSCFG_MemyRemCfig
(
ut32_t
 
SYSCFG_MemyRem
)

136 
ut32_t
 
tmpcfgr1
 = 0;

139 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP
(
SYSCFG_MemyRem
));

142 
tmpcfgr1
 = 
SYSCFG
->
CFGR1
;

145 
tmpcfgr1
 &(
ut32_t
(~
SYSCFG_CFGR1_MEM_MODE
);

148 
tmpcfgr1
 |(
ut32_t

SYSCFG_MemyRem
;

151 
SYSCFG
->
CFGR1
 = 
tmpcfgr1
;

152 
	}
}

175 
	$SYSCFG_DMAChlRemCfig
(
ut32_t
 
SYSCFG_DMARem
, 
FuniڮS
 
NewS
)

178 
	`as_m
(
	`IS_SYSCFG_DMA_REMAP
(
SYSCFG_DMARem
));

179 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

181 i(
NewS
 !
DISABLE
)

184 
SYSCFG
->
CFGR1
 |(
ut32_t
)
SYSCFG_DMARem
;

189 
SYSCFG
->
CFGR1
 &(
ut32_t
)(~
SYSCFG_DMARem
);

191 
	}
}

205 
	$SYSCFG_TriggRemCfig
(
ut32_t
 
SYSCFG_TriggRem
, 
FuniڮS
 
NewS
)

208 
	`as_m
(
	`IS_SYSCFG_TRIGGER_REMAP
(
SYSCFG_TriggRem
));

209 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

211 i(
NewS
 !
DISABLE
)

214 
SYSCFG
->
CFGR1
 |(
ut32_t
)
SYSCFG_TriggRem
;

219 
SYSCFG
->
CFGR1
 &(
ut32_t
)(~
SYSCFG_TriggRem
);

221 
	}
}

235 
	$SYSCFG_EncodRemCfig
(
ut32_t
 
SYSCFG_EncodRem
)

238 
	`as_m
(
	`IS_SYSCFG_ENCODER_REMAP
(
SYSCFG_EncodRem
));

241 
SYSCFG
->
CFGR1
 &(
ut32_t
)(~
SYSCFG_CFGR1_ENCODER_MODE
);

244 
SYSCFG
->
CFGR1
 |(
ut32_t
)(
SYSCFG_EncodRem
);

245 
	}
}

261 
	$SYSCFG_USBIruLeRemCmd
(
FuniڮS
 
NewS
)

264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

267 *(
__IO
 
ut32_t
 *
CFGR1_USBITRMP_BB
 = (ut32_t)
NewS
;

268 
	}
}

293 
	$SYSCFG_I2CFaModePlusCfig
(
ut32_t
 
SYSCFG_I2CFaModePlus
, 
FuniڮS
 
NewS
)

296 
	`as_m
(
	`IS_SYSCFG_I2C_FMP
(
SYSCFG_I2CFaModePlus
));

297 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

299 i(
NewS
 !
DISABLE
)

302 
SYSCFG
->
CFGR1
 |(
ut32_t
)
SYSCFG_I2CFaModePlus
;

307 
SYSCFG
->
CFGR1
 &(
ut32_t
)(~
SYSCFG_I2CFaModePlus
);

309 
	}
}

325 
	$SYSCFG_ITCfig
(
ut32_t
 
SYSCFG_IT
, 
FuniڮS
 
NewS
)

328 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

329 
	`as_m
(
	`IS_SYSCFG_IT
(
SYSCFG_IT
));

331 i(
NewS
 !
DISABLE
)

334 
SYSCFG
->
CFGR1
 |
SYSCFG_IT
;

339 
SYSCFG
->
CFGR1
 &((
ut32_t
)~
SYSCFG_IT
);

341 
	}
}

351 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

353 
ut32_t
 
tmp
 = 0x00;

356 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

357 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

359 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

360 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

361 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

362 
	}
}

375 
	$SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
)

378 
	`as_m
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_Bak
));

380 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_Bak
;

381 
	}
}

390 
	$SYSCFG_ByssPyCheckDib
()

393 *(
__IO
 
ut32_t
 *
CFGR1_BYPADDRPAR_BB
 = (uint32_t)0x00000001;

394 
	}
}

403 
	$SYSCFG_SRAMWRPEb
(
ut32_t
 
SYSCFG_SRAMWRP
)

406 
	`as_m
(
	`IS_SYSCFG_PAGE
(
SYSCFG_SRAMWRP
));

409 
SYSCFG
->
RCR
 |(
ut32_t
)
SYSCFG_SRAMWRP
;

410 
	}
}

419 
FgStus
 
	$SYSCFG_GFgStus
(
ut32_t
 
SYSCFG_Fg
)

421 
FgStus
 
bus
 = 
RESET
;

424 
	`as_m
(
	`IS_SYSCFG_FLAG
(
SYSCFG_Fg
));

427 i((
SYSCFG
->
CFGR2
 & 
SYSCFG_CFGR2_SRAM_PE
!(
ut32_t
)
RESET
)

430 
bus
 = 
SET
;

435 
bus
 = 
RESET
;

438  
bus
;

439 
	}
}

448 
	$SYSCFG_CˬFg
(
ut32_t
 
SYSCFG_Fg
)

451 
	`as_m
(
	`IS_SYSCFG_FLAG
(
SYSCFG_Fg
));

453 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_Fg
;

454 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STB24A~1.C

123 
	~"m32f30x_i.h
"

124 
	~"m32f30x_rcc.h
"

138 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

139 
	#CR2_LDMA_MASK
 ((
ut16_t
)0x9FFF)

	)

141 
	#I2SCFGR_CLEAR_MASK
 ((
ut16_t
)0xF040)

	)

190 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

193 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

195 i(
SPIx
 =
SPI1
)

198 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

200 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

202 i(
SPIx
 =
SPI2
)

205 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

207 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

211 i(
SPIx
 =
SPI3
)

214 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

216 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

219 
	}
}

226 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

230 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

232 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

234 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

236 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

238 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

240 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

242 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

244 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

246 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

247 
	}
}

257 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

259 
ut16_t
 
tmeg
 = 0;

262 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

265 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

266 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

267 
	`as_m
(
	`IS_SPI_DATA_SIZE
(
SPI_InSu
->
SPI_DaSize
));

268 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

269 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

270 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

271 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

272 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

273 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

276 if(
SPI_InSu
->
SPI_Mode
 =
SPI_Mode_Ma
)

280 
tmeg
 = 
SPIx
->
CR1
;

282 
tmeg
 &
CR1_CLEAR_MASK
;

291 
tmeg
 |(
ut16_t
)((ut16_t)(
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
) |

292 (
ut16_t
)((ut16_t)(
SPI_InSu
->
SPI_CPOL
 | SPI_InSu->
SPI_CPHA
) |

293 (
ut16_t
)((ut16_t)(
SPI_InSu
->
SPI_NSS
 | SPI_InSu->
SPI_BaudRePsr
) |

294 
SPI_InSu
->
SPI_FB
)));

296 
SPIx
->
CR1
 = 
tmeg
;

299 
tmeg
 = 
SPIx
->
CR2
;

301 
tmeg
 &(
ut16_t
)~
SPI_CR2_DS
;

303 
tmeg
 |(
ut16_t
)(
SPI_InSu
->
SPI_DaSize
);

305 
SPIx
->
CR2
 = 
tmeg
;

312 
tmeg
 = 
SPIx
->
CR2
;

314 
tmeg
 &(
ut16_t
)~
SPI_CR2_DS
;

316 
tmeg
 |(
ut16_t
)(
SPI_InSu
->
SPI_DaSize
);

318 
SPIx
->
CR2
 = 
tmeg
;

321 
tmeg
 = 
SPIx
->
CR1
;

323 
tmeg
 &
CR1_CLEAR_MASK
;

332 
tmeg
 |(
ut16_t
)((ut16_t)(
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
) |

333 (
ut16_t
)((ut16_t)(
SPI_InSu
->
SPI_CPOL
 | SPI_InSu->
SPI_CPHA
) |

334 (
ut16_t
)((ut16_t)(
SPI_InSu
->
SPI_NSS
 | SPI_InSu->
SPI_BaudRePsr
) |

335 
SPI_InSu
->
SPI_FB
)));

338 
SPIx
->
CR1
 = 
tmeg
;

342 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

346 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

347 
	}
}

354 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

358 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

361 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

364 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

367 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

370 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

373 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

374 
	}
}

391 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

393 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

394 
ut32_t
 
tmp
 = 0;

395 
RCC_ClocksTyDef
 
RCC_Clocks
;

396 
ut32_t
 
sourock
 = 0;

399 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

400 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

401 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

402 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

403 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

404 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

405 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

409 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

410 
SPIx
->
I2SPR
 = 0x0002;

413 
tmeg
 = 
SPIx
->
I2SCFGR
;

416 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

418 
i2sodd
 = (
ut16_t
)0;

419 
i2sdiv
 = (
ut16_t
)2;

425 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

428 
ckngth
 = 1;

433 
ckngth
 = 2;

437 
	`RCC_GClocksFq
(&
RCC_Clocks
);

440 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

443 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

446 
tmp
 = (
ut16_t
)(((((
sourock
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

451 
tmp
 = (
ut16_t
)(((((
sourock
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

455 
tmp
 =mp / 10;

458 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

461 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

464 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

468 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

471 
i2sdiv
 = 2;

472 
i2sodd
 = 0;

476 
SPIx
->
I2SPR
 = (
ut16_t
)(
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

479 
tmeg
 |(
ut16_t
)((ut16_t)(
SPI_I2SCFGR_I2SMOD
 | 
I2S_InSu
->
I2S_Mode
) | \

480 (
ut16_t
)((ut16_t)((ut16_t)(
I2S_InSu
->
I2S_Sndd
 |I2S_InSu->
I2S_DaFm
) |\

481 
I2S_InSu
->
I2S_CPOL
)));

484 
SPIx
->
I2SCFGR
 = 
tmeg
;

485 
	}
}

494 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

497 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

498 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

500 i(
NewS
 !
DISABLE
)

503 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

508 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

510 
	}
}

524 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

527 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

538 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_FRF
);

540 
	}
}

550 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

553 
	`as_m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

554 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

555 i(
NewS
 !
DISABLE
)

558 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

563 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

565 
	}
}

587 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

589 
ut16_t
 
tmeg
 = 0;

592 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

593 
	`as_m
(
	`IS_SPI_DATA_SIZE
(
SPI_DaSize
));

595 
tmeg
 = 
SPIx
->
CR2
;

597 
tmeg
 &(
ut16_t
)~
SPI_CR2_DS
;

599 
tmeg
 |
SPI_DaSize
;

600 
SPIx
->
CR2
 = 
tmeg
;

601 
	}
}

614 
	$SPI_RxFIFOThshdCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_RxFIFOThshd
)

617 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

618 
	`as_m
(
	`IS_SPI_RX_FIFO_THRESHOLD
(
SPI_RxFIFOThshd
));

621 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_FRXTH
);

624 
SPIx
->
CR2
 |
SPI_RxFIFOThshd
;

625 
	}
}

636 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

639 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

640 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

641 i(
SPI_Dei
 =
SPI_Dei_Tx
)

644 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

649 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

651 
	}
}

664 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

667 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

668 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

670 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

673 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

678 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

680 
	}
}

701 
	$I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
)

703 
ut16_t
 
tmeg
 = 0, 
tmp
 = 0;

706 
	`as_m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

707 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

708 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

709 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

710 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

714 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

715 
I2Sxext
->
I2SPR
 = 0x0002;

718 
tmeg
 = 
I2Sxext
->
I2SCFGR
;

721 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaTx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveTx
))

723 
tmp
 = 
I2S_Mode_SveRx
;

727 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaRx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveRx
))

729 
tmp
 = 
I2S_Mode_SveTx
;

735 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
tmp
 | \

736 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

737 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

740 
I2Sxext
->
I2SCFGR
 = 
tmeg
;

741 
	}
}

752 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

755 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

756 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

757 i(
NewS
 !
DISABLE
)

760 
SPIx
->
CR2
 |(
ut16_t
)
SPI_CR2_SSOE
;

765 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

767 
	}
}

781 
	$SPI_NSSPulModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

784 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

785 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

787 i(
NewS
 !
DISABLE
)

790 
SPIx
->
CR2
 |
SPI_CR2_NSSP
;

795 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_NSSP
);

797 
	}
}

830 
	$SPI_SdDa8
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
Da
)

832 
ut32_t
 
ixba
 = 0x00;

835 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

837 
ixba
 = (
ut32_t
)
SPIx
;

838 
ixba
 += 0x0C;

840 *(
__IO
 
ut8_t
 *
ixba
 = 
Da
;

841 
	}
}

850 
	$SPI_I2S_SdDa16
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

853 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

855 
SPIx
->
DR
 = (
ut16_t
)
Da
;

856 
	}
}

863 
ut8_t
 
	$SPI_ReiveDa8
(
SPI_TyDef
* 
SPIx
)

865 
ut32_t
 
ixba
 = 0x00;

868 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

870 
ixba
 = (
ut32_t
)
SPIx
;

871 
ixba
 += 0x0C;

873  *(
__IO
 
ut8_t
 *
ixba
;

874 
	}
}

882 
ut16_t
 
	$SPI_I2S_ReiveDa16
(
SPI_TyDef
* 
SPIx
)

885 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

887  
SPIx
->
DR
;

888 
	}
}

964 
	$SPI_CRCLgthCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_CRCLgth
)

967 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

968 
	`as_m
(
	`IS_SPI_CRC_LENGTH
(
SPI_CRCLgth
));

971 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCL
);

974 
SPIx
->
CR1
 |
SPI_CRCLgth
;

975 
	}
}

984 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

987 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

988 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

990 i(
NewS
 !
DISABLE
)

993 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

998 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

1000 
	}
}

1007 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

1010 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1013 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

1014 
	}
}

1025 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

1027 
ut16_t
 
eg
 = 0;

1029 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1030 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

1032 i(
SPI_CRC
 !
SPI_CRC_Rx
)

1035 
eg
 = 
SPIx
->
TXCRCR
;

1040 
eg
 = 
SPIx
->
RXCRCR
;

1043  
eg
;

1044 
	}
}

1051 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

1054 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1057  
SPIx
->
CRCPR
;

1058 
	}
}

1088 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

1091 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1092 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1093 
	`as_m
(
	`IS_SPI_I2S_DMA_REQ
(
SPI_I2S_DMAReq
));

1095 i(
NewS
 !
DISABLE
)

1098 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1103 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

1105 
	}
}

1125 
	$SPI_LaDMATnsrCmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_LaDMATnsr
)

1128 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1129 
	`as_m
(
	`IS_SPI_LAST_DMA_TRANSFER
(
SPI_LaDMATnsr
));

1132 
SPIx
->
CR2
 &
CR2_LDMA_MASK
;

1135 
SPIx
->
CR2
 |
SPI_LaDMATnsr
;

1136 
	}
}

1224 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1226 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1229 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1230 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1231 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1234 
pos
 = 
SPI_I2S_IT
 >> 4;

1237 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1239 i(
NewS
 !
DISABLE
)

1242 
SPIx
->
CR2
 |
mask
;

1247 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1249 
	}
}

1260 
ut16_t
 
	$SPI_GTnsmissiFIFOStus
(
SPI_TyDef
* 
SPIx
)

1263  (
ut16_t
)((
SPIx
->
SR
 & 
SPI_SR_FTLVL
));

1264 
	}
}

1275 
ut16_t
 
	$SPI_GReiFIFOStus
(
SPI_TyDef
* 
SPIx
)

1278  (
ut16_t
)((
SPIx
->
SR
 & 
SPI_SR_FRLVL
));

1279 
	}
}

1298 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1300 
FgStus
 
bus
 = 
RESET
;

1302 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1303 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1306 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1309 
bus
 = 
SET
;

1314 
bus
 = 
RESET
;

1317  
bus
;

1318 
	}
}

1334 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1337 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1338 
	`as_m
(
	`IS_SPI_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1341 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1342 
	}
}

1358 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1360 
ITStus
 
bus
 = 
RESET
;

1361 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1364 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1365 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1368 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1371 
mask
 = 
SPI_I2S_IT
 >> 4;

1374 
mask
 = 0x01 << itmask;

1377 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1380 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1383 
bus
 = 
SET
;

1388 
bus
 = 
RESET
;

1391  
bus
;

1392 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STD598~1.C

81 
	~"m32f30x_exti.h
"

95 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

124 
	$EXTI_DeIn
()

126 
EXTI
->
IMR
 = 0x1F800000;

127 
EXTI
->
EMR
 = 0x00000000;

128 
EXTI
->
RTSR
 = 0x00000000;

129 
EXTI
->
FTSR
 = 0x00000000;

130 
EXTI
->
SWIER
 = 0x00000000;

131 
EXTI
->
PR
 = 0xE07FFFFF;

132 
EXTI
->
IMR2
 = 0x0000000C;

133 
EXTI
->
EMR2
 = 0x00000000;

134 
EXTI
->
RTSR2
 = 0x00000000;

135 
EXTI
->
FTSR2
 = 0x00000000;

136 
EXTI
->
SWIER2
 = 0x00000000;

137 
EXTI
->
PR2
 = 0x00000003;

138 
	}
}

154 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

156 
ut32_t
 
tmp
 = 0;

159 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

160 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

161 
	`as_m
(
	`IS_EXTI_LINE_ALL
(
EXTI_InSu
->
EXTI_Le
));

162 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

164 
tmp
 = (
ut32_t
)
EXTI_BASE
;

166 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

169 *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
IMR
)+ ((
EXTI_InSu
->
EXTI_Le
) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

170 *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
EMR
)+ ((
EXTI_InSu
->
EXTI_Le
) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

172 
tmp
 +
EXTI_InSu
->
EXTI_Mode
 + (((EXTI_InSu->
EXTI_Le
) >> 5 ) * 0x20);

174 *(
__IO
 
ut32_t
 *
tmp
 |(ut32_t)(1 << (
EXTI_InSu
->
EXTI_Le
 & 0x1F));

176 
tmp
 = (
ut32_t
)
EXTI_BASE
;

179 *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
RTSR
)+ ((
EXTI_InSu
->
EXTI_Le
) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

180 *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
FTSR
)+ ((
EXTI_InSu
->
EXTI_Le
) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

183 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

186 *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
RTSR
)+ ((
EXTI_InSu
->
EXTI_Le
) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

187 *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
FTSR
)+ ((
EXTI_InSu
->
EXTI_Le
) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));

191 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
 + (((EXTI_InSu->
EXTI_Le
) >> 5 ) * 0x20);

193 *(
__IO
 
ut32_t
 *
tmp
 |(ut32_t)(1 << (
EXTI_InSu
->
EXTI_Le
 & 0x1F));

199 
tmp
 +
EXTI_InSu
->
EXTI_Mode
 + (((EXTI_InSu->
EXTI_Le
) >> 5 ) * 0x20);

202 *(
__IO
 
ut32_t
 *
tmp
 &~(ut32_t)(1 << (
EXTI_InSu
->
EXTI_Le
 & 0x1F));

205 
	}
}

213 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

215 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

216 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

217 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Risg_Flg
;

218 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

219 
	}
}

228 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

231 
	`as_m
(
	`IS_EXTI_LINE_EXT
(
EXTI_Le
));

233 *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
SWIER
)+ ((
EXTI_Le
) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_Line & 0x1F));

235 
	}
}

262 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

264 
FgStus
 
bus
 = 
RESET
;

267 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

269 i((*(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
PR
)+ ((
EXTI_Le
>> 5 ) * 0x20)& (ut32_t)(1 << (EXTI_L& 0x1F))!(ut32_t)
RESET
)

271 
bus
 = 
SET
;

275 
bus
 = 
RESET
;

277  
bus
;

278 
	}
}

286 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

289 
	`as_m
(
	`IS_EXTI_LINE_EXT
(
EXTI_Le
));

291 *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
PR
)+ ((
EXTI_Le
) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));

292 
	}
}

300 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

302 
ITStus
 
bus
 = 
RESET
;

303 
ut32_t
 
abˡus
 = 0;

306 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

308 
abˡus
 = *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
IMR
)+ ((
EXTI_Le
) >> 5 ) * 0x20) & (uint32_t)(1 << (EXTI_Line & 0x1F));

310 i(((*(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
PR
)+ (((
EXTI_Le
>> 5 ) * 0x20)& (ut32_t)(1 << (EXTI_L& 0x1F))!(ut32_t)
RESET
&& (
abˡus
 != (uint32_t)RESET))

312 
bus
 = 
SET
;

316 
bus
 = 
RESET
;

318  
bus
;

320 
	}
}

328 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

331 
	`as_m
(
	`IS_EXTI_LINE_EXT
(
EXTI_Le
));

333 *(
__IO
 
ut32_t
 *(((ut32_t&(
EXTI
->
PR
)+ ((
EXTI_Le
) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));

334 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STE8F6~1.C

58 
	~"m32f30x_rcc.h
"

72 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

77 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

78 
	#HSION_BNumb
 0x00

	)

79 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

82 
	#PLLON_BNumb
 0x18

	)

83 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

86 
	#CSSON_BNumb
 0x13

	)

87 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

91 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

92 
	#USBPRE_BNumb
 0x16

	)

93 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
USBPRE_BNumb
 * 4))

	)

95 
	#I2SSRC_BNumb
 0x17

	)

96 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
I2SSRC_BNumb
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

102 
	#RTCEN_BNumb
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

106 
	#BDRST_BNumb
 0x10

	)

107 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

112 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

113 
	#LSION_BNumb
 0x00

	)

114 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

118 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

121 
	#CFGR_BYTE3_ADDRESS
 ((
ut32_t
)0x40021007)

	)

124 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)0x40021009)

	)

127 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)0x4002100A)

	)

130 
	#CR_BYTE2_ADDRESS
 ((
ut32_t
)0x40021002)

	)

134 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

135 
__I
 
ut16_t
 
	gADCPscTab
[13] = {0, 1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128, 256};

189 
	$RCC_DeIn
()

192 
RCC
->
CR
 |(
ut32_t
)0x00000001;

195 
RCC
->
CFGR
 &(
ut32_t
)0xF8FFC000;

198 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

201 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

204 
RCC
->
CFGR
 &(
ut32_t
)0xFF80FFFF;

207 
RCC
->
CFGR2
 &(
ut32_t
)0xFFFFC000;

210 
RCC
->
CFGR3
 &(
ut32_t
)0xF00FCCC;

213 
RCC
->
CIR
 = 0x00000000;

214 
	}
}

236 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

239 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

242 *(
__IO
 
ut8_t
 *
CR_BYTE2_ADDRESS
 = 
RCC_HSE_OFF
;

245 *(
__IO
 
ut8_t
 *
CR_BYTE2_ADDRESS
 = 
RCC_HSE
;

247 
	}
}

261 
EStus
 
	$RCC_WaFHSESUp
()

263 
__IO
 
ut32_t
 
SUpCou
 = 0;

264 
EStus
 
us
 = 
ERROR
;

265 
FgStus
 
HSEStus
 = 
RESET
;

270 
HSEStus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

271 
SUpCou
++;

272 } (
SUpCou
 !
HSE_STARTUP_TIMEOUT
&& (
HSEStus
 =
RESET
));

274 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

276 
us
 = 
SUCCESS
;

280 
us
 = 
ERROR
;

282  (
us
);

283 
	}
}

295 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

297 
ut32_t
 
tmeg
 = 0;

300 
	`as_m
(
	`IS_RCC_HSI_CALIBRATION_VALUE
(
HSICibtiVue
));

302 
tmeg
 = 
RCC
->
CR
;

305 
tmeg
 &~
RCC_CR_HSITRIM
;

308 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

311 
RCC
->
CR
 = 
tmeg
;

312 
	}
}

329 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

332 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

334 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

335 
	}
}

354 
	$RCC_LSECfig
(
ut32_t
 
RCC_LSE
)

357 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

361 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEON
);

364 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEBYP
);

367 
RCC
->
BDCR
 |
RCC_LSE
;

368 
	}
}

380 
	$RCC_LSEDriveCfig
(
ut32_t
 
RCC_LSEDrive
)

383 
	`as_m
(
	`IS_RCC_LSE_DRIVE
(
RCC_LSEDrive
));

386 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEDRV
);

389 
RCC
->
BDCR
 |
RCC_LSEDrive
;

390 
	}
}

404 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

407 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

409 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

410 
	}
}

427 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
)

430 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

431 
	`as_m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

434 
RCC
->
CFGR
 &~(
RCC_CFGR_PLLMULL
 | 
RCC_CFGR_PLLSRC
);

437 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_PLLSour
 | 
RCC_PLLMul
);

438 
	}
}

451 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

454 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

456 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

457 
	}
}

466 
	$RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Div
)

468 
ut32_t
 
tmeg
 = 0;

471 
	`as_m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

473 
tmeg
 = 
RCC
->
CFGR2
;

475 
tmeg
 &~(
RCC_CFGR2_PREDIV1
);

478 
tmeg
 |
RCC_PREDIV1_Div
;

481 
RCC
->
CFGR2
 = 
tmeg
;

482 
	}
}

495 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

498 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

500 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

501 
	}
}

518 
	$RCC_MCOCfig
(
ut8_t
 
RCC_MCOSour
)

521 
	`as_m
(
	`IS_RCC_MCO_SOURCE
(
RCC_MCOSour
));

524 *(
__IO
 
ut8_t
 *
CFGR_BYTE3_ADDRESS
 = 
RCC_MCOSour
;

525 
	}
}

624 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

626 
ut32_t
 
tmeg
 = 0;

629 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

631 
tmeg
 = 
RCC
->
CFGR
;

634 
tmeg
 &~
RCC_CFGR_SW
;

637 
tmeg
 |
RCC_SYSCLKSour
;

640 
RCC
->
CFGR
 = 
tmeg
;

641 
	}
}

652 
ut8_t
 
	$RCC_GSYSCLKSour
()

654  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

655 
	}
}

677 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

679 
ut32_t
 
tmeg
 = 0;

682 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

684 
tmeg
 = 
RCC
->
CFGR
;

687 
tmeg
 &~
RCC_CFGR_HPRE
;

690 
tmeg
 |
RCC_SYSCLK
;

693 
RCC
->
CFGR
 = 
tmeg
;

694 
	}
}

708 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

710 
ut32_t
 
tmeg
 = 0;

713 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

715 
tmeg
 = 
RCC
->
CFGR
;

717 
tmeg
 &~
RCC_CFGR_PPRE1
;

720 
tmeg
 |
RCC_HCLK
;

723 
RCC
->
CFGR
 = 
tmeg
;

724 
	}
}

738 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

740 
ut32_t
 
tmeg
 = 0;

743 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

745 
tmeg
 = 
RCC
->
CFGR
;

747 
tmeg
 &~
RCC_CFGR_PPRE2
;

749 
tmeg
 |
RCC_HCLK
 << 3;

751 
RCC
->
CFGR
 = 
tmeg
;

752 
	}
}

795 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

797 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
ediv1
 = 0, 
esc
 = 0, 
lk
 = 0;

798 
ut32_t
 
b2esc
 = 0, 
ahbesc
 = 0;

801 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

803 
tmp
)

806 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

809 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

813 
lmu
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

814 
lsour
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

815 
lmu
 = (llmull >> 18) + 2;

817 i(
lsour
 == 0x00)

820 
lk
 = (
HSI_VALUE
 >> 1* 
lmu
;

824 
ediv1
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

826 
lk
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

828 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lk
;

831 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

836 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

837 
tmp
 =mp >> 4;

838 
ahbesc
 = 
APBAHBPscTab
[
tmp
];

840 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
ahbesc
;

843 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

844 
tmp
 =mp >> 8;

845 
esc
 = 
APBAHBPscTab
[
tmp
];

847 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

850 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

851 
tmp
 =mp >> 11;

852 
b2esc
 = 
APBAHBPscTab
[
tmp
];

854 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
b2esc
;

857 
tmp
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_ADCPRE12
;

858 
tmp
 =mp >> 4;

859 
esc
 = 
ADCPscTab
[
tmp
];

860 i((
esc
 & 0x10) != 0)

863 
RCC_Clocks
->
ADC12CLK_Fqucy
 = 
lk
 / 
esc
;

868 
RCC_Clocks
->
ADC12CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

872 
tmp
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_ADCPRE34
;

873 
tmp
 =mp >> 9;

874 
esc
 = 
ADCPscTab
[
tmp
];

875 i((
esc
 & 0x10) != 0)

878 
RCC_Clocks
->
ADC34CLK_Fqucy
 = 
lk
 / 
esc
;

883 
RCC_Clocks
->
ADC34CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

887 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_I2C1SW
) != RCC_CFGR3_I2C1SW)

890 
RCC_Clocks
->
I2C1CLK_Fqucy
 = 
HSI_VALUE
;

895 
RCC_Clocks
->
I2C1CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

899 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_I2C2SW
) != RCC_CFGR3_I2C2SW)

902 
RCC_Clocks
->
I2C2CLK_Fqucy
 = 
HSI_VALUE
;

907 
RCC_Clocks
->
I2C2CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

911 if(((
RCC
->
CFGR3
 & 
RCC_CFGR3_TIM1SW
=RCC_CFGR3_TIM1SW)&& (
RCC_Clocks
->
SYSCLK_Fqucy
 =
lk
) \

912 && (
b2esc
 =
ahbesc
))

915 
RCC_Clocks
->
TIM1CLK_Fqucy
 = 
lk
 * 2;

920 
RCC_Clocks
->
TIM1CLK_Fqucy
 = RCC_Clocks->
PCLK2_Fqucy
;

924 if(((
RCC
->
CFGR3
 & 
RCC_CFGR3_TIM8SW
=RCC_CFGR3_TIM8SW)&& (
RCC_Clocks
->
SYSCLK_Fqucy
 =
lk
) \

925 && (
b2esc
 =
ahbesc
))

928 
RCC_Clocks
->
TIM8CLK_Fqucy
 = 
lk
 * 2;

933 
RCC_Clocks
->
TIM8CLK_Fqucy
 = RCC_Clocks->
PCLK2_Fqucy
;

937 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == 0x0)

940 
RCC_Clocks
->
USART1CLK_Fqucy
 = RCC_Clocks->
PCLK2_Fqucy
;

942 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
=
RCC_CFGR3_USART1SW_0
)

945 
RCC_Clocks
->
USART1CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

947 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
=
RCC_CFGR3_USART1SW_1
)

950 
RCC_Clocks
->
USART1CLK_Fqucy
 = 
LSE_VALUE
;

952 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == RCC_CFGR3_USART1SW)

955 
RCC_Clocks
->
USART1CLK_Fqucy
 = 
HSI_VALUE
;

959 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
) == 0x0)

962 
RCC_Clocks
->
USART2CLK_Fqucy
 = RCC_Clocks->
PCLK1_Fqucy
;

964 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
=
RCC_CFGR3_USART2SW_0
)

967 
RCC_Clocks
->
USART2CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

969 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
=
RCC_CFGR3_USART2SW_1
)

972 
RCC_Clocks
->
USART2CLK_Fqucy
 = 
LSE_VALUE
;

974 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART2SW
) == RCC_CFGR3_USART2SW)

977 
RCC_Clocks
->
USART2CLK_Fqucy
 = 
HSI_VALUE
;

981 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
) == 0x0)

984 
RCC_Clocks
->
USART3CLK_Fqucy
 = RCC_Clocks->
PCLK1_Fqucy
;

986 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
=
RCC_CFGR3_USART3SW_0
)

989 
RCC_Clocks
->
USART3CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

991 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
=
RCC_CFGR3_USART3SW_1
)

994 
RCC_Clocks
->
USART3CLK_Fqucy
 = 
LSE_VALUE
;

996 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART3SW
) == RCC_CFGR3_USART3SW)

999 
RCC_Clocks
->
USART3CLK_Fqucy
 = 
HSI_VALUE
;

1003 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART4SW
) == 0x0)

1006 
RCC_Clocks
->
UART4CLK_Fqucy
 = RCC_Clocks->
PCLK1_Fqucy
;

1008 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART4SW
=
RCC_CFGR3_UART4SW_0
)

1011 
RCC_Clocks
->
UART4CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1013 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART4SW
=
RCC_CFGR3_UART4SW_1
)

1016 
RCC_Clocks
->
UART4CLK_Fqucy
 = 
LSE_VALUE
;

1018 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART4SW
) == RCC_CFGR3_UART4SW)

1021 
RCC_Clocks
->
UART4CLK_Fqucy
 = 
HSI_VALUE
;

1025 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART5SW
) == 0x0)

1028 
RCC_Clocks
->
UART5CLK_Fqucy
 = RCC_Clocks->
PCLK1_Fqucy
;

1030 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART5SW
=
RCC_CFGR3_UART5SW_0
)

1033 
RCC_Clocks
->
UART5CLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
;

1035 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART5SW
=
RCC_CFGR3_UART5SW_1
)

1038 
RCC_Clocks
->
UART5CLK_Fqucy
 = 
LSE_VALUE
;

1040 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_UART5SW
) == RCC_CFGR3_UART5SW)

1043 
RCC_Clocks
->
UART5CLK_Fqucy
 = 
HSI_VALUE
;

1045 
	}
}

1106 
	$RCC_ADCCLKCfig
(
ut32_t
 
RCC_PLLCLK
)

1108 
ut32_t
 
tmp
 = 0;

1111 
	`as_m
(
	`IS_RCC_ADCCLK
(
RCC_PLLCLK
));

1113 
tmp
 = (
RCC_PLLCLK
 >> 28);

1116 i(
tmp
 != 0)

1118 
RCC
->
CFGR2
 &~
RCC_CFGR2_ADCPRE34
;

1123 
RCC
->
CFGR2
 &~
RCC_CFGR2_ADCPRE12
;

1126 
RCC
->
CFGR2
 |
RCC_PLLCLK
;

1127 
	}
}

1139 
	$RCC_I2CCLKCfig
(
ut32_t
 
RCC_I2CCLK
)

1141 
ut32_t
 
tmp
 = 0;

1144 
	`as_m
(
	`IS_RCC_I2CCLK
(
RCC_I2CCLK
));

1146 
tmp
 = (
RCC_I2CCLK
 >> 28);

1149 i(
tmp
 != 0)

1151 
RCC
->
CFGR3
 &~
RCC_CFGR3_I2C2SW
;

1155 
RCC
->
CFGR3
 &~
RCC_CFGR3_I2C1SW
;

1158 
RCC
->
CFGR3
 |
RCC_I2CCLK
;

1159 
	}
}

1175 
	$RCC_TIMCLKCfig
(
ut32_t
 
RCC_TIMCLK
)

1177 
ut32_t
 
tmp
 = 0;

1180 
	`as_m
(
	`IS_RCC_TIMCLK
(
RCC_TIMCLK
));

1182 
tmp
 = (
RCC_TIMCLK
 >> 28);

1185 i(
tmp
 != 0)

1187 
RCC
->
CFGR3
 &~
RCC_CFGR3_TIM8SW
;

1191 
RCC
->
CFGR3
 &~
RCC_CFGR3_TIM1SW
;

1194 
RCC
->
CFGR3
 |
RCC_TIMCLK
;

1195 
	}
}

1209 
	$RCC_USARTCLKCfig
(
ut32_t
 
RCC_USARTCLK
)

1211 
ut32_t
 
tmp
 = 0;

1214 
	`as_m
(
	`IS_RCC_USARTCLK
(
RCC_USARTCLK
));

1216 
tmp
 = (
RCC_USARTCLK
 >> 28);

1219 
tmp
)

1222 
RCC
->
CFGR3
 &~
RCC_CFGR3_USART1SW
;

1225 
RCC
->
CFGR3
 &~
RCC_CFGR3_USART2SW
;

1228 
RCC
->
CFGR3
 &~
RCC_CFGR3_USART3SW
;

1231 
RCC
->
CFGR3
 &~
RCC_CFGR3_UART4SW
;

1234 
RCC
->
CFGR3
 &~
RCC_CFGR3_UART5SW
;

1241 
RCC
->
CFGR3
 |
RCC_USARTCLK
;

1242 
	}
}

1254 
	$RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
)

1257 
	`as_m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSour
));

1259 *(
__IO
 
ut32_t
 *
CFGR_USBPRE_BB
 = 
RCC_USBCLKSour
;

1260 
	}
}

1285 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

1288 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

1291 
RCC
->
BDCR
 |
RCC_RTCCLKSour
;

1292 
	}
}

1304 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1307 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1309 *(
__IO
 
ut32_t
 *
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour
;

1310 
	}
}

1320 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1323 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1325 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1326 
	}
}

1336 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1339 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1341 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1342 
	}
}

1369 
	$RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1372 
	`as_m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPh
));

1373 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1375 i(
NewS
 !
DISABLE
)

1377 
RCC
->
AHBENR
 |
RCC_AHBPh
;

1381 
RCC
->
AHBENR
 &~
RCC_AHBPh
;

1383 
	}
}

1404 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1407 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1408 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1410 i(
NewS
 !
DISABLE
)

1412 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1416 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1418 
	}
}

1449 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1452 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1455 i(
NewS
 !
DISABLE
)

1457 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1461 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1463 
	}
}

1482 
	$RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1485 
	`as_m
(
	`IS_RCC_AHB_RST_PERIPH
(
RCC_AHBPh
));

1486 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1488 i(
NewS
 !
DISABLE
)

1490 
RCC
->
AHBRSTR
 |
RCC_AHBPh
;

1494 
RCC
->
AHBRSTR
 &~
RCC_AHBPh
;

1496 
	}
}

1514 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1517 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1518 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1520 i(
NewS
 !
DISABLE
)

1522 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1526 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1528 
	}
}

1556 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1559 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1560 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1562 i(
NewS
 !
DISABLE
)

1564 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1568 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1570 
	}
}

1607 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

1610 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

1611 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1613 i(
NewS
 !
DISABLE
)

1616 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

1621 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

1623 
	}
}

1644 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

1646 
ut32_t
 
tmp
 = 0;

1647 
ut32_t
 
ueg
 = 0;

1648 
FgStus
 
bus
 = 
RESET
;

1651 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1654 
tmp
 = 
RCC_FLAG
 >> 5;

1656 i(
tmp
 == 0)

1658 
ueg
 = 
RCC
->
CR
;

1660 i(
tmp
 == 1)

1662 
ueg
 = 
RCC
->
BDCR
;

1664 i(
tmp
 == 4)

1666 
ueg
 = 
RCC
->
CFGR
;

1670 
ueg
 = 
RCC
->
CSR
;

1674 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1676 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

1678 
bus
 = 
SET
;

1682 
bus
 = 
RESET
;

1685  
bus
;

1686 
	}
}

1695 
	$RCC_CˬFg
()

1698 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

1699 
	}
}

1713 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

1715 
ITStus
 
bus
 = 
RESET
;

1718 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1721 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

1723 
bus
 = 
SET
;

1727 
bus
 = 
RESET
;

1730  
bus
;

1731 
	}
}

1745 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

1748 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1752 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1753 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STF0E5~1.C

241 
	~"m32f30x_c.h
"

242 
	~"m32f30x_rcc.h
"

257 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

258 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

259 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

260 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

261 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

262 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

263 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

264 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

265 
RTC_FLAG_TAMP2F
 | 
RTC_FLAG_TAMP3F
 | 
RTC_FLAG_RECALPF
 | \

266 
RTC_FLAG_SHPF
))

	)

268 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00002000)

	)

269 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00008000)

	)

270 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

271 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00002000)

	)

276 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

277 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

328 
EStus
 
	$RTC_DeIn
()

330 
__IO
 
ut32_t
 
wutcou
 = 0x00;

331 
ut32_t
 
wutwfus
 = 0x00;

332 
EStus
 
us
 = 
ERROR
;

335 
RTC
->
WPR
 = 0xCA;

336 
RTC
->
WPR
 = 0x53;

339 i(
	`RTC_EInMode
(=
ERROR
)

341 
us
 = 
ERROR
;

346 
RTC
->
TR
 = (
ut32_t
)0x00000000;

347 
RTC
->
DR
 = (
ut32_t
)0x00002101;

350 
RTC
->
CR
 &(
ut32_t
)0x00000007;

355 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

356 
wutcou
++;

357 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

359 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

361 
us
 = 
ERROR
;

366 
RTC
->
CR
 &(
ut32_t
)0x00000000;

367 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

368 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

369 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

370 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

371 
RTC
->
SHIFTR
 = (
ut32_t
)0x00000000;

372 
RTC
->
CALR
 = (
ut32_t
)0x00000000;

373 
RTC
->
ALRMASSR
 = (
ut32_t
)0x00000000;

374 
RTC
->
ALRMBSSR
 = (
ut32_t
)0x00000000;

377 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

380 
RTC
->
TAFCR
 = 0x00000000;

383 i(
	`RTC_WaFSynchro
(=
ERROR
)

385 
us
 = 
ERROR
;

389 
us
 = 
SUCCESS
;

395 
RTC
->
WPR
 = 0xFF;

397  
us
;

398 
	}
}

411 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

413 
EStus
 
us
 = 
ERROR
;

416 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

417 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

418 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

421 
RTC
->
WPR
 = 0xCA;

422 
RTC
->
WPR
 = 0x53;

425 i(
	`RTC_EInMode
(=
ERROR
)

427 
us
 = 
ERROR
;

432 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

434 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

437 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

438 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

441 
	`RTC_ExInMode
();

443 
us
 = 
SUCCESS
;

446 
RTC
->
WPR
 = 0xFF;

448  
us
;

449 
	}
}

457 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

460 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

463 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

466 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

467 
	}
}

479 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

484 i(
NewS
 !
DISABLE
)

487 
RTC
->
WPR
 = 0xFF;

492 
RTC
->
WPR
 = 0xCA;

493 
RTC
->
WPR
 = 0x53;

495 
	}
}

506 
EStus
 
	$RTC_EInMode
()

508 
__IO
 
ut32_t
 
cou
 = 0x00;

509 
EStus
 
us
 = 
ERROR
;

510 
ut32_t
 
us
 = 0x00;

513 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

516 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

521 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

522 
cou
++;

523 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

525 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

527 
us
 = 
SUCCESS
;

531 
us
 = 
ERROR
;

536 
us
 = 
SUCCESS
;

539  (
us
);

540 
	}
}

551 
	$RTC_ExInMode
()

554 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

555 
	}
}

573 
EStus
 
	$RTC_WaFSynchro
()

575 
__IO
 
ut32_t
 
synchrocou
 = 0;

576 
EStus
 
us
 = 
ERROR
;

577 
ut32_t
 
synchrous
 = 0x00;

579 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
!
RESET
)

582 
us
 = 
SUCCESS
;

587 
RTC
->
WPR
 = 0xCA;

588 
RTC
->
WPR
 = 0x53;

591 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

596 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

597 
synchrocou
++;

598 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

600 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

602 
us
 = 
SUCCESS
;

606 
us
 = 
ERROR
;

610 
RTC
->
WPR
 = 0xFF;

613  (
us
);

614 
	}
}

624 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

626 
EStus
 
us
 = 
ERROR
;

629 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

632 
RTC
->
WPR
 = 0xCA;

633 
RTC
->
WPR
 = 0x53;

636 i(
	`RTC_EInMode
(=
ERROR
)

638 
us
 = 
ERROR
;

642 i(
NewS
 !
DISABLE
)

645 
RTC
->
CR
 |
RTC_CR_REFCKON
;

650 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

653 
	`RTC_ExInMode
();

655 
us
 = 
SUCCESS
;

659 
RTC
->
WPR
 = 0xFF;

661  
us
;

662 
	}
}

672 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

675 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

678 
RTC
->
WPR
 = 0xCA;

679 
RTC
->
WPR
 = 0x53;

681 i(
NewS
 !
DISABLE
)

684 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

689 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

693 
RTC
->
WPR
 = 0xFF;

694 
	}
}

726 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

728 
ut32_t
 
tmeg
 = 0;

729 
EStus
 
us
 = 
ERROR
;

732 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

734 i(
RTC_Fm
 =
RTC_Fm_BIN
)

736 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

738 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

739 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

743 
RTC_TimeSu
->
RTC_H12
 = 0x00;

744 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

746 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

747 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

751 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

753 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

754 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

755 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

759 
RTC_TimeSu
->
RTC_H12
 = 0x00;

760 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

762 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

763 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

767 i(
RTC_Fm
 !
RTC_Fm_BIN
)

769 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

770 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

771 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

772 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

776 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

777 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

778 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

779 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

783 
RTC
->
WPR
 = 0xCA;

784 
RTC
->
WPR
 = 0x53;

787 i(
	`RTC_EInMode
(=
ERROR
)

789 
us
 = 
ERROR
;

794 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

797 
	`RTC_ExInMode
();

800 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

802 i(
	`RTC_WaFSynchro
(=
ERROR
)

804 
us
 = 
ERROR
;

808 
us
 = 
SUCCESS
;

813 
us
 = 
SUCCESS
;

818 
RTC
->
WPR
 = 0xFF;

820  
us
;

821 
	}
}

830 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

833 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

834 
RTC_TimeSu
->
RTC_Hours
 = 0;

835 
RTC_TimeSu
->
RTC_Mus
 = 0;

836 
RTC_TimeSu
->
RTC_Secds
 = 0;

837 
	}
}

849 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

851 
ut32_t
 
tmeg
 = 0;

854 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

857 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

860 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

861 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

862 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

863 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

866 i(
RTC_Fm
 =
RTC_Fm_BIN
)

869 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

870 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

871 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

873 
	}
}

882 
ut32_t
 
	$RTC_GSubSecd
()

884 
ut32_t
 
tmeg
 = 0;

887 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

890 ((
RTC
->
DR
);

892  (
tmeg
);

893 
	}
}

907 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

909 
ut32_t
 
tmeg
 = 0;

910 
EStus
 
us
 = 
ERROR
;

913 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

915 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

917 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

919 i(
RTC_Fm
 =
RTC_Fm_BIN
)

921 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

922 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

923 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

927 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

928 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

929 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

930 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

931 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

933 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

936 i(
RTC_Fm
 !
RTC_Fm_BIN
)

938 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

939 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

940 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

941 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

945 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

946 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

947 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

948 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

952 
RTC
->
WPR
 = 0xCA;

953 
RTC
->
WPR
 = 0x53;

956 i(
	`RTC_EInMode
(=
ERROR
)

958 
us
 = 
ERROR
;

963 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

966 
	`RTC_ExInMode
();

969 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

971 i(
	`RTC_WaFSynchro
(=
ERROR
)

973 
us
 = 
ERROR
;

977 
us
 = 
SUCCESS
;

982 
us
 = 
SUCCESS
;

986 
RTC
->
WPR
 = 0xFF;

988  
us
;

989 
	}
}

998 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

1001 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

1002 
RTC_DeSu
->
RTC_De
 = 1;

1003 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

1004 
RTC_DeSu
->
RTC_Yr
 = 0;

1005 
	}
}

1017 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1019 
ut32_t
 
tmeg
 = 0;

1022 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1025 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1028 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1029 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1030 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1031 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1034 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1037 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1038 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1039 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1040 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)(RTC_DateStruct->RTC_WeekDay);

1042 
	}
}

1077 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1079 
ut32_t
 
tmeg
 = 0;

1082 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1083 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1084 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1085 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1087 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1089 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1091 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1092 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1096 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1097 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1099 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1100 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1102 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1104 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1108 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1113 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1115 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1116 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1117 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1121 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1122 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1125 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1126 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1128 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1130 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1131 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1135 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1136 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1141 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1143 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1144 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1145 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1146 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1147 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1148 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1149 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1153 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1154 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1155 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1156 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1157 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1158 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1159 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1163 
RTC
->
WPR
 = 0xCA;

1164 
RTC
->
WPR
 = 0x53;

1167 i(
RTC_Arm
 =
RTC_Arm_A
)

1169 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1173 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1177 
RTC
->
WPR
 = 0xFF;

1178 
	}
}

1188 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1191 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1192 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1193 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1194 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1197 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1198 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1201 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1202 
	}
}

1218 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1220 
ut32_t
 
tmeg
 = 0;

1223 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1224 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1227 i(
RTC_Arm
 =
RTC_Arm_A
)

1229 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1233 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1237 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1238 
RTC_ALRMAR_HU
)) >> 16);

1239 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1240 
RTC_ALRMAR_MNU
)) >> 8);

1241 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1242 
RTC_ALRMAR_SU
));

1243 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1244 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1245 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1246 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1248 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1250 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1251 
RTC_ArmTime
.
RTC_Hours
);

1252 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1253 
RTC_ArmTime
.
RTC_Mus
);

1254 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1255 
RTC_ArmTime
.
RTC_Secds
);

1256 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1258 
	}
}

1272 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1274 
__IO
 
ut32_t
 
mcou
 = 0x00;

1275 
ut32_t
 
mus
 = 0x00;

1276 
EStus
 
us
 = 
ERROR
;

1279 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1280 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1283 
RTC
->
WPR
 = 0xCA;

1284 
RTC
->
WPR
 = 0x53;

1287 i(
NewS
 !
DISABLE
)

1289 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1291 
us
 = 
SUCCESS
;

1296 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1301 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1302 
mcou
++;

1303 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1305 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1307 
us
 = 
ERROR
;

1311 
us
 = 
SUCCESS
;

1316 
RTC
->
WPR
 = 0xFF;

1318  
us
;

1319 
	}
}

1366 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1368 
ut32_t
 
tmeg
 = 0;

1371 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1372 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1373 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1376 
RTC
->
WPR
 = 0xCA;

1377 
RTC
->
WPR
 = 0x53;

1380 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1382 i(
RTC_Arm
 =
RTC_Arm_A
)

1385 
RTC
->
ALRMASSR
 = 
tmeg
;

1390 
RTC
->
ALRMBSSR
 = 
tmeg
;

1394 
RTC
->
WPR
 = 0xFF;

1396 
	}
}

1407 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1409 
ut32_t
 
tmeg
 = 0;

1412 i(
RTC_Arm
 =
RTC_Arm_A
)

1414 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1418 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1421  (
tmeg
);

1422 
	}
}

1455 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1458 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1461 
RTC
->
WPR
 = 0xCA;

1462 
RTC
->
WPR
 = 0x53;

1465 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1468 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1471 
RTC
->
WPR
 = 0xFF;

1472 
	}
}

1482 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1485 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1488 
RTC
->
WPR
 = 0xCA;

1489 
RTC
->
WPR
 = 0x53;

1492 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1495 
RTC
->
WPR
 = 0xFF;

1496 
	}
}

1503 
ut32_t
 
	$RTC_GWakeUpCou
()

1506  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1507 
	}
}

1515 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1517 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1518 
ut32_t
 
wutwfus
 = 0x00;

1519 
EStus
 
us
 = 
ERROR
;

1522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1525 
RTC
->
WPR
 = 0xCA;

1526 
RTC
->
WPR
 = 0x53;

1528 i(
NewS
 !
DISABLE
)

1531 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1532 
us
 = 
SUCCESS
;

1537 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1541 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1542 
wutcou
++;

1543 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1545 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1547 
us
 = 
ERROR
;

1551 
us
 = 
SUCCESS
;

1556 
RTC
->
WPR
 = 0xFF;

1558  
us
;

1559 
	}
}

1591 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1594 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1595 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1598 
RTC
->
WPR
 = 0xCA;

1599 
RTC
->
WPR
 = 0x53;

1602 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1605 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1608 
RTC
->
WPR
 = 0xFF;

1609 
	}
}

1618 
ut32_t
 
	$RTC_GSteOti
()

1620  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1621 
	}
}

1656 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1659 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1660 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1663 
RTC
->
WPR
 = 0xCA;

1664 
RTC
->
WPR
 = 0x53;

1667 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1670 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1673 
RTC
->
WPR
 = 0xFF;

1674 
	}
}

1699 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1702 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1705 
RTC
->
WPR
 = 0xCA;

1706 
RTC
->
WPR
 = 0x53;

1708 i(
NewS
 !
DISABLE
)

1711 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1716 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1720 
RTC
->
WPR
 = 0xFF;

1721 
	}
}

1731 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1734 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1737 
RTC
->
WPR
 = 0xCA;

1738 
RTC
->
WPR
 = 0x53;

1741 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1744 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1747 
RTC
->
WPR
 = 0xFF;

1748 
	}
}

1767 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1768 
ut32_t
 
RTC_SmohCibPlusPuls
,

1769 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1771 
EStus
 
us
 = 
ERROR
;

1772 
ut32_t
 
fcou
 = 0;

1775 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1776 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1777 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1780 
RTC
->
WPR
 = 0xCA;

1781 
RTC
->
WPR
 = 0x53;

1784 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1787 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1789 
fcou
++;

1794 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1797 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1799 
us
 = 
SUCCESS
;

1803 
us
 = 
ERROR
;

1807 
RTC
->
WPR
 = 0xFF;

1809  (
EStus
)(
us
);

1810 
	}
}

1843 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1845 
ut32_t
 
tmeg
 = 0;

1848 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1849 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1852 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1855 i(
NewS
 !
DISABLE
)

1857 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

1861 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

1865 
RTC
->
WPR
 = 0xCA;

1866 
RTC
->
WPR
 = 0x53;

1869 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

1872 
RTC
->
WPR
 = 0xFF;

1873 
	}
}

1887 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

1888 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

1890 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

1893 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1896 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

1897 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

1900 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

1901 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

1902 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

1903 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

1906 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

1907 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1908 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1909 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

1912 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1915 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

1916 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

1917 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

1920 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

1921 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

1922 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

1924 
	}
}

1931 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

1934  (
ut32_t
)(
RTC
->
TSSSR
);

1935 
	}
}

1969 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

1972 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

1973 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

1976 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

1979 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

1984 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

1986 
	}
}

1999 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

2002 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2003 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2005 i(
NewS
 !
DISABLE
)

2008 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2013 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2015 
	}
}

2030 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2033 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2036 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2039 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2040 
	}
}

2064 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2067 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2070 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2073 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2074 
	}
}

2087 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2090 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2093 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2096 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2097 
	}
}

2107 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2110 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2112 i(
NewS
 !
DISABLE
)

2115 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2120 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2122 
	}
}

2130 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2133 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2135 i(
NewS
 !
DISABLE
)

2138 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2143 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2145 
	}
}

2171 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2173 
__IO
 
ut32_t
 
tmp
 = 0;

2176 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2178 
tmp
 = 
RTC_BASE
 + 0x50;

2179 
tmp
 +(
RTC_BKP_DR
 * 4);

2182 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2183 
	}
}

2192 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2194 
__IO
 
ut32_t
 
tmp
 = 0;

2197 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2199 
tmp
 = 
RTC_BASE
 + 0x50;

2200 
tmp
 +(
RTC_BKP_DR
 * 4);

2203  (*(
__IO
 
ut32_t
 *)
tmp
);

2204 
	}
}

2232 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2235 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2237 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2238 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2239 
	}
}

2270 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2272 
EStus
 
us
 = 
ERROR
;

2273 
ut32_t
 
shpfcou
 = 0;

2276 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2277 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2280 
RTC
->
WPR
 = 0xCA;

2281 
RTC
->
WPR
 = 0x53;

2284 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2287 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2289 
shpfcou
++;

2294 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2297 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2300 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2302 if(
	`RTC_WaFSynchro
(=
ERROR
)

2304 
us
 = 
ERROR
;

2308 
us
 = 
SUCCESS
;

2313 
us
 = 
ERROR
;

2318 
us
 = 
ERROR
;

2322 
RTC
->
WPR
 = 0xFF;

2324  (
EStus
)(
us
);

2325 
	}
}

2386 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2389 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2390 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2393 
RTC
->
WPR
 = 0xCA;

2394 
RTC
->
WPR
 = 0x53;

2396 i(
NewS
 !
DISABLE
)

2399 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2401 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2406 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2408 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2411 
RTC
->
WPR
 = 0xFF;

2412 
	}
}

2436 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2438 
FgStus
 
bus
 = 
RESET
;

2439 
ut32_t
 
tmeg
 = 0;

2442 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2445 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2448 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2450 
bus
 = 
SET
;

2454 
bus
 = 
RESET
;

2456  
bus
;

2457 
	}
}

2474 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2477 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2480 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0001FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2481 
	}
}

2496 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2498 
ITStus
 
bus
 = 
RESET
;

2499 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2502 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2505 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2508 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & ((RTC_IT >> (RTC_IT >> 18)) >> 15)));

2511 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2514 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2516 
bus
 = 
SET
;

2520 
bus
 = 
RESET
;

2522  
bus
;

2523 
	}
}

2538 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2540 
ut32_t
 
tmeg
 = 0;

2543 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2546 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2549 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2550 
	}
}

2561 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2563 
ut8_t
 
bcdhigh
 = 0;

2565 
Vue
 >= 10)

2567 
bcdhigh
++;

2568 
Vue
 -= 10;

2571  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2572 
	}
}

2579 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2581 
ut8_t
 
tmp
 = 0;

2582 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2583  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2584 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STF98D~1.C

87 
	~"m32f30x_wwdg.h
"

88 
	~"m32f30x_rcc.h
"

103 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

104 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

105 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

133 
	$WWDG_DeIn
()

135 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

136 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

137 
	}
}

149 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

151 
ut32_t
 
tmeg
 = 0;

153 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

155 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

157 
tmeg
 |
WWDG_Psr
;

159 
WWDG
->
CFR
 = 
tmeg
;

160 
	}
}

168 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

170 
__IO
 
ut32_t
 
tmeg
 = 0;

173 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

176 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

179 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

182 
WWDG
->
CFR
 = 
tmeg
;

183 
	}
}

191 
	$WWDG_EbIT
()

193 
WWDG
->
CFR
 |
WWDG_CFR_EWI
;

194 
	}
}

203 
	$WWDG_SCou
(
ut8_t
 
Cou
)

206 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

209 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

210 
	}
}

235 
	$WWDG_Eb
(
ut8_t
 
Cou
)

238 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

239 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

240 
	}
}

263 
FgStus
 
	$WWDG_GFgStus
()

265 
FgStus
 
bus
 = 
RESET
;

267 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

269 
bus
 = 
SET
;

273 
bus
 = 
RESET
;

275  
bus
;

276 
	}
}

283 
	$WWDG_CˬFg
()

285 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

286 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STM32F~1.C

76 
	~"m32f30x_adc.h
"

77 
	~"m32f30x_rcc.h
"

92 
	#CFGR_CLEAR_Mask
 ((
ut32_t
)0xFDFFC007)

	)

95 
	#JSQR_CLEAR_Mask
 ((
ut32_t
)0x00000000)

	)

98 
	#CCR_CLEAR_MASK
 ((
ut32_t
)0xFFFC10E0)

	)

101 
	#JDR_Offt
 ((
ut8_t
)0x80)

	)

139 
	$ADC_DeIn
(
ADC_TyDef
* 
ADCx
)

142 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

145 if((
ADCx
 =
ADC1
|| (ADCx =
ADC2
))

148 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_ADC12
, 
ENABLE
);

150 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_ADC12
, 
DISABLE
);

152 if((
ADCx
 =
ADC3
|| (ADCx =
ADC4
))

155 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_ADC34
, 
ENABLE
);

157 
	`RCC_AHBPhRetCmd
(
RCC_AHBPh_ADC34
, 
DISABLE
);

159 
	}
}

168 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

170 
ut32_t
 
tmeg1
 = 0;

172 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

173 
	`as_m
(
	`IS_ADC_CONVMODE
(
ADC_InSu
->
ADC_CtuousCvMode
));

174 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

175 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCvEvt
));

176 
	`as_m
(
	`IS_EXTERNALTRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigEvtEdge
));

177 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

178 
	`as_m
(
	`IS_ADC_OVRUNMODE
(
ADC_InSu
->
ADC_OvrunMode
));

179 
	`as_m
(
	`IS_ADC_AUTOINJECMODE
(
ADC_InSu
->
ADC_AutoInjMode
));

180 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfRegChl
));

184 
tmeg1
 = 
ADCx
->
CFGR
;

186 
tmeg1
 &
CFGR_CLEAR_Mask
;

189 
tmeg1
 |(
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 |

190 
ADC_InSu
->
ADC_Resuti
|

191 
ADC_InSu
->
ADC_ExTrigCvEvt
|

192 
ADC_InSu
->
ADC_ExTrigEvtEdge
|

193 
ADC_InSu
->
ADC_DaAlign
|

194 
ADC_InSu
->
ADC_OvrunMode
|

195 
ADC_InSu
->
ADC_AutoInjMode
;

198 
ADCx
->
CFGR
 = 
tmeg1
;

202 
tmeg1
 = 
ADCx
->
SQR1
;

204 
tmeg1
 &~(
ut32_t
)(
ADC_SQR1_L
);

207 
tmeg1
 |(
ut32_t
(
ADC_InSu
->
ADC_NbrOfRegChl
 - 1);

209 
ADCx
->
SQR1
 = 
tmeg1
;

211 
	}
}

218 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

221 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

222 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

223 
ADC_InSu
->
ADC_ExTrigCvEvt
 = 
ADC_ExTrigCvEvt_0
;

224 
ADC_InSu
->
ADC_ExTrigEvtEdge
 = 
ADC_ExTrigEvtEdge_Ne
;

225 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

226 
ADC_InSu
->
ADC_OvrunMode
 = 
DISABLE
;

227 
ADC_InSu
->
ADC_AutoInjMode
 = 
DISABLE
;

228 
ADC_InSu
->
ADC_NbrOfRegChl
 = 1;

229 
	}
}

239 
	$ADC_InjeedIn
(
ADC_TyDef
* 
ADCx
, 
ADC_InjeedInTyDef
* 
ADC_InjeedInSu
)

241 
ut32_t
 
tmeg1
 = 0;

243 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

244 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_InjeedInSu
->
ADC_ExTrigInjecCvEvt
));

245 
	`as_m
(
	`IS_EXTERNALTRIGINJ_EDGE
(
ADC_InjeedInSu
->
ADC_ExTrigInjecEvtEdge
));

246 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
ADC_InjeedInSu
->
ADC_NbrOfInjecChl
));

247 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedInSu
->
ADC_InjecSequ1
));

248 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedInSu
->
ADC_InjecSequ2
));

249 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedInSu
->
ADC_InjecSequ3
));

250 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedInSu
->
ADC_InjecSequ4
));

254 
tmeg1
 = 
ADCx
->
JSQR
;

256 
tmeg1
 &
JSQR_CLEAR_Mask
;

260 
tmeg1
 = (
ut32_t
((
ADC_InjeedInSu
->
ADC_NbrOfInjecChl
 - (
ut8_t
)1) |

261 
ADC_InjeedInSu
->
ADC_ExTrigInjecCvEvt
 |

262 
ADC_InjeedInSu
->
ADC_ExTrigInjecEvtEdge
 |

263 (
ut32_t
)((
ADC_InjeedInSu
->
ADC_InjecSequ1
) << 8) |

264 (
ut32_t
)((
ADC_InjeedInSu
->
ADC_InjecSequ2
) << 14) |

265 (
ut32_t
)((
ADC_InjeedInSu
->
ADC_InjecSequ3
) << 20) |

266 (
ut32_t
)((
ADC_InjeedInSu
->
ADC_InjecSequ4
) << 26));

268 
ADCx
->
JSQR
 = 
tmeg1
;

269 
	}
}

276 
	$ADC_InjeedSuIn
(
ADC_InjeedInTyDef
* 
ADC_InjeedInSu
)

278 
ADC_InjeedInSu
->
ADC_ExTrigInjecCvEvt
 = 
ADC_ExTrigInjecCvEvt_0
;

279 
ADC_InjeedInSu
->
ADC_ExTrigInjecEvtEdge
 = 
ADC_ExTrigInjecEvtEdge_Ne
;

280 
ADC_InjeedInSu
->
ADC_NbrOfInjecChl
 = 1;

281 
ADC_InjeedInSu
->
ADC_InjecSequ1
 = 
ADC_InjeedChl_1
;

282 
ADC_InjeedInSu
->
ADC_InjecSequ2
 = 
ADC_InjeedChl_1
;

283 
ADC_InjeedInSu
->
ADC_InjecSequ3
 = 
ADC_InjeedChl_1
;

284 
ADC_InjeedInSu
->
ADC_InjecSequ4
 = 
ADC_InjeedChl_1
;

285 
	}
}

295 
	$ADC_CommIn
(
ADC_TyDef
* 
ADCx
, 
ADC_CommInTyDef
* 
ADC_CommInSu
)

297 
ut32_t
 
tmeg1
 = 0;

299 
	`as_m
(
	`IS_ADC_MODE
(
ADC_CommInSu
->
ADC_Mode
));

300 
	`as_m
(
	`IS_ADC_CLOCKMODE
(
ADC_CommInSu
->
ADC_Clock
));

301 
	`as_m
(
	`IS_ADC_DMA_MODE
(
ADC_CommInSu
->
ADC_DMAMode
));

302 
	`as_m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommInSu
->
ADC_DMAAcssMode
));

303 
	`as_m
(
	`IS_ADC_TWOSAMPLING_DELAY
(
ADC_CommInSu
->
ADC_TwoSamgDay
));

305 if((
ADCx
 =
ADC1
|| (ADCx =
ADC2
))

308 
tmeg1
 = 
ADC1_2
->
CCR
;

311 
tmeg1
 &
CCR_CLEAR_MASK
;

316 
tmeg1
 = 
ADC3_4
->
CCR
;

319 
tmeg1
 &
CCR_CLEAR_MASK
;

329 
tmeg1
 |(
ut32_t
)(
ADC_CommInSu
->
ADC_Mode
 |

330 
ADC_CommInSu
->
ADC_Clock
 |

331 
ADC_CommInSu
->
ADC_DMAAcssMode
 |

332 (
ut32_t
)(
ADC_CommInSu
->
ADC_DMAMode
 << 12) |

333 (
ut32_t
)((ut32_t)
ADC_CommInSu
->
ADC_TwoSamgDay
 << 8));

335 if((
ADCx
 =
ADC1
|| (ADCx =
ADC2
))

338 
ADC1_2
->
CCR
 = 
tmeg1
;

343 
ADC3_4
->
CCR
 = 
tmeg1
;

345 
	}
}

353 
	$ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

356 
ADC_CommInSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

359 
ADC_CommInSu
->
ADC_Clock
 = 
ADC_Clock_AsynClkMode
;

362 
ADC_CommInSu
->
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

365 
ADC_CommInSu
->
ADC_DMAMode
 = 
ADC_DMAMode_OSh
;

368 
ADC_CommInSu
->
ADC_TwoSamgDay
 = 0;

370 
	}
}

379 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

382 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

383 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

385 i(
NewS
 !
DISABLE
)

388 
ADCx
->
CR
 |
ADC_CR_ADEN
;

393 
ADCx
->
CR
 |
ADC_CR_ADDIS
;

395 
	}
}

402 
	$ADC_SCibti
(
ADC_TyDef
* 
ADCx
)

405 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

408 
ADCx
->
CR
 |
ADC_CR_ADCAL
;

409 
	}
}

416 
ut32_t
 
	$ADC_GCibtiVue
(
ADC_TyDef
* 
ADCx
)

419 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

422  (
ut32_t
)
ADCx
->
CALFACT
;

423 
	}
}

430 
	$ADC_SCibtiVue
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_Cibti
)

433 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

436 
ADCx
->
CALFACT
 = 
ADC_Cibti
;

437 
	}
}

448 
	$ADC_SeCibtiMode
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_CibtiMode
)

451 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

452 
	`as_m
(
	`IS_ADC_CALIBRATION_MODE
(
ADC_CibtiMode
));

454 
ADCx
->
CR
 &(~
ADC_CR_ADCALDIF
);

455 
ADCx
->
CR
 |
ADC_CibtiMode
;

457 
	}
}

464 
FgStus
 
	$ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
)

466 
FgStus
 
bus
 = 
RESET
;

468 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

470 i((
ADCx
->
CR
 & 
ADC_CR_ADCAL
!(
ut32_t
)
RESET
)

473 
bus
 = 
SET
;

478 
bus
 = 
RESET
;

481  
bus
;

482 
	}
}

489 
	$ADC_DibCmd
(
ADC_TyDef
* 
ADCx
)

492 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

495 
ADCx
->
CR
 |
ADC_CR_ADDIS
;

496 
	}
}

504 
FgStus
 
	$ADC_GDibCmdStus
(
ADC_TyDef
* 
ADCx
)

506 
FgStus
 
bus
 = 
RESET
;

508 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

511 i((
ADCx
->
CR
 & 
ADC_CR_ADDIS
!(
ut32_t
)
RESET
)

514 
bus
 = 
SET
;

519 
bus
 = 
RESET
;

522  
bus
;

523 
	}
}

532 
	$ADC_VޏgeRegutCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

535 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

536 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

540 
ADCx
->
CR
 &~(
ADC_CR_ADVREGEN
);

542 i(
NewS
 !
DISABLE
)

545 
ADCx
->
CR
 |
ADC_CR_ADVREGEN_0
;

550 
ADCx
->
CR
 |=
ADC_CR_ADVREGEN_1
;

552 
	}
}

576 
	$ADC_SeDiflMode
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
FuniڮS
 
NewS
)

579 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

580 
	`as_m
(
	`IS_ADC_DIFFCHANNEL
(
ADC_Chl
));

581 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

583 i(
NewS
 !
DISABLE
)

586 
ADCx
->
DIFSEL
 |(
ut32_t
)(1 << 
ADC_Chl
 );

591 
ADCx
->
DIFSEL
 &~(
ut32_t
)(1 << 
ADC_Chl
);

593 
	}
}

602 
	$ADC_SeQueueOfCڋxtMode
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

606 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

608 i(
NewS
 !
DISABLE
)

611 
ADCx
->
CFGR
 |(
ut32_t
)(
ADC_CFGR_JQM
 );

616 
ADCx
->
CFGR
 &~(
ut32_t
)(
ADC_CFGR_JQM
);

618 
	}
}

627 
	$ADC_AutoDayCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

630 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

631 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

633 i(
NewS
 !
DISABLE
)

636 
ADCx
->
CFGR
 |(
ut32_t
)(
ADC_CFGR_AUTDLY
 );

641 
ADCx
->
CFGR
 &~(
ut32_t
)(
ADC_CFGR_AUTDLY
);

643 
	}
}

694 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

696 
ut32_t
 
tmeg
 = 0;

698 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

699 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

701 
tmeg
 = 
ADCx
->
CFGR
;

703 
tmeg
 &~(
ut32_t
)(
ADC_CFGR_AWD1SGL
|
ADC_CFGR_AWD1EN
|
ADC_CFGR_JAWD1EN
);

705 
tmeg
 |
ADC_AlogWchdog
;

707 
ADCx
->
CFGR
 = 
tmeg
;

708 
	}
}

719 
	$ADC_AlogWchdog1ThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

720 
ut16_t
 
LowThshd
)

723 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

724 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

725 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

727 
ADCx
->
TR1
 &~(
ut32_t
)
ADC_TR1_HT1
;

728 
ADCx
->
TR1
 |(
ut32_t
)((ut32_t)
HighThshd
 << 16);

731 
ADCx
->
TR1
 &~(
ut32_t
)
ADC_TR1_LT1
;

732 
ADCx
->
TR1
 |
LowThshd
;

733 
	}
}

744 
	$ADC_AlogWchdog2ThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
HighThshd
,

745 
ut8_t
 
LowThshd
)

748 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

751 
ADCx
->
TR2
 &~(
ut32_t
)
ADC_TR2_HT2
;

752 
ADCx
->
TR2
 |(
ut32_t
)((ut32_t)
HighThshd
 << 16);

755 
ADCx
->
TR2
 &~(
ut32_t
)
ADC_TR2_LT2
;

756 
ADCx
->
TR2
 |
LowThshd
;

757 
	}
}

768 
	$ADC_AlogWchdog3ThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
HighThshd
,

769 
ut8_t
 
LowThshd
)

772 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

775 
ADCx
->
TR3
 &~(
ut32_t
)
ADC_TR3_HT3
;

776 
ADCx
->
TR3
 |(
ut32_t
)((ut32_t)
HighThshd
 << 16);

779 
ADCx
->
TR3
 &~(
ut32_t
)
ADC_TR3_LT3
;

780 
ADCx
->
TR3
 |
LowThshd
;

781 
	}
}

808 
	$ADC_AlogWchdog1SgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

810 
ut32_t
 
tmeg
 = 0;

812 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

813 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

815 
tmeg
 = 
ADCx
->
CFGR
;

817 
tmeg
 &~(
ut32_t
)
ADC_CFGR_AWD1CH
;

819 
tmeg
 |(
ut32_t
)((ut32_t)
ADC_Chl
 << 26);

821 
ADCx
->
CFGR
 = 
tmeg
;

822 
	}
}

849 
	$ADC_AlogWchdog2SgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

851 
ut32_t
 
tmeg
 = 0;

853 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

854 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

856 
tmeg
 = 
ADCx
->
AWD2CR
;

858 
tmeg
 &~(
ut32_t
)
ADC_AWD2CR_AWD2CH
;

860 
tmeg
 |(
ut32_t
)1 << (
ADC_Chl
);

862 
ADCx
->
AWD2CR
 |
tmeg
;

863 
	}
}

890 
	$ADC_AlogWchdog3SgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

892 
ut32_t
 
tmeg
 = 0;

894 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

895 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

897 
tmeg
 = 
ADCx
->
AWD3CR
;

899 
tmeg
 &~(
ut32_t
)
ADC_AWD3CR_AWD3CH
;

901 
tmeg
 |(
ut32_t
)1 << (
ADC_Chl
);

903 
ADCx
->
AWD3CR
 |
tmeg
;

904 
	}
}

948 
	$ADC_TempSsCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

951 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

952 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

954 if((
ADCx
 =
ADC1
|| (ADCx =
ADC2
))

956 i(
NewS
 !
DISABLE
)

959 
ADC1_2
->
CCR
 |
ADC12_CCR_TSEN
;

964 
ADC1_2
->
CCR
 &~(
ut32_t
)
ADC12_CCR_TSEN
;

969 i(
NewS
 !
DISABLE
)

972 
ADC3_4
->
CCR
 |
ADC34_CCR_TSEN
;

977 
ADC3_4
->
CCR
 &~(
ut32_t
)
ADC34_CCR_TSEN
;

980 
	}
}

989 
	$ADC_VftCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

992 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

993 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

995 if((
ADCx
 =
ADC1
|| (ADCx =
ADC2
))

997 i(
NewS
 !
DISABLE
)

1000 
ADC1_2
->
CCR
 |
ADC12_CCR_VREFEN
;

1005 
ADC1_2
->
CCR
 &~(
ut32_t
)
ADC12_CCR_VREFEN
;

1010 i(
NewS
 !
DISABLE
)

1013 
ADC3_4
->
CCR
 |
ADC34_CCR_VREFEN
;

1018 
ADC3_4
->
CCR
 &~(
ut32_t
)
ADC34_CCR_VREFEN
;

1021 
	}
}

1030 
	$ADC_VbCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1033 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1034 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1036 if((
ADCx
 =
ADC1
|| (ADCx =
ADC2
))

1038 i(
NewS
 !
DISABLE
)

1041 
ADC1_2
->
CCR
 |
ADC12_CCR_VBATEN
;

1046 
ADC1_2
->
CCR
 &~(
ut32_t
)
ADC12_CCR_VBATEN
;

1051 i(
NewS
 !
DISABLE
)

1054 
ADC3_4
->
CCR
 |
ADC34_CCR_VBATEN
;

1059 
ADC3_4
->
CCR
 &~(
ut32_t
)
ADC34_CCR_VBATEN
;

1062 
	}
}

1162 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

1164 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

1166 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1167 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1168 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1172 i(
Rk
 < 5)

1175 
tmeg1
 = 
ADCx
->
SQR1
;

1177 
tmeg2
 = 0x1F << (6 * (
Rk
 ));

1179 
tmeg1
 &~
tmeg2
;

1181 
tmeg2
 = (
ut32_t
)(
ADC_Chl
<< (6 * (
Rk
));

1183 
tmeg1
 |
tmeg2
;

1185 
ADCx
->
SQR1
 = 
tmeg1
;

1188 i(
Rk
 < 10)

1191 
tmeg1
 = 
ADCx
->
SQR2
;

1193 
tmeg2
 = 
ADC_SQR2_SQ5
 << (6 * (
Rk
 - 5));

1195 
tmeg1
 &~
tmeg2
;

1197 
tmeg2
 = (
ut32_t
)(
ADC_Chl
<< (6 * (
Rk
 - 5));

1199 
tmeg1
 |
tmeg2
;

1201 
ADCx
->
SQR2
 = 
tmeg1
;

1204 i(
Rk
 < 15)

1207 
tmeg1
 = 
ADCx
->
SQR3
;

1209 
tmeg2
 = 
ADC_SQR3_SQ10
 << (6 * (
Rk
 - 10));

1211 
tmeg1
 &~
tmeg2
;

1213 
tmeg2
 = (
ut32_t
)(
ADC_Chl
<< (6 * (
Rk
 - 10));

1215 
tmeg1
 |
tmeg2
;

1217 
ADCx
->
SQR3
 = 
tmeg1
;

1222 
tmeg1
 = 
ADCx
->
SQR4
;

1224 
tmeg2
 = 
ADC_SQR3_SQ15
 << (6 * (
Rk
 - 15));

1226 
tmeg1
 &~
tmeg2
;

1228 
tmeg2
 = (
ut32_t
)(
ADC_Chl
<< (6 * (
Rk
 - 15));

1230 
tmeg1
 |
tmeg2
;

1232 
ADCx
->
SQR4
 = 
tmeg1
;

1237 i(
ADC_Chl
 > 
ADC_Chl_9
)

1240 
tmeg1
 = 
ADCx
->
SMPR2
;

1242 
tmeg2
 = 
ADC_SMPR2_SMP10
 << (3 * (
ADC_Chl
 - 10));

1244 
ADCx
->
SMPR2
 &~
tmeg2
;

1246 
ADCx
->
SMPR2
 |(
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

1252 
tmeg1
 = 
ADCx
->
SMPR1
;

1254 
tmeg2
 = 
ADC_SMPR1_SMP1
 << (3 * (
ADC_Chl
 - 1));

1256 
ADCx
->
SMPR1
 &~
tmeg2
;

1258 
ADCx
->
SMPR1
 |(
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
));

1260 
	}
}

1269 
	$ADC_RegurChlSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
SequrLgth
)

1272 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1275 
ADCx
->
SQR1
 &~(
ut32_t
)
ADC_SQR1_L
;

1276 
ADCx
->
SQR1
 |(
ut32_t
)(
SequrLgth
 - 1);

1277 
	}
}

1309 
	$ADC_ExTriggCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_ExTrigCvEvt
, ut16_
ADC_ExTrigEvtEdge
)

1312 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1313 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_ExTrigCvEvt
));

1314 
	`as_m
(
	`IS_EXTERNALTRIG_EDGE
(
ADC_ExTrigEvtEdge
));

1317 
ADCx
->
CFGR
 &~(
ADC_CFGR_EXTEN
 | 
ADC_CFGR_EXTSEL
);

1318 
ADCx
->
CFGR
 |(
ut32_t
)(
ADC_ExTrigEvtEdge
 | 
ADC_ExTrigCvEvt
);

1319 
	}
}

1326 
	$ADC_SCvsi
(
ADC_TyDef
* 
ADCx
)

1329 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1332 
ADCx
->
CR
 |
ADC_CR_ADSTART
;

1333 
	}
}

1340 
FgStus
 
	$ADC_GSCvsiStus
(
ADC_TyDef
* 
ADCx
)

1342 
FgStus
 
bus
 = 
RESET
;

1344 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1346 i((
ADCx
->
CR
 & 
ADC_CR_ADSTART
!(
ut32_t
)
RESET
)

1349 
bus
 = 
SET
;

1354 
bus
 = 
RESET
;

1357  
bus
;

1358 
	}
}

1365 
	$ADC_StCvsi
(
ADC_TyDef
* 
ADCx
)

1368 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1371 
ADCx
->
CR
 |
ADC_CR_ADSTP
;

1372 
	}
}

1383 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

1385 
ut32_t
 
tmeg1
 = 0;

1386 
ut32_t
 
tmeg2
 = 0;

1388 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1389 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

1391 
tmeg1
 = 
ADCx
->
CFGR
;

1393 
tmeg1
 &~(
ut32_t
)(
ADC_CFGR_DISCNUM
);

1395 
tmeg2
 = 
Numb
 - 1;

1396 
tmeg1
 |
tmeg2
 << 17;

1398 
ADCx
->
CFGR
 = 
tmeg1
;

1399 
	}
}

1410 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1413 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1414 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1415 i(
NewS
 !
DISABLE
)

1418 
ADCx
->
CFGR
 |
ADC_CFGR_DISCEN
;

1423 
ADCx
->
CFGR
 &~(
ut32_t
)(
ADC_CFGR_DISCEN
);

1425 
	}
}

1432 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

1435 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1437  (
ut16_t

ADCx
->
DR
;

1438 
	}
}

1449 
ut32_t
 
	$ADC_GDuModeCvsiVue
(
ADC_TyDef
* 
ADCx
)

1451 
ut32_t
 
tmeg1
 = 0;

1454 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1456 if((
ADCx
 =
ADC1
|| (ADCx=
ADC2
))

1459 
tmeg1
 = 
ADC1_2
->
CDR
;

1464 
tmeg1
 = 
ADC3_4
->
CDR
;

1467  (
ut32_t

tmeg1
;

1468 
	}
}

1497 
	$ADC_SChlOfft1
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
ut16_t
 
Offt
)

1500 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1501 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1502 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1505 
ADCx
->
OFR1
 &~ (
ut32_t

ADC_OFR1_OFFSET1_CH
;

1506 
ADCx
->
OFR1
 |(
ut32_t
)((ut32_t)
ADC_Chl
 << 26);

1509 
ADCx
->
OFR1
 &~ (
ut32_t

ADC_OFR1_OFFSET1
;

1510 
ADCx
->
OFR1
 |(
ut32_t
)
Offt
;

1511 
	}
}

1540 
	$ADC_SChlOfft2
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
ut16_t
 
Offt
)

1543 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1544 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1545 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1548 
ADCx
->
OFR2
 &~ (
ut32_t

ADC_OFR2_OFFSET2_CH
;

1549 
ADCx
->
OFR2
 |(
ut32_t
)((ut32_t)
ADC_Chl
 << 26);

1552 
ADCx
->
OFR2
 &~ (
ut32_t

ADC_OFR2_OFFSET2
;

1553 
ADCx
->
OFR2
 |(
ut32_t
)
Offt
;

1554 
	}
}

1583 
	$ADC_SChlOfft3
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
ut16_t
 
Offt
)

1586 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1587 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1588 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1591 
ADCx
->
OFR3
 &~ (
ut32_t

ADC_OFR3_OFFSET3_CH
;

1592 
ADCx
->
OFR3
 |(
ut32_t
)((ut32_t)
ADC_Chl
 << 26);

1595 
ADCx
->
OFR3
 &~ (
ut32_t

ADC_OFR3_OFFSET3
;

1596 
ADCx
->
OFR3
 |(
ut32_t
)
Offt
;

1597 
	}
}

1626 
	$ADC_SChlOfft4
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, 
ut16_t
 
Offt
)

1629 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1630 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1631 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1634 
ADCx
->
OFR4
 &~ (
ut32_t

ADC_OFR4_OFFSET4_CH
;

1635 
ADCx
->
OFR4
 |(
ut32_t
)((ut32_t)
ADC_Chl
 << 26);

1638 
ADCx
->
OFR4
 &~ (
ut32_t

ADC_OFR4_OFFSET4
;

1639 
ADCx
->
OFR4
 |(
ut32_t
)
Offt
;

1640 
	}
}

1649 
	$ADC_ChlOfft1Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1652 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1653 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1655 i(
NewS
 !
DISABLE
)

1658 
ADCx
->
OFR1
 |
ADC_OFR1_OFFSET1_EN
;

1663 
ADCx
->
OFR1
 &~(
ADC_OFR1_OFFSET1_EN
);

1665 
	}
}

1674 
	$ADC_ChlOfft2Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1677 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1678 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1680 i(
NewS
 !
DISABLE
)

1683 
ADCx
->
OFR2
 |
ADC_OFR2_OFFSET2_EN
;

1688 
ADCx
->
OFR2
 &~(
ADC_OFR2_OFFSET2_EN
);

1690 
	}
}

1699 
	$ADC_ChlOfft3Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1702 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1703 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1705 i(
NewS
 !
DISABLE
)

1708 
ADCx
->
OFR3
 |
ADC_OFR3_OFFSET3_EN
;

1713 
ADCx
->
OFR3
 &~(
ADC_OFR3_OFFSET3_EN
);

1715 
	}
}

1724 
	$ADC_ChlOfft4Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1727 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1728 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1730 i(
NewS
 !
DISABLE
)

1733 
ADCx
->
OFR4
 |
ADC_OFR4_OFFSET4_EN
;

1738 
ADCx
->
OFR4
 &~(
ADC_OFR4_OFFSET4_EN
);

1740 
	}
}

1775 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1778 
	`as_m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

1779 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1780 i(
NewS
 !
DISABLE
)

1783 
ADCx
->
CFGR
 |
ADC_CFGR_DMAEN
;

1788 
ADCx
->
CFGR
 &~(
ut32_t
)
ADC_CFGR_DMAEN
;

1790 
	}
}

1799 
	$ADC_DMACfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_DMAMode
)

1802 
	`as_m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

1803 
	`as_m
(
	`IS_ADC_DMA_MODE
(
ADC_DMAMode
));

1806 
ADCx
->
CFGR
 &~(
ut32_t
)
ADC_CFGR_DMACFG
;

1807 
ADCx
->
CFGR
 |
ADC_DMAMode
;

1808 
	}
}

1872 
	$ADC_InjeedChlSameTimeCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, ut8_
ADC_SameTime
)

1874 
ut32_t
 
tmeg1
 = 0;

1876 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1877 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1878 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1882 i(
ADC_InjeedChl
 > 
ADC_InjeedChl_9
)

1885 
tmeg1
 = 
ADC_SMPR2_SMP10
 << (3 * (
ADC_InjeedChl
 - 10));

1887 
ADCx
->
SMPR2
 &~
tmeg1
;

1889 
ADCx
->
SMPR2
 |(
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_InjeedChl
 - 10));

1895 
tmeg1
 = 
ADC_SMPR1_SMP1
 << (3 * (
ADC_InjeedChl
 - 1));

1897 
ADCx
->
SMPR1
 &~
tmeg1
;

1899 
ADCx
->
SMPR1
 |(
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_InjeedChl
));

1901 
	}
}

1911 
	$ADC_SInjeedCvsi
(
ADC_TyDef
* 
ADCx
)

1914 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1918 
ADCx
->
CR
 |
ADC_CR_JADSTART
;

1919 
	}
}

1926 
	$ADC_StInjeedCvsi
(
ADC_TyDef
* 
ADCx
)

1929 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1932 
ADCx
->
CR
 |
ADC_CR_JADSTP
;

1933 
	}
}

1940 
FgStus
 
	$ADC_GSInjeedCvsiStus
(
ADC_TyDef
* 
ADCx
)

1942 
FgStus
 
bus
 = 
RESET
;

1944 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1947 i((
ADCx
->
CR
 & 
ADC_CR_JADSTART
!(
ut32_t
)
RESET
)

1950 
bus
 = 
SET
;

1955 
bus
 = 
RESET
;

1958  
bus
;

1959 
	}
}

1969 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1972 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1973 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1974 i(
NewS
 !
DISABLE
)

1977 
ADCx
->
CFGR
 |
ADC_CFGR_JAUTO
;

1982 
ADCx
->
CFGR
 &~
ADC_CFGR_JAUTO
;

1984 
	}
}

1995 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1998 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1999 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2000 i(
NewS
 !
DISABLE
)

2003 
ADCx
->
CFGR
 |
ADC_CFGR_JDISCEN
;

2008 
ADCx
->
CFGR
 &~
ADC_CFGR_JDISCEN
;

2010 
	}
}

2023 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedSequ
)

2025 
__IO
 
ut32_t
 
tmp
 = 0;

2028 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2029 
	`as_m
(
	`IS_ADC_INJECTED_SEQUENCE
(
ADC_InjeedSequ
));

2031 
tmp
 = (
ut32_t
)
ADCx
;

2032 
tmp
 +((
ADC_InjeedSequ
 - 1 )<< 2+ 
JDR_Offt
;

2035  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

2036 
	}
}

2156 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

2159 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2161 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

2163 i(
NewS
 !
DISABLE
)

2166 
ADCx
->
IER
 |
ADC_IT
;

2171 
ADCx
->
IER
 &(~(
ut32_t
)
ADC_IT
);

2173 
	}
}

2193 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
)

2195 
FgStus
 
bus
 = 
RESET
;

2197 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2198 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

2201 i((
ADCx
->
ISR
 & 
ADC_FLAG
!(
ut32_t
)
RESET
)

2204 
bus
 = 
SET
;

2209 
bus
 = 
RESET
;

2212  
bus
;

2213 
	}
}

2233 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
)

2236 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2237 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

2239 
ADCx
->
ISR
 = (
ut32_t
)
ADC_FLAG
;

2240 
	}
}

2271 
FgStus
 
	$ADC_GCommFgStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
)

2273 
ut32_t
 
tmeg1
 = 0;

2274 
FgStus
 
bus
 = 
RESET
;

2277 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2278 
	`as_m
(
	`IS_ADC_GET_COMMONFLAG
(
ADC_FLAG
));

2280 if((
ADCx
 =
ADC1
|| (ADCx =
ADC2
))

2282 
tmeg1
 = 
ADC1_2
->
CSR
;

2286 
tmeg1
 = 
ADC3_4
->
CSR
;

2289 i((
tmeg1
 & 
ADC_FLAG
!(
ut32_t
)
RESET
)

2292 
bus
 = 
SET
;

2297 
bus
 = 
RESET
;

2300  
bus
;

2301 
	}
}

2332 
	$ADC_CˬCommFg
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_FLAG
)

2335 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2336 
	`as_m
(
	`IS_ADC_CLEAR_COMMONFLAG
(
ADC_FLAG
));

2338 if((
ADCx
 =
ADC1
|| (ADCx =
ADC2
))

2341 
ADC1_2
->
CSR
 |(
ut32_t
)
ADC_FLAG
;

2346 
ADC3_4
->
CSR
 |(
ut32_t
)
ADC_FLAG
;

2348 
	}
}

2368 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
)

2370 
ITStus
 
bus
 = 
RESET
;

2371 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2373 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2374 
	`as_m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

2376 
us
 = 
ADCx
->
ISR
 & 
ADC_IT
;

2378 
ab
 = 
ADCx
->
IER
 & 
ADC_IT
;

2379 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

2381 
bus
 = 
SET
;

2385 
bus
 = 
RESET
;

2387  
bus
;

2388 
	}
}

2408 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_IT
)

2411 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

2412 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

2414 
ADCx
->
ISR
 |(
ut32_t
)
ADC_IT
;

2415 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STM32F~2.C

71 
	~"m32f30x_n.h
"

72 
	~"m32f30x_rcc.h
"

86 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

89 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

92 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

95 
	#INAK_TIMEOUT
 ((
ut32_t
)0x00FFFFFF)

	)

97 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x00FFFFFF)

	)

100 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

102 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

104 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

106 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

108 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

111 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

112 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

113 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

115 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

121 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

152 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

155 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

158 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

160 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

161 
	}
}

172 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

174 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

175 
__IO
 
ut32_t
 
wa_ack
 = 0x00000000;

177 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

178 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

179 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

180 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

181 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

182 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

183 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

184 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

185 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

186 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

187 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

188 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

191 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

194 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

197 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

199 
wa_ack
++;

203 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

205 
InStus
 = 
CAN_InStus_Faed
;

210 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

212 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

216 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

220 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

222 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

226 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

230 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

232 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

236 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

240 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

242 
CANx
->
MCR
 |
CAN_MCR_NART
;

246 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

250 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

252 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

256 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

260 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

262 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

266 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

270 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

271 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

272 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

273 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

274 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

277 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

280 
wa_ack
 = 0;

282 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

284 
wa_ack
++;

288 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

290 
InStus
 = 
CAN_InStus_Faed
;

294 
InStus
 = 
CAN_InStus_Sucss
 ;

299  
InStus
;

300 
	}
}

309 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

311 
ut32_t
 
fr_numb_b_pos
 = 0;

313 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

314 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

315 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

316 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

319 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

322 
CAN1
->
FMR
 |
FMR_FINIT
;

325 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

328 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

331 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

335 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

336 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

337 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

341 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

342 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

343 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

346 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

349 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

351 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

352 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

353 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

355 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

356 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

357 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

361 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

364 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

369 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

373 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

376 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

379 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

382 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

386 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

388 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

392 
CAN1
->
FMR
 &~
FMR_FINIT
;

393 
	}
}

400 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

405 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

408 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

411 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

414 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

417 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

420 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

423 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

426 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

429 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

432 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

435 
CAN_InSu
->
CAN_Psr
 = 1;

436 
	}
}

443 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

446 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

449 
CAN1
->
FMR
 |
FMR_FINIT
;

452 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

453 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

456 
CAN1
->
FMR
 &~
FMR_FINIT
;

457 
	}
}

468 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

471 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

472 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

474 i(
NewS
 !
DISABLE
)

477 
CANx
->
MCR
 |
MCR_DBF
;

482 
CANx
->
MCR
 &~
MCR_DBF
;

484 
	}
}

497 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

500 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

501 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

502 i(
NewS
 !
DISABLE
)

505 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

508 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

509 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

510 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

515 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

518 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

519 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

520 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

522 
	}
}

551 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

553 
ut8_t
 
sm_mabox
 = 0;

555 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

556 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

557 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

558 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

561 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

563 
sm_mabox
 = 0;

565 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

567 
sm_mabox
 = 1;

569 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

571 
sm_mabox
 = 2;

575 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

578 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

581 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

582 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

584 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

585 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

586 
TxMesge
->
RTR
);

590 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

591 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

592 
TxMesge
->
IDE
 | \

593 
TxMesge
->
RTR
);

597 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

598 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

599 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

602 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

603 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

604 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

605 ((
ut32_t
)
TxMesge
->
Da
[0]));

606 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

607 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

608 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

609 ((
ut32_t
)
TxMesge
->
Da
[4]));

611 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

613  
sm_mabox
;

614 
	}
}

623 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

625 
ut32_t
 
e
 = 0;

628 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

629 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

631 
TnsmMabox
)

633 (
CAN_TXMAILBOX_0
):

634 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

636 (
CAN_TXMAILBOX_1
):

637 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

639 (
CAN_TXMAILBOX_2
):

640 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

643 
e
 = 
CAN_TxStus_Faed
;

646 
e
)

649 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

652 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

654 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

656 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

659 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

661 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

663 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

665 : 
e
 = 
CAN_TxStus_Faed
;

668  (
ut8_t

e
;

669 
	}
}

677 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

680 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

681 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

683 
Mabox
)

685 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

687 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

689 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

694 
	}
}

724 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

727 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

728 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

730 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

731 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

733 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

737 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

740 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

742 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

744 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

746 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

747 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

748 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

749 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

750 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

751 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

752 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

753 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

756 i(
FIFONumb
 =
CAN_FIFO0
)

758 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

763 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

765 
	}
}

773 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

776 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

777 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

779 i(
FIFONumb
 =
CAN_FIFO0
)

781 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

786 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

788 
	}
}

796 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

798 
ut8_t
 
mesge_ndg
=0;

800 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

801 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

802 i(
FIFONumb
 =
CAN_FIFO0
)

804 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

806 i(
FIFONumb
 =
CAN_FIFO1
)

808 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

812 
mesge_ndg
 = 0;

814  
mesge_ndg
;

815 
	}
}

846 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

848 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

851 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

854 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

855 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

857 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

860 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

863 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

865 
timeout
--;

867 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

869 
us
 = 
CAN_ModeStus_Faed
;

873 
us
 = 
CAN_ModeStus_Sucss
;

876 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

879 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

882 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

884 
timeout
--;

886 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

888 
us
 = 
CAN_ModeStus_Faed
;

892 
us
 = 
CAN_ModeStus_Sucss
;

895 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

898 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

901 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

903 
timeout
--;

905 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

907 
us
 = 
CAN_ModeStus_Faed
;

911 
us
 = 
CAN_ModeStus_Sucss
;

916 
us
 = 
CAN_ModeStus_Faed
;

919  (
ut8_t

us
;

920 
	}
}

927 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

929 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

932 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

935 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

938 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

941 
pus
 = 
CAN_S˕_Ok
;

944  (
ut8_t
)
pus
;

945 
	}
}

952 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

954 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

955 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

958 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

961 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

964 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

966 
wa_ak
--;

968 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

971 
wakeupus
 = 
CAN_WakeUp_Ok
;

974  (
ut8_t
)
wakeupus
;

975 
	}
}

1014 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1016 
ut8_t
 
rcode
=0;

1019 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1022 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1025  
rcode
;

1026 
	}
}

1039 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1041 
ut8_t
 
cou
=0;

1044 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1047 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1050  
cou
;

1051 
	}
}

1059 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1061 
ut8_t
 
cou
=0;

1064 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1067 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1070  
cou
;

1071 
	}
}

1218 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1221 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1222 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1223 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1225 i(
NewS
 !
DISABLE
)

1228 
CANx
->
IER
 |
CAN_IT
;

1233 
CANx
->
IER
 &~
CAN_IT
;

1235 
	}
}

1258 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1260 
FgStus
 
bus
 = 
RESET
;

1263 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1264 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1267 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1270 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1273 
bus
 = 
SET
;

1278 
bus
 = 
RESET
;

1281 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1284 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1287 
bus
 = 
SET
;

1292 
bus
 = 
RESET
;

1295 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1298 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1301 
bus
 = 
SET
;

1306 
bus
 = 
RESET
;

1309 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1312 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1315 
bus
 = 
SET
;

1320 
bus
 = 
RESET
;

1326 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1329 
bus
 = 
SET
;

1334 
bus
 = 
RESET
;

1338  
bus
;

1339 
	}
}

1358 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1360 
ut32_t
 
agtmp
=0;

1362 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1363 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1365 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1368 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1372 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1374 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1377 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1379 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1382 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1384 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1387 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1392 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1395 
	}
}

1418 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1420 
ITStus
 
us
 = 
RESET
;

1422 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1423 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1426 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1429 
CAN_IT
)

1431 
CAN_IT_TME
:

1433 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1435 
CAN_IT_FMP0
:

1437 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1439 
CAN_IT_FF0
:

1441 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1443 
CAN_IT_FOV0
:

1445 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1447 
CAN_IT_FMP1
:

1449 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1451 
CAN_IT_FF1
:

1453 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1455 
CAN_IT_FOV1
:

1457 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1459 
CAN_IT_WKU
:

1461 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1463 
CAN_IT_SLK
:

1465 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1467 
CAN_IT_EWG
:

1469 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1471 
CAN_IT_EPV
:

1473 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1475 
CAN_IT_BOF
:

1477 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1479 
CAN_IT_LEC
:

1481 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1483 
CAN_IT_ERR
:

1485 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1489 
us
 = 
RESET
;

1496 
us
 = 
RESET
;

1500  
us
;

1501 
	}
}

1522 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1525 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1526 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1528 
CAN_IT
)

1530 
CAN_IT_TME
:

1532 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1534 
CAN_IT_FF0
:

1536 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1538 
CAN_IT_FOV0
:

1540 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1542 
CAN_IT_FF1
:

1544 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1546 
CAN_IT_FOV1
:

1548 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1550 
CAN_IT_WKU
:

1552 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1554 
CAN_IT_SLK
:

1556 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1558 
CAN_IT_EWG
:

1560 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1563 
CAN_IT_EPV
:

1565 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1568 
CAN_IT_BOF
:

1570 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1573 
CAN_IT_LEC
:

1575 
CANx
->
ESR
 = 
RESET
;

1577 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1579 
CAN_IT_ERR
:

1581 
CANx
->
ESR
 = 
RESET
;

1583 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1589 
	}
}

1600 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1602 
ITStus
 
ndgbus
 = 
RESET
;

1604 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1607 
ndgbus
 = 
SET
;

1612 
ndgbus
 = 
RESET
;

1614  
ndgbus
;

1615 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STM32F~3.C

166 
	~"m32f30x_comp.h
"

180 
	#COMP_CSR_CLEAR_MASK
 ((
ut32_t
)0x00000003)

	)

213 
	$COMP_DeIn
(
ut32_t
 
COMP_Sei
)

216 *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
) = ((uint32_t)0x00000000);

217 
	}
}

241 
	$COMP_In
(
ut32_t
 
COMP_Sei
, 
COMP_InTyDef
* 
COMP_InSu
)

243 
ut32_t
 
tmeg
 = 0;

246 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

247 
	`as_m
(
	`IS_COMP_INVERTING_INPUT
(
COMP_InSu
->
COMP_InvtgIut
));

248 
	`as_m
(
	`IS_COMP_NONINVERTING_INPUT
(
COMP_InSu
->
COMP_NInvtgIut
));

249 
	`as_m
(
	`IS_COMP_OUTPUT
(
COMP_InSu
->
COMP_Ouut
));

250 
	`as_m
(
	`IS_COMP_BLANKING_SOURCE
(
COMP_InSu
->
COMP_BnkgSr
));

251 
	`as_m
(
	`IS_COMP_OUTPUT_POL
(
COMP_InSu
->
COMP_OuutP
));

252 
	`as_m
(
	`IS_COMP_HYSTERESIS
(
COMP_InSu
->
COMP_Hyesis
));

253 
	`as_m
(
	`IS_COMP_MODE
(
COMP_InSu
->
COMP_Mode
));

256 
tmeg
 = *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
);

259 
tmeg
 &(
ut32_t
(
COMP_CSR_CLEAR_MASK
);

269 
tmeg
 |(
ut32_t
)(
COMP_InSu
->
COMP_InvtgIut
 | COMP_InSu->
COMP_NInvtgIut
 |

270 
COMP_InSu
->
COMP_Ouut
 | COMP_InSu->
COMP_OuutP
 | COMP_InSu->
COMP_BnkgSr
 |

271 
COMP_InSu
->
COMP_Hyesis
 | COMP_InSu->
COMP_Mode
);

274 *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei

tmeg
;

275 
	}
}

283 
	$COMP_SuIn
(
COMP_InTyDef
* 
COMP_InSu
)

285 
COMP_InSu
->
COMP_InvtgIut
 = 
COMP_InvtgIut_1_4VREFINT
;

286 
COMP_InSu
->
COMP_NInvtgIut
 = 
COMP_NInvtgIut_IO1
;

287 
COMP_InSu
->
COMP_Ouut
 = 
COMP_Ouut_Ne
;

288 
COMP_InSu
->
COMP_BnkgSr
 = 
COMP_BnkgSr_Ne
;

289 
COMP_InSu
->
COMP_OuutP
 = 
COMP_OuutP_NInvd
;

290 
COMP_InSu
->
COMP_Hyesis
 = 
COMP_Hyesis_No
;

291 
COMP_InSu
->
COMP_Mode
 = 
COMP_Mode_UɿLowPow
;

292 
	}
}

310 
	$COMP_Cmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
)

313 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

314 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

316 i(
NewS
 !
DISABLE
)

319 *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
|(ut32_t(
COMP_CSR_COMPxEN
);

324 *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
&(ut32_t)(~
COMP_CSR_COMPxEN
);

326 
	}
}

340 
	$COMP_SwchCmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
)

343 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

345 i(
NewS
 !
DISABLE
)

348 *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
|(ut32_t(
COMP_CSR_COMP1SW1
);

353 *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
&(ut32_t)(~
COMP_CSR_COMP1SW1
);

355 
	}
}

376 
ut32_t
 
	$COMP_GOuutLev
(
ut32_t
 
COMP_Sei
)

378 
ut32_t
 
compout
 = 0x0;

381 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

384 i((*(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
& (
COMP_CSR_COMPxOUT
)) != 0)

386 
compout
 = 
COMP_OuutLev_High
;

390 
compout
 = 
COMP_OuutLev_Low
;

394  (
ut32_t
)(
compout
);

395 
	}
}

433 
	$COMP_WdowCmd
(
ut32_t
 
COMP_Sei
, 
FuniڮS
 
NewS
)

436 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

437 
	`as_m
(
	`IS_COMP_WINDOW
(
COMP_Sei
));

439 i(
NewS
 !
DISABLE
)

442 *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
|(ut32_t
COMP_CSR_COMPxWNDWEN
;

447 *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
&(ut32_t)(~
COMP_CSR_COMPxWNDWEN
);

449 
	}
}

478 
	$COMP_LockCfig
(
ut32_t
 
COMP_Sei
)

481 
	`as_m
(
	`IS_COMP_ALL_PERIPH
(
COMP_Sei
));

484 *(
__IO
 
ut32_t
 *(
COMP_BASE
 + 
COMP_Sei
|(ut32_t(
COMP_CSR_COMPxLOCK
);

485 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STM32F~4.C

56 
	~"m32f30x_c.h
"

95 
	$CRC_DeIn
()

98 
CRC
->
DR
 = 0xFFFFFFFF;

100 
CRC
->
POL
 = 0x04C11DB7;

102 
CRC
->
IDR
 = 0x00;

104 
CRC
->
INIT
 = 0xFFFFFFFF;

106 
CRC
->
CR
 = 
CRC_CR_RESET
;

107 
	}
}

114 
	$CRC_RetDR
()

117 
CRC
->
CR
 |
CRC_CR_RESET
;

118 
	}
}

130 
	$CRC_PynomlSizeSe
(
ut32_t
 
CRC_PSize
)

132 
ut32_t
 
tmp
 = 0;

135 
	`as_m
(
	`IS_CRC_POL_SIZE
(
CRC_PSize
));

138 
tmp
 = 
CRC
->
CR
;

141 
tmp
 &(
ut32_t
)~((ut32_t)
CRC_CR_POLSIZE
);

143 
tmp
 |(
ut32_t
)
CRC_PSize
;

146 
CRC
->
CR
 = (
ut32_t
)
tmp
;

147 
	}
}

159 
	$CRC_RevIutDaSe
(
ut32_t
 
CRC_RevIutDa
)

161 
ut32_t
 
tmp
 = 0;

164 
	`as_m
(
	`IS_CRC_REVERSE_INPUT_DATA
(
CRC_RevIutDa
));

167 
tmp
 = 
CRC
->
CR
;

170 
tmp
 &(
ut32_t
)~((ut32_t)
CRC_CR_REV_IN
);

172 
tmp
 |(
ut32_t
)
CRC_RevIutDa
;

175 
CRC
->
CR
 = (
ut32_t
)
tmp
;

176 
	}
}

185 
	$CRC_RevOuutDaCmd
(
FuniڮS
 
NewS
)

188 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

190 i(
NewS
 !
DISABLE
)

193 
CRC
->
CR
 |
CRC_CR_REV_OUT
;

198 
CRC
->
CR
 &(
ut32_t
)~((ut32_t)
CRC_CR_REV_OUT
);

200 
	}
}

208 
	$CRC_SInRegi
(
ut32_t
 
CRC_InVue
)

210 
CRC
->
INIT
 = 
CRC_InVue
;

211 
	}
}

218 
	$CRC_SPynoml
(
ut32_t
 
CRC_P
)

220 
CRC
->
POL
 = 
CRC_P
;

221 
	}
}

244 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
CRC_Da
)

246 
CRC
->
DR
 = 
CRC_Da
;

248  (
CRC
->
DR
);

249 
	}
}

256 
ut32_t
 
	$CRC_CcCRC16bs
(
ut16_t
 
CRC_Da
)

258 *(
ut16_t
*)(
CRC_BASE
(ut16_t
CRC_Da
;

260  (
CRC
->
DR
);

261 
	}
}

268 
ut32_t
 
	$CRC_CcCRC8bs
(
ut8_t
 
CRC_Da
)

270 *(
ut8_t
*)(
CRC_BASE
(ut8_t
CRC_Da
;

272  (
CRC
->
DR
);

273 
	}
}

281 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

283 
ut32_t
 
dex
 = 0;

285 
dex
 = 0; index < 
BufrLgth
; index++)

287 
CRC
->
DR
 = 
pBufr
[
dex
];

289  (
CRC
->
DR
);

290 
	}
}

297 
ut32_t
 
	$CRC_GCRC
()

299  (
CRC
->
DR
);

300 
	}
}

323 
	$CRC_SIDRegi
(
ut8_t
 
CRC_IDVue
)

325 
CRC
->
IDR
 = 
CRC_IDVue
;

326 
	}
}

333 
ut8_t
 
	$CRC_GIDRegi
()

335  (
CRC
->
IDR
);

336 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\STM32F~1.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 16
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
ROM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
ROM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
ROM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 *(.
ack
)

170 } > 
RAM


174 
__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

175 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

176 
PROVIDE
(
__ack
 = 
__SckT
);

179 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\STM32F~2.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 16
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
RAM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
RAM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
RAM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 . = 
ALIGN
(8);

170 *(.
	gack
)

171 } > 
RAM


175 
	g__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

176 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

177 
PROVIDE
(
__ack
 = 
__SckT
);

180 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\ARM_CO~1.H

24 #ide
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"m_mh.h
"

29 
ut16_t
 
mBRevTab
[256];

30 
q15_t
 
mRecTabQ15
[64];

31 
q31_t
 
mRecTabQ31
[64];

32 cڡ 
q31_t
 
CfAQ31
[1024];

33 cڡ 
q31_t
 
CfBQ31
[1024];

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\CORE_C~1.H

24 #ifde
__lulus


28 #ide
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #i 
defed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__sx


	)

78 
	#__QSAX
 
__qx


	)

79 
	#__SHSAX
 
__shx


	)

80 
	#__USAX
 
__ux


	)

81 
	#__UQSAX
 
__uqx


	)

82 
	#__UHSAX
 
__uhx


	)

83 
	#__USAD8
 
__ud8


	)

84 
	#__USADA8
 
__uda8


	)

85 
	#__SSAT16
 
__st16


	)

86 
	#__USAT16
 
__ut16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smd


	)

94 
	#__SMLADX
 
__smdx


	)

95 
	#__SMLALD
 
__smld


	)

96 
	#__SMLALDX
 
__smldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__smld


	)

102 
	#__SMLSLDX
 
__smldx


	)

103 
	#__SEL
 
__l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
ut32_t
)(
ARG2
)<< (
ARG3
)& 0xFFFF0000UL)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
ut32_t
)(
ARG2
)>> (
ARG3
)& 0x0000FFFFUL)

	)

118 #i
defed
 ( 
__ICCARM__
 )

121 
	~<cmsis_r.h
>

190 #i
defed
 ( 
__GNUC__
 )

194 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD8
(
ut32_t
 
1
, ut32_
2
)

196 
ut32_t
 
su
;

198 
__ASM
 vީ("dd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

199 (
su
);

200 
	}
}

202 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD8
(
ut32_t
 
1
, ut32_
2
)

204 
ut32_t
 
su
;

206 
__ASM
 vީ("qadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

207 (
su
);

208 
	}
}

210 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD8
(
ut32_t
 
1
, ut32_
2
)

212 
ut32_t
 
su
;

214 
__ASM
 vީ("shadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

215 (
su
);

216 
	}
}

218 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD8
(
ut32_t
 
1
, ut32_
2
)

220 
ut32_t
 
su
;

222 
__ASM
 vީ("uadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

223 (
su
);

224 
	}
}

226 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD8
(
ut32_t
 
1
, ut32_
2
)

228 
ut32_t
 
su
;

230 
__ASM
 vީ("uqadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

231 (
su
);

232 
	}
}

234 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD8
(
ut32_t
 
1
, ut32_
2
)

236 
ut32_t
 
su
;

238 
__ASM
 vީ("uhadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

239 (
su
);

240 
	}
}

243 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB8
(
ut32_t
 
1
, ut32_
2
)

245 
ut32_t
 
su
;

247 
__ASM
 vީ("ssub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

248 (
su
);

249 
	}
}

251 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB8
(
ut32_t
 
1
, ut32_
2
)

253 
ut32_t
 
su
;

255 
__ASM
 vީ("qsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

256 (
su
);

257 
	}
}

259 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB8
(
ut32_t
 
1
, ut32_
2
)

261 
ut32_t
 
su
;

263 
__ASM
 vީ("shsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

264 (
su
);

265 
	}
}

267 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB8
(
ut32_t
 
1
, ut32_
2
)

269 
ut32_t
 
su
;

271 
__ASM
 vީ("usub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

272 (
su
);

273 
	}
}

275 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB8
(
ut32_t
 
1
, ut32_
2
)

277 
ut32_t
 
su
;

279 
__ASM
 vީ("uqsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

280 (
su
);

281 
	}
}

283 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB8
(
ut32_t
 
1
, ut32_
2
)

285 
ut32_t
 
su
;

287 
__ASM
 vީ("uhsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

288 (
su
);

289 
	}
}

292 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD16
(
ut32_t
 
1
, ut32_
2
)

294 
ut32_t
 
su
;

296 
__ASM
 vީ("dd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

297 (
su
);

298 
	}
}

300 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD16
(
ut32_t
 
1
, ut32_
2
)

302 
ut32_t
 
su
;

304 
__ASM
 vީ("qadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

305 (
su
);

306 
	}
}

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD16
(
ut32_t
 
1
, ut32_
2
)

310 
ut32_t
 
su
;

312 
__ASM
 vީ("shadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

313 (
su
);

314 
	}
}

316 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD16
(
ut32_t
 
1
, ut32_
2
)

318 
ut32_t
 
su
;

320 
__ASM
 vީ("uadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

321 (
su
);

322 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD16
(
ut32_t
 
1
, ut32_
2
)

326 
ut32_t
 
su
;

328 
__ASM
 vީ("uqadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

329 (
su
);

330 
	}
}

332 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD16
(
ut32_t
 
1
, ut32_
2
)

334 
ut32_t
 
su
;

336 
__ASM
 vީ("uhadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

337 (
su
);

338 
	}
}

340 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB16
(
ut32_t
 
1
, ut32_
2
)

342 
ut32_t
 
su
;

344 
__ASM
 vީ("ssub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

345 (
su
);

346 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB16
(
ut32_t
 
1
, ut32_
2
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("qsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

353 (
su
);

354 
	}
}

356 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB16
(
ut32_t
 
1
, ut32_
2
)

358 
ut32_t
 
su
;

360 
__ASM
 vީ("shsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

361 (
su
);

362 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB16
(
ut32_t
 
1
, ut32_
2
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("usub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

369 (
su
);

370 
	}
}

372 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB16
(
ut32_t
 
1
, ut32_
2
)

374 
ut32_t
 
su
;

376 
__ASM
 vީ("uqsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

377 (
su
);

378 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB16
(
ut32_t
 
1
, ut32_
2
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("uhsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

385 (
su
);

386 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SASX
(
ut32_t
 
1
, ut32_
2
)

390 
ut32_t
 
su
;

392 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

393 (
su
);

394 
	}
}

396 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QASX
(
ut32_t
 
1
, ut32_
2
)

398 
ut32_t
 
su
;

400 
__ASM
 vީ("qasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

401 (
su
);

402 
	}
}

404 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHASX
(
ut32_t
 
1
, ut32_
2
)

406 
ut32_t
 
su
;

408 
__ASM
 vީ("shasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

409 (
su
);

410 
	}
}

412 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UASX
(
ut32_t
 
1
, ut32_
2
)

414 
ut32_t
 
su
;

416 
__ASM
 vީ("uasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

417 (
su
);

418 
	}
}

420 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQASX
(
ut32_t
 
1
, ut32_
2
)

422 
ut32_t
 
su
;

424 
__ASM
 vީ("uqasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

425 (
su
);

426 
	}
}

428 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHASX
(
ut32_t
 
1
, ut32_
2
)

430 
ut32_t
 
su
;

432 
__ASM
 vީ("uhasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

433 (
su
);

434 
	}
}

436 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSAX
(
ut32_t
 
1
, ut32_
2
)

438 
ut32_t
 
su
;

440 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

441 (
su
);

442 
	}
}

444 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSAX
(
ut32_t
 
1
, ut32_
2
)

446 
ut32_t
 
su
;

448 
__ASM
 vީ("qx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

449 (
su
);

450 
	}
}

452 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSAX
(
ut32_t
 
1
, ut32_
2
)

454 
ut32_t
 
su
;

456 
__ASM
 vީ("shx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

457 (
su
);

458 
	}
}

460 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAX
(
ut32_t
 
1
, ut32_
2
)

462 
ut32_t
 
su
;

464 
__ASM
 vީ("ux %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

465 (
su
);

466 
	}
}

468 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSAX
(
ut32_t
 
1
, ut32_
2
)

470 
ut32_t
 
su
;

472 
__ASM
 vީ("uqx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

473 (
su
);

474 
	}
}

476 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSAX
(
ut32_t
 
1
, ut32_
2
)

478 
ut32_t
 
su
;

480 
__ASM
 vީ("uhx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

481 (
su
);

482 
	}
}

484 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAD8
(
ut32_t
 
1
, ut32_
2
)

486 
ut32_t
 
su
;

488 
__ASM
 vީ("ud8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

489 (
su
);

490 
	}
}

492 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USADA8
(
ut32_t
 
1
, ut32_
2
, ut32_
3
)

494 
ut32_t
 
su
;

496 
__ASM
 vީ("uda8 %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

497 (
su
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("st16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("ut16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTB16
(
ut32_t
 
1
)

516 
ut32_t
 
su
;

518 
__ASM
 vީ("uxtb16 %0, %1" : "" (
su
: "r" (
1
));

519 (
su
);

520 
	}
}

522 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTAB16
(
ut32_t
 
1
, ut32_
2
)

524 
ut32_t
 
su
;

526 
__ASM
 vީ("uxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

527 (
su
);

528 
	}
}

530 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTB16
(
ut32_t
 
1
)

532 
ut32_t
 
su
;

534 
__ASM
 vީ("sxtb16 %0, %1" : "" (
su
: "r" (
1
));

535 (
su
);

536 
	}
}

538 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTAB16
(
ut32_t
 
1
, ut32_
2
)

540 
ut32_t
 
su
;

542 
__ASM
 vީ("sxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

543 (
su
);

544 
	}
}

546 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUAD
 (
ut32_t
 
1
, ut32_
2
)

548 
ut32_t
 
su
;

550 
__ASM
 vީ("smuad %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

551 (
su
);

552 
	}
}

554 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUADX
 (
ut32_t
 
1
, ut32_
2
)

556 
ut32_t
 
su
;

558 
__ASM
 vީ("smuadx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

559 (
su
);

560 
	}
}

562 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLAD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

564 
ut32_t
 
su
;

566 
__ASM
 vީ("smd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

567 (
su
);

568 
	}
}

570 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLADX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

572 
ut32_t
 
su
;

574 
__ASM
 vީ("smdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

575 (
su
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

590 })

	)

592 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSD
 (
ut32_t
 
1
, ut32_
2
)

594 
ut32_t
 
su
;

596 
__ASM
 vީ("smusd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

597 (
su
);

598 
	}
}

600 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSDX
 (
ut32_t
 
1
, ut32_
2
)

602 
ut32_t
 
su
;

604 
__ASM
 vީ("smusdx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

605 (
su
);

606 
	}
}

608 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

610 
ut32_t
 
su
;

612 
__ASM
 vީ("smlsd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

613 (
su
);

614 
	}
}

616 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSDX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

618 
ut32_t
 
su
;

620 
__ASM
 vީ("smlsdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

621 (
su
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

636 })

	)

638 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SEL
 (
ut32_t
 
1
, ut32_
2
)

640 
ut32_t
 
su
;

642 
__ASM
 vީ("%0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

643 (
su
);

644 
	}
}

646 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD
(
ut32_t
 
1
, ut32_
2
)

648 
ut32_t
 
su
;

650 
__ASM
 vީ("qadd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

651 (
su
);

652 
	}
}

654 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB
(
ut32_t
 
1
, ut32_
2
)

656 
ut32_t
 
su
;

658 
__ASM
 vީ("qsub %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

659 (
su
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhb%0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 i(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #i
defed
 ( 
__TASKING__
 )

699 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\CORE_C~2.H

24 #ide
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

52 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

53 (
__gCڌ
);

54 
	}
}

63 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

65 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

66 
__gCڌ
 = 
cڌ
;

67 
	}
}

76 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

78 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

79 (
__gIPSR
);

80 
	}
}

89 
__INLINE
 
ut32_t
 
	$__g_APSR
()

91 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

92 (
__gAPSR
);

93 
	}
}

102 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

104 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

105 (
__gXPSR
);

106 
	}
}

115 
__INLINE
 
ut32_t
 
	$__g_PSP
()

117 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

118 (
__gProssSckPor
);

119 
	}
}

128 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

130 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

131 
__gProssSckPor
 = 
tOfProcSck
;

132 
	}
}

141 
__INLINE
 
ut32_t
 
	$__g_MSP
()

143 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

144 (
__gMaSckPor
);

145 
	}
}

154 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

156 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

157 
__gMaSckPor
 = 
tOfMaSck
;

158 
	}
}

167 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

169 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

170 (
__gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

182 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

183 
__gPriMask
 = (
iMask
);

184 
	}
}

187 #i (
__CORTEX_M
 >= 0x03)

194 
	#__ab_u_q
 
__ab_fiq


	)

202 
	#__dib_u_q
 
__dib_fiq


	)

211 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

213 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

214 (
__gBaPri
);

215 
	}
}

224 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

226 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

227 
__gBaPri
 = (
baPri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

239 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

240 (
__gFauMask
);

241 
	}
}

250 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

252 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

253 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

254 
	}
}

259 #i (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

269 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

270 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

271 (
__gs
);

275 
	}
}

284 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

286 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

287 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

288 
__gs
 = (
s
);

290 
	}
}

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

300 #i
defed
 ( 
__GNUC__
 )

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_q
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_q
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

333 
ut32_t
 
su
;

335 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

336 (
su
);

337 
	}
}

346 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

348 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) );

349 
	}
}

358 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

360 
ut32_t
 
su
;

362 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

363 (
su
);

364 
	}
}

373 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_APSR
()

375 
ut32_t
 
su
;

377 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

378 (
su
);

379 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

390 
ut32_t
 
su
;

392 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

393 (
su
);

394 
	}
}

403 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PSP
()

405 
ut32_t
 
su
;

407 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

408 (
su
);

409 
	}
}

418 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

420 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) );

421 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_MSP
()

432 
ut32_t
 
su
;

434 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

435 (
su
);

436 
	}
}

445 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

447 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) );

448 
	}
}

457 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

459 
ut32_t
 
su
;

461 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

462 (
su
);

463 
	}
}

472 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

474 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) );

475 
	}
}

478 #i (
__CORTEX_M
 >= 0x03)

485 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_u_q
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_u_q
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

510 
ut32_t
 
su
;

512 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

513 (
su
);

514 
	}
}

523 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

525 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) );

526 
	}
}

535 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

537 
ut32_t
 
su
;

539 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

540 (
su
);

541 
	}
}

550 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

552 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) );

553 
	}
}

558 #i (
__CORTEX_M
 == 0x04)

566 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

568 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

569 
ut32_t
 
su
;

571 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

572 (
su
);

576 
	}
}

585 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

587 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

588 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) );

590 
	}
}

595 #i
defed
 ( 
__TASKING__
 )

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\CORE_C~3.H

24 #ide
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w


	)

69 
	#__SEV
 
__v


	)

78 
	#__ISB
(
	`__isb
(0xF)

	)

86 
	#__DSB
(
	`__dsb
(0xF)

	)

94 
	#__DMB
(
	`__dmb
(0xF)

	)

104 
	#__REV
 
__v


	)

114 
__INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

116 
v16
 
r0
,0

117 
bx
 



118 
	}
}

128 
__INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

130 
vsh
 
r0
,0

131 
bx
 



132 
	}
}

135 #i (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb


	)

154 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

164 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

174 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

186 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

198 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

210 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

218 
	#__CLREX
 
__x


	)

229 
	#__SSAT
 
__st


	)

240 
	#__USAT
 
__ut


	)

250 
	#__CLZ
 
__z


	)

256 #i
defed
 ( 
__ICCARM__
 )

259 
	~<cmsis_r.h
>

262 #i
defed
 ( 
__GNUC__
 )

269 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("v %0, %1" : "" (
su
: "r" (
vue
) );

353 (
su
);

354 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("v16 %0, %1" : "" (
su
: "r" (
vue
) );

369 (
su
);

370 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("vsh %0, %1" : "" (
su
: "r" (
vue
) );

385 (
su
);

386 
	}
}

389 #i (
__CORTEX_M
 >= 0x03)

398 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

400 
ut32_t
 
su
;

402 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

403 (
su
);

404 
	}
}

414 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

416 
ut8_t
 
su
;

418 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) );

419 (
su
);

420 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

432 
ut16_t
 
su
;

434 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) );

435 (
su
);

436 
	}
}

446 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

448 
ut32_t
 
su
;

450 
__ASM
 vީ("ldx %0, [%1]" : "" (
su
: "r" (
addr
) );

451 (
su
);

452 
	}
}

464 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

466 
ut32_t
 
su
;

468 
__ASM
 vީ("xb %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

469 (
su
);

470 
	}
}

482 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

484 
ut32_t
 
su
;

486 
__ASM
 vީ("xh %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

487 (
su
);

488 
	}
}

500 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

502 
ut32_t
 
su
;

504 
__ASM
 vީ("x %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

505 (
su
);

506 
	}
}

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

561 
ut8_t
 
su
;

563 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

564 (
su
);

565 
	}
}

572 #i
defed
 ( 
__TASKING__
 )

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\arm_math.h

251 #ide
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #i
defed
 (
ARM_MATH_CM4
)

257 
	~"ce_cm4.h
"

258 #i
defed
 (
ARM_MATH_CM3
)

259 
	~"ce_cm3.h
"

260 #i
defed
 (
ARM_MATH_CM0
)

261 
	~"ce_cm0.h
"

263 
	~"ARMCM4.h
"

267 #unde
__CMSIS_GENERIC


268 
	~"rg.h
"

269 
	~"mh.h
"

270 #ifdef 
__lulus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	tm_us
;

319 
t8_t
 
	tq7_t
;

324 
t16_t
 
	tq15_t
;

329 
t32_t
 
	tq31_t
;

334 
t64_t
 
	tq63_t
;

339 
	tt32_t
;

344 
	tt64_t
;

349 
	#__SIMD32
(
addr
(*(
t32_t
 **& (addr))

	)

351 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
t32_t
)(
ARG2
<< 
ARG3
& (t32_t)0xFFFF0000)

	)

364 #ide
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
t32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
t32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
t32_t
)(
v3
<< 24& (t32_t)0xFF000000)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
t32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
t32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
t32_t
)(
v0
<< 24& (t32_t)0xFF000000)

	)

383 
__INLINE
 
q31_t
 
_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
mu32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
(
x
 & 0x00000000FFFFFFFF* 
y
) >> 32) +

429 (((
q63_t
(
x
 >> 32* 
y
)));

433 #i
defed
 (
ARM_MATH_CM0
&& defed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__z


	)

437 #i
defed
 (
ARM_MATH_CM0
&& ((defed (
__ICCARM__
)||(defed (
__GNUC__
)|| defed (
__TASKING__
) )

439 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
);

442 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
)

444 
ut32_t
 
cou
 = 0;

445 
ut32_t
 
mask
 = 0x80000000;

447 (
da
 & 
mask
) == 0)

449 
cou
 += 1u;

450 
mask
 = mask >> 1u;

453 (
cou
);

463 
__INLINE
 
ut32_t
 
m_c_q31
(

464 
q31_t
 

,

465 
q31_t
 * 
d
,

466 
q31_t
 * 
pRecTab
)

469 
ut32_t
 
out
, 
mpV
;

470 
ut32_t
 
dex
, 
i
;

471 
ut32_t
 
signBs
;

473 if(

 > 0)

475 
signBs
 = 
__CLZ
(

) - 1;

479 
signBs
 = 
__CLZ
(-

) - 1;

483 

 = i<< 
signBs
;

486 
dex
 = (
ut32_t
(

 >> 24u);

487 
dex
 = (dex & 
INDEX_MASK
);

490 
out
 = 
pRecTab
[
dex
];

494 
i
 = 0u; i < 2u; i++)

496 
mpV
 = (
q31_t
(((
q63_t


 * 
out
) >> 31u);

497 
mpV
 = 0x7FFFFFFF -empVal;

500 
out
 = (
q31_t

_q63_to_q31
(((
q63_t
ou* 
mpV
) >> 30u);

504 *
d
 = 
out
;

507  (
signBs
 + 1u);

514 
__INLINE
 
ut32_t
 
m_c_q15
(

515 
q15_t
 

,

516 
q15_t
 * 
d
,

517 
q15_t
 * 
pRecTab
)

520 
ut32_t
 
out
 = 0, 
mpV
 = 0;

521 
ut32_t
 
dex
 = 0, 
i
 = 0;

522 
ut32_t
 
signBs
 = 0;

524 if(

 > 0)

526 
signBs
 = 
__CLZ
(

) - 17;

530 
signBs
 = 
__CLZ
(-

) - 17;

534 

 = i<< 
signBs
;

537 
dex
 = 

 >> 8;

538 
dex
 = (dex & 
INDEX_MASK
);

541 
out
 = 
pRecTab
[
dex
];

545 
i
 = 0; i < 2; i++)

547 
mpV
 = (
q15_t
(((
q31_t


 * 
out
) >> 15);

548 
mpV
 = 0x7FFF -empVal;

550 
out
 = (
q15_t
(((
q31_t
ou* 
mpV
) >> 14);

554 *
d
 = 
out
;

557  (
signBs
 + 1);

565 #i
defed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
ut32_t
 
y
)

571 
t32_t
 
posMax
, 
gM
;

572 
ut32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =osMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
gM
 = -
posMax
;

593 if(
x
 < 
gM
)

595 
x
 = 
gM
;

598  (
x
);

610 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (
x
;

624 
s
 = (
y
;

626 
r
 = 
__SSAT
((
q31_t
 + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t

u
 << 24& 0xFF000000| (((q31_t
t
 << 16) & 0x00FF0000) |

632 (((
q31_t

s
 << 8& 0x0000FF00| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (
x
;

650 
s
 = (
y
;

652 
r
 = 
__SSAT
( - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000| (
t
 & 0x00FF0000| (
s
 & 0x0000FF00| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (
x
;

679 
s
 = (
y
;

681 
r
 = 
__SSAT
 + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (
x
;

702 
s
 = (
y
;

704 
r
 = ( >> 1+ (
s
 >> 1));

705 
s
 = ((
q31_t
((
x
 >> 17+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (
x
;

725 
s
 = (
y
;

727 
r
 = 
__SSAT
 - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (
x
;

747 
s
 = (
y
;

749 
r
 = ( >> 1- (
s
 >> 1));

750 
s
 = (((
x
 >> 17- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16+ (
y
))) << 16) +

768 
_q31_to_q15
((
q31_t
((
x
 - ((
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (
x
;

785 
s
 = (
y
;

787 
r
 = ( >> 1- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16- (
y
))) << 16) +

807 
_q31_to_q15
((
q31_t
((
x
 + ((
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (
x
;

824 
s
 = (
y
;

826 
r
 = ( >> 1+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((
x
 * ((
y
 >> 16)) -

843 (((
x
 >> 16* (
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((
x
 * ((
y
 >> 16)) +

855 (((
x
 >> 16* (
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
_q63_to_q31
((
q63_t

x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
_q63_to_q31
((
q63_t

x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

888 ((
x
 * (
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + (((
x
 >> 16* ((
y
)) +

901 ((
x
 * ((
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - (((
x
 >> 16* ((
y
)) +

914 ((
x
 * ((
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

927 ((
x
 * (
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + (((
x
 >> 16* (
y
)) +

940 ((
x
 * ((
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16* (
y
 >> 16)) +

952 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16* (
y
 >> 16)) +

964 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

978 
ut16_t
 
numTs
;

979 
q7_t
 *
pS
;

980 
q7_t
 *
pCffs
;

981 } 
	tm_f__q7
;

988 
ut16_t
 
numTs
;

989 
q15_t
 *
pS
;

990 
q15_t
 *
pCffs
;

991 } 
	tm_f__q15
;

998 
ut16_t
 
numTs
;

999 
q31_t
 *
pS
;

1000 
q31_t
 *
pCffs
;

1001 } 
	tm_f__q31
;

1008 
ut16_t
 
numTs
;

1009 
t32_t
 *
pS
;

1010 
t32_t
 *
pCffs
;

1011 } 
	tm_f__f32
;

1022 
m_f_q7
(

1023 cڡ 
m_f__q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD
,

1026 
ut32_t
 
blockSize
);

1038 
m_f__q7
(

1039 
m_f__q7
 * 
S
,

1040 
ut16_t
 
numTs
,

1041 
q7_t
 * 
pCffs
,

1042 
q7_t
 * 
pS
,

1043 
ut32_t
 
blockSize
);

1054 
m_f_q15
(

1055 cڡ 
m_f__q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD
,

1058 
ut32_t
 
blockSize
);

1068 
m_f__q15
(

1069 cڡ 
m_f__q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD
,

1072 
ut32_t
 
blockSize
);

1085 
m_us
 
m_f__q15
(

1086 
m_f__q15
 * 
S
,

1087 
ut16_t
 
numTs
,

1088 
q15_t
 * 
pCffs
,

1089 
q15_t
 * 
pS
,

1090 
ut32_t
 
blockSize
);

1100 
m_f_q31
(

1101 cڡ 
m_f__q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD
,

1104 
ut32_t
 
blockSize
);

1114 
m_f__q31
(

1115 cڡ 
m_f__q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD
,

1118 
ut32_t
 
blockSize
);

1129 
m_f__q31
(

1130 
m_f__q31
 * 
S
,

1131 
ut16_t
 
numTs
,

1132 
q31_t
 * 
pCffs
,

1133 
q31_t
 * 
pS
,

1134 
ut32_t
 
blockSize
);

1144 
m_f_f32
(

1145 cڡ 
m_f__f32
 * 
S
,

1146 
t32_t
 * 
pSrc
,

1147 
t32_t
 * 
pD
,

1148 
ut32_t
 
blockSize
);

1159 
m_f__f32
(

1160 
m_f__f32
 * 
S
,

1161 
ut16_t
 
numTs
,

1162 
t32_t
 * 
pCffs
,

1163 
t32_t
 * 
pS
,

1164 
ut32_t
 
blockSize
);

1172 
t8_t
 
numSges
;

1173 
q15_t
 *
pS
;

1174 
q15_t
 *
pCffs
;

1175 
t8_t
 
poShi
;

1177 } 
	tm_biquad_sd_df1__q15
;

1185 
ut32_t
 
numSges
;

1186 
q31_t
 *
pS
;

1187 
q31_t
 *
pCffs
;

1188 
ut8_t
 
poShi
;

1190 } 
	tm_biquad_sd_df1__q31
;

1197 
ut32_t
 
numSges
;

1198 
t32_t
 *
pS
;

1199 
t32_t
 *
pCffs
;

1202 } 
	tm_biquad_sd_df1__f32
;

1215 
m_biquad_sde_df1_q15
(

1216 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD
,

1219 
ut32_t
 
blockSize
);

1231 
m_biquad_sde_df1__q15
(

1232 
m_biquad_sd_df1__q15
 * 
S
,

1233 
ut8_t
 
numSges
,

1234 
q15_t
 * 
pCffs
,

1235 
q15_t
 * 
pS
,

1236 
t8_t
 
poShi
);

1248 
m_biquad_sde_df1__q15
(

1249 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD
,

1252 
ut32_t
 
blockSize
);

1264 
m_biquad_sde_df1_q31
(

1265 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD
,

1268 
ut32_t
 
blockSize
);

1279 
m_biquad_sde_df1__q31
(

1280 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD
,

1283 
ut32_t
 
blockSize
);

1295 
m_biquad_sde_df1__q31
(

1296 
m_biquad_sd_df1__q31
 * 
S
,

1297 
ut8_t
 
numSges
,

1298 
q31_t
 * 
pCffs
,

1299 
q31_t
 * 
pS
,

1300 
t8_t
 
poShi
);

1311 
m_biquad_sde_df1_f32
(

1312 cڡ 
m_biquad_sd_df1__f32
 * 
S
,

1313 
t32_t
 * 
pSrc
,

1314 
t32_t
 * 
pD
,

1315 
ut32_t
 
blockSize
);

1326 
m_biquad_sde_df1__f32
(

1327 
m_biquad_sd_df1__f32
 * 
S
,

1328 
ut8_t
 
numSges
,

1329 
t32_t
 * 
pCffs
,

1330 
t32_t
 * 
pS
);

1339 
ut16_t
 
numRows
;

1340 
ut16_t
 
numCs
;

1341 
t32_t
 *
pDa
;

1342 } 
	tm_mrix__f32
;

1350 
ut16_t
 
numRows
;

1351 
ut16_t
 
numCs
;

1352 
q15_t
 *
pDa
;

1354 } 
	tm_mrix__q15
;

1362 
ut16_t
 
numRows
;

1363 
ut16_t
 
numCs
;

1364 
q31_t
 *
pDa
;

1366 } 
	tm_mrix__q31
;

1379 
m_us
 
m_m_add_f32
(

1380 cڡ 
m_mrix__f32
 * 
pSrcA
,

1381 cڡ 
m_mrix__f32
 * 
pSrcB
,

1382 
m_mrix__f32
 * 
pD
);

1393 
m_us
 
m_m_add_q15
(

1394 cڡ 
m_mrix__q15
 * 
pSrcA
,

1395 cڡ 
m_mrix__q15
 * 
pSrcB
,

1396 
m_mrix__q15
 * 
pD
);

1407 
m_us
 
m_m_add_q31
(

1408 cڡ 
m_mrix__q31
 * 
pSrcA
,

1409 cڡ 
m_mrix__q31
 * 
pSrcB
,

1410 
m_mrix__q31
 * 
pD
);

1421 
m_us
 
m_m_s_f32
(

1422 cڡ 
m_mrix__f32
 * 
pSrc
,

1423 
m_mrix__f32
 * 
pD
);

1434 
m_us
 
m_m_s_q15
(

1435 cڡ 
m_mrix__q15
 * 
pSrc
,

1436 
m_mrix__q15
 * 
pD
);

1446 
m_us
 
m_m_s_q31
(

1447 cڡ 
m_mrix__q31
 * 
pSrc
,

1448 
m_mrix__q31
 * 
pD
);

1460 
m_us
 
m_m_mu_f32
(

1461 cڡ 
m_mrix__f32
 * 
pSrcA
,

1462 cڡ 
m_mrix__f32
 * 
pSrcB
,

1463 
m_mrix__f32
 * 
pD
);

1474 
m_us
 
m_m_mu_q15
(

1475 cڡ 
m_mrix__q15
 * 
pSrcA
,

1476 cڡ 
m_mrix__q15
 * 
pSrcB
,

1477 
m_mrix__q15
 * 
pD
,

1478 
q15_t
 * 
pS
);

1490 
m_us
 
m_m_mu__q15
(

1491 cڡ 
m_mrix__q15
 * 
pSrcA
,

1492 cڡ 
m_mrix__q15
 * 
pSrcB
,

1493 
m_mrix__q15
 * 
pD
,

1494 
q15_t
 * 
pS
);

1505 
m_us
 
m_m_mu_q31
(

1506 cڡ 
m_mrix__q31
 * 
pSrcA
,

1507 cڡ 
m_mrix__q31
 * 
pSrcB
,

1508 
m_mrix__q31
 * 
pD
);

1519 
m_us
 
m_m_mu__q31
(

1520 cڡ 
m_mrix__q31
 * 
pSrcA
,

1521 cڡ 
m_mrix__q31
 * 
pSrcB
,

1522 
m_mrix__q31
 * 
pD
);

1534 
m_us
 
m_m_sub_f32
(

1535 cڡ 
m_mrix__f32
 * 
pSrcA
,

1536 cڡ 
m_mrix__f32
 * 
pSrcB
,

1537 
m_mrix__f32
 * 
pD
);

1548 
m_us
 
m_m_sub_q15
(

1549 cڡ 
m_mrix__q15
 * 
pSrcA
,

1550 cڡ 
m_mrix__q15
 * 
pSrcB
,

1551 
m_mrix__q15
 * 
pD
);

1562 
m_us
 
m_m_sub_q31
(

1563 cڡ 
m_mrix__q31
 * 
pSrcA
,

1564 cڡ 
m_mrix__q31
 * 
pSrcB
,

1565 
m_mrix__q31
 * 
pD
);

1576 
m_us
 
m_m_s_f32
(

1577 cڡ 
m_mrix__f32
 * 
pSrc
,

1578 
t32_t
 
s
,

1579 
m_mrix__f32
 * 
pD
);

1591 
m_us
 
m_m_s_q15
(

1592 cڡ 
m_mrix__q15
 * 
pSrc
,

1593 
q15_t
 
sF
,

1594 
t32_t
 
shi
,

1595 
m_mrix__q15
 * 
pD
);

1607 
m_us
 
m_m_s_q31
(

1608 cڡ 
m_mrix__q31
 * 
pSrc
,

1609 
q31_t
 
sF
,

1610 
t32_t
 
shi
,

1611 
m_mrix__q31
 * 
pD
);

1623 
m_m__q31
(

1624 
m_mrix__q31
 * 
S
,

1625 
ut16_t
 
nRows
,

1626 
ut16_t
 
nCumns
,

1627 
q31_t
 *
pDa
);

1638 
m_m__q15
(

1639 
m_mrix__q15
 * 
S
,

1640 
ut16_t
 
nRows
,

1641 
ut16_t
 
nCumns
,

1642 
q15_t
 *
pDa
);

1653 
m_m__f32
(

1654 
m_mrix__f32
 * 
S
,

1655 
ut16_t
 
nRows
,

1656 
ut16_t
 
nCumns
,

1657 
t32_t
 *
pDa
);

1666 
q15_t
 
A0
;

1667 #ifde
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	tm_pid__q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	tm_pid__q31
;

1699 
t32_t
 
A0
;

1700 
t32_t
 
A1
;

1701 
t32_t
 
A2
;

1702 
t32_t
 
e
[3];

1703 
t32_t
 
Kp
;

1704 
t32_t
 
Ki
;

1705 
t32_t
 
Kd
;

1706 } 
	tm_pid__f32
;

1716 
m_pid__f32
(

1717 
m_pid__f32
 * 
S
,

1718 
t32_t
 
tSFg
);

1725 
m_pid_t_f32
(

1726 
m_pid__f32
 * 
S
);

1735 
m_pid__q31
(

1736 
m_pid__q31
 * 
S
,

1737 
t32_t
 
tSFg
);

1746 
m_pid_t_q31
(

1747 
m_pid__q31
 * 
S
);

1755 
m_pid__q15
(

1756 
m_pid__q15
 * 
S
,

1757 
t32_t
 
tSFg
);

1764 
m_pid_t_q15
(

1765 
m_pid__q15
 * 
S
);

1773 
ut32_t
 
nVues
;

1774 
t32_t
 
x1
;

1775 
t32_t
 
xScg
;

1776 
t32_t
 *
pYDa
;

1777 } 
	tm_lr___f32
;

1785 
ut16_t
 
numRows
;

1786 
ut16_t
 
numCs
;

1787 
t32_t
 *
pDa
;

1788 } 
	tm_br___f32
;

1796 
ut16_t
 
numRows
;

1797 
ut16_t
 
numCs
;

1798 
q31_t
 *
pDa
;

1799 } 
	tm_br___q31
;

1807 
ut16_t
 
numRows
;

1808 
ut16_t
 
numCs
;

1809 
q15_t
 *
pDa
;

1810 } 
	tm_br___q15
;

1818 
ut16_t
 
numRows
;

1819 
ut16_t
 
numCs
;

1820 
q7_t
 *
pDa
;

1821 } 
	tm_br___q7
;

1833 
m_mu_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD
,

1837 
ut32_t
 
blockSize
);

1848 
m_mu_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD
,

1852 
ut32_t
 
blockSize
);

1863 
m_mu_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD
,

1867 
ut32_t
 
blockSize
);

1878 
m_mu_f32
(

1879 
t32_t
 * 
pSrcA
,

1880 
t32_t
 * 
pSrcB
,

1881 
t32_t
 * 
pD
,

1882 
ut32_t
 
blockSize
);

1891 
ut16_t
 
fL
;

1892 
ut8_t
 
ifFg
;

1893 
ut8_t
 
bRevFg
;

1894 
q15_t
 *
pTwidd
;

1895 
ut16_t
 *
pBRevTab
;

1896 
ut16_t
 
twidCfModifr
;

1897 
ut16_t
 
bRevFa
;

1898 } 
	tm_cf_dix4__q15
;

1906 
ut16_t
 
fL
;

1907 
ut8_t
 
ifFg
;

1908 
ut8_t
 
bRevFg
;

1909 
q31_t
 *
pTwidd
;

1910 
ut16_t
 *
pBRevTab
;

1911 
ut16_t
 
twidCfModifr
;

1912 
ut16_t
 
bRevFa
;

1913 } 
	tm_cf_dix4__q31
;

1921 
ut16_t
 
fL
;

1922 
ut8_t
 
ifFg
;

1923 
ut8_t
 
bRevFg
;

1924 
t32_t
 *
pTwidd
;

1925 
ut16_t
 *
pBRevTab
;

1926 
ut16_t
 
twidCfModifr
;

1927 
ut16_t
 
bRevFa
;

1928 
t32_t
 
ebyfL
;

1929 } 
	tm_cf_dix4__f32
;

1938 
m_cf_dix4_q15
(

1939 cڡ 
m_cf_dix4__q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
m_us
 
m_cf_dix4__q15
(

1952 
m_cf_dix4__q15
 * 
S
,

1953 
ut16_t
 
fL
,

1954 
ut8_t
 
ifFg
,

1955 
ut8_t
 
bRevFg
);

1964 
m_cf_dix4_q31
(

1965 cڡ 
m_cf_dix4__q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
m_us
 
m_cf_dix4__q31
(

1978 
m_cf_dix4__q31
 * 
S
,

1979 
ut16_t
 
fL
,

1980 
ut8_t
 
ifFg
,

1981 
ut8_t
 
bRevFg
);

1990 
m_cf_dix4_f32
(

1991 cڡ 
m_cf_dix4__f32
 * 
S
,

1992 
t32_t
 * 
pSrc
);

2003 
m_us
 
m_cf_dix4__f32
(

2004 
m_cf_dix4__f32
 * 
S
,

2005 
ut16_t
 
fL
,

2006 
ut8_t
 
ifFg
,

2007 
ut8_t
 
bRevFg
);

2024 
m_dix4_buy_f32
(

2025 
t32_t
 * 
pSrc
,

2026 
ut16_t
 
fL
,

2027 
t32_t
 * 
pCf
,

2028 
ut16_t
 
twidCfModifr
);

2040 
m_dix4_buy_v_f32
(

2041 
t32_t
 * 
pSrc
,

2042 
ut16_t
 
fL
,

2043 
t32_t
 * 
pCf
,

2044 
ut16_t
 
twidCfModifr
,

2045 
t32_t
 
ebyfL
);

2056 
m_bvl_f32
(

2057 
t32_t
 *
pSrc
,

2058 
ut16_t
 
fSize
,

2059 
ut16_t
 
bRevFa
,

2060 
ut16_t
 *
pBRevTab
);

2071 
m_dix4_buy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
ut32_t
 
fL
,

2074 
q31_t
 *
pCf
,

2075 
ut32_t
 
twidCfModifr
);

2086 
m_dix4_buy_v_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
ut32_t
 
fL
,

2089 
q31_t
 * 
pCf
,

2090 
ut32_t
 
twidCfModifr
);

2101 
m_bvl_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
ut32_t
 
fL
,

2104 
ut16_t
 
bRevFa
,

2105 
ut16_t
 *
pBRevTab
);

2116 
m_dix4_buy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
ut32_t
 
fL
,

2119 
q15_t
 *
pCf16
,

2120 
ut32_t
 
twidCfModifr
);

2131 
m_dix4_buy_v_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
ut32_t
 
fL
,

2134 
q15_t
 *
pCf16
,

2135 
ut32_t
 
twidCfModifr
);

2146 
m_bvl_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
ut32_t
 
fL
,

2149 
ut16_t
 
bRevFa
,

2150 
ut16_t
 *
pBRevTab
);

2158 
ut32_t
 
fLRl
;

2159 
ut32_t
 
fLBy2
;

2160 
ut8_t
 
ifFgR
;

2161 
ut8_t
 
bRevFgR
;

2162 
ut32_t
 
twidCfRModifr
;

2163 
q15_t
 *
pTwiddARl
;

2164 
q15_t
 *
pTwiddBRl
;

2165 
m_cf_dix4__q15
 *
pCf
;

2166 } 
	tm_rf__q15
;

2174 
ut32_t
 
fLRl
;

2175 
ut32_t
 
fLBy2
;

2176 
ut8_t
 
ifFgR
;

2177 
ut8_t
 
bRevFgR
;

2178 
ut32_t
 
twidCfRModifr
;

2179 
q31_t
 *
pTwiddARl
;

2180 
q31_t
 *
pTwiddBRl
;

2181 
m_cf_dix4__q31
 *
pCf
;

2182 } 
	tm_rf__q31
;

2190 
ut32_t
 
fLRl
;

2191 
ut16_t
 
fLBy2
;

2192 
ut8_t
 
ifFgR
;

2193 
ut8_t
 
bRevFgR
;

2194 
ut32_t
 
twidCfRModifr
;

2195 
t32_t
 *
pTwiddARl
;

2196 
t32_t
 *
pTwiddBRl
;

2197 
m_cf_dix4__f32
 *
pCf
;

2198 } 
	tm_rf__f32
;

2208 
m_rf_q15
(

2209 cڡ 
m_rf__q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD
);

2223 
m_us
 
m_rf__q15
(

2224 
m_rf__q15
 * 
S
,

2225 
m_cf_dix4__q15
 * 
S_CFFT
,

2226 
ut32_t
 
fLRl
,

2227 
ut32_t
 
ifFgR
,

2228 
ut32_t
 
bRevFg
);

2238 
m_rf_q31
(

2239 cڡ 
m_rf__q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD
);

2253 
m_us
 
m_rf__q31
(

2254 
m_rf__q31
 * 
S
,

2255 
m_cf_dix4__q31
 * 
S_CFFT
,

2256 
ut32_t
 
fLRl
,

2257 
ut32_t
 
ifFgR
,

2258 
ut32_t
 
bRevFg
);

2270 
m_us
 
m_rf__f32
(

2271 
m_rf__f32
 * 
S
,

2272 
m_cf_dix4__f32
 * 
S_CFFT
,

2273 
ut32_t
 
fLRl
,

2274 
ut32_t
 
ifFgR
,

2275 
ut32_t
 
bRevFg
);

2285 
m_rf_f32
(

2286 cڡ 
m_rf__f32
 * 
S
,

2287 
t32_t
 * 
pSrc
,

2288 
t32_t
 * 
pD
);

2296 
ut16_t
 
N
;

2297 
ut16_t
 
Nby2
;

2298 
t32_t
 
nmize
;

2299 
t32_t
 *
pTwidd
;

2300 
t32_t
 *
pCosFa
;

2301 
m_rf__f32
 *
pRf
;

2302 
m_cf_dix4__f32
 *
pCf
;

2303 } 
	tm_d4__f32
;

2316 
m_us
 
m_d4__f32
(

2317 
m_d4__f32
 * 
S
,

2318 
m_rf__f32
 * 
S_RFFT
,

2319 
m_cf_dix4__f32
 * 
S_CFFT
,

2320 
ut16_t
 
N
,

2321 
ut16_t
 
Nby2
,

2322 
t32_t
 
nmize
);

2332 
m_d4_f32
(

2333 cڡ 
m_d4__f32
 * 
S
,

2334 
t32_t
 * 
pS
,

2335 
t32_t
 * 
pIƚeBufr
);

2343 
ut16_t
 
N
;

2344 
ut16_t
 
Nby2
;

2345 
q31_t
 
nmize
;

2346 
q31_t
 *
pTwidd
;

2347 
q31_t
 *
pCosFa
;

2348 
m_rf__q31
 *
pRf
;

2349 
m_cf_dix4__q31
 *
pCf
;

2350 } 
	tm_d4__q31
;

2363 
m_us
 
m_d4__q31
(

2364 
m_d4__q31
 * 
S
,

2365 
m_rf__q31
 * 
S_RFFT
,

2366 
m_cf_dix4__q31
 * 
S_CFFT
,

2367 
ut16_t
 
N
,

2368 
ut16_t
 
Nby2
,

2369 
q31_t
 
nmize
);

2379 
m_d4_q31
(

2380 cڡ 
m_d4__q31
 * 
S
,

2381 
q31_t
 * 
pS
,

2382 
q31_t
 * 
pIƚeBufr
);

2390 
ut16_t
 
N
;

2391 
ut16_t
 
Nby2
;

2392 
q15_t
 
nmize
;

2393 
q15_t
 *
pTwidd
;

2394 
q15_t
 *
pCosFa
;

2395 
m_rf__q15
 *
pRf
;

2396 
m_cf_dix4__q15
 *
pCf
;

2397 } 
	tm_d4__q15
;

2410 
m_us
 
m_d4__q15
(

2411 
m_d4__q15
 * 
S
,

2412 
m_rf__q15
 * 
S_RFFT
,

2413 
m_cf_dix4__q15
 * 
S_CFFT
,

2414 
ut16_t
 
N
,

2415 
ut16_t
 
Nby2
,

2416 
q15_t
 
nmize
);

2426 
m_d4_q15
(

2427 cڡ 
m_d4__q15
 * 
S
,

2428 
q15_t
 * 
pS
,

2429 
q15_t
 * 
pIƚeBufr
);

2440 
m_add_f32
(

2441 
t32_t
 * 
pSrcA
,

2442 
t32_t
 * 
pSrcB
,

2443 
t32_t
 * 
pD
,

2444 
ut32_t
 
blockSize
);

2455 
m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD
,

2459 
ut32_t
 
blockSize
);

2470 
m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD
,

2474 
ut32_t
 
blockSize
);

2485 
m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD
,

2489 
ut32_t
 
blockSize
);

2500 
m_sub_f32
(

2501 
t32_t
 * 
pSrcA
,

2502 
t32_t
 * 
pSrcB
,

2503 
t32_t
 * 
pD
,

2504 
ut32_t
 
blockSize
);

2515 
m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD
,

2519 
ut32_t
 
blockSize
);

2530 
m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD
,

2534 
ut32_t
 
blockSize
);

2545 
m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD
,

2549 
ut32_t
 
blockSize
);

2560 
m_s_f32
(

2561 
t32_t
 * 
pSrc
,

2562 
t32_t
 
s
,

2563 
t32_t
 * 
pD
,

2564 
ut32_t
 
blockSize
);

2576 
m_s_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sF
,

2579 
t8_t
 
shi
,

2580 
q7_t
 * 
pD
,

2581 
ut32_t
 
blockSize
);

2593 
m_s_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sF
,

2596 
t8_t
 
shi
,

2597 
q15_t
 * 
pD
,

2598 
ut32_t
 
blockSize
);

2610 
m_s_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sF
,

2613 
t8_t
 
shi
,

2614 
q31_t
 * 
pD
,

2615 
ut32_t
 
blockSize
);

2625 
m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD
,

2628 
ut32_t
 
blockSize
);

2638 
m_abs_f32
(

2639 
t32_t
 * 
pSrc
,

2640 
t32_t
 * 
pD
,

2641 
ut32_t
 
blockSize
);

2651 
m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD
,

2654 
ut32_t
 
blockSize
);

2664 
m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD
,

2667 
ut32_t
 
blockSize
);

2678 
m_d_od_f32
(

2679 
t32_t
 * 
pSrcA
,

2680 
t32_t
 * 
pSrcB
,

2681 
ut32_t
 
blockSize
,

2682 
t32_t
 * 
su
);

2693 
m_d_od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
ut32_t
 
blockSize
,

2697 
q31_t
 * 
su
);

2708 
m_d_od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
ut32_t
 
blockSize
,

2712 
q63_t
 * 
su
);

2723 
m_d_od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
ut32_t
 
blockSize
,

2727 
q63_t
 * 
su
);

2738 
m_shi_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
t8_t
 
shiBs
,

2741 
q7_t
 * 
pD
,

2742 
ut32_t
 
blockSize
);

2753 
m_shi_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
t8_t
 
shiBs
,

2756 
q15_t
 * 
pD
,

2757 
ut32_t
 
blockSize
);

2768 
m_shi_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
t8_t
 
shiBs
,

2771 
q31_t
 * 
pD
,

2772 
ut32_t
 
blockSize
);

2783 
m_offt_f32
(

2784 
t32_t
 * 
pSrc
,

2785 
t32_t
 
offt
,

2786 
t32_t
 * 
pD
,

2787 
ut32_t
 
blockSize
);

2798 
m_offt_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
offt
,

2801 
q7_t
 * 
pD
,

2802 
ut32_t
 
blockSize
);

2813 
m_offt_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
offt
,

2816 
q15_t
 * 
pD
,

2817 
ut32_t
 
blockSize
);

2828 
m_offt_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
offt
,

2831 
q31_t
 * 
pD
,

2832 
ut32_t
 
blockSize
);

2842 
m_ge_f32
(

2843 
t32_t
 * 
pSrc
,

2844 
t32_t
 * 
pD
,

2845 
ut32_t
 
blockSize
);

2855 
m_ge_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD
,

2858 
ut32_t
 
blockSize
);

2868 
m_ge_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD
,

2871 
ut32_t
 
blockSize
);

2881 
m_ge_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD
,

2884 
ut32_t
 
blockSize
);

2892 
m_cy_f32
(

2893 
t32_t
 * 
pSrc
,

2894 
t32_t
 * 
pD
,

2895 
ut32_t
 
blockSize
);

2904 
m_cy_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD
,

2907 
ut32_t
 
blockSize
);

2916 
m_cy_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD
,

2919 
ut32_t
 
blockSize
);

2928 
m_cy_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD
,

2931 
ut32_t
 
blockSize
);

2939 
m_fl_f32
(

2940 
t32_t
 
vue
,

2941 
t32_t
 * 
pD
,

2942 
ut32_t
 
blockSize
);

2951 
m_fl_q7
(

2952 
q7_t
 
vue
,

2953 
q7_t
 * 
pD
,

2954 
ut32_t
 
blockSize
);

2963 
m_fl_q15
(

2964 
q15_t
 
vue
,

2965 
q15_t
 * 
pD
,

2966 
ut32_t
 
blockSize
);

2975 
m_fl_q31
(

2976 
q31_t
 
vue
,

2977 
q31_t
 * 
pD
,

2978 
ut32_t
 
blockSize
);

2990 
m_cv_f32
(

2991 
t32_t
 * 
pSrcA
,

2992 
ut32_t
 
cAL
,

2993 
t32_t
 * 
pSrcB
,

2994 
ut32_t
 
cBL
,

2995 
t32_t
 * 
pD
);

3007 
m_cv_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
ut32_t
 
cAL
,

3010 
q15_t
 * 
pSrcB
,

3011 
ut32_t
 
cBL
,

3012 
q15_t
 * 
pD
);

3024 
m_cv__q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
ut32_t
 
cAL
,

3027 
q15_t
 * 
pSrcB
,

3028 
ut32_t
 
cBL
,

3029 
q15_t
 * 
pD
);

3041 
m_cv_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
ut32_t
 
cAL
,

3044 
q31_t
 * 
pSrcB
,

3045 
ut32_t
 
cBL
,

3046 
q31_t
 * 
pD
);

3058 
m_cv__q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
ut32_t
 
cAL
,

3061 
q31_t
 * 
pSrcB
,

3062 
ut32_t
 
cBL
,

3063 
q31_t
 * 
pD
);

3075 
m_cv_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ut32_t
 
cAL
,

3078 
q7_t
 * 
pSrcB
,

3079 
ut32_t
 
cBL
,

3080 
q7_t
 * 
pD
);

3094 
m_us
 
m_cv_l_f32
(

3095 
t32_t
 * 
pSrcA
,

3096 
ut32_t
 
cAL
,

3097 
t32_t
 * 
pSrcB
,

3098 
ut32_t
 
cBL
,

3099 
t32_t
 * 
pD
,

3100 
ut32_t
 
fIndex
,

3101 
ut32_t
 
numPots
);

3115 
m_us
 
m_cv_l_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
ut32_t
 
cAL
,

3118 
q15_t
 * 
pSrcB
,

3119 
ut32_t
 
cBL
,

3120 
q15_t
 * 
pD
,

3121 
ut32_t
 
fIndex
,

3122 
ut32_t
 
numPots
);

3136 
m_us
 
m_cv_l__q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ut32_t
 
cAL
,

3139 
q15_t
 * 
pSrcB
,

3140 
ut32_t
 
cBL
,

3141 
q15_t
 * 
pD
,

3142 
ut32_t
 
fIndex
,

3143 
ut32_t
 
numPots
);

3157 
m_us
 
m_cv_l_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ut32_t
 
cAL
,

3160 
q31_t
 * 
pSrcB
,

3161 
ut32_t
 
cBL
,

3162 
q31_t
 * 
pD
,

3163 
ut32_t
 
fIndex
,

3164 
ut32_t
 
numPots
);

3179 
m_us
 
m_cv_l__q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
ut32_t
 
cAL
,

3182 
q31_t
 * 
pSrcB
,

3183 
ut32_t
 
cBL
,

3184 
q31_t
 * 
pD
,

3185 
ut32_t
 
fIndex
,

3186 
ut32_t
 
numPots
);

3200 
m_us
 
m_cv_l_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
ut32_t
 
cAL
,

3203 
q7_t
 * 
pSrcB
,

3204 
ut32_t
 
cBL
,

3205 
q7_t
 * 
pD
,

3206 
ut32_t
 
fIndex
,

3207 
ut32_t
 
numPots
);

3216 
ut8_t
 
M
;

3217 
ut16_t
 
numTs
;

3218 
q15_t
 *
pCffs
;

3219 
q15_t
 *
pS
;

3220 } 
	tm_f_decime__q15
;

3228 
ut8_t
 
M
;

3229 
ut16_t
 
numTs
;

3230 
q31_t
 *
pCffs
;

3231 
q31_t
 *
pS
;

3233 } 
	tm_f_decime__q31
;

3241 
ut8_t
 
M
;

3242 
ut16_t
 
numTs
;

3243 
t32_t
 *
pCffs
;

3244 
t32_t
 *
pS
;

3246 } 
	tm_f_decime__f32
;

3259 
m_f_decime_f32
(

3260 cڡ 
m_f_decime__f32
 * 
S
,

3261 
t32_t
 * 
pSrc
,

3262 
t32_t
 * 
pD
,

3263 
ut32_t
 
blockSize
);

3278 
m_us
 
m_f_decime__f32
(

3279 
m_f_decime__f32
 * 
S
,

3280 
ut16_t
 
numTs
,

3281 
ut8_t
 
M
,

3282 
t32_t
 * 
pCffs
,

3283 
t32_t
 * 
pS
,

3284 
ut32_t
 
blockSize
);

3295 
m_f_decime_q15
(

3296 cڡ 
m_f_decime__q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD
,

3299 
ut32_t
 
blockSize
);

3310 
m_f_decime__q15
(

3311 cڡ 
m_f_decime__q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD
,

3314 
ut32_t
 
blockSize
);

3330 
m_us
 
m_f_decime__q15
(

3331 
m_f_decime__q15
 * 
S
,

3332 
ut16_t
 
numTs
,

3333 
ut8_t
 
M
,

3334 
q15_t
 * 
pCffs
,

3335 
q15_t
 * 
pS
,

3336 
ut32_t
 
blockSize
);

3347 
m_f_decime_q31
(

3348 cڡ 
m_f_decime__q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD
,

3351 
ut32_t
 
blockSize
);

3362 
m_f_decime__q31
(

3363 
m_f_decime__q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD
,

3366 
ut32_t
 
blockSize
);

3381 
m_us
 
m_f_decime__q31
(

3382 
m_f_decime__q31
 * 
S
,

3383 
ut16_t
 
numTs
,

3384 
ut8_t
 
M
,

3385 
q31_t
 * 
pCffs
,

3386 
q31_t
 * 
pS
,

3387 
ut32_t
 
blockSize
);

3397 
ut8_t
 
L
;

3398 
ut16_t
 
phaLgth
;

3399 
q15_t
 *
pCffs
;

3400 
q15_t
 *
pS
;

3401 } 
	tm_f_ީe__q15
;

3409 
ut8_t
 
L
;

3410 
ut16_t
 
phaLgth
;

3411 
q31_t
 *
pCffs
;

3412 
q31_t
 *
pS
;

3413 } 
	tm_f_ީe__q31
;

3421 
ut8_t
 
L
;

3422 
ut16_t
 
phaLgth
;

3423 
t32_t
 *
pCffs
;

3424 
t32_t
 *
pS
;

3425 } 
	tm_f_ީe__f32
;

3437 
m_f_ީe_q15
(

3438 cڡ 
m_f_ީe__q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD
,

3441 
ut32_t
 
blockSize
);

3456 
m_us
 
m_f_ީe__q15
(

3457 
m_f_ީe__q15
 * 
S
,

3458 
ut8_t
 
L
,

3459 
ut16_t
 
numTs
,

3460 
q15_t
 * 
pCffs
,

3461 
q15_t
 * 
pS
,

3462 
ut32_t
 
blockSize
);

3473 
m_f_ީe_q31
(

3474 cڡ 
m_f_ީe__q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD
,

3477 
ut32_t
 
blockSize
);

3491 
m_us
 
m_f_ީe__q31
(

3492 
m_f_ީe__q31
 * 
S
,

3493 
ut8_t
 
L
,

3494 
ut16_t
 
numTs
,

3495 
q31_t
 * 
pCffs
,

3496 
q31_t
 * 
pS
,

3497 
ut32_t
 
blockSize
);

3509 
m_f_ީe_f32
(

3510 cڡ 
m_f_ީe__f32
 * 
S
,

3511 
t32_t
 * 
pSrc
,

3512 
t32_t
 * 
pD
,

3513 
ut32_t
 
blockSize
);

3527 
m_us
 
m_f_ީe__f32
(

3528 
m_f_ީe__f32
 * 
S
,

3529 
ut8_t
 
L
,

3530 
ut16_t
 
numTs
,

3531 
t32_t
 * 
pCffs
,

3532 
t32_t
 * 
pS
,

3533 
ut32_t
 
blockSize
);

3541 
ut8_t
 
numSges
;

3542 
q63_t
 *
pS
;

3543 
q31_t
 *
pCffs
;

3544 
ut8_t
 
poShi
;

3546 } 
	tm_biquad_s_df1_32x64_s_q31
;

3557 
m_biquad_s_df1_32x64_q31
(

3558 cڡ 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD
,

3561 
ut32_t
 
blockSize
);

3573 
m_biquad_s_df1_32x64__q31
(

3574 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3575 
ut8_t
 
numSges
,

3576 
q31_t
 * 
pCffs
,

3577 
q63_t
 * 
pS
,

3578 
ut8_t
 
poShi
);

3588 
ut8_t
 
numSges
;

3589 
t32_t
 *
pS
;

3590 
t32_t
 *
pCffs
;

3591 } 
	tm_biquad_sde_df2T__f32
;

3603 
m_biquad_sde_df2T_f32
(

3604 cڡ 
m_biquad_sde_df2T__f32
 * 
S
,

3605 
t32_t
 * 
pSrc
,

3606 
t32_t
 * 
pD
,

3607 
ut32_t
 
blockSize
);

3619 
m_biquad_sde_df2T__f32
(

3620 
m_biquad_sde_df2T__f32
 * 
S
,

3621 
ut8_t
 
numSges
,

3622 
t32_t
 * 
pCffs
,

3623 
t32_t
 * 
pS
);

3633 
ut16_t
 
numSges
;

3634 
q15_t
 *
pS
;

3635 
q15_t
 *
pCffs
;

3636 } 
	tm_f_ωi__q15
;

3644 
ut16_t
 
numSges
;

3645 
q31_t
 *
pS
;

3646 
q31_t
 *
pCffs
;

3647 } 
	tm_f_ωi__q31
;

3655 
ut16_t
 
numSges
;

3656 
t32_t
 *
pS
;

3657 
t32_t
 *
pCffs
;

3658 } 
	tm_f_ωi__f32
;

3669 
m_f_ωi__q15
(

3670 
m_f_ωi__q15
 * 
S
,

3671 
ut16_t
 
numSges
,

3672 
q15_t
 * 
pCffs
,

3673 
q15_t
 * 
pS
);

3684 
m_f_ωi_q15
(

3685 cڡ 
m_f_ωi__q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD
,

3688 
ut32_t
 
blockSize
);

3699 
m_f_ωi__q31
(

3700 
m_f_ωi__q31
 * 
S
,

3701 
ut16_t
 
numSges
,

3702 
q31_t
 * 
pCffs
,

3703 
q31_t
 * 
pS
);

3715 
m_f_ωi_q31
(

3716 cڡ 
m_f_ωi__q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD
,

3719 
ut32_t
 
blockSize
);

3730 
m_f_ωi__f32
(

3731 
m_f_ωi__f32
 * 
S
,

3732 
ut16_t
 
numSges
,

3733 
t32_t
 * 
pCffs
,

3734 
t32_t
 * 
pS
);

3745 
m_f_ωi_f32
(

3746 cڡ 
m_f_ωi__f32
 * 
S
,

3747 
t32_t
 * 
pSrc
,

3748 
t32_t
 * 
pD
,

3749 
ut32_t
 
blockSize
);

3756 
ut16_t
 
numSges
;

3757 
q15_t
 *
pS
;

3758 
q15_t
 *
pkCffs
;

3759 
q15_t
 *
pvCffs
;

3760 } 
	tm_i_ωi__q15
;

3767 
ut16_t
 
numSges
;

3768 
q31_t
 *
pS
;

3769 
q31_t
 *
pkCffs
;

3770 
q31_t
 *
pvCffs
;

3771 } 
	tm_i_ωi__q31
;

3778 
ut16_t
 
numSges
;

3779 
t32_t
 *
pS
;

3780 
t32_t
 *
pkCffs
;

3781 
t32_t
 *
pvCffs
;

3782 } 
	tm_i_ωi__f32
;

3793 
m_i_ωi_f32
(

3794 cڡ 
m_i_ωi__f32
 * 
S
,

3795 
t32_t
 * 
pSrc
,

3796 
t32_t
 * 
pD
,

3797 
ut32_t
 
blockSize
);

3810 
m_i_ωi__f32
(

3811 
m_i_ωi__f32
 * 
S
,

3812 
ut16_t
 
numSges
,

3813 
t32_t
 *
pkCffs
,

3814 
t32_t
 *
pvCffs
,

3815 
t32_t
 *
pS
,

3816 
ut32_t
 
blockSize
);

3828 
m_i_ωi_q31
(

3829 cڡ 
m_i_ωi__q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD
,

3832 
ut32_t
 
blockSize
);

3846 
m_i_ωi__q31
(

3847 
m_i_ωi__q31
 * 
S
,

3848 
ut16_t
 
numSges
,

3849 
q31_t
 *
pkCffs
,

3850 
q31_t
 *
pvCffs
,

3851 
q31_t
 *
pS
,

3852 
ut32_t
 
blockSize
);

3864 
m_i_ωi_q15
(

3865 cڡ 
m_i_ωi__q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD
,

3868 
ut32_t
 
blockSize
);

3882 
m_i_ωi__q15
(

3883 
m_i_ωi__q15
 * 
S
,

3884 
ut16_t
 
numSges
,

3885 
q15_t
 *
pkCffs
,

3886 
q15_t
 *
pvCffs
,

3887 
q15_t
 *
pS
,

3888 
ut32_t
 
blockSize
);

3896 
ut16_t
 
numTs
;

3897 
t32_t
 *
pS
;

3898 
t32_t
 *
pCffs
;

3899 
t32_t
 
mu
;

3900 } 
	tm_lms__f32
;

3913 
m_lms_f32
(

3914 cڡ 
m_lms__f32
 * 
S
,

3915 
t32_t
 * 
pSrc
,

3916 
t32_t
 * 
pRef
,

3917 
t32_t
 * 
pOut
,

3918 
t32_t
 * 
pE
,

3919 
ut32_t
 
blockSize
);

3932 
m_lms__f32
(

3933 
m_lms__f32
 * 
S
,

3934 
ut16_t
 
numTs
,

3935 
t32_t
 * 
pCffs
,

3936 
t32_t
 * 
pS
,

3937 
t32_t
 
mu
,

3938 
ut32_t
 
blockSize
);

3946 
ut16_t
 
numTs
;

3947 
q15_t
 *
pS
;

3948 
q15_t
 *
pCffs
;

3949 
q15_t
 
mu
;

3950 
ut32_t
 
poShi
;

3951 } 
	tm_lms__q15
;

3966 
m_lms__q15
(

3967 
m_lms__q15
 * 
S
,

3968 
ut16_t
 
numTs
,

3969 
q15_t
 * 
pCffs
,

3970 
q15_t
 * 
pS
,

3971 
q15_t
 
mu
,

3972 
ut32_t
 
blockSize
,

3973 
ut32_t
 
poShi
);

3986 
m_lms_q15
(

3987 cڡ 
m_lms__q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pE
,

3992 
ut32_t
 
blockSize
);

4001 
ut16_t
 
numTs
;

4002 
q31_t
 *
pS
;

4003 
q31_t
 *
pCffs
;

4004 
q31_t
 
mu
;

4005 
ut32_t
 
poShi
;

4007 } 
	tm_lms__q31
;

4020 
m_lms_q31
(

4021 cڡ 
m_lms__q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pE
,

4026 
ut32_t
 
blockSize
);

4040 
m_lms__q31
(

4041 
m_lms__q31
 * 
S
,

4042 
ut16_t
 
numTs
,

4043 
q31_t
 *
pCffs
,

4044 
q31_t
 *
pS
,

4045 
q31_t
 
mu
,

4046 
ut32_t
 
blockSize
,

4047 
ut32_t
 
poShi
);

4055 
ut16_t
 
numTs
;

4056 
t32_t
 *
pS
;

4057 
t32_t
 *
pCffs
;

4058 
t32_t
 
mu
;

4059 
t32_t
 
gy
;

4060 
t32_t
 
x0
;

4061 } 
	tm_lms_nm__f32
;

4074 
m_lms_nm_f32
(

4075 
m_lms_nm__f32
 * 
S
,

4076 
t32_t
 * 
pSrc
,

4077 
t32_t
 * 
pRef
,

4078 
t32_t
 * 
pOut
,

4079 
t32_t
 * 
pE
,

4080 
ut32_t
 
blockSize
);

4093 
m_lms_nm__f32
(

4094 
m_lms_nm__f32
 * 
S
,

4095 
ut16_t
 
numTs
,

4096 
t32_t
 * 
pCffs
,

4097 
t32_t
 * 
pS
,

4098 
t32_t
 
mu
,

4099 
ut32_t
 
blockSize
);

4107 
ut16_t
 
numTs
;

4108 
q31_t
 *
pS
;

4109 
q31_t
 *
pCffs
;

4110 
q31_t
 
mu
;

4111 
ut8_t
 
poShi
;

4112 
q31_t
 *
cTab
;

4113 
q31_t
 
gy
;

4114 
q31_t
 
x0
;

4115 } 
	tm_lms_nm__q31
;

4128 
m_lms_nm_q31
(

4129 
m_lms_nm__q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pE
,

4134 
ut32_t
 
blockSize
);

4148 
m_lms_nm__q31
(

4149 
m_lms_nm__q31
 * 
S
,

4150 
ut16_t
 
numTs
,

4151 
q31_t
 * 
pCffs
,

4152 
q31_t
 * 
pS
,

4153 
q31_t
 
mu
,

4154 
ut32_t
 
blockSize
,

4155 
ut8_t
 
poShi
);

4163 
ut16_t
 
numTs
;

4164 
q15_t
 *
pS
;

4165 
q15_t
 *
pCffs
;

4166 
q15_t
 
mu
;

4167 
ut8_t
 
poShi
;

4168 
q15_t
 *
cTab
;

4169 
q15_t
 
gy
;

4170 
q15_t
 
x0
;

4171 } 
	tm_lms_nm__q15
;

4184 
m_lms_nm_q15
(

4185 
m_lms_nm__q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pE
,

4190 
ut32_t
 
blockSize
);

4205 
m_lms_nm__q15
(

4206 
m_lms_nm__q15
 * 
S
,

4207 
ut16_t
 
numTs
,

4208 
q15_t
 * 
pCffs
,

4209 
q15_t
 * 
pS
,

4210 
q15_t
 
mu
,

4211 
ut32_t
 
blockSize
,

4212 
ut8_t
 
poShi
);

4224 
m_cܻϋ_f32
(

4225 
t32_t
 * 
pSrcA
,

4226 
ut32_t
 
cAL
,

4227 
t32_t
 * 
pSrcB
,

4228 
ut32_t
 
cBL
,

4229 
t32_t
 * 
pD
);

4241 
m_cܻϋ_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
ut32_t
 
cAL
,

4244 
q15_t
 * 
pSrcB
,

4245 
ut32_t
 
cBL
,

4246 
q15_t
 * 
pD
);

4258 
m_cܻϋ__q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
ut32_t
 
cAL
,

4261 
q15_t
 * 
pSrcB
,

4262 
ut32_t
 
cBL
,

4263 
q15_t
 * 
pD
);

4275 
m_cܻϋ_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
ut32_t
 
cAL
,

4278 
q31_t
 * 
pSrcB
,

4279 
ut32_t
 
cBL
,

4280 
q31_t
 * 
pD
);

4292 
m_cܻϋ__q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
ut32_t
 
cAL
,

4295 
q31_t
 * 
pSrcB
,

4296 
ut32_t
 
cBL
,

4297 
q31_t
 * 
pD
);

4309 
m_cܻϋ_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
ut32_t
 
cAL
,

4312 
q7_t
 * 
pSrcB
,

4313 
ut32_t
 
cBL
,

4314 
q7_t
 * 
pD
);

4321 
ut16_t
 
numTs
;

4322 
ut16_t
 
eIndex
;

4323 
t32_t
 *
pS
;

4324 
t32_t
 *
pCffs
;

4325 
ut16_t
 
maxDay
;

4326 
t32_t
 *
pTDay
;

4327 } 
	tm_f___f32
;

4335 
ut16_t
 
numTs
;

4336 
ut16_t
 
eIndex
;

4337 
q31_t
 *
pS
;

4338 
q31_t
 *
pCffs
;

4339 
ut16_t
 
maxDay
;

4340 
t32_t
 *
pTDay
;

4341 } 
	tm_f___q31
;

4349 
ut16_t
 
numTs
;

4350 
ut16_t
 
eIndex
;

4351 
q15_t
 *
pS
;

4352 
q15_t
 *
pCffs
;

4353 
ut16_t
 
maxDay
;

4354 
t32_t
 *
pTDay
;

4355 } 
	tm_f___q15
;

4363 
ut16_t
 
numTs
;

4364 
ut16_t
 
eIndex
;

4365 
q7_t
 *
pS
;

4366 
q7_t
 *
pCffs
;

4367 
ut16_t
 
maxDay
;

4368 
t32_t
 *
pTDay
;

4369 } 
	tm_f___q7
;

4381 
m_f__f32
(

4382 
m_f___f32
 * 
S
,

4383 
t32_t
 * 
pSrc
,

4384 
t32_t
 * 
pD
,

4385 
t32_t
 * 
pSchIn
,

4386 
ut32_t
 
blockSize
);

4400 
m_f___f32
(

4401 
m_f___f32
 * 
S
,

4402 
ut16_t
 
numTs
,

4403 
t32_t
 * 
pCffs
,

4404 
t32_t
 * 
pS
,

4405 
t32_t
 * 
pTDay
,

4406 
ut16_t
 
maxDay
,

4407 
ut32_t
 
blockSize
);

4419 
m_f__q31
(

4420 
m_f___q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD
,

4423 
q31_t
 * 
pSchIn
,

4424 
ut32_t
 
blockSize
);

4438 
m_f___q31
(

4439 
m_f___q31
 * 
S
,

4440 
ut16_t
 
numTs
,

4441 
q31_t
 * 
pCffs
,

4442 
q31_t
 * 
pS
,

4443 
t32_t
 * 
pTDay
,

4444 
ut16_t
 
maxDay
,

4445 
ut32_t
 
blockSize
);

4458 
m_f__q15
(

4459 
m_f___q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD
,

4462 
q15_t
 * 
pSchIn
,

4463 
q31_t
 * 
pSchOut
,

4464 
ut32_t
 
blockSize
);

4479 
m_f___q15
(

4480 
m_f___q15
 * 
S
,

4481 
ut16_t
 
numTs
,

4482 
q15_t
 * 
pCffs
,

4483 
q15_t
 * 
pS
,

4484 
t32_t
 * 
pTDay
,

4485 
ut16_t
 
maxDay
,

4486 
ut32_t
 
blockSize
);

4499 
m_f__q7
(

4500 
m_f___q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD
,

4503 
q7_t
 * 
pSchIn
,

4504 
q31_t
 * 
pSchOut
,

4505 
ut32_t
 
blockSize
);

4519 
m_f___q7
(

4520 
m_f___q7
 * 
S
,

4521 
ut16_t
 
numTs
,

4522 
q7_t
 * 
pCffs
,

4523 
q7_t
 * 
pS
,

4524 
t32_t
 *
pTDay
,

4525 
ut16_t
 
maxDay
,

4526 
ut32_t
 
blockSize
);

4537 
m_s_cos_f32
(

4538 
t32_t
 
tha
,

4539 
t32_t
 *
pSV
,

4540 
t32_t
 *
pCcosV
);

4550 
m_s_cos_q31
(

4551 
q31_t
 
tha
,

4552 
q31_t
 *
pSV
,

4553 
q31_t
 *
pCosV
);

4564 
m_cmx_cj_f32
(

4565 
t32_t
 * 
pSrc
,

4566 
t32_t
 * 
pD
,

4567 
ut32_t
 
numSames
);

4577 
m_cmx_cj_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD
,

4580 
ut32_t
 
numSames
);

4590 
m_cmx_cj_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD
,

4593 
ut32_t
 
numSames
);

4605 
m_cmx_mag_squed_f32
(

4606 
t32_t
 * 
pSrc
,

4607 
t32_t
 * 
pD
,

4608 
ut32_t
 
numSames
);

4618 
m_cmx_mag_squed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD
,

4621 
ut32_t
 
numSames
);

4631 
m_cmx_mag_squed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD
,

4634 
ut32_t
 
numSames
);

4711 
__INLINE
 
t32_t
 
m_pid_f32
(

4712 
m_pid__f32
 * 
S
,

4713 
t32_t
 

)

4715 
t32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 

) +

4719 (
S
->
A1
 * S->
e
[0]+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
e
[1] = S->state[0];

4723 
S
->
e
[0] = 

;

4724 
S
->
e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
m_pid_q31
(

4747 
m_pid__q31
 * 
S
,

4748 
q31_t
 

)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t

S
->
A0
 * 

;

4757 
acc
 +(
q63_t

S
->
A1
 * S->
e
[0];

4760 
acc
 +(
q63_t

S
->
A2
 * S->
e
[1];

4763 
out
 = (
q31_t
(
acc
 >> 31u);

4766 
out
 +
S
->
e
[2];

4769 
S
->
e
[1] = S->state[0];

4770 
S
->
e
[0] = 

;

4771 
S
->
e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
m_pid_q15
(

4795 
m_pid__q15
 * 
S
,

4796 
q15_t
 

)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifde
ARM_MATH_CM0


4806 
acc
 = ((
q31_t

S
->
A0
 )* 

 ;

4811 
acc
 = (
q31_t

__SMUAD
(
S
->
A0
, 

);

4815 #ifde
ARM_MATH_CM0


4818 
acc
 +(
q31_t

S
->
A1
 * S->
e
[0] ;

4819 
acc
 +(
q31_t

S
->
A2
 * S->
e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
e
),cc);

4829 
acc
 +(
q31_t

S
->
e
[2] << 15;

4832 
out
 = (
q15_t
(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
e
[1] = S->state[0];

4836 
S
->
e
[0] = 

;

4837 
S
->
e
[2] = 
out
;

4840  (
out
);

4857 
m_us
 
m_m_v_f32
(

4858 cڡ 
m_mrix__f32
 * 
c
,

4859 
m_mrix__f32
 * 
d
);

4905 
__INLINE
 
m_ke_f32
(

4906 
t32_t
 
Ia
,

4907 
t32_t
 
Ib
,

4908 
t32_t
 * 
pIpha
,

4909 
t32_t
 * 
pIba
)

4912 *
pIpha
 = 
Ia
;

4915 *
pIba
 = ((
t32_t
0.57735026919 * 
Ia
 + (t32_t1.15470053838 * 
Ib
);

4934 
__INLINE
 
m_ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pIpha
,

4938 
q31_t
 * 
pIba
)

4940 
q31_t
 
odu1
, 
odu2
;

4943 *
pIpha
 = 
Ia
;

4946 
odu1
 = (
q31_t
(((
q63_t

Ia
 * 0x24F34E8B) >> 30);

4949 
odu2
 = (
q31_t
(((
q63_t

Ib
 * 0x49E69D16) >> 30);

4952 *
pIba
 = 
__QADD
(
odu1
, 
odu2
);

4966 
m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD
,

4969 
ut32_t
 
blockSize
);

5009 
__INLINE
 
m_v_ke_f32
(

5010 
t32_t
 
Ipha
,

5011 
t32_t
 
Iba
,

5012 
t32_t
 * 
pIa
,

5013 
t32_t
 * 
pIb
)

5016 *
pIa
 = 
Ipha
;

5019 *
pIb
 = -0.5 * 
Ipha
 + (
t32_t
0.8660254039 *
Iba
;

5038 
__INLINE
 
m_v_ke_q31
(

5039 
q31_t
 
Ipha
,

5040 
q31_t
 
Iba
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
odu1
, 
odu2
;

5047 *
pIa
 = 
Ipha
;

5050 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
) * (0x40000000)) >> 31);

5053 
odu2
 = (
q31_t
(((
q63_t
(
Iba
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
odu2
, 
odu1
);

5071 
m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD
,

5074 
ut32_t
 
blockSize
);

5125 
__INLINE
 
m_rk_f32
(

5126 
t32_t
 
Ipha
,

5127 
t32_t
 
Iba
,

5128 
t32_t
 * 
pId
,

5129 
t32_t
 * 
pIq
,

5130 
t32_t
 
sV
,

5131 
t32_t
 
cosV
)

5134 *
pId
 = 
Ipha
 * 
cosV
 + 
Iba
 * 
sV
;

5137 *
pIq
 = -
Ipha
 * 
sV
 + 
Iba
 * 
cosV
;

5159 
__INLINE
 
m_rk_q31
(

5160 
q31_t
 
Ipha
,

5161 
q31_t
 
Iba
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
sV
,

5165 
q31_t
 
cosV
)

5167 
q31_t
 
odu1
, 
odu2
;

5168 
q31_t
 
odu3
, 
odu4
;

5171 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
* (
cosV
)) >> 31);

5174 
odu2
 = (
q31_t
(((
q63_t
(
Iba
* (
sV
)) >> 31);

5178 
odu3
 = (
q31_t
(((
q63_t
(
Ipha
* (
sV
)) >> 31);

5181 
odu4
 = (
q31_t
(((
q63_t
(
Iba
* (
cosV
)) >> 31);

5184 *
pId
 = 
__QADD
(
odu1
, 
odu2
);

5187 *
pIq
 = 
__QSUB
(
odu4
, 
odu3
);

5201 
m_q7_to_t
(

5202 
q7_t
 * 
pSrc
,

5203 
t32_t
 * 
pD
,

5204 
ut32_t
 
blockSize
);

5244 
__INLINE
 
m_v_rk_f32
(

5245 
t32_t
 
Id
,

5246 
t32_t
 
Iq
,

5247 
t32_t
 * 
pIpha
,

5248 
t32_t
 * 
pIba
,

5249 
t32_t
 
sV
,

5250 
t32_t
 
cosV
)

5253 *
pIpha
 = 
Id
 * 
cosV
 - 
Iq
 * 
sV
;

5256 *
pIba
 = 
Id
 * 
sV
 + 
Iq
 * 
cosV
;

5279 
__INLINE
 
m_v_rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pIpha
,

5283 
q31_t
 * 
pIba
,

5284 
q31_t
 
sV
,

5285 
q31_t
 
cosV
)

5287 
q31_t
 
odu1
, 
odu2
;

5288 
q31_t
 
odu3
, 
odu4
;

5291 
odu1
 = (
q31_t
(((
q63_t
(
Id
* (
cosV
)) >> 31);

5294 
odu2
 = (
q31_t
(((
q63_t
(
Iq
* (
sV
)) >> 31);

5298 
odu3
 = (
q31_t
(((
q63_t
(
Id
* (
sV
)) >> 31);

5301 
odu4
 = (
q31_t
(((
q63_t
(
Iq
* (
cosV
)) >> 31);

5304 *
pIpha
 = 
__QSUB
(
odu1
, 
odu2
);

5307 *
pIba
 = 
__QADD
(
odu4
, 
odu3
);

5323 
m_q31_to_t
(

5324 
q31_t
 * 
pSrc
,

5325 
t32_t
 * 
pD
,

5326 
ut32_t
 
blockSize
);

5377 
__INLINE
 
t32_t
 
m_lr__f32
(

5378 
m_lr___f32
 * 
S
,

5379 
t32_t
 
x
)

5382 
t32_t
 
y
;

5383 
t32_t
 
x0
, 
x1
;

5384 
t32_t
 
y0
, 
y1
;

5385 
t32_t
 
xScg
 = 
S
->xSpacing;

5386 
t32_t
 
i
;

5387 
t32_t
 *
pYDa
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
/ 
xScg
;

5392 if(
i
 < 0)

5395 
y
 = 
pYDa
[0];

5397 if(
i
 >
S
->
nVues
)

5400 
y
 = 
pYDa
[
S
->
nVues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xScg
;

5406 
x1
 = 
S
->x1 + (
i
 +1* 
xScg
;

5409 
y0
 = 
pYDa
[
i
];

5410 
y1
 = 
pYDa
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
m_lr__q31
(q31_*
pYDa
,

5437 
q31_t
 
x
, 
ut32_t
 
nVues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
a
;

5442 
t32_t
 
dex
;

5447 
dex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
dex
 >(
nVues
 - 1))

5451 (
pYDa
[
nVues
 - 1]);

5453 if(
dex
 < 0)

5455 (
pYDa
[0]);

5462 
a
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYDa
[
dex
];

5466 
y1
 = 
pYDa
[
dex
 + 1u];

5469 
y
 = ((
q31_t
((
q63_t

y0
 * (0x7FFFFFFF - 
a
) >> 32));

5472 
y
 +((
q31_t
(((
q63_t

y1
 * 
a
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
m_lr__q15
(q15_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
a
;

5501 
t32_t
 
dex
;

5506 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
dex
 >(
nVues
 - 1))

5510 (
pYDa
[
nVues
 - 1]);

5512 if(
dex
 < 0)

5514 (
pYDa
[0]);

5520 
a
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYDa
[
dex
];

5524 
y1
 = 
pYDa
[
dex
 + 1u];

5527 
y
 = ((
q63_t

y0
 * (0xFFFFF - 
a
));

5530 
y
 +((
q63_t

y1
 * (
a
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
m_lr__q7
(q7_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
a
;

5558 
t32_t
 
dex
;

5563 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
dex
 >(
nVues
 - 1))

5568 (
pYDa
[
nVues
 - 1]);

5570 if(
dex
 < 0)

5572 (
pYDa
[0]);

5579 
a
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYDa
[
dex
];

5583 
y1
 = 
pYDa
[
dex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
a
)));

5589 
y
 +(
y1
 * 
a
);

5592  (
y
 >> 20u);

5607 
t32_t
 
m_s_f32
(

5608 
t32_t
 
x
);

5616 
q31_t
 
m_s_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
m_s_q15
(

5626 
q15_t
 
x
);

5634 
t32_t
 
m_cos_f32
(

5635 
t32_t
 
x
);

5643 
q31_t
 
m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
m_us
 
m_sq_f32
(

5696 
t32_t
 

, flt32_*
pOut
)

5698 if(

 > 0)

5702 #i(
__FPU_USED
 =1&& 
defed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sqf
(

);

5705 *
pOut
 = 
sqf
(

);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
m_us
 
m_sq_q31
(

5727 
q31_t
 

, q31_*
pOut
);

5736 
m_us
 
m_sq_q15
(

5737 
q15_t
 

, q15_*
pOut
);

5752 
__INLINE
 
m_ccurWre_f32
(

5753 
t32_t
 * 
ccBufr
,

5754 
t32_t
 
L
,

5755 
ut16_t
 * 
wreOfft
,

5756 
t32_t
 
bufrInc
,

5757 cڡ 
t32_t
 * 
c
,

5758 
t32_t
 
cInc
,

5759 
ut32_t
 
blockSize
)

5761 
ut32_t
 
i
 = 0u;

5762 
t32_t
 
wOfft
;

5766 
wOfft
 = *
wreOfft
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
ccBufr
[
wOfft
] = *
c
;

5777 
c
 +
cInc
;

5780 
wOfft
 +
bufrInc
;

5781 if(
wOfft
 >
L
)

5782 
wOfft
 -
L
;

5785 
i
--;

5789 *
wreOfft
 = 
wOfft
;

5797 
__INLINE
 
m_ccurRd_f32
(

5798 
t32_t
 * 
ccBufr
,

5799 
t32_t
 
L
,

5800 
t32_t
 * 
adOfft
,

5801 
t32_t
 
bufrInc
,

5802 
t32_t
 * 
d
,

5803 
t32_t
 * 
d_ba
,

5804 
t32_t
 
d_ngth
,

5805 
t32_t
 
dInc
,

5806 
ut32_t
 
blockSize
)

5808 
ut32_t
 
i
 = 0u;

5809 
t32_t
 
rOfft
, 
d_d
;

5813 
rOfft
 = *
adOfft
;

5814 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d
 = 
ccBufr
[
rOfft
];

5825 
d
 +
dInc
;

5827 if(
d
 =(
t32_t
 *
d_d
)

5829 
d
 = 
d_ba
;

5833 
rOfft
 +
bufrInc
;

5835 if(
rOfft
 >
L
)

5837 
rOfft
 -
L
;

5841 
i
--;

5845 *
adOfft
 = 
rOfft
;

5852 
__INLINE
 
m_ccurWre_q15
(

5853 
q15_t
 * 
ccBufr
,

5854 
t32_t
 
L
,

5855 
ut16_t
 * 
wreOfft
,

5856 
t32_t
 
bufrInc
,

5857 cڡ 
q15_t
 * 
c
,

5858 
t32_t
 
cInc
,

5859 
ut32_t
 
blockSize
)

5861 
ut32_t
 
i
 = 0u;

5862 
t32_t
 
wOfft
;

5866 
wOfft
 = *
wreOfft
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
ccBufr
[
wOfft
] = *
c
;

5877 
c
 +
cInc
;

5880 
wOfft
 +
bufrInc
;

5881 if(
wOfft
 >
L
)

5882 
wOfft
 -
L
;

5885 
i
--;

5889 *
wreOfft
 = 
wOfft
;

5897 
__INLINE
 
m_ccurRd_q15
(

5898 
q15_t
 * 
ccBufr
,

5899 
t32_t
 
L
,

5900 
t32_t
 * 
adOfft
,

5901 
t32_t
 
bufrInc
,

5902 
q15_t
 * 
d
,

5903 
q15_t
 * 
d_ba
,

5904 
t32_t
 
d_ngth
,

5905 
t32_t
 
dInc
,

5906 
ut32_t
 
blockSize
)

5908 
ut32_t
 
i
 = 0;

5909 
t32_t
 
rOfft
, 
d_d
;

5913 
rOfft
 = *
adOfft
;

5915 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d
 = 
ccBufr
[
rOfft
];

5926 
d
 +
dInc
;

5928 if(
d
 =(
q15_t
 *
d_d
)

5930 
d
 = 
d_ba
;

5934 
rOfft
 +
bufrInc
;

5936 if(
rOfft
 >
L
)

5938 
rOfft
 -
L
;

5942 
i
--;

5946 *
adOfft
 = 
rOfft
;

5954 
__INLINE
 
m_ccurWre_q7
(

5955 
q7_t
 * 
ccBufr
,

5956 
t32_t
 
L
,

5957 
ut16_t
 * 
wreOfft
,

5958 
t32_t
 
bufrInc
,

5959 cڡ 
q7_t
 * 
c
,

5960 
t32_t
 
cInc
,

5961 
ut32_t
 
blockSize
)

5963 
ut32_t
 
i
 = 0u;

5964 
t32_t
 
wOfft
;

5968 
wOfft
 = *
wreOfft
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
ccBufr
[
wOfft
] = *
c
;

5979 
c
 +
cInc
;

5982 
wOfft
 +
bufrInc
;

5983 if(
wOfft
 >
L
)

5984 
wOfft
 -
L
;

5987 
i
--;

5991 *
wreOfft
 = 
wOfft
;

5999 
__INLINE
 
m_ccurRd_q7
(

6000 
q7_t
 * 
ccBufr
,

6001 
t32_t
 
L
,

6002 
t32_t
 * 
adOfft
,

6003 
t32_t
 
bufrInc
,

6004 
q7_t
 * 
d
,

6005 
q7_t
 * 
d_ba
,

6006 
t32_t
 
d_ngth
,

6007 
t32_t
 
dInc
,

6008 
ut32_t
 
blockSize
)

6010 
ut32_t
 
i
 = 0;

6011 
t32_t
 
rOfft
, 
d_d
;

6015 
rOfft
 = *
adOfft
;

6017 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d
 = 
ccBufr
[
rOfft
];

6028 
d
 +
dInc
;

6030 if(
d
 =(
q7_t
 *
d_d
)

6032 
d
 = 
d_ba
;

6036 
rOfft
 +
bufrInc
;

6038 if(
rOfft
 >
L
)

6040 
rOfft
 -
L
;

6044 
i
--;

6048 *
adOfft
 = 
rOfft
;

6060 
m_pow_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
ut32_t
 
blockSize
,

6063 
q63_t
 * 
pResu
);

6073 
m_pow_f32
(

6074 
t32_t
 * 
pSrc
,

6075 
ut32_t
 
blockSize
,

6076 
t32_t
 * 
pResu
);

6086 
m_pow_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
ut32_t
 
blockSize
,

6089 
q63_t
 * 
pResu
);

6099 
m_pow_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
ut32_t
 
blockSize
,

6102 
q31_t
 * 
pResu
);

6112 
m_mn_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
ut32_t
 
blockSize
,

6115 
q7_t
 * 
pResu
);

6124 
m_mn_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
ut32_t
 
blockSize
,

6127 
q15_t
 * 
pResu
);

6136 
m_mn_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
ut32_t
 
blockSize
,

6139 
q31_t
 * 
pResu
);

6148 
m_mn_f32
(

6149 
t32_t
 * 
pSrc
,

6150 
ut32_t
 
blockSize
,

6151 
t32_t
 * 
pResu
);

6161 
m_v_f32
(

6162 
t32_t
 * 
pSrc
,

6163 
ut32_t
 
blockSize
,

6164 
t32_t
 * 
pResu
);

6174 
m_v_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
ut32_t
 
blockSize
,

6177 
q63_t
 * 
pResu
);

6187 
m_v_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
ut32_t
 
blockSize
,

6190 
q31_t
 * 
pResu
);

6200 
m_rms_f32
(

6201 
t32_t
 * 
pSrc
,

6202 
ut32_t
 
blockSize
,

6203 
t32_t
 * 
pResu
);

6213 
m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
ut32_t
 
blockSize
,

6216 
q31_t
 * 
pResu
);

6226 
m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
ut32_t
 
blockSize
,

6229 
q15_t
 * 
pResu
);

6239 
m_d_f32
(

6240 
t32_t
 * 
pSrc
,

6241 
ut32_t
 
blockSize
,

6242 
t32_t
 * 
pResu
);

6252 
m_d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ut32_t
 
blockSize
,

6255 
q31_t
 * 
pResu
);

6265 
m_d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
ut32_t
 
blockSize
,

6268 
q15_t
 * 
pResu
);

6278 
m_cmx_mag_f32
(

6279 
t32_t
 * 
pSrc
,

6280 
t32_t
 * 
pD
,

6281 
ut32_t
 
numSames
);

6291 
m_cmx_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD
,

6294 
ut32_t
 
numSames
);

6304 
m_cmx_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD
,

6307 
ut32_t
 
numSames
);

6319 
m_cmx_d_od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
ut32_t
 
numSames
,

6323 
q31_t
 * 
Resu
,

6324 
q31_t
 * 
imagResu
);

6336 
m_cmx_d_od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
ut32_t
 
numSames
,

6340 
q63_t
 * 
Resu
,

6341 
q63_t
 * 
imagResu
);

6353 
m_cmx_d_od_f32
(

6354 
t32_t
 * 
pSrcA
,

6355 
t32_t
 * 
pSrcB
,

6356 
ut32_t
 
numSames
,

6357 
t32_t
 * 
Resu
,

6358 
t32_t
 * 
imagResu
);

6369 
m_cmx_mu__q15
(

6370 
q15_t
 * 
pSrcCmx
,

6371 
q15_t
 * 
pSrcRl
,

6372 
q15_t
 * 
pCmxD
,

6373 
ut32_t
 
numSames
);

6384 
m_cmx_mu__q31
(

6385 
q31_t
 * 
pSrcCmx
,

6386 
q31_t
 * 
pSrcRl
,

6387 
q31_t
 * 
pCmxD
,

6388 
ut32_t
 
numSames
);

6399 
m_cmx_mu__f32
(

6400 
t32_t
 * 
pSrcCmx
,

6401 
t32_t
 * 
pSrcRl
,

6402 
t32_t
 * 
pCmxD
,

6403 
ut32_t
 
numSames
);

6414 
m_m_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
ut32_t
 
blockSize
,

6417 
q7_t
 * 
su
,

6418 
ut32_t
 * 
dex
);

6429 
m_m_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
ut32_t
 
blockSize
,

6432 
q15_t
 * 
pResu
,

6433 
ut32_t
 * 
pIndex
);

6443 
m_m_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
ut32_t
 
blockSize
,

6446 
q31_t
 * 
pResu
,

6447 
ut32_t
 * 
pIndex
);

6458 
m_m_f32
(

6459 
t32_t
 * 
pSrc
,

6460 
ut32_t
 
blockSize
,

6461 
t32_t
 * 
pResu
,

6462 
ut32_t
 * 
pIndex
);

6473 
m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
ut32_t
 
blockSize
,

6476 
q7_t
 * 
pResu
,

6477 
ut32_t
 * 
pIndex
);

6488 
m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
ut32_t
 
blockSize
,

6491 
q15_t
 * 
pResu
,

6492 
ut32_t
 * 
pIndex
);

6503 
m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
ut32_t
 
blockSize
,

6506 
q31_t
 * 
pResu
,

6507 
ut32_t
 * 
pIndex
);

6518 
m_max_f32
(

6519 
t32_t
 * 
pSrc
,

6520 
ut32_t
 
blockSize
,

6521 
t32_t
 * 
pResu
,

6522 
ut32_t
 * 
pIndex
);

6533 
m_cmx_mu_cmx_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD
,

6537 
ut32_t
 
numSames
);

6548 
m_cmx_mu_cmx_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD
,

6552 
ut32_t
 
numSames
);

6563 
m_cmx_mu_cmx_f32
(

6564 
t32_t
 * 
pSrcA
,

6565 
t32_t
 * 
pSrcB
,

6566 
t32_t
 * 
pD
,

6567 
ut32_t
 
numSames
);

6576 
m_t_to_q31
(

6577 
t32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD
,

6579 
ut32_t
 
blockSize
);

6588 
m_t_to_q15
(

6589 
t32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD
,

6591 
ut32_t
 
blockSize
);

6600 
m_t_to_q7
(

6601 
t32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD
,

6603 
ut32_t
 
blockSize
);

6613 
m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD
,

6616 
ut32_t
 
blockSize
);

6625 
m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD
,

6628 
ut32_t
 
blockSize
);

6637 
m_q15_to_t
(

6638 
q15_t
 * 
pSrc
,

6639 
t32_t
 * 
pD
,

6640 
ut32_t
 
blockSize
);

6650 
m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD
,

6653 
ut32_t
 
blockSize
);

6663 
m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD
,

6666 
ut32_t
 
blockSize
);

6740 
__INLINE
 
t32_t
 
m_br__f32
(

6741 cڡ 
m_br___f32
 * 
S
,

6742 
t32_t
 
X
,

6743 
t32_t
 
Y
)

6745 
t32_t
 
out
;

6746 
t32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
t32_t
 *
pDa
 = 
S
->pData;

6748 
t32_t
 
xIndex
, 
yIndex
, 
dex
;

6749 
t32_t
 
xdiff
, 
ydiff
;

6750 
t32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
t32_t

X
;

6753 
yIndex
 = (
t32_t

Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1|| 
yIndex
 < 0 || yIndex > ( S->
numCs
-1))

6763 
dex
 = (
xIndex
 - 1+ (
yIndex
-1* 
S
->
numCs
 ;

6767 
f00
 = 
pDa
[
dex
];

6768 
f01
 = 
pDa
[
dex
 + 1];

6771 
dex
 = (
xIndex
-1+ (
yIndex
* 
S
->
numCs
;

6775 
f10
 = 
pDa
[
dex
];

6776 
f11
 = 
pDa
[
dex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
m_br__q31
(

6808 
m_br___q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
xa
, 
ya
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
t32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYDa
 = 
S
->
pDa
;

6818 
ut32_t
 
nCs
 = 
S
->
numCs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6840 
xa
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6844 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6848 
ya
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6852 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
(((
q63_t

x1
 * (0x7FFFFFFF - 
xa
)) >> 32));

6856 
acc
 = ((
q31_t
(((
q63_t

out
 * (0x7FFFFFFF - 
ya
)) >> 32));

6859 
out
 = ((
q31_t
((
q63_t

x2
 * (0x7FFFFFFF - 
ya
) >> 32));

6860 
acc
 +((
q31_t
((
q63_t

out
 * (
xa
) >> 32));

6863 
out
 = ((
q31_t
((
q63_t

y1
 * (0x7FFFFFFF - 
xa
) >> 32));

6864 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6867 
out
 = ((
q31_t
((
q63_t

y2
 * (
xa
) >> 32));

6868 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
m_br__q15
(

6884 
m_br___q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
xa
, 
ya
;

6892 
t32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYDa
 = 
S
->
pDa
;

6894 
ut32_t
 
nCs
 = 
S
->
numCs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6915 
xa
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6919 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6924 
ya
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6928 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
(((
q63_t

x1
 * (0xFFFFF - 
xa
)) >> 4u);

6935 
acc
 = ((
q63_t

out
 * (0xFFFFF - 
ya
));

6938 
out
 = (
q31_t
(((
q63_t

x2
 * (0xFFFFF - 
ya
)) >> 4u);

6939 
acc
 +((
q63_t

out
 * (
xa
));

6942 
out
 = (
q31_t
(((
q63_t

y1
 * (0xFFFFF - 
xa
)) >> 4u);

6943 
acc
 +((
q63_t

out
 * (
ya
));

6946 
out
 = (
q31_t
(((
q63_t

y2
 * (
xa
)) >> 4u);

6947 
acc
 +((
q63_t

out
 * (
ya
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
m_br__q7
(

6964 
m_br___q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
xa
, 
ya
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
t32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYDa
 = 
S
->
pDa
;

6974 
ut32_t
 
nCs
 = 
S
->
numCs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6995 
xa
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6999 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7004 
ya
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7008 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
xa
)));

7012 
acc
 = (((
q63_t

out
 * (0xFFFFF - 
ya
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
ya
)));

7016 
acc
 +(((
q63_t

out
 * (
xa
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
xa
)));

7020 
acc
 +(((
q63_t

out
 * (
ya
)));

7023 
out
 = ((
y2
 * (
ya
)));

7024 
acc
 +(((
q63_t

out
 * (
xa
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\core_cm4.h

23 #i
defed
 ( 
__ICCARM__
 )

24 #agm
syem_ude


27 #ifde
__lulus


31 #ide
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16| 
__CM4_CMSIS_VERSION_SUB


	)

80 
	#__CORTEX_M
 (0x04

	)

83 #i 
defed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__le


	)

87 #i
defed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
le


	)

91 #i
defed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
le


	)

95 #i
defed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
le


	)

102 #i
defed
 ( 
__CC_ARM
 )

103 #i
defed
 
__TARGET_FPU_VFP


104 #i(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #i
defed
 ( 
__ICCARM__
 )

115 #i
defed
 
__ARMVFP__


116 #i(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #i
defed
 ( 
__GNUC__
 )

127 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

128 #i(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #i
defed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<dt.h
>

144 
	~<ce_cmInr.h
>

145 
	~<ce_cmFunc.h
>

146 
	~<ce_cm4_simd.h
>

150 #ide
__CMSIS_GENERIC


152 #ide
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #i
defed
 
__CHECK_DEVICE_DEFINES


157 #ide
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #ide
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #ide
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #ide
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #ide
__Vd_SysTickCfig


178 
	#__Vd_SysTickCfig
 0

	)

184 #ifde
__lulus


185 
	#__I
 vީ

	)

187 
	#__I
 vީcڡ

	)

189 
	#__O
 vީ

	)

190 
	#__IO
 vީ

	)

222 #i(
__CORTEX_M
 != 0x04)

223 
ut32_t
 
_rved0
:27;

225 
ut32_t
 
_rved0
:16;

226 
ut32_t
 
GE
:4;

227 
ut32_t
 
_rved1
:7;

229 
ut32_t
 
Q
:1;

230 
ut32_t
 
V
:1;

231 
ut32_t
 
C
:1;

232 
ut32_t
 
Z
:1;

233 
ut32_t
 
N
:1;

234 } 
b
;

235 
ut32_t
 
w
;

236 } 
	tAPSR_Ty
;

245 
ut32_t
 
ISR
:9;

246 
ut32_t
 
_rved0
:23;

247 } 
b
;

248 
ut32_t
 
w
;

249 } 
	tIPSR_Ty
;

258 
ut32_t
 
ISR
:9;

259 #i(
__CORTEX_M
 != 0x04)

260 
ut32_t
 
_rved0
:15;

262 
ut32_t
 
_rved0
:7;

263 
ut32_t
 
GE
:4;

264 
ut32_t
 
_rved1
:4;

266 
ut32_t
 
T
:1;

267 
ut32_t
 
IT
:2;

268 
ut32_t
 
Q
:1;

269 
ut32_t
 
V
:1;

270 
ut32_t
 
C
:1;

271 
ut32_t
 
Z
:1;

272 
ut32_t
 
N
:1;

273 } 
b
;

274 
ut32_t
 
w
;

275 } 
	txPSR_Ty
;

284 
ut32_t
 
nPRIV
:1;

285 
ut32_t
 
SPSEL
:1;

286 
ut32_t
 
FPCA
:1;

287 
ut32_t
 
_rved0
:29;

288 } 
b
;

289 
ut32_t
 
w
;

290 } 
	tCONTROL_Ty
;

305 
__IO
 
ut32_t
 
ISER
[8];

306 
ut32_t
 
RESERVED0
[24];

307 
__IO
 
ut32_t
 
ICER
[8];

308 
ut32_t
 
RSERVED1
[24];

309 
__IO
 
ut32_t
 
ISPR
[8];

310 
ut32_t
 
RESERVED2
[24];

311 
__IO
 
ut32_t
 
ICPR
[8];

312 
ut32_t
 
RESERVED3
[24];

313 
__IO
 
ut32_t
 
IABR
[8];

314 
ut32_t
 
RESERVED4
[56];

315 
__IO
 
ut8_t
 
IP
[240];

316 
ut32_t
 
RESERVED5
[644];

317 
__O
 
ut32_t
 
STIR
;

318 } 
	tNVIC_Ty
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

337 
__I
 
ut32_t
 
CPUID
;

338 
__IO
 
ut32_t
 
ICSR
;

339 
__IO
 
ut32_t
 
VTOR
;

340 
__IO
 
ut32_t
 
AIRCR
;

341 
__IO
 
ut32_t
 
SCR
;

342 
__IO
 
ut32_t
 
CCR
;

343 
__IO
 
ut8_t
 
SHP
[12];

344 
__IO
 
ut32_t
 
SHCSR
;

345 
__IO
 
ut32_t
 
CFSR
;

346 
__IO
 
ut32_t
 
HFSR
;

347 
__IO
 
ut32_t
 
DFSR
;

348 
__IO
 
ut32_t
 
MMFAR
;

349 
__IO
 
ut32_t
 
BFAR
;

350 
__IO
 
ut32_t
 
AFSR
;

351 
__I
 
ut32_t
 
PFR
[2];

352 
__I
 
ut32_t
 
DFR
;

353 
__I
 
ut32_t
 
ADR
;

354 
__I
 
ut32_t
 
MMFR
[4];

355 
__I
 
ut32_t
 
ISAR
[5];

356 
ut32_t
 
RESERVED0
[5];

357 
__IO
 
ut32_t
 
CPACR
;

358 } 
	tSCB_Ty
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

554 
ut32_t
 
RESERVED0
[1];

555 
__I
 
ut32_t
 
ICTR
;

556 
__IO
 
ut32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos


	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos


	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

592 
__IO
 
ut32_t
 
CTRL
;

593 
__IO
 
ut32_t
 
LOAD
;

594 
__IO
 
ut32_t
 
VAL
;

595 
__I
 
ut32_t
 
CALIB
;

596 } 
	tSysTick_Ty
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

642 
__O
 union

644 
__O
 
ut8_t
 
u8
;

645 
__O
 
ut16_t
 
u16
;

646 
__O
 
ut32_t
 
u32
;

647 } 
PORT
 [32];

648 
ut32_t
 
RESERVED0
[864];

649 
__IO
 
ut32_t
 
TER
;

650 
ut32_t
 
RESERVED1
[15];

651 
__IO
 
ut32_t
 
TPR
;

652 
ut32_t
 
RESERVED2
[15];

653 
__IO
 
ut32_t
 
TCR
;

654 } 
	tITM_Ty
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

664 
	#ITM_TCR_TBusID_Pos
 16

	)

665 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

670 
	#ITM_TCR_TSPs_Pos
 8

	)

671 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos


	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

691 #i(
__MPU_PRESENT
 == 1)

702 
__I
 
ut32_t
 
TYPE
;

703 
__IO
 
ut32_t
 
CTRL
;

704 
__IO
 
ut32_t
 
RNR
;

705 
__IO
 
ut32_t
 
RBAR
;

706 
__IO
 
ut32_t
 
RASR
;

707 
__IO
 
ut32_t
 
RBAR_A1
;

708 
__IO
 
ut32_t
 
RASR_A1
;

709 
__IO
 
ut32_t
 
RBAR_A2
;

710 
__IO
 
ut32_t
 
RASR_A2
;

711 
__IO
 
ut32_t
 
RBAR_A3
;

712 
__IO
 
ut32_t
 
RASR_A3
;

713 } 
	tMPU_Ty
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

766 #i(
__FPU_PRESENT
 == 1)

777 
ut32_t
 
RESERVED0
[1];

778 
__IO
 
ut32_t
 
FPCCR
;

779 
__IO
 
ut32_t
 
FPCAR
;

780 
__IO
 
ut32_t
 
FPDSCR
;

781 
__I
 
ut32_t
 
MVFR0
;

782 
__I
 
ut32_t
 
MVFR1
;

783 } 
	tFPU_Ty
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos


	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

831 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

834 
	#FPU_MVFR0_Sht_ves_Pos
 24

	)

835 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

837 
	#FPU_MVFR0_Sque_ro_Pos
 20

	)

838 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

843 
	#FPU_MVFR0_FP_exp_pg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

846 
	#FPU_MVFR0_Doub_ecisi_Pos
 8

	)

847 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

849 
	#FPU_MVFR0_Sg_ecisi_Pos
 4

	)

850 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

852 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_gis_Pos


	)

856 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos


	)

882 
__IO
 
ut32_t
 
DHCSR
;

883 
__O
 
ut32_t
 
DCRSR
;

884 
__IO
 
ut32_t
 
DCRDR
;

885 
__IO
 
ut32_t
 
DEMCR
;

886 } 
	tCeDebug_Ty
;

889 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

892 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

895 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

898 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

901 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

904 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

907 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

910 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

913 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

916 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

919 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

922 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

926 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

929 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

933 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

936 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

939 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

942 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

945 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

948 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

951 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

954 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

957 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

960 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

963 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

966 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

969 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

980 
	#SCS_BASE
 (0xE000E000UL

	)

981 
	#ITM_BASE
 (0xE0000000UL

	)

982 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

992 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

994 #i(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

996 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

999 #i(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1001 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1039 
ut32_t
 
g_vue
;

1040 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1042 
g_vue
 = 
SCB
->
AIRCR
;

1043 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
g_vue
 = (reg_value |

1045 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriܙyGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
g_vue
;

1058 
__INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1074 
NVIC
->
ISER
[(
ut32_t
)((
t32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1087 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1102 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1141 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1203 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1204 
ut32_t
 
PemPriܙyBs
;

1205 
ut32_t
 
SubPriܙyBs
;

1207 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1212 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1233 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1234 
ut32_t
 
PemPriܙyBs
;

1235 
ut32_t
 
SubPriܙyBs
;

1237 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1241 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1249 
__INLINE
 
NVIC_SyemRet
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #i(
__Vd_SysTickCfig
 == 0)

1281 
__INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1283 i(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vީ
t32_t
 
ITM_RxBufr
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1321 i((
	gCeDebug
->
	gDEMCR
 & 
	gCeDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t

ch
;

1328  (
	gch
);

1341 
__INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1342 
t32_t
 
	gch
 = -1;

1344 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBufr
;

1346 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
t32_t
 
ITM_CheckCh
 () {

1363 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1376 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\30010_io.h

1 #ide
_30010_IO_H_


2 
	#_30010_IO_H_


	)

5 
	~"m32f30x_cf.h
"

6 
	~<dio.h
>

17 
ut_putc
(
ut8_t
 
c
);

18 
ut8_t
 
ut_gc
();

19 
_usb_ut
(
ut32_t
 
baud
);

24 
_i_lcd
();

25 
lcd_sm_by
(
ut8_t
 
da
);

26 
lcd_push_bufr
(
ut8_t
* 
bufr
);

27 
lcd_t
();

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\BLOCK_~1.H

1 #ide
BLOCK_CONTROL_H_INCLUDED


2 
	#BLOCK_CONTROL_H_INCLUDED


	)

4 
	~"30010_io.h
"

5 
	~"ig.h
"

6 
	~"si.h
"

7 
	~"cfig_oje.h
"

8 
	~"rik.h
"

10 
	#BORDERX
 150

	)

11 
	#BORDERY
 60

	)

14 
	sblockpos
 {

15 
	mx1
, 
	my1
, 
	mx2
, 
	my2
, 
	mh
;

18 
t_Block
(
blockpos
 
b_1
);

19 
bd_cڌ
(
bl_t
 *
b
);

20 
block_cڌ
(
bl_t
 *
b
, 
blockpos
 *
block
, 
vbs
 *
v_ma
, 
rik_t
 *
rike
);

21 
_blocks
(
blockpos
 *
block
, 
ut8_t
 
v_cou
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\CONFIG~1.H

1 #ide
CONFIG_PROJECT_H_INCLUDED


2 
	#CONFIG_PROJECT_H_INCLUDED


	)

4 
	~<time.h
>

5 
	~<dlib.h
>

6 
	~"30010_io.h
"

8 
	#BORDERX
 150

	)

9 
	#BORDERY
 60

	)

11 
	svbs
{

12 
ut8_t
 
	m_game
, 
	mmu_cou
, 
	md_ad
, 
	mli_cou
;

13 
ut8_t
 
	mv_cou
, 
	mnob
, 
	mex___joy
;

14 
ut16_t
 
	md_mui
;

15 
ut32_t
 
	msce_cou
;

16 
ut32_t
 
	mhigh_sce
[3];

19 
_v_ma
(
vbs
 *
v_ma
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\CONTRO~1.H

1 #ide
CONTROLLER_H_INCLUDED


2 
	#CONTROLLER_H_INCLUDED


	)

4 
	~"30010_io.h
"

5 
	~"cfig_oje.h
"

7 
_RGB
();

9 
_joyick
();

11 
_PS2joy
();

15 
ut8_t
 
adJoyick
(
vbs
 *
v_ma
);

19 
t_Led
(
ut8_t
 
v
);

21 
t_RGB
(
ut8_t
 
v
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\LUT.h

8 #ide
LUT_H


9 
	#LUT_H


	)

10 
	~"30010_io.h
"

13 
	#SIN_SIZE
 512

	)

15 cڡ sigd 
SIN
[512];

17 
tFix
(
t32_t
 
i
);

18 
t32_t
 
exnd
(t32_
i
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\OUR_TI~1.H

1 #ide
TIMER_H_INCLUDED


2 
	#TIMER_H_INCLUDED


	)

4 
	~"30010_io.h
"

5 
	~"si.h
"

6 
	~"cڌr.h
"

8 
	su_t
{

9 
t16_t
 
	mh
, 
	mm
, 
	ms
, 
	mhs
;

11 vީ
u_t
 
	gt
;

13 
_tim
(
ut16_t
 
iܙy
);

14 
our_time
(
u_t
 *
t
);

15 
TIM2_IRQHdr
();

16 
_wch
();

17 
wch
(
ut8_t
 
js
, ut8_*
ss
, ut8_*
push
);

18 
ut8_t
 
t
();

20 
t8_t
 
g_ag
();

21 
t_ag
(
t8_t
 
v
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\STM32F~1.H

53 #ide
__STM32F30x_H


54 
	#__STM32F30x_H


	)

56 #ifde
__lulus


68 #i!
defed
 (
STM32F30X
)

69 
	#STM32F30X


	)

76 #i!
defed
 (
STM32F30X
)

80 #i!
defed
 (
USE_STDPERIPH_DRIVER
)

96 #i!
defed
 (
HSE_VALUE
)

97 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

104 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

105 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x0500

	)

112 #i!
defed
 (
HSI_STARTUP_TIMEOUT
)

113 
	#HSI_STARTUP_TIMEOUT
 ((
ut16_t
)0x0500

	)

116 #i!
defed
 (
HSI_VALUE
)

117 
	#HSI_VALUE
 ((
ut32_t
)8000000)

	)

119 
The
 

 
vue
 
may
 
vy
 
ddg
 

 
the
 
vtis


120 

 
vޏge
 
d
 
mtu
. */

121 #i!
defed
 (
LSI_VALUE
)

122 
	#LSI_VALUE
 ((
ut32_t
)40000)

	)

124 
The
 

 
vue
 
may
 
vy
 
ddg
 

 
the
 
vtis


125 

 
vޏge
 
d
 
mtu
. */

126 #i!
defed
 (
LSE_VALUE
)

127 
	#LSE_VALUE
 ((
ut32_t
)32768

	)

134 
	#__STM32F30X_STDPERIPH_VERSION_MAIN
 (0x01

	)

135 
	#__STM32F30X_STDPERIPH_VERSION_SUB1
 (0x00

	)

136 
	#__STM32F30X_STDPERIPH_VERSION_SUB2
 (0x00

	)

137 
	#__STM32F30X_STDPERIPH_VERSION_RC
 (0x00

	)

138 
	#__STM32F30X_STDPERIPH_VERSION
 ( (
__STM32F30X_STDPERIPH_VERSION_MAIN
 << 24)\

139 |(
__STM32F30X_STDPERIPH_VERSION_SUB1
 << 16)\

140 |(
__STM32F30X_STDPERIPH_VERSION_SUB2
 << 8)\

141 |(
__STM32F30X_STDPERIPH_VERSION_RC
))

	)

154 
	#__CM4_REV
 0x0001

	)

155 
	#__MPU_PRESENT
 1

	)

156 
	#__NVIC_PRIO_BITS
 4

	)

157 
	#__Vd_SysTickCfig
 0

	)

158 
	#__FPU_PRESENT
 1

	)

165 
	eIRQn


168 
NMaskabI_IRQn
 = -14,

169 
MemyMagemt_IRQn
 = -12,

170 
BusFau_IRQn
 = -11,

171 
UgeFau_IRQn
 = -10,

172 
SVCl_IRQn
 = -5,

173 
DebugMڙ_IRQn
 = -4,

174 
PdSV_IRQn
 = -2,

175 
SysTick_IRQn
 = -1,

177 
WWDG_IRQn
 = 0,

178 
PVD_IRQn
 = 1,

179 
TAMPER_STAMP_IRQn
 = 2,

180 
RTC_WKUP_IRQn
 = 3,

181 
FLASH_IRQn
 = 4,

182 
RCC_IRQn
 = 5,

183 
EXTI0_IRQn
 = 6,

184 
EXTI1_IRQn
 = 7,

185 
EXTI2_TS_IRQn
 = 8,

186 
EXTI3_IRQn
 = 9,

187 
EXTI4_IRQn
 = 10,

188 
DMA1_Chl1_IRQn
 = 11,

189 
DMA1_Chl2_IRQn
 = 12,

190 
DMA1_Chl3_IRQn
 = 13,

191 
DMA1_Chl4_IRQn
 = 14,

192 
DMA1_Chl5_IRQn
 = 15,

193 
DMA1_Chl6_IRQn
 = 16,

194 
DMA1_Chl7_IRQn
 = 17,

195 
ADC1_2_IRQn
 = 18,

196 
USB_HP_CAN1_TX_IRQn
 = 19,

197 
USB_LP_CAN1_RX0_IRQn
 = 20,

198 
CAN1_RX1_IRQn
 = 21,

199 
CAN1_SCE_IRQn
 = 22,

200 
EXTI9_5_IRQn
 = 23,

201 
TIM1_BRK_TIM15_IRQn
 = 24,

202 
TIM1_UP_TIM16_IRQn
 = 25,

203 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

204 
TIM1_CC_IRQn
 = 27,

205 
TIM2_IRQn
 = 28,

206 
TIM3_IRQn
 = 29,

207 
TIM4_IRQn
 = 30,

208 
I2C1_EV_IRQn
 = 31,

209 
I2C1_ER_IRQn
 = 32,

210 
I2C2_EV_IRQn
 = 33,

211 
I2C2_ER_IRQn
 = 34,

212 
SPI1_IRQn
 = 35,

213 
SPI2_IRQn
 = 36,

214 
USART1_IRQn
 = 37,

215 
USART2_IRQn
 = 38,

216 
USART3_IRQn
 = 39,

217 
EXTI15_10_IRQn
 = 40,

218 
RTC_Arm_IRQn
 = 41,

219 
USBWakeUp_IRQn
 = 42,

220 
TIM8_BRK_IRQn
 = 43,

221 
TIM8_UP_IRQn
 = 44,

222 
TIM8_TRG_COM_IRQn
 = 45,

223 
TIM8_CC_IRQn
 = 46,

224 
ADC3_IRQn
 = 47,

225 
SPI3_IRQn
 = 51,

226 
UART4_IRQn
 = 52,

227 
UART5_IRQn
 = 53,

228 
TIM6_DAC_IRQn
 = 54,

229 
TIM7_IRQn
 = 55,

230 
DMA2_Chl1_IRQn
 = 56,

231 
DMA2_Chl2_IRQn
 = 57,

232 
DMA2_Chl3_IRQn
 = 58,

233 
DMA2_Chl4_IRQn
 = 59,

234 
DMA2_Chl5_IRQn
 = 60,

235 
ADC4_IRQn
 = 61,

236 
COMP1_2_3_IRQn
 = 64,

237 
COMP4_5_6_IRQn
 = 65,

238 
COMP7_IRQn
 = 66,

239 
USB_HP_IRQn
 = 74,

240 
USB_LP_IRQn
 = 75,

241 
USBWakeUp_RMP_IRQn
 = 76,

242 
FPU_IRQn
 = 81

243 } 
	tIRQn_Ty
;

249 
	~"ce_cm4.h
"

250 
	~"syem_m32f30x.h
"

251 
	~<dt.h
>

257 
t32_t
 
	ts32
;

258 
t16_t
 
	ts16
;

259 
t8_t
 
	ts8
;

261 cڡ 
	tt32_t
 
	tsc32
;

262 cڡ 
	tt16_t
 
	tsc16
;

263 cڡ 
	tt8_t
 
	tsc8
;

265 
__IO
 
	tt32_t
 
	tvs32
;

266 
__IO
 
	tt16_t
 
	tvs16
;

267 
__IO
 
	tt8_t
 
	tvs8
;

269 
__I
 
	tt32_t
 
	tvsc32
;

270 
__I
 
	tt16_t
 
	tvsc16
;

271 
__I
 
	tt8_t
 
	tvsc8
;

273 
ut32_t
 
	tu32
;

274 
ut16_t
 
	tu16
;

275 
ut8_t
 
	tu8
;

277 cڡ 
	tut32_t
 
	tuc32
;

278 cڡ 
	tut16_t
 
	tuc16
;

279 cڡ 
	tut8_t
 
	tuc8
;

281 
__IO
 
	tut32_t
 
	tvu32
;

282 
__IO
 
	tut16_t
 
	tvu16
;

283 
__IO
 
	tut8_t
 
	tvu8
;

285 
__I
 
	tut32_t
 
	tvuc32
;

286 
__I
 
	tut16_t
 
	tvuc16
;

287 
__I
 
	tut8_t
 
	tvuc8
;

289 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

291 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

292 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

294 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

310 
__IO
 
ut32_t
 
ISR
;

311 
__IO
 
ut32_t
 
IER
;

312 
__IO
 
ut32_t
 
CR
;

313 
__IO
 
ut32_t
 
CFGR
;

314 
ut32_t
 
RESERVED0
;

315 
__IO
 
ut32_t
 
SMPR1
;

316 
__IO
 
ut32_t
 
SMPR2
;

317 
ut32_t
 
RESERVED1
;

318 
__IO
 
ut32_t
 
TR1
;

319 
__IO
 
ut32_t
 
TR2
;

320 
__IO
 
ut32_t
 
TR3
;

321 
ut32_t
 
RESERVED2
;

322 
__IO
 
ut32_t
 
SQR1
;

323 
__IO
 
ut32_t
 
SQR2
;

324 
__IO
 
ut32_t
 
SQR3
;

325 
__IO
 
ut32_t
 
SQR4
;

326 
__IO
 
ut32_t
 
DR
;

327 
ut32_t
 
RESERVED3
;

328 
ut32_t
 
RESERVED4
;

329 
__IO
 
ut32_t
 
JSQR
;

330 
ut32_t
 
RESERVED5
[4];

331 
__IO
 
ut32_t
 
OFR1
;

332 
__IO
 
ut32_t
 
OFR2
;

333 
__IO
 
ut32_t
 
OFR3
;

334 
__IO
 
ut32_t
 
OFR4
;

335 
ut32_t
 
RESERVED6
[4];

336 
__IO
 
ut32_t
 
JDR1
;

337 
__IO
 
ut32_t
 
JDR2
;

338 
__IO
 
ut32_t
 
JDR3
;

339 
__IO
 
ut32_t
 
JDR4
;

340 
ut32_t
 
RESERVED7
[4];

341 
__IO
 
ut32_t
 
AWD2CR
;

342 
__IO
 
ut32_t
 
AWD3CR
;

343 
ut32_t
 
RESERVED8
;

344 
ut32_t
 
RESERVED9
;

345 
__IO
 
ut32_t
 
DIFSEL
;

346 
__IO
 
ut32_t
 
CALFACT
;

348 } 
	tADC_TyDef
;

352 
__IO
 
ut32_t
 
CSR
;

353 
ut32_t
 
RESERVED
;

354 
__IO
 
ut32_t
 
CCR
;

355 
__IO
 
ut32_t
 
CDR
;

357 } 
	tADC_Comm_TyDef
;

365 
__IO
 
ut32_t
 
TIR
;

366 
__IO
 
ut32_t
 
TDTR
;

367 
__IO
 
ut32_t
 
TDLR
;

368 
__IO
 
ut32_t
 
TDHR
;

369 } 
	tCAN_TxMaBox_TyDef
;

376 
__IO
 
ut32_t
 
RIR
;

377 
__IO
 
ut32_t
 
RDTR
;

378 
__IO
 
ut32_t
 
RDLR
;

379 
__IO
 
ut32_t
 
RDHR
;

380 } 
	tCAN_FIFOMaBox_TyDef
;

387 
__IO
 
ut32_t
 
FR1
;

388 
__IO
 
ut32_t
 
FR2
;

389 } 
	tCAN_FrRegi_TyDef
;

396 
__IO
 
ut32_t
 
MCR
;

397 
__IO
 
ut32_t
 
MSR
;

398 
__IO
 
ut32_t
 
TSR
;

399 
__IO
 
ut32_t
 
RF0R
;

400 
__IO
 
ut32_t
 
RF1R
;

401 
__IO
 
ut32_t
 
IER
;

402 
__IO
 
ut32_t
 
ESR
;

403 
__IO
 
ut32_t
 
BTR
;

404 
ut32_t
 
RESERVED0
[88];

405 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

406 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

407 
ut32_t
 
RESERVED1
[12];

408 
__IO
 
ut32_t
 
FMR
;

409 
__IO
 
ut32_t
 
FM1R
;

410 
ut32_t
 
RESERVED2
;

411 
__IO
 
ut32_t
 
FS1R
;

412 
ut32_t
 
RESERVED3
;

413 
__IO
 
ut32_t
 
FFA1R
;

414 
ut32_t
 
RESERVED4
;

415 
__IO
 
ut32_t
 
FA1R
;

416 
ut32_t
 
RESERVED5
[8];

417 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

418 } 
	tCAN_TyDef
;

427 
__IO
 
ut32_t
 
CSR
;

428 } 
	tCOMP_TyDef
;

436 
__IO
 
ut32_t
 
DR
;

437 
__IO
 
ut8_t
 
IDR
;

438 
ut8_t
 
RESERVED0
;

439 
ut16_t
 
RESERVED1
;

440 
__IO
 
ut32_t
 
CR
;

441 
ut32_t
 
RESERVED2
;

442 
__IO
 
ut32_t
 
INIT
;

443 
__IO
 
ut32_t
 
POL
;

444 } 
	tCRC_TyDef
;

452 
__IO
 
ut32_t
 
CR
;

453 
__IO
 
ut32_t
 
SWTRIGR
;

454 
__IO
 
ut32_t
 
DHR12R1
;

455 
__IO
 
ut32_t
 
DHR12L1
;

456 
__IO
 
ut32_t
 
DHR8R1
;

457 
__IO
 
ut32_t
 
DHR12R2
;

458 
__IO
 
ut32_t
 
DHR12L2
;

459 
__IO
 
ut32_t
 
DHR8R2
;

460 
__IO
 
ut32_t
 
DHR12RD
;

461 
__IO
 
ut32_t
 
DHR12LD
;

462 
__IO
 
ut32_t
 
DHR8RD
;

463 
__IO
 
ut32_t
 
DOR1
;

464 
__IO
 
ut32_t
 
DOR2
;

465 
__IO
 
ut32_t
 
SR
;

466 } 
	tDAC_TyDef
;

474 
__IO
 
ut32_t
 
IDCODE
;

475 
__IO
 
ut32_t
 
CR
;

476 
__IO
 
ut32_t
 
APB1FZ
;

477 
__IO
 
ut32_t
 
APB2FZ
;

478 }
	tDBGMCU_TyDef
;

486 
__IO
 
ut32_t
 
CCR
;

487 
__IO
 
ut32_t
 
CNDTR
;

488 
__IO
 
ut32_t
 
CPAR
;

489 
__IO
 
ut32_t
 
CMAR
;

490 } 
	tDMA_Chl_TyDef
;

494 
__IO
 
ut32_t
 
ISR
;

495 
__IO
 
ut32_t
 
IFCR
;

496 } 
	tDMA_TyDef
;

504 
__IO
 
ut32_t
 
IMR
;

505 
__IO
 
ut32_t
 
EMR
;

506 
__IO
 
ut32_t
 
RTSR
;

507 
__IO
 
ut32_t
 
FTSR
;

508 
__IO
 
ut32_t
 
SWIER
;

509 
__IO
 
ut32_t
 
PR
;

510 
ut32_t
 
RESERVED1
;

511 
ut32_t
 
RESERVED2
;

512 
__IO
 
ut32_t
 
IMR2
;

513 
__IO
 
ut32_t
 
EMR2
;

514 
__IO
 
ut32_t
 
RTSR2
;

515 
__IO
 
ut32_t
 
FTSR2
;

516 
__IO
 
ut32_t
 
SWIER2
;

517 
__IO
 
ut32_t
 
PR2
;

518 }
	tEXTI_TyDef
;

526 
__IO
 
ut32_t
 
ACR
;

527 
__IO
 
ut32_t
 
KEYR
;

528 
__IO
 
ut32_t
 
OPTKEYR
;

529 
__IO
 
ut32_t
 
SR
;

530 
__IO
 
ut32_t
 
CR
;

531 
__IO
 
ut32_t
 
AR
;

532 
ut32_t
 
RESERVED
;

533 
__IO
 
ut32_t
 
OBR
;

534 
__IO
 
ut32_t
 
WRPR
;

536 } 
	tFLASH_TyDef
;

543 
__IO
 
ut16_t
 
RDP
;

544 
__IO
 
ut16_t
 
USER
;

545 
ut16_t
 
RESERVED0
;

546 
ut16_t
 
RESERVED1
;

547 
__IO
 
ut16_t
 
WRP0
;

548 
__IO
 
ut16_t
 
WRP1
;

549 
__IO
 
ut16_t
 
WRP2
;

550 
__IO
 
ut16_t
 
WRP3
;

551 } 
	tOB_TyDef
;

559 
__IO
 
ut32_t
 
MODER
;

560 
__IO
 
ut16_t
 
OTYPER
;

561 
ut16_t
 
RESERVED0
;

562 
__IO
 
ut32_t
 
OSPEEDR
;

563 
__IO
 
ut32_t
 
PUPDR
;

564 
__IO
 
ut16_t
 
IDR
;

565 
ut16_t
 
RESERVED1
;

566 
__IO
 
ut16_t
 
ODR
;

567 
ut16_t
 
RESERVED2
;

568 
__IO
 
ut32_t
 
BSRR
;

569 
__IO
 
ut32_t
 
LCKR
;

570 
__IO
 
ut32_t
 
AFR
[2];

571 
__IO
 
ut16_t
 
BRR
;

572 
ut16_t
 
RESERVED3
;

573 }
	tGPIO_TyDef
;

581 
__IO
 
ut32_t
 
CSR
;

582 } 
	tOPAMP_TyDef
;

591 
__IO
 
ut32_t
 
CFGR1
;

592 
__IO
 
ut32_t
 
RCR
;

593 
__IO
 
ut32_t
 
EXTICR
[4];

594 
__IO
 
ut32_t
 
CFGR2
;

595 } 
	tSYSCFG_TyDef
;

603 
__IO
 
ut32_t
 
CR1
;

604 
__IO
 
ut32_t
 
CR2
;

605 
__IO
 
ut32_t
 
OAR1
;

606 
__IO
 
ut32_t
 
OAR2
;

607 
__IO
 
ut32_t
 
TIMINGR
;

608 
__IO
 
ut32_t
 
TIMEOUTR
;

609 
__IO
 
ut32_t
 
ISR
;

610 
__IO
 
ut32_t
 
ICR
;

611 
__IO
 
ut32_t
 
PECR
;

612 
__IO
 
ut32_t
 
RXDR
;

613 
__IO
 
ut32_t
 
TXDR
;

614 }
	tI2C_TyDef
;

622 
__IO
 
ut32_t
 
KR
;

623 
__IO
 
ut32_t
 
PR
;

624 
__IO
 
ut32_t
 
RLR
;

625 
__IO
 
ut32_t
 
SR
;

626 
__IO
 
ut32_t
 
WINR
;

627 } 
	tIWDG_TyDef
;

635 
__IO
 
ut32_t
 
CR
;

636 
__IO
 
ut32_t
 
CSR
;

637 } 
	tPWR_TyDef
;

644 
__IO
 
ut32_t
 
CR
;

645 
__IO
 
ut32_t
 
CFGR
;

646 
__IO
 
ut32_t
 
CIR
;

647 
__IO
 
ut32_t
 
APB2RSTR
;

648 
__IO
 
ut32_t
 
APB1RSTR
;

649 
__IO
 
ut32_t
 
AHBENR
;

650 
__IO
 
ut32_t
 
APB2ENR
;

651 
__IO
 
ut32_t
 
APB1ENR
;

652 
__IO
 
ut32_t
 
BDCR
;

653 
__IO
 
ut32_t
 
CSR
;

654 
__IO
 
ut32_t
 
AHBRSTR
;

655 
__IO
 
ut32_t
 
CFGR2
;

656 
__IO
 
ut32_t
 
CFGR3
;

657 } 
	tRCC_TyDef
;

665 
__IO
 
ut32_t
 
TR
;

666 
__IO
 
ut32_t
 
DR
;

667 
__IO
 
ut32_t
 
CR
;

668 
__IO
 
ut32_t
 
ISR
;

669 
__IO
 
ut32_t
 
PRER
;

670 
__IO
 
ut32_t
 
WUTR
;

671 
ut32_t
 
RESERVED0
;

672 
__IO
 
ut32_t
 
ALRMAR
;

673 
__IO
 
ut32_t
 
ALRMBR
;

674 
__IO
 
ut32_t
 
WPR
;

675 
__IO
 
ut32_t
 
SSR
;

676 
__IO
 
ut32_t
 
SHIFTR
;

677 
__IO
 
ut32_t
 
TSTR
;

678 
__IO
 
ut32_t
 
TSDR
;

679 
__IO
 
ut32_t
 
TSSSR
;

680 
__IO
 
ut32_t
 
CALR
;

681 
__IO
 
ut32_t
 
TAFCR
;

682 
__IO
 
ut32_t
 
ALRMASSR
;

683 
__IO
 
ut32_t
 
ALRMBSSR
;

684 
ut32_t
 
RESERVED7
;

685 
__IO
 
ut32_t
 
BKP0R
;

686 
__IO
 
ut32_t
 
BKP1R
;

687 
__IO
 
ut32_t
 
BKP2R
;

688 
__IO
 
ut32_t
 
BKP3R
;

689 
__IO
 
ut32_t
 
BKP4R
;

690 
__IO
 
ut32_t
 
BKP5R
;

691 
__IO
 
ut32_t
 
BKP6R
;

692 
__IO
 
ut32_t
 
BKP7R
;

693 
__IO
 
ut32_t
 
BKP8R
;

694 
__IO
 
ut32_t
 
BKP9R
;

695 
__IO
 
ut32_t
 
BKP10R
;

696 
__IO
 
ut32_t
 
BKP11R
;

697 
__IO
 
ut32_t
 
BKP12R
;

698 
__IO
 
ut32_t
 
BKP13R
;

699 
__IO
 
ut32_t
 
BKP14R
;

700 
__IO
 
ut32_t
 
BKP15R
;

701 } 
	tRTC_TyDef
;

710 
__IO
 
ut16_t
 
CR1
;

711 
ut16_t
 
RESERVED0
;

712 
__IO
 
ut16_t
 
CR2
;

713 
ut16_t
 
RESERVED1
;

714 
__IO
 
ut16_t
 
SR
;

715 
ut16_t
 
RESERVED2
;

716 
__IO
 
ut16_t
 
DR
;

717 
ut16_t
 
RESERVED3
;

718 
__IO
 
ut16_t
 
CRCPR
;

719 
ut16_t
 
RESERVED4
;

720 
__IO
 
ut16_t
 
RXCRCR
;

721 
ut16_t
 
RESERVED5
;

722 
__IO
 
ut16_t
 
TXCRCR
;

723 
ut16_t
 
RESERVED6
;

724 
__IO
 
ut16_t
 
I2SCFGR
;

725 
ut16_t
 
RESERVED7
;

726 
__IO
 
ut16_t
 
I2SPR
;

727 
ut16_t
 
RESERVED8
;

728 } 
	tSPI_TyDef
;

735 
__IO
 
ut16_t
 
CR1
;

736 
ut16_t
 
RESERVED0
;

737 
__IO
 
ut32_t
 
CR2
;

738 
__IO
 
ut32_t
 
SMCR
;

739 
__IO
 
ut32_t
 
DIER
;

740 
__IO
 
ut32_t
 
SR
;

741 
__IO
 
ut32_t
 
EGR
;

742 
__IO
 
ut32_t
 
CCMR1
;

743 
__IO
 
ut32_t
 
CCMR2
;

744 
__IO
 
ut32_t
 
CCER
;

745 
__IO
 
ut32_t
 
CNT
;

746 
__IO
 
ut16_t
 
PSC
;

747 
ut16_t
 
RESERVED9
;

748 
__IO
 
ut32_t
 
ARR
;

749 
__IO
 
ut16_t
 
RCR
;

750 
ut16_t
 
RESERVED10
;

751 
__IO
 
ut32_t
 
CCR1
;

752 
__IO
 
ut32_t
 
CCR2
;

753 
__IO
 
ut32_t
 
CCR3
;

754 
__IO
 
ut32_t
 
CCR4
;

755 
__IO
 
ut32_t
 
BDTR
;

756 
__IO
 
ut16_t
 
DCR
;

757 
ut16_t
 
RESERVED12
;

758 
__IO
 
ut16_t
 
DMAR
;

759 
ut16_t
 
RESERVED13
;

760 
__IO
 
ut16_t
 
OR
;

761 
__IO
 
ut32_t
 
CCMR3
;

762 
__IO
 
ut32_t
 
CCR5
;

763 
__IO
 
ut32_t
 
CCR6
;

764 } 
	tTIM_TyDef
;

772 
__IO
 
ut32_t
 
CR
;

773 
__IO
 
ut32_t
 
IER
;

774 
__IO
 
ut32_t
 
ICR
;

775 
__IO
 
ut32_t
 
ISR
;

776 
__IO
 
ut32_t
 
IOHCR
;

777 
ut32_t
 
RESERVED1
;

778 
__IO
 
ut32_t
 
IOASCR
;

779 
ut32_t
 
RESERVED2
;

780 
__IO
 
ut32_t
 
IOSCR
;

781 
ut32_t
 
RESERVED3
;

782 
__IO
 
ut32_t
 
IOCCR
;

783 
ut32_t
 
RESERVED4
;

784 
__IO
 
ut32_t
 
IOGCSR
;

785 
__IO
 
ut32_t
 
IOGXCR
[8];

786 } 
	tTSC_TyDef
;

794 
__IO
 
ut32_t
 
CR1
;

795 
__IO
 
ut32_t
 
CR2
;

796 
__IO
 
ut32_t
 
CR3
;

797 
__IO
 
ut16_t
 
BRR
;

798 
ut16_t
 
RESERVED1
;

799 
__IO
 
ut16_t
 
GTPR
;

800 
ut16_t
 
RESERVED2
;

801 
__IO
 
ut32_t
 
RTOR
;

802 
__IO
 
ut16_t
 
RQR
;

803 
ut16_t
 
RESERVED3
;

804 
__IO
 
ut32_t
 
ISR
;

805 
__IO
 
ut32_t
 
ICR
;

806 
__IO
 
ut16_t
 
RDR
;

807 
ut16_t
 
RESERVED4
;

808 
__IO
 
ut16_t
 
TDR
;

809 
ut16_t
 
RESERVED5
;

810 } 
	tUSART_TyDef
;

817 
__IO
 
ut32_t
 
CR
;

818 
__IO
 
ut32_t
 
CFR
;

819 
__IO
 
ut32_t
 
SR
;

820 } 
	tWWDG_TyDef
;

827 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

828 
	#SRAM_BASE
 ((
ut32_t
)0x20000000

	)

829 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

831 
	#SRAM_BB_BASE
 ((
ut32_t
)0x22000000

	)

832 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

836 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

837 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

838 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

839 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x08000000)

	)

840 
	#AHB3PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

843 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x00000000)

	)

844 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x00000400)

	)

845 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x00000800)

	)

846 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x00001000)

	)

847 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x00001400)

	)

848 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x00002800)

	)

849 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x00002C00)

	)

850 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x00003000)

	)

851 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x00003400)

	)

852 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x00003800)

	)

853 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x00003C00)

	)

854 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x00004000)

	)

855 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x00004400)

	)

856 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x00004800)

	)

857 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x00004C00)

	)

858 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x00005000)

	)

859 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x00005400)

	)

860 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x00005800)

	)

861 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x00006400)

	)

862 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x00007000)

	)

863 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x00007400)

	)

866 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x00000000)

	)

867 
	#COMP_BASE
 (
APB2PERIPH_BASE
 + 0x0000001C)

	)

868 
	#COMP1_BASE
 (
APB2PERIPH_BASE
 + 0x0000001C)

	)

869 
	#COMP2_BASE
 (
APB2PERIPH_BASE
 + 0x00000020)

	)

870 
	#COMP3_BASE
 (
APB2PERIPH_BASE
 + 0x00000024)

	)

871 
	#COMP4_BASE
 (
APB2PERIPH_BASE
 + 0x00000028)

	)

872 
	#COMP5_BASE
 (
APB2PERIPH_BASE
 + 0x0000002C)

	)

873 
	#COMP6_BASE
 (
APB2PERIPH_BASE
 + 0x00000030)

	)

874 
	#COMP7_BASE
 (
APB2PERIPH_BASE
 + 0x00000034)

	)

875 
	#OPAMP_BASE
 (
APB2PERIPH_BASE
 + 0x00000038)

	)

876 
	#OPAMP1_BASE
 (
APB2PERIPH_BASE
 + 0x00000038)

	)

877 
	#OPAMP2_BASE
 (
APB2PERIPH_BASE
 + 0x0000003C)

	)

878 
	#OPAMP3_BASE
 (
APB2PERIPH_BASE
 + 0x00000040)

	)

879 
	#OPAMP4_BASE
 (
APB2PERIPH_BASE
 + 0x00000044)

	)

880 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x00000400)

	)

881 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x00002C00)

	)

882 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x00003000)

	)

883 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x00003400)

	)

884 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x00003800)

	)

885 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x00004000)

	)

886 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x00004400)

	)

887 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x00004800)

	)

890 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x00000000)

	)

891 
	#DMA1_Chl1_BASE
 (
AHB1PERIPH_BASE
 + 0x00000008)

	)

892 
	#DMA1_Chl2_BASE
 (
AHB1PERIPH_BASE
 + 0x0000001C)

	)

893 
	#DMA1_Chl3_BASE
 (
AHB1PERIPH_BASE
 + 0x00000030)

	)

894 
	#DMA1_Chl4_BASE
 (
AHB1PERIPH_BASE
 + 0x00000044)

	)

895 
	#DMA1_Chl5_BASE
 (
AHB1PERIPH_BASE
 + 0x00000058)

	)

896 
	#DMA1_Chl6_BASE
 (
AHB1PERIPH_BASE
 + 0x0000006C)

	)

897 
	#DMA1_Chl7_BASE
 (
AHB1PERIPH_BASE
 + 0x00000080)

	)

898 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x00000400)

	)

899 
	#DMA2_Chl1_BASE
 (
AHB1PERIPH_BASE
 + 0x00000408)

	)

900 
	#DMA2_Chl2_BASE
 (
AHB1PERIPH_BASE
 + 0x0000041C)

	)

901 
	#DMA2_Chl3_BASE
 (
AHB1PERIPH_BASE
 + 0x00000430)

	)

902 
	#DMA2_Chl4_BASE
 (
AHB1PERIPH_BASE
 + 0x00000444)

	)

903 
	#DMA2_Chl5_BASE
 (
AHB1PERIPH_BASE
 + 0x00000458)

	)

904 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x00001000)

	)

905 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x00002000

	)

906 
	#OB_BASE
 ((
ut32_t
)0x1FFFF800

	)

907 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x00003000)

	)

908 
	#TSC_BASE
 (
AHB1PERIPH_BASE
 + 0x00004000)

	)

911 
	#GPIOA_BASE
 (
AHB2PERIPH_BASE
 + 0x0000)

	)

912 
	#GPIOB_BASE
 (
AHB2PERIPH_BASE
 + 0x0400)

	)

913 
	#GPIOC_BASE
 (
AHB2PERIPH_BASE
 + 0x0800)

	)

914 
	#GPIOD_BASE
 (
AHB2PERIPH_BASE
 + 0x0C00)

	)

915 
	#GPIOE_BASE
 (
AHB2PERIPH_BASE
 + 0x1000)

	)

916 
	#GPIOF_BASE
 (
AHB2PERIPH_BASE
 + 0x1400)

	)

919 
	#ADC1_BASE
 (
AHB3PERIPH_BASE
 + 0x0000)

	)

920 
	#ADC2_BASE
 (
AHB3PERIPH_BASE
 + 0x0100)

	)

921 
	#ADC1_2_BASE
 (
AHB3PERIPH_BASE
 + 0x0300)

	)

922 
	#ADC3_BASE
 (
AHB3PERIPH_BASE
 + 0x0400)

	)

923 
	#ADC4_BASE
 (
AHB3PERIPH_BASE
 + 0x0500)

	)

924 
	#ADC3_4_BASE
 (
AHB3PERIPH_BASE
 + 0x0700)

	)

926 
	#DBGMCU_BASE
 ((
ut32_t
)0xE0042000

	)

934 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

935 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

936 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

937 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

938 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

939 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

940 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

941 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

942 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

943 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

944 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

945 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

946 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

947 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

948 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

949 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

950 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

951 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

952 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

953 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

954 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

955 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

956 
	#COMP
 ((
COMP_TyDef
 *
COMP_BASE
)

	)

957 
	#COMP1
 ((
COMP_TyDef
 *
COMP1_BASE
)

	)

958 
	#COMP2
 ((
COMP_TyDef
 *
COMP2_BASE
)

	)

959 
	#COMP3
 ((
COMP_TyDef
 *
COMP3_BASE
)

	)

960 
	#COMP4
 ((
COMP_TyDef
 *
COMP4_BASE
)

	)

961 
	#COMP5
 ((
COMP_TyDef
 *
COMP5_BASE
)

	)

962 
	#COMP6
 ((
COMP_TyDef
 *
COMP6_BASE
)

	)

963 
	#COMP7
 ((
COMP_TyDef
 *
COMP7_BASE
)

	)

964 
	#OPAMP
 ((
OPAMP_TyDef
 *
OPAMP_BASE
)

	)

965 
	#OPAMP1
 ((
OPAMP_TyDef
 *
OPAMP1_BASE
)

	)

966 
	#OPAMP2
 ((
OPAMP_TyDef
 *
OPAMP2_BASE
)

	)

967 
	#OPAMP3
 ((
OPAMP_TyDef
 *
OPAMP3_BASE
)

	)

968 
	#OPAMP4
 ((
OPAMP_TyDef
 *
OPAMP4_BASE
)

	)

969 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

970 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

971 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

972 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

973 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

974 
	#TIM15
 ((
TIM_TyDef
 *
TIM15_BASE
)

	)

975 
	#TIM16
 ((
TIM_TyDef
 *
TIM16_BASE
)

	)

976 
	#TIM17
 ((
TIM_TyDef
 *
TIM17_BASE
)

	)

977 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

978 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

979 
	#DMA1_Chl1
 ((
DMA_Chl_TyDef
 *
DMA1_Chl1_BASE
)

	)

980 
	#DMA1_Chl2
 ((
DMA_Chl_TyDef
 *
DMA1_Chl2_BASE
)

	)

981 
	#DMA1_Chl3
 ((
DMA_Chl_TyDef
 *
DMA1_Chl3_BASE
)

	)

982 
	#DMA1_Chl4
 ((
DMA_Chl_TyDef
 *
DMA1_Chl4_BASE
)

	)

983 
	#DMA1_Chl5
 ((
DMA_Chl_TyDef
 *
DMA1_Chl5_BASE
)

	)

984 
	#DMA1_Chl6
 ((
DMA_Chl_TyDef
 *
DMA1_Chl6_BASE
)

	)

985 
	#DMA1_Chl7
 ((
DMA_Chl_TyDef
 *
DMA1_Chl7_BASE
)

	)

986 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

987 
	#DMA2_Chl1
 ((
DMA_Chl_TyDef
 *
DMA2_Chl1_BASE
)

	)

988 
	#DMA2_Chl2
 ((
DMA_Chl_TyDef
 *
DMA2_Chl2_BASE
)

	)

989 
	#DMA2_Chl3
 ((
DMA_Chl_TyDef
 *
DMA2_Chl3_BASE
)

	)

990 
	#DMA2_Chl4
 ((
DMA_Chl_TyDef
 *
DMA2_Chl4_BASE
)

	)

991 
	#DMA2_Chl5
 ((
DMA_Chl_TyDef
 *
DMA2_Chl5_BASE
)

	)

992 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

993 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

994 
	#OB
 ((
OB_TyDef
 *
OB_BASE
)

	)

995 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

996 
	#TSC
 ((
TSC_TyDef
 *
TSC_BASE
)

	)

997 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

998 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

999 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

1000 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

1001 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

1002 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1003 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

1004 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

1005 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

1006 
	#ADC4
 ((
ADC_TyDef
 *
ADC4_BASE
)

	)

1007 
	#ADC1_2
 ((
ADC_Comm_TyDef
 *
ADC1_2_BASE
)

	)

1008 
	#ADC3_4
 ((
ADC_Comm_TyDef
 *
ADC3_4_BASE
)

	)

1031 
	#ADC_ISR_ADRD
 ((
ut32_t
)0x00000001

	)

1032 
	#ADC_ISR_EOSMP
 ((
ut32_t
)0x00000002

	)

1033 
	#ADC_ISR_EOC
 ((
ut32_t
)0x00000004

	)

1034 
	#ADC_ISR_EOS
 ((
ut32_t
)0x00000008

	)

1035 
	#ADC_ISR_OVR
 ((
ut32_t
)0x00000010

	)

1036 
	#ADC_ISR_JEOC
 ((
ut32_t
)0x00000020

	)

1037 
	#ADC_ISR_JEOS
 ((
ut32_t
)0x00000040

	)

1038 
	#ADC_ISR_AWD1
 ((
ut32_t
)0x00000080

	)

1039 
	#ADC_ISR_AWD2
 ((
ut32_t
)0x00000100

	)

1040 
	#ADC_ISR_AWD3
 ((
ut32_t
)0x00000200

	)

1041 
	#ADC_ISR_JQOVF
 ((
ut32_t
)0x00000400

	)

1044 
	#ADC_IER_RDY
 ((
ut32_t
)0x00000001

	)

1045 
	#ADC_IER_EOSMP
 ((
ut32_t
)0x00000002

	)

1046 
	#ADC_IER_EOC
 ((
ut32_t
)0x00000004

	)

1047 
	#ADC_IER_EOS
 ((
ut32_t
)0x00000008

	)

1048 
	#ADC_IER_OVR
 ((
ut32_t
)0x00000010

	)

1049 
	#ADC_IER_JEOC
 ((
ut32_t
)0x00000020

	)

1050 
	#ADC_IER_JEOS
 ((
ut32_t
)0x00000040

	)

1051 
	#ADC_IER_AWD1
 ((
ut32_t
)0x00000080

	)

1052 
	#ADC_IER_AWD2
 ((
ut32_t
)0x00000100

	)

1053 
	#ADC_IER_AWD3
 ((
ut32_t
)0x00000200

	)

1054 
	#ADC_IER_JQOVF
 ((
ut32_t
)0x00000400

	)

1057 
	#ADC_CR_ADEN
 ((
ut32_t
)0x00000001

	)

1058 
	#ADC_CR_ADDIS
 ((
ut32_t
)0x00000002

	)

1059 
	#ADC_CR_ADSTART
 ((
ut32_t
)0x00000004

	)

1060 
	#ADC_CR_JADSTART
 ((
ut32_t
)0x00000008

	)

1061 
	#ADC_CR_ADSTP
 ((
ut32_t
)0x00000010

	)

1062 
	#ADC_CR_JADSTP
 ((
ut32_t
)0x00000020

	)

1063 
	#ADC_CR_ADVREGEN
 ((
ut32_t
)0x30000000

	)

1064 
	#ADC_CR_ADVREGEN_0
 ((
ut32_t
)0x10000000

	)

1065 
	#ADC_CR_ADVREGEN_1
 ((
ut32_t
)0x20000000

	)

1066 
	#ADC_CR_ADCALDIF
 ((
ut32_t
)0x40000000

	)

1067 
	#ADC_CR_ADCAL
 ((
ut32_t
)0x80000000

	)

1070 
	#ADC_CFGR_DMAEN
 ((
ut32_t
)0x00000001

	)

1071 
	#ADC_CFGR_DMACFG
 ((
ut32_t
)0x00000002

	)

1073 
	#ADC_CFGR_RES
 ((
ut32_t
)0x00000018

	)

1074 
	#ADC_CFGR_RES_0
 ((
ut32_t
)0x00000008

	)

1075 
	#ADC_CFGR_RES_1
 ((
ut32_t
)0x00000010

	)

1077 
	#ADC_CFGR_ALIGN
 ((
ut32_t
)0x00000020

	)

1079 
	#ADC_CFGR_EXTSEL
 ((
ut32_t
)0x000003C0

	)

1080 
	#ADC_CFGR_EXTSEL_0
 ((
ut32_t
)0x00000040

	)

1081 
	#ADC_CFGR_EXTSEL_1
 ((
ut32_t
)0x00000080

	)

1082 
	#ADC_CFGR_EXTSEL_2
 ((
ut32_t
)0x00000100

	)

1083 
	#ADC_CFGR_EXTSEL_3
 ((
ut32_t
)0x00000200

	)

1085 
	#ADC_CFGR_EXTEN
 ((
ut32_t
)0x00000C00

	)

1086 
	#ADC_CFGR_EXTEN_0
 ((
ut32_t
)0x00000400

	)

1087 
	#ADC_CFGR_EXTEN_1
 ((
ut32_t
)0x00000800

	)

1089 
	#ADC_CFGR_OVRMOD
 ((
ut32_t
)0x00001000

	)

1090 
	#ADC_CFGR_CONT
 ((
ut32_t
)0x00002000

	)

1091 
	#ADC_CFGR_AUTDLY
 ((
ut32_t
)0x00004000

	)

1092 
	#ADC_CFGR_AUTOFF
 ((
ut32_t
)0x00008000

	)

1093 
	#ADC_CFGR_DISCEN
 ((
ut32_t
)0x00010000

	)

1095 
	#ADC_CFGR_DISCNUM
 ((
ut32_t
)0x000E0000

	)

1096 
	#ADC_CFGR_DISCNUM_0
 ((
ut32_t
)0x00020000

	)

1097 
	#ADC_CFGR_DISCNUM_1
 ((
ut32_t
)0x00040000

	)

1098 
	#ADC_CFGR_DISCNUM_2
 ((
ut32_t
)0x00080000

	)

1100 
	#ADC_CFGR_JDISCEN
 ((
ut32_t
)0x00100000

	)

1101 
	#ADC_CFGR_JQM
 ((
ut32_t
)0x00200000

	)

1102 
	#ADC_CFGR_AWD1SGL
 ((
ut32_t
)0x00400000

	)

1103 
	#ADC_CFGR_AWD1EN
 ((
ut32_t
)0x00800000

	)

1104 
	#ADC_CFGR_JAWD1EN
 ((
ut32_t
)0x01000000

	)

1105 
	#ADC_CFGR_JAUTO
 ((
ut32_t
)0x02000000

	)

1107 
	#ADC_CFGR_AWD1CH
 ((
ut32_t
)0x7C000000

	)

1108 
	#ADC_CFGR_AWD1CH_0
 ((
ut32_t
)0x04000000

	)

1109 
	#ADC_CFGR_AWD1CH_1
 ((
ut32_t
)0x08000000

	)

1110 
	#ADC_CFGR_AWD1CH_2
 ((
ut32_t
)0x10000000

	)

1111 
	#ADC_CFGR_AWD1CH_3
 ((
ut32_t
)0x20000000

	)

1112 
	#ADC_CFGR_AWD1CH_4
 ((
ut32_t
)0x40000000

	)

1115 
	#ADC_SMPR1_SMP0
 ((
ut32_t
)0x00000007

	)

1116 
	#ADC_SMPR1_SMP0_0
 ((
ut32_t
)0x00000001

	)

1117 
	#ADC_SMPR1_SMP0_1
 ((
ut32_t
)0x00000002

	)

1118 
	#ADC_SMPR1_SMP0_2
 ((
ut32_t
)0x00000004

	)

1120 
	#ADC_SMPR1_SMP1
 ((
ut32_t
)0x00000038

	)

1121 
	#ADC_SMPR1_SMP1_0
 ((
ut32_t
)0x00000008

	)

1122 
	#ADC_SMPR1_SMP1_1
 ((
ut32_t
)0x00000010

	)

1123 
	#ADC_SMPR1_SMP1_2
 ((
ut32_t
)0x00000020

	)

1125 
	#ADC_SMPR1_SMP2
 ((
ut32_t
)0x000001C0

	)

1126 
	#ADC_SMPR1_SMP2_0
 ((
ut32_t
)0x00000040

	)

1127 
	#ADC_SMPR1_SMP2_1
 ((
ut32_t
)0x00000080

	)

1128 
	#ADC_SMPR1_SMP2_2
 ((
ut32_t
)0x00000100

	)

1130 
	#ADC_SMPR1_SMP3
 ((
ut32_t
)0x00000E00

	)

1131 
	#ADC_SMPR1_SMP3_0
 ((
ut32_t
)0x00000200

	)

1132 
	#ADC_SMPR1_SMP3_1
 ((
ut32_t
)0x00000400

	)

1133 
	#ADC_SMPR1_SMP3_2
 ((
ut32_t
)0x00000800

	)

1135 
	#ADC_SMPR1_SMP4
 ((
ut32_t
)0x00007000

	)

1136 
	#ADC_SMPR1_SMP4_0
 ((
ut32_t
)0x00001000

	)

1137 
	#ADC_SMPR1_SMP4_1
 ((
ut32_t
)0x00002000

	)

1138 
	#ADC_SMPR1_SMP4_2
 ((
ut32_t
)0x00004000

	)

1140 
	#ADC_SMPR1_SMP5
 ((
ut32_t
)0x00038000

	)

1141 
	#ADC_SMPR1_SMP5_0
 ((
ut32_t
)0x00008000

	)

1142 
	#ADC_SMPR1_SMP5_1
 ((
ut32_t
)0x00010000

	)

1143 
	#ADC_SMPR1_SMP5_2
 ((
ut32_t
)0x00020000

	)

1145 
	#ADC_SMPR1_SMP6
 ((
ut32_t
)0x001C0000

	)

1146 
	#ADC_SMPR1_SMP6_0
 ((
ut32_t
)0x00040000

	)

1147 
	#ADC_SMPR1_SMP6_1
 ((
ut32_t
)0x00080000

	)

1148 
	#ADC_SMPR1_SMP6_2
 ((
ut32_t
)0x00100000

	)

1150 
	#ADC_SMPR1_SMP7
 ((
ut32_t
)0x00E00000

	)

1151 
	#ADC_SMPR1_SMP7_0
 ((
ut32_t
)0x00200000

	)

1152 
	#ADC_SMPR1_SMP7_1
 ((
ut32_t
)0x00400000

	)

1153 
	#ADC_SMPR1_SMP7_2
 ((
ut32_t
)0x00800000

	)

1155 
	#ADC_SMPR1_SMP8
 ((
ut32_t
)0x07000000

	)

1156 
	#ADC_SMPR1_SMP8_0
 ((
ut32_t
)0x01000000

	)

1157 
	#ADC_SMPR1_SMP8_1
 ((
ut32_t
)0x02000000

	)

1158 
	#ADC_SMPR1_SMP8_2
 ((
ut32_t
)0x04000000

	)

1160 
	#ADC_SMPR1_SMP9
 ((
ut32_t
)0x38000000

	)

1161 
	#ADC_SMPR1_SMP9_0
 ((
ut32_t
)0x08000000

	)

1162 
	#ADC_SMPR1_SMP9_1
 ((
ut32_t
)0x10000000

	)

1163 
	#ADC_SMPR1_SMP9_2
 ((
ut32_t
)0x20000000

	)

1166 
	#ADC_SMPR2_SMP10
 ((
ut32_t
)0x00000007

	)

1167 
	#ADC_SMPR2_SMP10_0
 ((
ut32_t
)0x00000001

	)

1168 
	#ADC_SMPR2_SMP10_1
 ((
ut32_t
)0x00000002

	)

1169 
	#ADC_SMPR2_SMP10_2
 ((
ut32_t
)0x00000004

	)

1171 
	#ADC_SMPR2_SMP11
 ((
ut32_t
)0x00000038

	)

1172 
	#ADC_SMPR2_SMP11_0
 ((
ut32_t
)0x00000008

	)

1173 
	#ADC_SMPR2_SMP11_1
 ((
ut32_t
)0x00000010

	)

1174 
	#ADC_SMPR2_SMP11_2
 ((
ut32_t
)0x00000020

	)

1176 
	#ADC_SMPR2_SMP12
 ((
ut32_t
)0x000001C0

	)

1177 
	#ADC_SMPR2_SMP12_0
 ((
ut32_t
)0x00000040

	)

1178 
	#ADC_SMPR2_SMP12_1
 ((
ut32_t
)0x00000080

	)

1179 
	#ADC_SMPR2_SMP12_2
 ((
ut32_t
)0x00000100

	)

1181 
	#ADC_SMPR2_SMP13
 ((
ut32_t
)0x00000E00

	)

1182 
	#ADC_SMPR2_SMP13_0
 ((
ut32_t
)0x00000200

	)

1183 
	#ADC_SMPR2_SMP13_1
 ((
ut32_t
)0x00000400

	)

1184 
	#ADC_SMPR2_SMP13_2
 ((
ut32_t
)0x00000800

	)

1186 
	#ADC_SMPR2_SMP14
 ((
ut32_t
)0x00007000

	)

1187 
	#ADC_SMPR2_SMP14_0
 ((
ut32_t
)0x00001000

	)

1188 
	#ADC_SMPR2_SMP14_1
 ((
ut32_t
)0x00002000

	)

1189 
	#ADC_SMPR2_SMP14_2
 ((
ut32_t
)0x00004000

	)

1191 
	#ADC_SMPR2_SMP15
 ((
ut32_t
)0x00038000

	)

1192 
	#ADC_SMPR2_SMP15_0
 ((
ut32_t
)0x00008000

	)

1193 
	#ADC_SMPR2_SMP15_1
 ((
ut32_t
)0x00010000

	)

1194 
	#ADC_SMPR2_SMP15_2
 ((
ut32_t
)0x00020000

	)

1196 
	#ADC_SMPR2_SMP16
 ((
ut32_t
)0x001C0000

	)

1197 
	#ADC_SMPR2_SMP16_0
 ((
ut32_t
)0x00040000

	)

1198 
	#ADC_SMPR2_SMP16_1
 ((
ut32_t
)0x00080000

	)

1199 
	#ADC_SMPR2_SMP16_2
 ((
ut32_t
)0x00100000

	)

1201 
	#ADC_SMPR2_SMP17
 ((
ut32_t
)0x00E00000

	)

1202 
	#ADC_SMPR2_SMP17_0
 ((
ut32_t
)0x00200000

	)

1203 
	#ADC_SMPR2_SMP17_1
 ((
ut32_t
)0x00400000

	)

1204 
	#ADC_SMPR2_SMP17_2
 ((
ut32_t
)0x00800000

	)

1206 
	#ADC_SMPR2_SMP18
 ((
ut32_t
)0x07000000

	)

1207 
	#ADC_SMPR2_SMP18_0
 ((
ut32_t
)0x01000000

	)

1208 
	#ADC_SMPR2_SMP18_1
 ((
ut32_t
)0x02000000

	)

1209 
	#ADC_SMPR2_SMP18_2
 ((
ut32_t
)0x04000000

	)

1212 
	#ADC_TR1_LT1
 ((
ut32_t
)0x00000FFF

	)

1213 
	#ADC_TR1_LT1_0
 ((
ut32_t
)0x00000001

	)

1214 
	#ADC_TR1_LT1_1
 ((
ut32_t
)0x00000002

	)

1215 
	#ADC_TR1_LT1_2
 ((
ut32_t
)0x00000004

	)

1216 
	#ADC_TR1_LT1_3
 ((
ut32_t
)0x00000008

	)

1217 
	#ADC_TR1_LT1_4
 ((
ut32_t
)0x00000010

	)

1218 
	#ADC_TR1_LT1_5
 ((
ut32_t
)0x00000020

	)

1219 
	#ADC_TR1_LT1_6
 ((
ut32_t
)0x00000040

	)

1220 
	#ADC_TR1_LT1_7
 ((
ut32_t
)0x00000080

	)

1221 
	#ADC_TR1_LT1_8
 ((
ut32_t
)0x00000100

	)

1222 
	#ADC_TR1_LT1_9
 ((
ut32_t
)0x00000200

	)

1223 
	#ADC_TR1_LT1_10
 ((
ut32_t
)0x00000400

	)

1224 
	#ADC_TR1_LT1_11
 ((
ut32_t
)0x00000800

	)

1226 
	#ADC_TR1_HT1
 ((
ut32_t
)0x0FFF0000

	)

1227 
	#ADC_TR1_HT1_0
 ((
ut32_t
)0x00010000

	)

1228 
	#ADC_TR1_HT1_1
 ((
ut32_t
)0x00020000

	)

1229 
	#ADC_TR1_HT1_2
 ((
ut32_t
)0x00040000

	)

1230 
	#ADC_TR1_HT1_3
 ((
ut32_t
)0x00080000

	)

1231 
	#ADC_TR1_HT1_4
 ((
ut32_t
)0x00100000

	)

1232 
	#ADC_TR1_HT1_5
 ((
ut32_t
)0x00200000

	)

1233 
	#ADC_TR1_HT1_6
 ((
ut32_t
)0x00400000

	)

1234 
	#ADC_TR1_HT1_7
 ((
ut32_t
)0x00800000

	)

1235 
	#ADC_TR1_HT1_8
 ((
ut32_t
)0x01000000

	)

1236 
	#ADC_TR1_HT1_9
 ((
ut32_t
)0x02000000

	)

1237 
	#ADC_TR1_HT1_10
 ((
ut32_t
)0x04000000

	)

1238 
	#ADC_TR1_HT1_11
 ((
ut32_t
)0x08000000

	)

1241 
	#ADC_TR2_LT2
 ((
ut32_t
)0x000000FF

	)

1242 
	#ADC_TR2_LT2_0
 ((
ut32_t
)0x00000001

	)

1243 
	#ADC_TR2_LT2_1
 ((
ut32_t
)0x00000002

	)

1244 
	#ADC_TR2_LT2_2
 ((
ut32_t
)0x00000004

	)

1245 
	#ADC_TR2_LT2_3
 ((
ut32_t
)0x00000008

	)

1246 
	#ADC_TR2_LT2_4
 ((
ut32_t
)0x00000010

	)

1247 
	#ADC_TR2_LT2_5
 ((
ut32_t
)0x00000020

	)

1248 
	#ADC_TR2_LT2_6
 ((
ut32_t
)0x00000040

	)

1249 
	#ADC_TR2_LT2_7
 ((
ut32_t
)0x00000080

	)

1251 
	#ADC_TR2_HT2
 ((
ut32_t
)0x00FF0000

	)

1252 
	#ADC_TR2_HT2_0
 ((
ut32_t
)0x00010000

	)

1253 
	#ADC_TR2_HT2_1
 ((
ut32_t
)0x00020000

	)

1254 
	#ADC_TR2_HT2_2
 ((
ut32_t
)0x00040000

	)

1255 
	#ADC_TR2_HT2_3
 ((
ut32_t
)0x00080000

	)

1256 
	#ADC_TR2_HT2_4
 ((
ut32_t
)0x00100000

	)

1257 
	#ADC_TR2_HT2_5
 ((
ut32_t
)0x00200000

	)

1258 
	#ADC_TR2_HT2_6
 ((
ut32_t
)0x00400000

	)

1259 
	#ADC_TR2_HT2_7
 ((
ut32_t
)0x00800000

	)

1262 
	#ADC_TR3_LT3
 ((
ut32_t
)0x000000FF

	)

1263 
	#ADC_TR3_LT3_0
 ((
ut32_t
)0x00000001

	)

1264 
	#ADC_TR3_LT3_1
 ((
ut32_t
)0x00000002

	)

1265 
	#ADC_TR3_LT3_2
 ((
ut32_t
)0x00000004

	)

1266 
	#ADC_TR3_LT3_3
 ((
ut32_t
)0x00000008

	)

1267 
	#ADC_TR3_LT3_4
 ((
ut32_t
)0x00000010

	)

1268 
	#ADC_TR3_LT3_5
 ((
ut32_t
)0x00000020

	)

1269 
	#ADC_TR3_LT3_6
 ((
ut32_t
)0x00000040

	)

1270 
	#ADC_TR3_LT3_7
 ((
ut32_t
)0x00000080

	)

1272 
	#ADC_TR3_HT3
 ((
ut32_t
)0x00FF0000

	)

1273 
	#ADC_TR3_HT3_0
 ((
ut32_t
)0x00010000

	)

1274 
	#ADC_TR3_HT3_1
 ((
ut32_t
)0x00020000

	)

1275 
	#ADC_TR3_HT3_2
 ((
ut32_t
)0x00040000

	)

1276 
	#ADC_TR3_HT3_3
 ((
ut32_t
)0x00080000

	)

1277 
	#ADC_TR3_HT3_4
 ((
ut32_t
)0x00100000

	)

1278 
	#ADC_TR3_HT3_5
 ((
ut32_t
)0x00200000

	)

1279 
	#ADC_TR3_HT3_6
 ((
ut32_t
)0x00400000

	)

1280 
	#ADC_TR3_HT3_7
 ((
ut32_t
)0x00800000

	)

1283 
	#ADC_SQR1_L
 ((
ut32_t
)0x0000000F

	)

1284 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00000001

	)

1285 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00000002

	)

1286 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00000004

	)

1287 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00000008

	)

1289 
	#ADC_SQR1_SQ1
 ((
ut32_t
)0x000007C0

	)

1290 
	#ADC_SQR1_SQ1_0
 ((
ut32_t
)0x00000040

	)

1291 
	#ADC_SQR1_SQ1_1
 ((
ut32_t
)0x00000080

	)

1292 
	#ADC_SQR1_SQ1_2
 ((
ut32_t
)0x00000100

	)

1293 
	#ADC_SQR1_SQ1_3
 ((
ut32_t
)0x00000200

	)

1294 
	#ADC_SQR1_SQ1_4
 ((
ut32_t
)0x00000400

	)

1296 
	#ADC_SQR1_SQ2
 ((
ut32_t
)0x0001F000

	)

1297 
	#ADC_SQR1_SQ2_0
 ((
ut32_t
)0x00001000

	)

1298 
	#ADC_SQR1_SQ2_1
 ((
ut32_t
)0x00002000

	)

1299 
	#ADC_SQR1_SQ2_2
 ((
ut32_t
)0x00004000

	)

1300 
	#ADC_SQR1_SQ2_3
 ((
ut32_t
)0x00008000

	)

1301 
	#ADC_SQR1_SQ2_4
 ((
ut32_t
)0x00010000

	)

1303 
	#ADC_SQR1_SQ3
 ((
ut32_t
)0x007C0000

	)

1304 
	#ADC_SQR1_SQ3_0
 ((
ut32_t
)0x00040000

	)

1305 
	#ADC_SQR1_SQ3_1
 ((
ut32_t
)0x00080000

	)

1306 
	#ADC_SQR1_SQ3_2
 ((
ut32_t
)0x00100000

	)

1307 
	#ADC_SQR1_SQ3_3
 ((
ut32_t
)0x00200000

	)

1308 
	#ADC_SQR1_SQ3_4
 ((
ut32_t
)0x00400000

	)

1310 
	#ADC_SQR1_SQ4
 ((
ut32_t
)0x1F000000

	)

1311 
	#ADC_SQR1_SQ4_0
 ((
ut32_t
)0x01000000

	)

1312 
	#ADC_SQR1_SQ4_1
 ((
ut32_t
)0x02000000

	)

1313 
	#ADC_SQR1_SQ4_2
 ((
ut32_t
)0x04000000

	)

1314 
	#ADC_SQR1_SQ4_3
 ((
ut32_t
)0x08000000

	)

1315 
	#ADC_SQR1_SQ4_4
 ((
ut32_t
)0x10000000

	)

1318 
	#ADC_SQR2_SQ5
 ((
ut32_t
)0x0000001F

	)

1319 
	#ADC_SQR2_SQ5_0
 ((
ut32_t
)0x00000001

	)

1320 
	#ADC_SQR2_SQ5_1
 ((
ut32_t
)0x00000002

	)

1321 
	#ADC_SQR2_SQ5_2
 ((
ut32_t
)0x00000004

	)

1322 
	#ADC_SQR2_SQ5_3
 ((
ut32_t
)0x00000008

	)

1323 
	#ADC_SQR2_SQ5_4
 ((
ut32_t
)0x00000010

	)

1325 
	#ADC_SQR2_SQ6
 ((
ut32_t
)0x000007C0

	)

1326 
	#ADC_SQR2_SQ6_0
 ((
ut32_t
)0x00000040

	)

1327 
	#ADC_SQR2_SQ6_1
 ((
ut32_t
)0x00000080

	)

1328 
	#ADC_SQR2_SQ6_2
 ((
ut32_t
)0x00000100

	)

1329 
	#ADC_SQR2_SQ6_3
 ((
ut32_t
)0x00000200

	)

1330 
	#ADC_SQR2_SQ6_4
 ((
ut32_t
)0x00000400

	)

1332 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0001F000

	)

1333 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00001000

	)

1334 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00002000

	)

1335 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00004000

	)

1336 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00008000

	)

1337 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00010000

	)

1339 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x007C0000

	)

1340 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00040000

	)

1341 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00080000

	)

1342 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00100000

	)

1343 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00200000

	)

1344 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00400000

	)

1346 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x1F000000

	)

1347 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x01000000

	)

1348 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x02000000

	)

1349 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x04000000

	)

1350 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x08000000

	)

1351 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x10000000

	)

1354 
	#ADC_SQR3_SQ10
 ((
ut32_t
)0x0000001F

	)

1355 
	#ADC_SQR3_SQ10_0
 ((
ut32_t
)0x00000001

	)

1356 
	#ADC_SQR3_SQ10_1
 ((
ut32_t
)0x00000002

	)

1357 
	#ADC_SQR3_SQ10_2
 ((
ut32_t
)0x00000004

	)

1358 
	#ADC_SQR3_SQ10_3
 ((
ut32_t
)0x00000008

	)

1359 
	#ADC_SQR3_SQ10_4
 ((
ut32_t
)0x00000010

	)

1361 
	#ADC_SQR3_SQ11
 ((
ut32_t
)0x000007C0

	)

1362 
	#ADC_SQR3_SQ11_0
 ((
ut32_t
)0x00000040

	)

1363 
	#ADC_SQR3_SQ11_1
 ((
ut32_t
)0x00000080

	)

1364 
	#ADC_SQR3_SQ11_2
 ((
ut32_t
)0x00000100

	)

1365 
	#ADC_SQR3_SQ11_3
 ((
ut32_t
)0x00000200

	)

1366 
	#ADC_SQR3_SQ11_4
 ((
ut32_t
)0x00000400

	)

1368 
	#ADC_SQR3_SQ12
 ((
ut32_t
)0x0001F000

	)

1369 
	#ADC_SQR3_SQ12_0
 ((
ut32_t
)0x00001000

	)

1370 
	#ADC_SQR3_SQ12_1
 ((
ut32_t
)0x00002000

	)

1371 
	#ADC_SQR3_SQ12_2
 ((
ut32_t
)0x00004000

	)

1372 
	#ADC_SQR3_SQ12_3
 ((
ut32_t
)0x00008000

	)

1373 
	#ADC_SQR3_SQ12_4
 ((
ut32_t
)0x00010000

	)

1375 
	#ADC_SQR3_SQ13
 ((
ut32_t
)0x007C0000

	)

1376 
	#ADC_SQR3_SQ13_0
 ((
ut32_t
)0x00040000

	)

1377 
	#ADC_SQR3_SQ13_1
 ((
ut32_t
)0x00080000

	)

1378 
	#ADC_SQR3_SQ13_2
 ((
ut32_t
)0x00100000

	)

1379 
	#ADC_SQR3_SQ13_3
 ((
ut32_t
)0x00200000

	)

1380 
	#ADC_SQR3_SQ13_4
 ((
ut32_t
)0x00400000

	)

1382 
	#ADC_SQR3_SQ14
 ((
ut32_t
)0x1F000000

	)

1383 
	#ADC_SQR3_SQ14_0
 ((
ut32_t
)0x01000000

	)

1384 
	#ADC_SQR3_SQ14_1
 ((
ut32_t
)0x02000000

	)

1385 
	#ADC_SQR3_SQ14_2
 ((
ut32_t
)0x04000000

	)

1386 
	#ADC_SQR3_SQ14_3
 ((
ut32_t
)0x08000000

	)

1387 
	#ADC_SQR3_SQ14_4
 ((
ut32_t
)0x10000000

	)

1390 
	#ADC_SQR3_SQ15
 ((
ut32_t
)0x0000001F

	)

1391 
	#ADC_SQR3_SQ15_0
 ((
ut32_t
)0x00000001

	)

1392 
	#ADC_SQR3_SQ15_1
 ((
ut32_t
)0x00000002

	)

1393 
	#ADC_SQR3_SQ15_2
 ((
ut32_t
)0x00000004

	)

1394 
	#ADC_SQR3_SQ15_3
 ((
ut32_t
)0x00000008

	)

1395 
	#ADC_SQR3_SQ15_4
 ((
ut32_t
)0x00000010

	)

1397 
	#ADC_SQR3_SQ16
 ((
ut32_t
)0x000007C0

	)

1398 
	#ADC_SQR3_SQ16_0
 ((
ut32_t
)0x00000040

	)

1399 
	#ADC_SQR3_SQ16_1
 ((
ut32_t
)0x00000080

	)

1400 
	#ADC_SQR3_SQ16_2
 ((
ut32_t
)0x00000100

	)

1401 
	#ADC_SQR3_SQ16_3
 ((
ut32_t
)0x00000200

	)

1402 
	#ADC_SQR3_SQ16_4
 ((
ut32_t
)0x00000400

	)

1404 
	#ADC_DR_RDATA
 ((
ut32_t
)0x0000FFFF

	)

1405 
	#ADC_DR_RDATA_0
 ((
ut32_t
)0x00000001

	)

1406 
	#ADC_DR_RDATA_1
 ((
ut32_t
)0x00000002

	)

1407 
	#ADC_DR_RDATA_2
 ((
ut32_t
)0x00000004

	)

1408 
	#ADC_DR_RDATA_3
 ((
ut32_t
)0x00000008

	)

1409 
	#ADC_DR_RDATA_4
 ((
ut32_t
)0x00000010

	)

1410 
	#ADC_DR_RDATA_5
 ((
ut32_t
)0x00000020

	)

1411 
	#ADC_DR_RDATA_6
 ((
ut32_t
)0x00000040

	)

1412 
	#ADC_DR_RDATA_7
 ((
ut32_t
)0x00000080

	)

1413 
	#ADC_DR_RDATA_8
 ((
ut32_t
)0x00000100

	)

1414 
	#ADC_DR_RDATA_9
 ((
ut32_t
)0x00000200

	)

1415 
	#ADC_DR_RDATA_10
 ((
ut32_t
)0x00000400

	)

1416 
	#ADC_DR_RDATA_11
 ((
ut32_t
)0x00000800

	)

1417 
	#ADC_DR_RDATA_12
 ((
ut32_t
)0x00001000

	)

1418 
	#ADC_DR_RDATA_13
 ((
ut32_t
)0x00002000

	)

1419 
	#ADC_DR_RDATA_14
 ((
ut32_t
)0x00004000

	)

1420 
	#ADC_DR_RDATA_15
 ((
ut32_t
)0x00008000

	)

1423 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00000003

	)

1424 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00000001

	)

1425 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00000002

	)

1427 
	#ADC_JSQR_JEXTSEL
 ((
ut32_t
)0x0000003C

	)

1428 
	#ADC_JSQR_JEXTSEL_0
 ((
ut32_t
)0x00000004

	)

1429 
	#ADC_JSQR_JEXTSEL_1
 ((
ut32_t
)0x00000008

	)

1430 
	#ADC_JSQR_JEXTSEL_2
 ((
ut32_t
)0x00000010

	)

1431 
	#ADC_JSQR_JEXTSEL_3
 ((
ut32_t
)0x00000020

	)

1433 
	#ADC_JSQR_JEXTEN
 ((
ut32_t
)0x000000C0

	)

1434 
	#ADC_JSQR_JEXTEN_0
 ((
ut32_t
)0x00000040

	)

1435 
	#ADC_JSQR_JEXTEN_1
 ((
ut32_t
)0x00000080

	)

1437 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x00001F00

	)

1438 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000100

	)

1439 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000200

	)

1440 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000400

	)

1441 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000800

	)

1442 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00001000

	)

1444 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x0007C000

	)

1445 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00004000

	)

1446 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00008000

	)

1447 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00010000

	)

1448 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00020000

	)

1449 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00040000

	)

1451 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x01F00000

	)

1452 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00100000

	)

1453 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00200000

	)

1454 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00400000

	)

1455 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00800000

	)

1456 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x01000000

	)

1458 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x7C000000

	)

1459 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x04000000

	)

1460 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x08000000

	)

1461 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x10000000

	)

1462 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x20000000

	)

1463 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x40000000

	)

1466 
	#ADC_OFR1_OFFSET1
 ((
ut32_t
)0x00000FFF

	)

1467 
	#ADC_OFR1_OFFSET1_0
 ((
ut32_t
)0x00000001

	)

1468 
	#ADC_OFR1_OFFSET1_1
 ((
ut32_t
)0x00000002

	)

1469 
	#ADC_OFR1_OFFSET1_2
 ((
ut32_t
)0x00000004

	)

1470 
	#ADC_OFR1_OFFSET1_3
 ((
ut32_t
)0x00000008

	)

1471 
	#ADC_OFR1_OFFSET1_4
 ((
ut32_t
)0x00000010

	)

1472 
	#ADC_OFR1_OFFSET1_5
 ((
ut32_t
)0x00000020

	)

1473 
	#ADC_OFR1_OFFSET1_6
 ((
ut32_t
)0x00000040

	)

1474 
	#ADC_OFR1_OFFSET1_7
 ((
ut32_t
)0x00000080

	)

1475 
	#ADC_OFR1_OFFSET1_8
 ((
ut32_t
)0x00000100

	)

1476 
	#ADC_OFR1_OFFSET1_9
 ((
ut32_t
)0x00000200

	)

1477 
	#ADC_OFR1_OFFSET1_10
 ((
ut32_t
)0x00000400

	)

1478 
	#ADC_OFR1_OFFSET1_11
 ((
ut32_t
)0x00000800

	)

1480 
	#ADC_OFR1_OFFSET1_CH
 ((
ut32_t
)0x7C000000

	)

1481 
	#ADC_OFR1_OFFSET1_CH_0
 ((
ut32_t
)0x04000000

	)

1482 
	#ADC_OFR1_OFFSET1_CH_1
 ((
ut32_t
)0x08000000

	)

1483 
	#ADC_OFR1_OFFSET1_CH_2
 ((
ut32_t
)0x10000000

	)

1484 
	#ADC_OFR1_OFFSET1_CH_3
 ((
ut32_t
)0x20000000

	)

1485 
	#ADC_OFR1_OFFSET1_CH_4
 ((
ut32_t
)0x40000000

	)

1487 
	#ADC_OFR1_OFFSET1_EN
 ((
ut32_t
)0x80000000

	)

1490 
	#ADC_OFR2_OFFSET2
 ((
ut32_t
)0x00000FFF

	)

1491 
	#ADC_OFR2_OFFSET2_0
 ((
ut32_t
)0x00000001

	)

1492 
	#ADC_OFR2_OFFSET2_1
 ((
ut32_t
)0x00000002

	)

1493 
	#ADC_OFR2_OFFSET2_2
 ((
ut32_t
)0x00000004

	)

1494 
	#ADC_OFR2_OFFSET2_3
 ((
ut32_t
)0x00000008

	)

1495 
	#ADC_OFR2_OFFSET2_4
 ((
ut32_t
)0x00000010

	)

1496 
	#ADC_OFR2_OFFSET2_5
 ((
ut32_t
)0x00000020

	)

1497 
	#ADC_OFR2_OFFSET2_6
 ((
ut32_t
)0x00000040

	)

1498 
	#ADC_OFR2_OFFSET2_7
 ((
ut32_t
)0x00000080

	)

1499 
	#ADC_OFR2_OFFSET2_8
 ((
ut32_t
)0x00000100

	)

1500 
	#ADC_OFR2_OFFSET2_9
 ((
ut32_t
)0x00000200

	)

1501 
	#ADC_OFR2_OFFSET2_10
 ((
ut32_t
)0x00000400

	)

1502 
	#ADC_OFR2_OFFSET2_11
 ((
ut32_t
)0x00000800

	)

1504 
	#ADC_OFR2_OFFSET2_CH
 ((
ut32_t
)0x7C000000

	)

1505 
	#ADC_OFR2_OFFSET2_CH_0
 ((
ut32_t
)0x04000000

	)

1506 
	#ADC_OFR2_OFFSET2_CH_1
 ((
ut32_t
)0x08000000

	)

1507 
	#ADC_OFR2_OFFSET2_CH_2
 ((
ut32_t
)0x10000000

	)

1508 
	#ADC_OFR2_OFFSET2_CH_3
 ((
ut32_t
)0x20000000

	)

1509 
	#ADC_OFR2_OFFSET2_CH_4
 ((
ut32_t
)0x40000000

	)

1511 
	#ADC_OFR2_OFFSET2_EN
 ((
ut32_t
)0x80000000

	)

1514 
	#ADC_OFR3_OFFSET3
 ((
ut32_t
)0x00000FFF

	)

1515 
	#ADC_OFR3_OFFSET3_0
 ((
ut32_t
)0x00000001

	)

1516 
	#ADC_OFR3_OFFSET3_1
 ((
ut32_t
)0x00000002

	)

1517 
	#ADC_OFR3_OFFSET3_2
 ((
ut32_t
)0x00000004

	)

1518 
	#ADC_OFR3_OFFSET3_3
 ((
ut32_t
)0x00000008

	)

1519 
	#ADC_OFR3_OFFSET3_4
 ((
ut32_t
)0x00000010

	)

1520 
	#ADC_OFR3_OFFSET3_5
 ((
ut32_t
)0x00000020

	)

1521 
	#ADC_OFR3_OFFSET3_6
 ((
ut32_t
)0x00000040

	)

1522 
	#ADC_OFR3_OFFSET3_7
 ((
ut32_t
)0x00000080

	)

1523 
	#ADC_OFR3_OFFSET3_8
 ((
ut32_t
)0x00000100

	)

1524 
	#ADC_OFR3_OFFSET3_9
 ((
ut32_t
)0x00000200

	)

1525 
	#ADC_OFR3_OFFSET3_10
 ((
ut32_t
)0x00000400

	)

1526 
	#ADC_OFR3_OFFSET3_11
 ((
ut32_t
)0x00000800

	)

1528 
	#ADC_OFR3_OFFSET3_CH
 ((
ut32_t
)0x7C000000

	)

1529 
	#ADC_OFR3_OFFSET3_CH_0
 ((
ut32_t
)0x04000000

	)

1530 
	#ADC_OFR3_OFFSET3_CH_1
 ((
ut32_t
)0x08000000

	)

1531 
	#ADC_OFR3_OFFSET3_CH_2
 ((
ut32_t
)0x10000000

	)

1532 
	#ADC_OFR3_OFFSET3_CH_3
 ((
ut32_t
)0x20000000

	)

1533 
	#ADC_OFR3_OFFSET3_CH_4
 ((
ut32_t
)0x40000000

	)

1535 
	#ADC_OFR3_OFFSET3_EN
 ((
ut32_t
)0x80000000

	)

1538 
	#ADC_OFR4_OFFSET4
 ((
ut32_t
)0x00000FFF

	)

1539 
	#ADC_OFR4_OFFSET4_0
 ((
ut32_t
)0x00000001

	)

1540 
	#ADC_OFR4_OFFSET4_1
 ((
ut32_t
)0x00000002

	)

1541 
	#ADC_OFR4_OFFSET4_2
 ((
ut32_t
)0x00000004

	)

1542 
	#ADC_OFR4_OFFSET4_3
 ((
ut32_t
)0x00000008

	)

1543 
	#ADC_OFR4_OFFSET4_4
 ((
ut32_t
)0x00000010

	)

1544 
	#ADC_OFR4_OFFSET4_5
 ((
ut32_t
)0x00000020

	)

1545 
	#ADC_OFR4_OFFSET4_6
 ((
ut32_t
)0x00000040

	)

1546 
	#ADC_OFR4_OFFSET4_7
 ((
ut32_t
)0x00000080

	)

1547 
	#ADC_OFR4_OFFSET4_8
 ((
ut32_t
)0x00000100

	)

1548 
	#ADC_OFR4_OFFSET4_9
 ((
ut32_t
)0x00000200

	)

1549 
	#ADC_OFR4_OFFSET4_10
 ((
ut32_t
)0x00000400

	)

1550 
	#ADC_OFR4_OFFSET4_11
 ((
ut32_t
)0x00000800

	)

1552 
	#ADC_OFR4_OFFSET4_CH
 ((
ut32_t
)0x7C000000

	)

1553 
	#ADC_OFR4_OFFSET4_CH_0
 ((
ut32_t
)0x04000000

	)

1554 
	#ADC_OFR4_OFFSET4_CH_1
 ((
ut32_t
)0x08000000

	)

1555 
	#ADC_OFR4_OFFSET4_CH_2
 ((
ut32_t
)0x10000000

	)

1556 
	#ADC_OFR4_OFFSET4_CH_3
 ((
ut32_t
)0x20000000

	)

1557 
	#ADC_OFR4_OFFSET4_CH_4
 ((
ut32_t
)0x40000000

	)

1559 
	#ADC_OFR4_OFFSET4_EN
 ((
ut32_t
)0x80000000

	)

1562 
	#ADC_JDR1_JDATA
 ((
ut32_t
)0x0000FFFF

	)

1563 
	#ADC_JDR1_JDATA_0
 ((
ut32_t
)0x00000001

	)

1564 
	#ADC_JDR1_JDATA_1
 ((
ut32_t
)0x00000002

	)

1565 
	#ADC_JDR1_JDATA_2
 ((
ut32_t
)0x00000004

	)

1566 
	#ADC_JDR1_JDATA_3
 ((
ut32_t
)0x00000008

	)

1567 
	#ADC_JDR1_JDATA_4
 ((
ut32_t
)0x00000010

	)

1568 
	#ADC_JDR1_JDATA_5
 ((
ut32_t
)0x00000020

	)

1569 
	#ADC_JDR1_JDATA_6
 ((
ut32_t
)0x00000040

	)

1570 
	#ADC_JDR1_JDATA_7
 ((
ut32_t
)0x00000080

	)

1571 
	#ADC_JDR1_JDATA_8
 ((
ut32_t
)0x00000100

	)

1572 
	#ADC_JDR1_JDATA_9
 ((
ut32_t
)0x00000200

	)

1573 
	#ADC_JDR1_JDATA_10
 ((
ut32_t
)0x00000400

	)

1574 
	#ADC_JDR1_JDATA_11
 ((
ut32_t
)0x00000800

	)

1575 
	#ADC_JDR1_JDATA_12
 ((
ut32_t
)0x00001000

	)

1576 
	#ADC_JDR1_JDATA_13
 ((
ut32_t
)0x00002000

	)

1577 
	#ADC_JDR1_JDATA_14
 ((
ut32_t
)0x00004000

	)

1578 
	#ADC_JDR1_JDATA_15
 ((
ut32_t
)0x00008000

	)

1581 
	#ADC_JDR2_JDATA
 ((
ut32_t
)0x0000FFFF

	)

1582 
	#ADC_JDR2_JDATA_0
 ((
ut32_t
)0x00000001

	)

1583 
	#ADC_JDR2_JDATA_1
 ((
ut32_t
)0x00000002

	)

1584 
	#ADC_JDR2_JDATA_2
 ((
ut32_t
)0x00000004

	)

1585 
	#ADC_JDR2_JDATA_3
 ((
ut32_t
)0x00000008

	)

1586 
	#ADC_JDR2_JDATA_4
 ((
ut32_t
)0x00000010

	)

1587 
	#ADC_JDR2_JDATA_5
 ((
ut32_t
)0x00000020

	)

1588 
	#ADC_JDR2_JDATA_6
 ((
ut32_t
)0x00000040

	)

1589 
	#ADC_JDR2_JDATA_7
 ((
ut32_t
)0x00000080

	)

1590 
	#ADC_JDR2_JDATA_8
 ((
ut32_t
)0x00000100

	)

1591 
	#ADC_JDR2_JDATA_9
 ((
ut32_t
)0x00000200

	)

1592 
	#ADC_JDR2_JDATA_10
 ((
ut32_t
)0x00000400

	)

1593 
	#ADC_JDR2_JDATA_11
 ((
ut32_t
)0x00000800

	)

1594 
	#ADC_JDR2_JDATA_12
 ((
ut32_t
)0x00001000

	)

1595 
	#ADC_JDR2_JDATA_13
 ((
ut32_t
)0x00002000

	)

1596 
	#ADC_JDR2_JDATA_14
 ((
ut32_t
)0x00004000

	)

1597 
	#ADC_JDR2_JDATA_15
 ((
ut32_t
)0x00008000

	)

1600 
	#ADC_JDR3_JDATA
 ((
ut32_t
)0x0000FFFF

	)

1601 
	#ADC_JDR3_JDATA_0
 ((
ut32_t
)0x00000001

	)

1602 
	#ADC_JDR3_JDATA_1
 ((
ut32_t
)0x00000002

	)

1603 
	#ADC_JDR3_JDATA_2
 ((
ut32_t
)0x00000004

	)

1604 
	#ADC_JDR3_JDATA_3
 ((
ut32_t
)0x00000008

	)

1605 
	#ADC_JDR3_JDATA_4
 ((
ut32_t
)0x00000010

	)

1606 
	#ADC_JDR3_JDATA_5
 ((
ut32_t
)0x00000020

	)

1607 
	#ADC_JDR3_JDATA_6
 ((
ut32_t
)0x00000040

	)

1608 
	#ADC_JDR3_JDATA_7
 ((
ut32_t
)0x00000080

	)

1609 
	#ADC_JDR3_JDATA_8
 ((
ut32_t
)0x00000100

	)

1610 
	#ADC_JDR3_JDATA_9
 ((
ut32_t
)0x00000200

	)

1611 
	#ADC_JDR3_JDATA_10
 ((
ut32_t
)0x00000400

	)

1612 
	#ADC_JDR3_JDATA_11
 ((
ut32_t
)0x00000800

	)

1613 
	#ADC_JDR3_JDATA_12
 ((
ut32_t
)0x00001000

	)

1614 
	#ADC_JDR3_JDATA_13
 ((
ut32_t
)0x00002000

	)

1615 
	#ADC_JDR3_JDATA_14
 ((
ut32_t
)0x00004000

	)

1616 
	#ADC_JDR3_JDATA_15
 ((
ut32_t
)0x00008000

	)

1619 
	#ADC_JDR4_JDATA
 ((
ut32_t
)0x0000FFFF

	)

1620 
	#ADC_JDR4_JDATA_0
 ((
ut32_t
)0x00000001

	)

1621 
	#ADC_JDR4_JDATA_1
 ((
ut32_t
)0x00000002

	)

1622 
	#ADC_JDR4_JDATA_2
 ((
ut32_t
)0x00000004

	)

1623 
	#ADC_JDR4_JDATA_3
 ((
ut32_t
)0x00000008

	)

1624 
	#ADC_JDR4_JDATA_4
 ((
ut32_t
)0x00000010

	)

1625 
	#ADC_JDR4_JDATA_5
 ((
ut32_t
)0x00000020

	)

1626 
	#ADC_JDR4_JDATA_6
 ((
ut32_t
)0x00000040

	)

1627 
	#ADC_JDR4_JDATA_7
 ((
ut32_t
)0x00000080

	)

1628 
	#ADC_JDR4_JDATA_8
 ((
ut32_t
)0x00000100

	)

1629 
	#ADC_JDR4_JDATA_9
 ((
ut32_t
)0x00000200

	)

1630 
	#ADC_JDR4_JDATA_10
 ((
ut32_t
)0x00000400

	)

1631 
	#ADC_JDR4_JDATA_11
 ((
ut32_t
)0x00000800

	)

1632 
	#ADC_JDR4_JDATA_12
 ((
ut32_t
)0x00001000

	)

1633 
	#ADC_JDR4_JDATA_13
 ((
ut32_t
)0x00002000

	)

1634 
	#ADC_JDR4_JDATA_14
 ((
ut32_t
)0x00004000

	)

1635 
	#ADC_JDR4_JDATA_15
 ((
ut32_t
)0x00008000

	)

1638 
	#ADC_AWD2CR_AWD2CH
 ((
ut32_t
)0x0007FFFE

	)

1639 
	#ADC_AWD2CR_AWD2CH_0
 ((
ut32_t
)0x00000002

	)

1640 
	#ADC_AWD2CR_AWD2CH_1
 ((
ut32_t
)0x00000004

	)

1641 
	#ADC_AWD2CR_AWD2CH_2
 ((
ut32_t
)0x00000008

	)

1642 
	#ADC_AWD2CR_AWD2CH_3
 ((
ut32_t
)0x00000010

	)

1643 
	#ADC_AWD2CR_AWD2CH_4
 ((
ut32_t
)0x00000020

	)

1644 
	#ADC_AWD2CR_AWD2CH_5
 ((
ut32_t
)0x00000040

	)

1645 
	#ADC_AWD2CR_AWD2CH_6
 ((
ut32_t
)0x00000080

	)

1646 
	#ADC_AWD2CR_AWD2CH_7
 ((
ut32_t
)0x00000100

	)

1647 
	#ADC_AWD2CR_AWD2CH_8
 ((
ut32_t
)0x00000200

	)

1648 
	#ADC_AWD2CR_AWD2CH_9
 ((
ut32_t
)0x00000400

	)

1649 
	#ADC_AWD2CR_AWD2CH_10
 ((
ut32_t
)0x00000800

	)

1650 
	#ADC_AWD2CR_AWD2CH_11
 ((
ut32_t
)0x00001000

	)

1651 
	#ADC_AWD2CR_AWD2CH_12
 ((
ut32_t
)0x00002000

	)

1652 
	#ADC_AWD2CR_AWD2CH_13
 ((
ut32_t
)0x00004000

	)

1653 
	#ADC_AWD2CR_AWD2CH_14
 ((
ut32_t
)0x00008000

	)

1654 
	#ADC_AWD2CR_AWD2CH_15
 ((
ut32_t
)0x00010000

	)

1655 
	#ADC_AWD2CR_AWD2CH_16
 ((
ut32_t
)0x00020000

	)

1656 
	#ADC_AWD2CR_AWD2CH_17
 ((
ut32_t
)0x00030000

	)

1659 
	#ADC_AWD3CR_AWD3CH
 ((
ut32_t
)0x0007FFFE

	)

1660 
	#ADC_AWD3CR_AWD3CH_0
 ((
ut32_t
)0x00000002

	)

1661 
	#ADC_AWD3CR_AWD3CH_1
 ((
ut32_t
)0x00000004

	)

1662 
	#ADC_AWD3CR_AWD3CH_2
 ((
ut32_t
)0x00000008

	)

1663 
	#ADC_AWD3CR_AWD3CH_3
 ((
ut32_t
)0x00000010

	)

1664 
	#ADC_AWD3CR_AWD3CH_4
 ((
ut32_t
)0x00000020

	)

1665 
	#ADC_AWD3CR_AWD3CH_5
 ((
ut32_t
)0x00000040

	)

1666 
	#ADC_AWD3CR_AWD3CH_6
 ((
ut32_t
)0x00000080

	)

1667 
	#ADC_AWD3CR_AWD3CH_7
 ((
ut32_t
)0x00000100

	)

1668 
	#ADC_AWD3CR_AWD3CH_8
 ((
ut32_t
)0x00000200

	)

1669 
	#ADC_AWD3CR_AWD3CH_9
 ((
ut32_t
)0x00000400

	)

1670 
	#ADC_AWD3CR_AWD3CH_10
 ((
ut32_t
)0x00000800

	)

1671 
	#ADC_AWD3CR_AWD3CH_11
 ((
ut32_t
)0x00001000

	)

1672 
	#ADC_AWD3CR_AWD3CH_12
 ((
ut32_t
)0x00002000

	)

1673 
	#ADC_AWD3CR_AWD3CH_13
 ((
ut32_t
)0x00004000

	)

1674 
	#ADC_AWD3CR_AWD3CH_14
 ((
ut32_t
)0x00008000

	)

1675 
	#ADC_AWD3CR_AWD3CH_15
 ((
ut32_t
)0x00010000

	)

1676 
	#ADC_AWD3CR_AWD3CH_16
 ((
ut32_t
)0x00020000

	)

1677 
	#ADC_AWD3CR_AWD3CH_17
 ((
ut32_t
)0x00030000

	)

1680 
	#ADC_DIFSEL_DIFSEL
 ((
ut32_t
)0x0007FFFE

	)

1681 
	#ADC_DIFSEL_DIFSEL_0
 ((
ut32_t
)0x00000002

	)

1682 
	#ADC_DIFSEL_DIFSEL_1
 ((
ut32_t
)0x00000004

	)

1683 
	#ADC_DIFSEL_DIFSEL_2
 ((
ut32_t
)0x00000008

	)

1684 
	#ADC_DIFSEL_DIFSEL_3
 ((
ut32_t
)0x00000010

	)

1685 
	#ADC_DIFSEL_DIFSEL_4
 ((
ut32_t
)0x00000020

	)

1686 
	#ADC_DIFSEL_DIFSEL_5
 ((
ut32_t
)0x00000040

	)

1687 
	#ADC_DIFSEL_DIFSEL_6
 ((
ut32_t
)0x00000080

	)

1688 
	#ADC_DIFSEL_DIFSEL_7
 ((
ut32_t
)0x00000100

	)

1689 
	#ADC_DIFSEL_DIFSEL_8
 ((
ut32_t
)0x00000200

	)

1690 
	#ADC_DIFSEL_DIFSEL_9
 ((
ut32_t
)0x00000400

	)

1691 
	#ADC_DIFSEL_DIFSEL_10
 ((
ut32_t
)0x00000800

	)

1692 
	#ADC_DIFSEL_DIFSEL_11
 ((
ut32_t
)0x00001000

	)

1693 
	#ADC_DIFSEL_DIFSEL_12
 ((
ut32_t
)0x00002000

	)

1694 
	#ADC_DIFSEL_DIFSEL_13
 ((
ut32_t
)0x00004000

	)

1695 
	#ADC_DIFSEL_DIFSEL_14
 ((
ut32_t
)0x00008000

	)

1696 
	#ADC_DIFSEL_DIFSEL_15
 ((
ut32_t
)0x00010000

	)

1697 
	#ADC_DIFSEL_DIFSEL_16
 ((
ut32_t
)0x00020000

	)

1698 
	#ADC_DIFSEL_DIFSEL_17
 ((
ut32_t
)0x00030000

	)

1701 
	#ADC_CALFACT_CALFACT_S
 ((
ut32_t
)0x0000007F

	)

1702 
	#ADC_CALFACT_CALFACT_S_0
 ((
ut32_t
)0x00000001

	)

1703 
	#ADC_CALFACT_CALFACT_S_1
 ((
ut32_t
)0x00000002

	)

1704 
	#ADC_CALFACT_CALFACT_S_2
 ((
ut32_t
)0x00000004

	)

1705 
	#ADC_CALFACT_CALFACT_S_3
 ((
ut32_t
)0x00000008

	)

1706 
	#ADC_CALFACT_CALFACT_S_4
 ((
ut32_t
)0x00000010

	)

1707 
	#ADC_CALFACT_CALFACT_S_5
 ((
ut32_t
)0x00000020

	)

1708 
	#ADC_CALFACT_CALFACT_S_6
 ((
ut32_t
)0x00000040

	)

1709 
	#ADC_CALFACT_CALFACT_D
 ((
ut32_t
)0x007F0000

	)

1710 
	#ADC_CALFACT_CALFACT_D_0
 ((
ut32_t
)0x00010000

	)

1711 
	#ADC_CALFACT_CALFACT_D_1
 ((
ut32_t
)0x00020000

	)

1712 
	#ADC_CALFACT_CALFACT_D_2
 ((
ut32_t
)0x00040000

	)

1713 
	#ADC_CALFACT_CALFACT_D_3
 ((
ut32_t
)0x00080000

	)

1714 
	#ADC_CALFACT_CALFACT_D_4
 ((
ut32_t
)0x00100000

	)

1715 
	#ADC_CALFACT_CALFACT_D_5
 ((
ut32_t
)0x00200000

	)

1716 
	#ADC_CALFACT_CALFACT_D_6
 ((
ut32_t
)0x00400000

	)

1720 
	#ADC12_CSR_ADRDY_MST
 ((
ut32_t
)0x00000001

	)

1721 
	#ADC12_CSR_ADRDY_EOSMP_MST
 ((
ut32_t
)0x00000002

	)

1722 
	#ADC12_CSR_ADRDY_EOC_MST
 ((
ut32_t
)0x00000004

	)

1723 
	#ADC12_CSR_ADRDY_EOS_MST
 ((
ut32_t
)0x00000008

	)

1724 
	#ADC12_CSR_ADRDY_OVR_MST
 ((
ut32_t
)0x00000010

	)

1725 
	#ADC12_CSR_ADRDY_JEOC_MST
 ((
ut32_t
)0x00000020

	)

1726 
	#ADC12_CSR_ADRDY_JEOS_MST
 ((
ut32_t
)0x00000040

	)

1727 
	#ADC12_CSR_AWD1_MST
 ((
ut32_t
)0x00000080

	)

1728 
	#ADC12_CSR_AWD2_MST
 ((
ut32_t
)0x00000100

	)

1729 
	#ADC12_CSR_AWD3_MST
 ((
ut32_t
)0x00000200

	)

1730 
	#ADC12_CSR_JQOVF_MST
 ((
ut32_t
)0x00000400

	)

1731 
	#ADC12_CSR_ADRDY_SLV
 ((
ut32_t
)0x00010000

	)

1732 
	#ADC12_CSR_ADRDY_EOSMP_SLV
 ((
ut32_t
)0x00020000

	)

1733 
	#ADC12_CSR_ADRDY_EOC_SLV
 ((
ut32_t
)0x00040000

	)

1734 
	#ADC12_CSR_ADRDY_EOS_SLV
 ((
ut32_t
)0x00080000

	)

1735 
	#ADC12_CSR_ADRDY_OVR_SLV
 ((
ut32_t
)0x00100000

	)

1736 
	#ADC12_CSR_ADRDY_JEOC_SLV
 ((
ut32_t
)0x00200000

	)

1737 
	#ADC12_CSR_ADRDY_JEOS_SLV
 ((
ut32_t
)0x00400000

	)

1738 
	#ADC12_CSR_AWD1_SLV
 ((
ut32_t
)0x00800000

	)

1739 
	#ADC12_CSR_AWD2_SLV
 ((
ut32_t
)0x01000000

	)

1740 
	#ADC12_CSR_AWD3_SLV
 ((
ut32_t
)0x02000000

	)

1741 
	#ADC12_CSR_JQOVF_SLV
 ((
ut32_t
)0x04000000

	)

1744 
	#ADC34_CSR_ADRDY_MST
 ((
ut32_t
)0x00000001

	)

1745 
	#ADC34_CSR_ADRDY_EOSMP_MST
 ((
ut32_t
)0x00000002

	)

1746 
	#ADC34_CSR_ADRDY_EOC_MST
 ((
ut32_t
)0x00000004

	)

1747 
	#ADC34_CSR_ADRDY_EOS_MST
 ((
ut32_t
)0x00000008

	)

1748 
	#ADC34_CSR_ADRDY_OVR_MST
 ((
ut32_t
)0x00000010

	)

1749 
	#ADC34_CSR_ADRDY_JEOC_MST
 ((
ut32_t
)0x00000020

	)

1750 
	#ADC34_CSR_ADRDY_JEOS_MST
 ((
ut32_t
)0x00000040

	)

1751 
	#ADC34_CSR_AWD1_MST
 ((
ut32_t
)0x00000080

	)

1752 
	#ADC34_CSR_AWD2_MST
 ((
ut32_t
)0x00000100

	)

1753 
	#ADC34_CSR_AWD3_MST
 ((
ut32_t
)0x00000200

	)

1754 
	#ADC34_CSR_JQOVF_MST
 ((
ut32_t
)0x00000400

	)

1755 
	#ADC34_CSR_ADRDY_SLV
 ((
ut32_t
)0x00010000

	)

1756 
	#ADC34_CSR_ADRDY_EOSMP_SLV
 ((
ut32_t
)0x00020000

	)

1757 
	#ADC34_CSR_ADRDY_EOC_SLV
 ((
ut32_t
)0x00040000

	)

1758 
	#ADC34_CSR_ADRDY_EOS_SLV
 ((
ut32_t
)0x00080000

	)

1759 
	#ADC12_CSR_ADRDY_OVR_SLV
 ((
ut32_t
)0x00100000

	)

1760 
	#ADC34_CSR_ADRDY_JEOC_SLV
 ((
ut32_t
)0x00200000

	)

1761 
	#ADC34_CSR_ADRDY_JEOS_SLV
 ((
ut32_t
)0x00400000

	)

1762 
	#ADC34_CSR_AWD1_SLV
 ((
ut32_t
)0x00800000

	)

1763 
	#ADC34_CSR_AWD2_SLV
 ((
ut32_t
)0x01000000

	)

1764 
	#ADC34_CSR_AWD3_SLV
 ((
ut32_t
)0x02000000

	)

1765 
	#ADC34_CSR_JQOVF_SLV
 ((
ut32_t
)0x04000000

	)

1768 
	#ADC12_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

1769 
	#ADC12_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

1770 
	#ADC12_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

1771 
	#ADC12_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

1772 
	#ADC12_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

1773 
	#ADC12_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

1774 
	#ADC12_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

1775 
	#ADC12_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

1776 
	#ADC12_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

1777 
	#ADC12_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

1778 
	#ADC12_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

1779 
	#ADC12_CCR_DMACFG
 ((
ut32_t
)0x00002000

	)

1780 
	#ADC12_CCR_MDMA
 ((
ut32_t
)0x0000C000

	)

1781 
	#ADC12_CCR_MDMA_0
 ((
ut32_t
)0x00004000

	)

1782 
	#ADC12_CCR_MDMA_1
 ((
ut32_t
)0x00008000

	)

1783 
	#ADC12_CCR_CKMODE
 ((
ut32_t
)0x00030000

	)

1784 
	#ADC12_CCR_CKMODE_0
 ((
ut32_t
)0x00010000

	)

1785 
	#ADC12_CCR_CKMODE_1
 ((
ut32_t
)0x00020000

	)

1786 
	#ADC12_CCR_VREFEN
 ((
ut32_t
)0x00400000

	)

1787 
	#ADC12_CCR_TSEN
 ((
ut32_t
)0x00800000

	)

1788 
	#ADC12_CCR_VBATEN
 ((
ut32_t
)0x01000000

	)

1791 
	#ADC34_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

1792 
	#ADC34_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

1793 
	#ADC34_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

1794 
	#ADC34_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

1795 
	#ADC34_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

1796 
	#ADC34_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

1798 
	#ADC34_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

1799 
	#ADC34_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

1800 
	#ADC34_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

1801 
	#ADC34_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

1802 
	#ADC34_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

1804 
	#ADC34_CCR_DMACFG
 ((
ut32_t
)0x00002000

	)

1805 
	#ADC34_CCR_MDMA
 ((
ut32_t
)0x0000C000

	)

1806 
	#ADC34_CCR_MDMA_0
 ((
ut32_t
)0x00004000

	)

1807 
	#ADC34_CCR_MDMA_1
 ((
ut32_t
)0x00008000

	)

1809 
	#ADC34_CCR_CKMODE
 ((
ut32_t
)0x00030000

	)

1810 
	#ADC34_CCR_CKMODE_0
 ((
ut32_t
)0x00010000

	)

1811 
	#ADC34_CCR_CKMODE_1
 ((
ut32_t
)0x00020000

	)

1813 
	#ADC34_CCR_VREFEN
 ((
ut32_t
)0x00400000

	)

1814 
	#ADC34_CCR_TSEN
 ((
ut32_t
)0x00800000

	)

1815 
	#ADC34_CCR_VBATEN
 ((
ut32_t
)0x01000000

	)

1818 
	#ADC12_CDR_RDATA_MST
 ((
ut32_t
)0x0000FFFF

	)

1819 
	#ADC12_CDR_RDATA_MST_0
 ((
ut32_t
)0x00000001

	)

1820 
	#ADC12_CDR_RDATA_MST_1
 ((
ut32_t
)0x00000002

	)

1821 
	#ADC12_CDR_RDATA_MST_2
 ((
ut32_t
)0x00000004

	)

1822 
	#ADC12_CDR_RDATA_MST_3
 ((
ut32_t
)0x00000008

	)

1823 
	#ADC12_CDR_RDATA_MST_4
 ((
ut32_t
)0x00000010

	)

1824 
	#ADC12_CDR_RDATA_MST_5
 ((
ut32_t
)0x00000020

	)

1825 
	#ADC12_CDR_RDATA_MST_6
 ((
ut32_t
)0x00000040

	)

1826 
	#ADC12_CDR_RDATA_MST_7
 ((
ut32_t
)0x00000080

	)

1827 
	#ADC12_CDR_RDATA_MST_8
 ((
ut32_t
)0x00000100

	)

1828 
	#ADC12_CDR_RDATA_MST_9
 ((
ut32_t
)0x00000200

	)

1829 
	#ADC12_CDR_RDATA_MST_10
 ((
ut32_t
)0x00000400

	)

1830 
	#ADC12_CDR_RDATA_MST_11
 ((
ut32_t
)0x00000800

	)

1831 
	#ADC12_CDR_RDATA_MST_12
 ((
ut32_t
)0x00001000

	)

1832 
	#ADC12_CDR_RDATA_MST_13
 ((
ut32_t
)0x00002000

	)

1833 
	#ADC12_CDR_RDATA_MST_14
 ((
ut32_t
)0x00004000

	)

1834 
	#ADC12_CDR_RDATA_MST_15
 ((
ut32_t
)0x00008000

	)

1836 
	#ADC12_CDR_RDATA_SLV
 ((
ut32_t
)0xFFFF0000

	)

1837 
	#ADC12_CDR_RDATA_SLV_0
 ((
ut32_t
)0x00010000

	)

1838 
	#ADC12_CDR_RDATA_SLV_1
 ((
ut32_t
)0x00020000

	)

1839 
	#ADC12_CDR_RDATA_SLV_2
 ((
ut32_t
)0x00040000

	)

1840 
	#ADC12_CDR_RDATA_SLV_3
 ((
ut32_t
)0x00080000

	)

1841 
	#ADC12_CDR_RDATA_SLV_4
 ((
ut32_t
)0x00100000

	)

1842 
	#ADC12_CDR_RDATA_SLV_5
 ((
ut32_t
)0x00200000

	)

1843 
	#ADC12_CDR_RDATA_SLV_6
 ((
ut32_t
)0x00400000

	)

1844 
	#ADC12_CDR_RDATA_SLV_7
 ((
ut32_t
)0x00800000

	)

1845 
	#ADC12_CDR_RDATA_SLV_8
 ((
ut32_t
)0x01000000

	)

1846 
	#ADC12_CDR_RDATA_SLV_9
 ((
ut32_t
)0x02000000

	)

1847 
	#ADC12_CDR_RDATA_SLV_10
 ((
ut32_t
)0x04000000

	)

1848 
	#ADC12_CDR_RDATA_SLV_11
 ((
ut32_t
)0x08000000

	)

1849 
	#ADC12_CDR_RDATA_SLV_12
 ((
ut32_t
)0x10000000

	)

1850 
	#ADC12_CDR_RDATA_SLV_13
 ((
ut32_t
)0x20000000

	)

1851 
	#ADC12_CDR_RDATA_SLV_14
 ((
ut32_t
)0x40000000

	)

1852 
	#ADC12_CDR_RDATA_SLV_15
 ((
ut32_t
)0x80000000

	)

1855 
	#ADC34_CDR_RDATA_MST
 ((
ut32_t
)0x0000FFFF

	)

1856 
	#ADC34_CDR_RDATA_MST_0
 ((
ut32_t
)0x00000001

	)

1857 
	#ADC34_CDR_RDATA_MST_1
 ((
ut32_t
)0x00000002

	)

1858 
	#ADC34_CDR_RDATA_MST_2
 ((
ut32_t
)0x00000004

	)

1859 
	#ADC34_CDR_RDATA_MST_3
 ((
ut32_t
)0x00000008

	)

1860 
	#ADC34_CDR_RDATA_MST_4
 ((
ut32_t
)0x00000010

	)

1861 
	#ADC34_CDR_RDATA_MST_5
 ((
ut32_t
)0x00000020

	)

1862 
	#ADC34_CDR_RDATA_MST_6
 ((
ut32_t
)0x00000040

	)

1863 
	#ADC34_CDR_RDATA_MST_7
 ((
ut32_t
)0x00000080

	)

1864 
	#ADC34_CDR_RDATA_MST_8
 ((
ut32_t
)0x00000100

	)

1865 
	#ADC34_CDR_RDATA_MST_9
 ((
ut32_t
)0x00000200

	)

1866 
	#ADC34_CDR_RDATA_MST_10
 ((
ut32_t
)0x00000400

	)

1867 
	#ADC34_CDR_RDATA_MST_11
 ((
ut32_t
)0x00000800

	)

1868 
	#ADC34_CDR_RDATA_MST_12
 ((
ut32_t
)0x00001000

	)

1869 
	#ADC34_CDR_RDATA_MST_13
 ((
ut32_t
)0x00002000

	)

1870 
	#ADC34_CDR_RDATA_MST_14
 ((
ut32_t
)0x00004000

	)

1871 
	#ADC34_CDR_RDATA_MST_15
 ((
ut32_t
)0x00008000

	)

1873 
	#ADC34_CDR_RDATA_SLV
 ((
ut32_t
)0xFFFF0000

	)

1874 
	#ADC34_CDR_RDATA_SLV_0
 ((
ut32_t
)0x00010000

	)

1875 
	#ADC34_CDR_RDATA_SLV_1
 ((
ut32_t
)0x00020000

	)

1876 
	#ADC34_CDR_RDATA_SLV_2
 ((
ut32_t
)0x00040000

	)

1877 
	#ADC34_CDR_RDATA_SLV_3
 ((
ut32_t
)0x00080000

	)

1878 
	#ADC34_CDR_RDATA_SLV_4
 ((
ut32_t
)0x00100000

	)

1879 
	#ADC34_CDR_RDATA_SLV_5
 ((
ut32_t
)0x00200000

	)

1880 
	#ADC34_CDR_RDATA_SLV_6
 ((
ut32_t
)0x00400000

	)

1881 
	#ADC34_CDR_RDATA_SLV_7
 ((
ut32_t
)0x00800000

	)

1882 
	#ADC34_CDR_RDATA_SLV_8
 ((
ut32_t
)0x01000000

	)

1883 
	#ADC34_CDR_RDATA_SLV_9
 ((
ut32_t
)0x02000000

	)

1884 
	#ADC34_CDR_RDATA_SLV_10
 ((
ut32_t
)0x04000000

	)

1885 
	#ADC34_CDR_RDATA_SLV_11
 ((
ut32_t
)0x08000000

	)

1886 
	#ADC34_CDR_RDATA_SLV_12
 ((
ut32_t
)0x10000000

	)

1887 
	#ADC34_CDR_RDATA_SLV_13
 ((
ut32_t
)0x20000000

	)

1888 
	#ADC34_CDR_RDATA_SLV_14
 ((
ut32_t
)0x40000000

	)

1889 
	#ADC34_CDR_RDATA_SLV_15
 ((
ut32_t
)0x80000000

	)

1897 
	#COMP1_CSR_COMP1EN
 ((
ut32_t
)0x00000001

	)

1898 
	#COMP1_CSR_COMP1SW1
 ((
ut32_t
)0x00000002

	)

1899 
	#COMP1_CSR_COMP1MODE
 ((
ut32_t
)0x0000000C

	)

1900 
	#COMP1_CSR_COMP1MODE_0
 ((
ut32_t
)0x00000004

	)

1901 
	#COMP1_CSR_COMP1MODE_1
 ((
ut32_t
)0x00000008

	)

1902 
	#COMP1_CSR_COMP1INSEL
 ((
ut32_t
)0x00000070

	)

1903 
	#COMP1_CSR_COMP1INSEL_0
 ((
ut32_t
)0x00000010

	)

1904 
	#COMP1_CSR_COMP1INSEL_1
 ((
ut32_t
)0x00000020

	)

1905 
	#COMP1_CSR_COMP1INSEL_2
 ((
ut32_t
)0x00000040

	)

1906 
	#COMP1_CSR_COMP1NONINSEL
 ((
ut32_t
)0x00000080

	)

1907 
	#COMP1_CSR_COMP1OUTSEL
 ((
ut32_t
)0x00003C00

	)

1908 
	#COMP1_CSR_COMP1OUTSEL_0
 ((
ut32_t
)0x00000400

	)

1909 
	#COMP1_CSR_COMP1OUTSEL_1
 ((
ut32_t
)0x00000800

	)

1910 
	#COMP1_CSR_COMP1OUTSEL_2
 ((
ut32_t
)0x00001000

	)

1911 
	#COMP1_CSR_COMP1OUTSEL_3
 ((
ut32_t
)0x00002000

	)

1912 
	#COMP1_CSR_COMP1POL
 ((
ut32_t
)0x00008000

	)

1913 
	#COMP1_CSR_COMP1HYST
 ((
ut32_t
)0x00030000

	)

1914 
	#COMP1_CSR_COMP1HYST_0
 ((
ut32_t
)0x00010000

	)

1915 
	#COMP1_CSR_COMP1HYST_1
 ((
ut32_t
)0x00020000

	)

1916 
	#COMP1_CSR_COMP1BLANKING
 ((
ut32_t
)0x000C0000

	)

1917 
	#COMP1_CSR_COMP1BLANKING_0
 ((
ut32_t
)0x00040000

	)

1918 
	#COMP1_CSR_COMP1BLANKING_1
 ((
ut32_t
)0x00080000

	)

1919 
	#COMP1_CSR_COMP1BLANKING_2
 ((
ut32_t
)0x00100000

	)

1920 
	#COMP1_CSR_COMP1OUT
 ((
ut32_t
)0x40000000

	)

1921 
	#COMP1_CSR_COMP1LOCK
 ((
ut32_t
)0x80000000

	)

1924 
	#COMP2_CSR_COMP2EN
 ((
ut32_t
)0x00000001

	)

1925 
	#COMP2_CSR_COMP2MODE
 ((
ut32_t
)0x0000000C

	)

1926 
	#COMP2_CSR_COMP2MODE_0
 ((
ut32_t
)0x00000004

	)

1927 
	#COMP2_CSR_COMP2MODE_1
 ((
ut32_t
)0x00000008

	)

1928 
	#COMP2_CSR_COMP2INSEL
 ((
ut32_t
)0x00000070

	)

1929 
	#COMP2_CSR_COMP2INSEL_0
 ((
ut32_t
)0x00000010

	)

1930 
	#COMP2_CSR_COMP2INSEL_1
 ((
ut32_t
)0x00000020

	)

1931 
	#COMP2_CSR_COMP2INSEL_2
 ((
ut32_t
)0x00000040

	)

1932 
	#COMP2_CSR_COMP2NONINSEL
 ((
ut32_t
)0x00000080

	)

1933 
	#COMP2_CSR_COMP2WNDWEN
 ((
ut32_t
)0x00000200

	)

1934 
	#COMP2_CSR_COMP2OUTSEL
 ((
ut32_t
)0x00003C00

	)

1935 
	#COMP2_CSR_COMP2OUTSEL_0
 ((
ut32_t
)0x00000400

	)

1936 
	#COMP2_CSR_COMP2OUTSEL_1
 ((
ut32_t
)0x00000800

	)

1937 
	#COMP2_CSR_COMP2OUTSEL_2
 ((
ut32_t
)0x00001000

	)

1938 
	#COMP2_CSR_COMP2OUTSEL_3
 ((
ut32_t
)0x00002000

	)

1939 
	#COMP2_CSR_COMP2POL
 ((
ut32_t
)0x00008000

	)

1940 
	#COMP2_CSR_COMP2HYST
 ((
ut32_t
)0x00030000

	)

1941 
	#COMP2_CSR_COMP2HYST_0
 ((
ut32_t
)0x00010000

	)

1942 
	#COMP2_CSR_COMP2HYST_1
 ((
ut32_t
)0x00020000

	)

1943 
	#COMP2_CSR_COMP2BLANKING
 ((
ut32_t
)0x000C0000

	)

1944 
	#COMP2_CSR_COMP2BLANKING_0
 ((
ut32_t
)0x00040000

	)

1945 
	#COMP2_CSR_COMP2BLANKING_1
 ((
ut32_t
)0x00080000

	)

1946 
	#COMP2_CSR_COMP2BLANKING_2
 ((
ut32_t
)0x00100000

	)

1947 
	#COMP2_CSR_COMP2OUT
 ((
ut32_t
)0x40000000

	)

1948 
	#COMP2_CSR_COMP2LOCK
 ((
ut32_t
)0x80000000

	)

1951 
	#COMP3_CSR_COMP3EN
 ((
ut32_t
)0x00000001

	)

1952 
	#COMP3_CSR_COMP3MODE
 ((
ut32_t
)0x0000000C

	)

1953 
	#COMP3_CSR_COMP3MODE_0
 ((
ut32_t
)0x00000004

	)

1954 
	#COMP3_CSR_COMP3MODE_1
 ((
ut32_t
)0x00000008

	)

1955 
	#COMP3_CSR_COMP3INSEL
 ((
ut32_t
)0x00000070

	)

1956 
	#COMP3_CSR_COMP3INSEL_0
 ((
ut32_t
)0x00000010

	)

1957 
	#COMP3_CSR_COMP3INSEL_1
 ((
ut32_t
)0x00000020

	)

1958 
	#COMP3_CSR_COMP3INSEL_2
 ((
ut32_t
)0x00000040

	)

1959 
	#COMP3_CSR_COMP3NONINSEL
 ((
ut32_t
)0x00000080

	)

1960 
	#COMP3_CSR_COMP3OUTSEL
 ((
ut32_t
)0x00003C00

	)

1961 
	#COMP3_CSR_COMP3OUTSEL_0
 ((
ut32_t
)0x00000400

	)

1962 
	#COMP3_CSR_COMP3OUTSEL_1
 ((
ut32_t
)0x00000800

	)

1963 
	#COMP3_CSR_COMP3OUTSEL_2
 ((
ut32_t
)0x00001000

	)

1964 
	#COMP3_CSR_COMP3OUTSEL_3
 ((
ut32_t
)0x00002000

	)

1965 
	#COMP3_CSR_COMP3POL
 ((
ut32_t
)0x00008000

	)

1966 
	#COMP3_CSR_COMP3HYST
 ((
ut32_t
)0x00030000

	)

1967 
	#COMP3_CSR_COMP3HYST_0
 ((
ut32_t
)0x00010000

	)

1968 
	#COMP3_CSR_COMP3HYST_1
 ((
ut32_t
)0x00020000

	)

1969 
	#COMP3_CSR_COMP3BLANKING
 ((
ut32_t
)0x000C0000

	)

1970 
	#COMP3_CSR_COMP3BLANKING_0
 ((
ut32_t
)0x00040000

	)

1971 
	#COMP3_CSR_COMP3BLANKING_1
 ((
ut32_t
)0x00080000

	)

1972 
	#COMP3_CSR_COMP3BLANKING_2
 ((
ut32_t
)0x00100000

	)

1973 
	#COMP3_CSR_COMP3OUT
 ((
ut32_t
)0x40000000

	)

1974 
	#COMP3_CSR_COMP3LOCK
 ((
ut32_t
)0x80000000

	)

1977 
	#COMP4_CSR_COMP4EN
 ((
ut32_t
)0x00000001

	)

1978 
	#COMP4_CSR_COMP4MODE
 ((
ut32_t
)0x0000000C

	)

1979 
	#COMP4_CSR_COMP4MODE_0
 ((
ut32_t
)0x00000004

	)

1980 
	#COMP4_CSR_COMP4MODE_1
 ((
ut32_t
)0x00000008

	)

1981 
	#COMP4_CSR_COMP4INSEL
 ((
ut32_t
)0x00000070

	)

1982 
	#COMP4_CSR_COMP4INSEL_0
 ((
ut32_t
)0x00000010

	)

1983 
	#COMP4_CSR_COMP4INSEL_1
 ((
ut32_t
)0x00000020

	)

1984 
	#COMP4_CSR_COMP4INSEL_2
 ((
ut32_t
)0x00000040

	)

1985 
	#COMP4_CSR_COMP4NONINSEL
 ((
ut32_t
)0x00000080

	)

1986 
	#COMP4_CSR_COMP4WNDWEN
 ((
ut32_t
)0x00000200

	)

1987 
	#COMP4_CSR_COMP4OUTSEL
 ((
ut32_t
)0x00003C00

	)

1988 
	#COMP4_CSR_COMP4OUTSEL_0
 ((
ut32_t
)0x00000400

	)

1989 
	#COMP4_CSR_COMP4OUTSEL_1
 ((
ut32_t
)0x00000800

	)

1990 
	#COMP4_CSR_COMP4OUTSEL_2
 ((
ut32_t
)0x00001000

	)

1991 
	#COMP4_CSR_COMP4OUTSEL_3
 ((
ut32_t
)0x00002000

	)

1992 
	#COMP4_CSR_COMP4POL
 ((
ut32_t
)0x00008000

	)

1993 
	#COMP4_CSR_COMP4HYST
 ((
ut32_t
)0x00030000

	)

1994 
	#COMP4_CSR_COMP4HYST_0
 ((
ut32_t
)0x00010000

	)

1995 
	#COMP4_CSR_COMP4HYST_1
 ((
ut32_t
)0x00020000

	)

1996 
	#COMP4_CSR_COMP4BLANKING
 ((
ut32_t
)0x000C0000

	)

1997 
	#COMP4_CSR_COMP4BLANKING_0
 ((
ut32_t
)0x00040000

	)

1998 
	#COMP4_CSR_COMP4BLANKING_1
 ((
ut32_t
)0x00080000

	)

1999 
	#COMP4_CSR_COMP4BLANKING_2
 ((
ut32_t
)0x00100000

	)

2000 
	#COMP4_CSR_COMP4OUT
 ((
ut32_t
)0x40000000

	)

2001 
	#COMP4_CSR_COMP4LOCK
 ((
ut32_t
)0x80000000

	)

2004 
	#COMP5_CSR_COMP5EN
 ((
ut32_t
)0x00000001

	)

2005 
	#COMP5_CSR_COMP5MODE
 ((
ut32_t
)0x0000000C

	)

2006 
	#COMP5_CSR_COMP5MODE_0
 ((
ut32_t
)0x00000004

	)

2007 
	#COMP5_CSR_COMP5MODE_1
 ((
ut32_t
)0x00000008

	)

2008 
	#COMP5_CSR_COMP5INSEL
 ((
ut32_t
)0x00000070

	)

2009 
	#COMP5_CSR_COMP5INSEL_0
 ((
ut32_t
)0x00000010

	)

2010 
	#COMP5_CSR_COMP5INSEL_1
 ((
ut32_t
)0x00000020

	)

2011 
	#COMP5_CSR_COMP5INSEL_2
 ((
ut32_t
)0x00000040

	)

2012 
	#COMP5_CSR_COMP5NONINSEL
 ((
ut32_t
)0x00000080

	)

2013 
	#COMP5_CSR_COMP5OUTSEL
 ((
ut32_t
)0x00003C00

	)

2014 
	#COMP5_CSR_COMP5OUTSEL_0
 ((
ut32_t
)0x00000400

	)

2015 
	#COMP5_CSR_COMP5OUTSEL_1
 ((
ut32_t
)0x00000800

	)

2016 
	#COMP5_CSR_COMP5OUTSEL_2
 ((
ut32_t
)0x00001000

	)

2017 
	#COMP5_CSR_COMP5OUTSEL_3
 ((
ut32_t
)0x00002000

	)

2018 
	#COMP5_CSR_COMP5POL
 ((
ut32_t
)0x00008000

	)

2019 
	#COMP5_CSR_COMP5HYST
 ((
ut32_t
)0x00030000

	)

2020 
	#COMP5_CSR_COMP5HYST_0
 ((
ut32_t
)0x00010000

	)

2021 
	#COMP5_CSR_COMP5HYST_1
 ((
ut32_t
)0x00020000

	)

2022 
	#COMP5_CSR_COMP5BLANKING
 ((
ut32_t
)0x000C0000

	)

2023 
	#COMP5_CSR_COMP5BLANKING_0
 ((
ut32_t
)0x00040000

	)

2024 
	#COMP5_CSR_COMP5BLANKING_1
 ((
ut32_t
)0x00080000

	)

2025 
	#COMP5_CSR_COMP5BLANKING_2
 ((
ut32_t
)0x00100000

	)

2026 
	#COMP5_CSR_COMP5OUT
 ((
ut32_t
)0x40000000

	)

2027 
	#COMP5_CSR_COMP5LOCK
 ((
ut32_t
)0x80000000

	)

2030 
	#COMP6_CSR_COMP6EN
 ((
ut32_t
)0x00000001

	)

2031 
	#COMP6_CSR_COMP6MODE
 ((
ut32_t
)0x0000000C

	)

2032 
	#COMP6_CSR_COMP6MODE_0
 ((
ut32_t
)0x00000004

	)

2033 
	#COMP6_CSR_COMP6MODE_1
 ((
ut32_t
)0x00000008

	)

2034 
	#COMP6_CSR_COMP6INSEL
 ((
ut32_t
)0x00000070

	)

2035 
	#COMP6_CSR_COMP6INSEL_0
 ((
ut32_t
)0x00000010

	)

2036 
	#COMP6_CSR_COMP6INSEL_1
 ((
ut32_t
)0x00000020

	)

2037 
	#COMP6_CSR_COMP6INSEL_2
 ((
ut32_t
)0x00000040

	)

2038 
	#COMP6_CSR_COMP6NONINSEL
 ((
ut32_t
)0x00000080

	)

2039 
	#COMP6_CSR_COMP6WNDWEN
 ((
ut32_t
)0x00000200

	)

2040 
	#COMP6_CSR_COMP6OUTSEL
 ((
ut32_t
)0x00003C00

	)

2041 
	#COMP6_CSR_COMP6OUTSEL_0
 ((
ut32_t
)0x00000400

	)

2042 
	#COMP6_CSR_COMP6OUTSEL_1
 ((
ut32_t
)0x00000800

	)

2043 
	#COMP6_CSR_COMP6OUTSEL_2
 ((
ut32_t
)0x00001000

	)

2044 
	#COMP6_CSR_COMP6OUTSEL_3
 ((
ut32_t
)0x00002000

	)

2045 
	#COMP6_CSR_COMP6POL
 ((
ut32_t
)0x00008000

	)

2046 
	#COMP6_CSR_COMP6HYST
 ((
ut32_t
)0x00030000

	)

2047 
	#COMP6_CSR_COMP6HYST_0
 ((
ut32_t
)0x00010000

	)

2048 
	#COMP6_CSR_COMP6HYST_1
 ((
ut32_t
)0x00020000

	)

2049 
	#COMP6_CSR_COMP6BLANKING
 ((
ut32_t
)0x000C0000

	)

2050 
	#COMP6_CSR_COMP6BLANKING_0
 ((
ut32_t
)0x00040000

	)

2051 
	#COMP6_CSR_COMP6BLANKING_1
 ((
ut32_t
)0x00080000

	)

2052 
	#COMP6_CSR_COMP6BLANKING_2
 ((
ut32_t
)0x00100000

	)

2053 
	#COMP6_CSR_COMP6OUT
 ((
ut32_t
)0x40000000

	)

2054 
	#COMP6_CSR_COMP6LOCK
 ((
ut32_t
)0x80000000

	)

2057 
	#COMP7_CSR_COMP7EN
 ((
ut32_t
)0x00000001

	)

2058 
	#COMP7_CSR_COMP7MODE
 ((
ut32_t
)0x0000000C

	)

2059 
	#COMP7_CSR_COMP7MODE_0
 ((
ut32_t
)0x00000004

	)

2060 
	#COMP7_CSR_COMP7MODE_1
 ((
ut32_t
)0x00000008

	)

2061 
	#COMP7_CSR_COMP7INSEL
 ((
ut32_t
)0x00000070

	)

2062 
	#COMP7_CSR_COMP7INSEL_0
 ((
ut32_t
)0x00000010

	)

2063 
	#COMP7_CSR_COMP7INSEL_1
 ((
ut32_t
)0x00000020

	)

2064 
	#COMP7_CSR_COMP7INSEL_2
 ((
ut32_t
)0x00000040

	)

2065 
	#COMP7_CSR_COMP7NONINSEL
 ((
ut32_t
)0x00000080

	)

2066 
	#COMP7_CSR_COMP7OUTSEL
 ((
ut32_t
)0x00003C00

	)

2067 
	#COMP7_CSR_COMP7OUTSEL_0
 ((
ut32_t
)0x00000400

	)

2068 
	#COMP7_CSR_COMP7OUTSEL_1
 ((
ut32_t
)0x00000800

	)

2069 
	#COMP7_CSR_COMP7OUTSEL_2
 ((
ut32_t
)0x00001000

	)

2070 
	#COMP7_CSR_COMP7OUTSEL_3
 ((
ut32_t
)0x00002000

	)

2071 
	#COMP7_CSR_COMP7POL
 ((
ut32_t
)0x00008000

	)

2072 
	#COMP7_CSR_COMP7HYST
 ((
ut32_t
)0x00030000

	)

2073 
	#COMP7_CSR_COMP7HYST_0
 ((
ut32_t
)0x00010000

	)

2074 
	#COMP7_CSR_COMP7HYST_1
 ((
ut32_t
)0x00020000

	)

2075 
	#COMP7_CSR_COMP7BLANKING
 ((
ut32_t
)0x000C0000

	)

2076 
	#COMP7_CSR_COMP7BLANKING_0
 ((
ut32_t
)0x00040000

	)

2077 
	#COMP7_CSR_COMP7BLANKING_1
 ((
ut32_t
)0x00080000

	)

2078 
	#COMP7_CSR_COMP7BLANKING_2
 ((
ut32_t
)0x00100000

	)

2079 
	#COMP7_CSR_COMP7OUT
 ((
ut32_t
)0x40000000

	)

2080 
	#COMP7_CSR_COMP7LOCK
 ((
ut32_t
)0x80000000

	)

2083 
	#COMP_CSR_COMPxEN
 ((
ut32_t
)0x00000001

	)

2084 
	#COMP_CSR_COMP1SW1
 ((
ut32_t
)0x00000002

	)

2085 
	#COMP_CSR_COMPxMODE
 ((
ut32_t
)0x0000000C

	)

2086 
	#COMP_CSR_COMPxMODE_0
 ((
ut32_t
)0x00000004

	)

2087 
	#COMP_CSR_COMPxMODE_1
 ((
ut32_t
)0x00000008

	)

2088 
	#COMP_CSR_COMPxINSEL
 ((
ut32_t
)0x00000070

	)

2089 
	#COMP_CSR_COMPxINSEL_0
 ((
ut32_t
)0x00000010

	)

2090 
	#COMP_CSR_COMPxINSEL_1
 ((
ut32_t
)0x00000020

	)

2091 
	#COMP_CSR_COMPxINSEL_2
 ((
ut32_t
)0x00000040

	)

2092 
	#COMP_CSR_COMPxNONINSEL
 ((
ut32_t
)0x00000080

	)

2093 
	#COMP_CSR_COMPxWNDWEN
 ((
ut32_t
)0x00000200

	)

2094 
	#COMP_CSR_COMPxOUTSEL
 ((
ut32_t
)0x00003C00

	)

2095 
	#COMP_CSR_COMPxOUTSEL_0
 ((
ut32_t
)0x00000400

	)

2096 
	#COMP_CSR_COMPxOUTSEL_1
 ((
ut32_t
)0x00000800

	)

2097 
	#COMP_CSR_COMPxOUTSEL_2
 ((
ut32_t
)0x00001000

	)

2098 
	#COMP_CSR_COMPxOUTSEL_3
 ((
ut32_t
)0x00002000

	)

2099 
	#COMP_CSR_COMPxPOL
 ((
ut32_t
)0x00008000

	)

2100 
	#COMP_CSR_COMPxHYST
 ((
ut32_t
)0x00030000

	)

2101 
	#COMP_CSR_COMPxHYST_0
 ((
ut32_t
)0x00010000

	)

2102 
	#COMP_CSR_COMPxHYST_1
 ((
ut32_t
)0x00020000

	)

2103 
	#COMP_CSR_COMPxBLANKING
 ((
ut32_t
)0x000C0000

	)

2104 
	#COMP_CSR_COMPxBLANKING_0
 ((
ut32_t
)0x00040000

	)

2105 
	#COMP_CSR_COMPxBLANKING_1
 ((
ut32_t
)0x00080000

	)

2106 
	#COMP_CSR_COMPxBLANKING_2
 ((
ut32_t
)0x00100000

	)

2107 
	#COMP_CSR_COMPxOUT
 ((
ut32_t
)0x40000000

	)

2108 
	#COMP_CSR_COMPxLOCK
 ((
ut32_t
)0x80000000

	)

2116 
	#OPAMP1_CSR_OPAMP1EN
 ((
ut32_t
)0x00000001

	)

2117 
	#OPAMP1_CSR_FORCEVP
 ((
ut32_t
)0x00000002

	)

2118 
	#OPAMP1_CSR_VPSEL
 ((
ut32_t
)0x0000000C

	)

2119 
	#OPAMP1_CSR_VPSEL_0
 ((
ut32_t
)0x00000004

	)

2120 
	#OPAMP1_CSR_VPSEL_1
 ((
ut32_t
)0x00000008

	)

2121 
	#OPAMP1_CSR_VMSEL
 ((
ut32_t
)0x00000060

	)

2122 
	#OPAMP1_CSR_VMSEL_0
 ((
ut32_t
)0x00000020

	)

2123 
	#OPAMP1_CSR_VMSEL_1
 ((
ut32_t
)0x00000040

	)

2124 
	#OPAMP1_CSR_TCMEN
 ((
ut32_t
)0x00000080

	)

2125 
	#OPAMP1_CSR_VMSSEL
 ((
ut32_t
)0x00000100

	)

2126 
	#OPAMP1_CSR_VPSSEL
 ((
ut32_t
)0x00000600

	)

2127 
	#OPAMP1_CSR_VPSSEL_0
 ((
ut32_t
)0x00000200

	)

2128 
	#OPAMP1_CSR_VPSSEL_1
 ((
ut32_t
)0x00000400

	)

2129 
	#OPAMP1_CSR_CALON
 ((
ut32_t
)0x00000800

	)

2130 
	#OPAMP1_CSR_CALSEL
 ((
ut32_t
)0x00003000

	)

2131 
	#OPAMP1_CSR_CALSEL_0
 ((
ut32_t
)0x00001000

	)

2132 
	#OPAMP1_CSR_CALSEL_1
 ((
ut32_t
)0x00002000

	)

2133 
	#OPAMP1_CSR_PGGAIN
 ((
ut32_t
)0x0003C000

	)

2134 
	#OPAMP1_CSR_PGGAIN_0
 ((
ut32_t
)0x00004000

	)

2135 
	#OPAMP1_CSR_PGGAIN_1
 ((
ut32_t
)0x00008000

	)

2136 
	#OPAMP1_CSR_PGGAIN_2
 ((
ut32_t
)0x00010000

	)

2137 
	#OPAMP1_CSR_PGGAIN_3
 ((
ut32_t
)0x00020000

	)

2138 
	#OPAMP1_CSR_USERTRIM
 ((
ut32_t
)0x00040000

	)

2139 
	#OPAMP1_CSR_TRIMOFFSETP
 ((
ut32_t
)0x00F80000

	)

2140 
	#OPAMP1_CSR_TRIMOFFSETN
 ((
ut32_t
)0x1F000000

	)

2141 
	#OPAMP1_CSR_TSTREF
 ((
ut32_t
)0x20000000

	)

2142 
	#OPAMP1_CSR_OUTCAL
 ((
ut32_t
)0x40000000

	)

2143 
	#OPAMP1_CSR_LOCK
 ((
ut32_t
)0x80000000

	)

2146 
	#OPAMP2_CSR_OPAMP2EN
 ((
ut32_t
)0x00000001

	)

2147 
	#OPAMP2_CSR_FORCEVP
 ((
ut32_t
)0x00000002

	)

2148 
	#OPAMP2_CSR_VPSEL
 ((
ut32_t
)0x0000000C

	)

2149 
	#OPAMP2_CSR_VPSEL_0
 ((
ut32_t
)0x00000004

	)

2150 
	#OPAMP2_CSR_VPSEL_1
 ((
ut32_t
)0x00000008

	)

2151 
	#OPAMP2_CSR_VMSEL
 ((
ut32_t
)0x00000060

	)

2152 
	#OPAMP2_CSR_VMSEL_0
 ((
ut32_t
)0x00000020

	)

2153 
	#OPAMP2_CSR_VMSEL_1
 ((
ut32_t
)0x00000040

	)

2154 
	#OPAMP2_CSR_TCMEN
 ((
ut32_t
)0x00000080

	)

2155 
	#OPAMP2_CSR_VMSSEL
 ((
ut32_t
)0x00000100

	)

2156 
	#OPAMP2_CSR_VPSSEL
 ((
ut32_t
)0x00000600

	)

2157 
	#OPAMP2_CSR_VPSSEL_0
 ((
ut32_t
)0x00000200

	)

2158 
	#OPAMP2_CSR_VPSSEL_1
 ((
ut32_t
)0x00000400

	)

2159 
	#OPAMP2_CSR_CALON
 ((
ut32_t
)0x00000800

	)

2160 
	#OPAMP2_CSR_CALSEL
 ((
ut32_t
)0x00003000

	)

2161 
	#OPAMP2_CSR_CALSEL_0
 ((
ut32_t
)0x00001000

	)

2162 
	#OPAMP2_CSR_CALSEL_1
 ((
ut32_t
)0x00002000

	)

2163 
	#OPAMP2_CSR_PGGAIN
 ((
ut32_t
)0x0003C000

	)

2164 
	#OPAMP2_CSR_PGGAIN_0
 ((
ut32_t
)0x00004000

	)

2165 
	#OPAMP2_CSR_PGGAIN_1
 ((
ut32_t
)0x00008000

	)

2166 
	#OPAMP2_CSR_PGGAIN_2
 ((
ut32_t
)0x00010000

	)

2167 
	#OPAMP2_CSR_PGGAIN_3
 ((
ut32_t
)0x00020000

	)

2168 
	#OPAMP2_CSR_USERTRIM
 ((
ut32_t
)0x00040000

	)

2169 
	#OPAMP2_CSR_TRIMOFFSETP
 ((
ut32_t
)0x00F80000

	)

2170 
	#OPAMP2_CSR_TRIMOFFSETN
 ((
ut32_t
)0x1F000000

	)

2171 
	#OPAMP2_CSR_TSTREF
 ((
ut32_t
)0x20000000

	)

2172 
	#OPAMP2_CSR_OUTCAL
 ((
ut32_t
)0x40000000

	)

2173 
	#OPAMP2_CSR_LOCK
 ((
ut32_t
)0x80000000

	)

2176 
	#OPAMP3_CSR_OPAMP3EN
 ((
ut32_t
)0x00000001

	)

2177 
	#OPAMP3_CSR_FORCEVP
 ((
ut32_t
)0x00000002

	)

2178 
	#OPAMP3_CSR_VPSEL
 ((
ut32_t
)0x0000000C

	)

2179 
	#OPAMP3_CSR_VPSEL_0
 ((
ut32_t
)0x00000004

	)

2180 
	#OPAMP3_CSR_VPSEL_1
 ((
ut32_t
)0x00000008

	)

2181 
	#OPAMP3_CSR_VMSEL
 ((
ut32_t
)0x00000060

	)

2182 
	#OPAMP3_CSR_VMSEL_0
 ((
ut32_t
)0x00000020

	)

2183 
	#OPAMP3_CSR_VMSEL_1
 ((
ut32_t
)0x00000040

	)

2184 
	#OPAMP3_CSR_TCMEN
 ((
ut32_t
)0x00000080

	)

2185 
	#OPAMP3_CSR_VMSSEL
 ((
ut32_t
)0x00000100

	)

2186 
	#OPAMP3_CSR_VPSSEL
 ((
ut32_t
)0x00000600

	)

2187 
	#OPAMP3_CSR_VPSSEL_0
 ((
ut32_t
)0x00000200

	)

2188 
	#OPAMP3_CSR_VPSSEL_1
 ((
ut32_t
)0x00000400

	)

2189 
	#OPAMP3_CSR_CALON
 ((
ut32_t
)0x00000800

	)

2190 
	#OPAMP3_CSR_CALSEL
 ((
ut32_t
)0x00003000

	)

2191 
	#OPAMP3_CSR_CALSEL_0
 ((
ut32_t
)0x00001000

	)

2192 
	#OPAMP3_CSR_CALSEL_1
 ((
ut32_t
)0x00002000

	)

2193 
	#OPAMP3_CSR_PGGAIN
 ((
ut32_t
)0x0003C000

	)

2194 
	#OPAMP3_CSR_PGGAIN_0
 ((
ut32_t
)0x00004000

	)

2195 
	#OPAMP3_CSR_PGGAIN_1
 ((
ut32_t
)0x00008000

	)

2196 
	#OPAMP3_CSR_PGGAIN_2
 ((
ut32_t
)0x00010000

	)

2197 
	#OPAMP3_CSR_PGGAIN_3
 ((
ut32_t
)0x00020000

	)

2198 
	#OPAMP3_CSR_USERTRIM
 ((
ut32_t
)0x00040000

	)

2199 
	#OPAMP3_CSR_TRIMOFFSETP
 ((
ut32_t
)0x00F80000

	)

2200 
	#OPAMP3_CSR_TRIMOFFSETN
 ((
ut32_t
)0x1F000000

	)

2201 
	#OPAMP3_CSR_TSTREF
 ((
ut32_t
)0x20000000

	)

2202 
	#OPAMP3_CSR_OUTCAL
 ((
ut32_t
)0x40000000

	)

2203 
	#OPAMP3_CSR_LOCK
 ((
ut32_t
)0x80000000

	)

2206 
	#OPAMP4_CSR_OPAMP4EN
 ((
ut32_t
)0x00000001

	)

2207 
	#OPAMP4_CSR_FORCEVP
 ((
ut32_t
)0x00000002

	)

2208 
	#OPAMP4_CSR_VPSEL
 ((
ut32_t
)0x0000000C

	)

2209 
	#OPAMP4_CSR_VPSEL_0
 ((
ut32_t
)0x00000004

	)

2210 
	#OPAMP4_CSR_VPSEL_1
 ((
ut32_t
)0x00000008

	)

2211 
	#OPAMP4_CSR_VMSEL
 ((
ut32_t
)0x00000060

	)

2212 
	#OPAMP4_CSR_VMSEL_0
 ((
ut32_t
)0x00000020

	)

2213 
	#OPAMP4_CSR_VMSEL_1
 ((
ut32_t
)0x00000040

	)

2214 
	#OPAMP4_CSR_TCMEN
 ((
ut32_t
)0x00000080

	)

2215 
	#OPAMP4_CSR_VMSSEL
 ((
ut32_t
)0x00000100

	)

2216 
	#OPAMP4_CSR_VPSSEL
 ((
ut32_t
)0x00000600

	)

2217 
	#OPAMP4_CSR_VPSSEL_0
 ((
ut32_t
)0x00000200

	)

2218 
	#OPAMP4_CSR_VPSSEL_1
 ((
ut32_t
)0x00000400

	)

2219 
	#OPAMP4_CSR_CALON
 ((
ut32_t
)0x00000800

	)

2220 
	#OPAMP4_CSR_CALSEL
 ((
ut32_t
)0x00003000

	)

2221 
	#OPAMP4_CSR_CALSEL_0
 ((
ut32_t
)0x00001000

	)

2222 
	#OPAMP4_CSR_CALSEL_1
 ((
ut32_t
)0x00002000

	)

2223 
	#OPAMP4_CSR_PGGAIN
 ((
ut32_t
)0x0003C000

	)

2224 
	#OPAMP4_CSR_PGGAIN_0
 ((
ut32_t
)0x00004000

	)

2225 
	#OPAMP4_CSR_PGGAIN_1
 ((
ut32_t
)0x00008000

	)

2226 
	#OPAMP4_CSR_PGGAIN_2
 ((
ut32_t
)0x00010000

	)

2227 
	#OPAMP4_CSR_PGGAIN_3
 ((
ut32_t
)0x00020000

	)

2228 
	#OPAMP4_CSR_USERTRIM
 ((
ut32_t
)0x00040000

	)

2229 
	#OPAMP4_CSR_TRIMOFFSETP
 ((
ut32_t
)0x00F80000

	)

2230 
	#OPAMP4_CSR_TRIMOFFSETN
 ((
ut32_t
)0x1F000000

	)

2231 
	#OPAMP4_CSR_TSTREF
 ((
ut32_t
)0x20000000

	)

2232 
	#OPAMP4_CSR_OUTCAL
 ((
ut32_t
)0x40000000

	)

2233 
	#OPAMP4_CSR_LOCK
 ((
ut32_t
)0x80000000

	)

2236 
	#OPAMP_CSR_OPAMPxEN
 ((
ut32_t
)0x00000001

	)

2237 
	#OPAMP_CSR_FORCEVP
 ((
ut32_t
)0x00000002

	)

2238 
	#OPAMP_CSR_VPSEL
 ((
ut32_t
)0x0000000C

	)

2239 
	#OPAMP_CSR_VPSEL_0
 ((
ut32_t
)0x00000004

	)

2240 
	#OPAMP_CSR_VPSEL_1
 ((
ut32_t
)0x00000008

	)

2241 
	#OPAMP_CSR_VMSEL
 ((
ut32_t
)0x00000060

	)

2242 
	#OPAMP_CSR_VMSEL_0
 ((
ut32_t
)0x00000020

	)

2243 
	#OPAMP_CSR_VMSEL_1
 ((
ut32_t
)0x00000040

	)

2244 
	#OPAMP_CSR_TCMEN
 ((
ut32_t
)0x00000080

	)

2245 
	#OPAMP_CSR_VMSSEL
 ((
ut32_t
)0x00000100

	)

2246 
	#OPAMP_CSR_VPSSEL
 ((
ut32_t
)0x00000600

	)

2247 
	#OPAMP_CSR_VPSSEL_0
 ((
ut32_t
)0x00000200

	)

2248 
	#OPAMP_CSR_VPSSEL_1
 ((
ut32_t
)0x00000400

	)

2249 
	#OPAMP_CSR_CALON
 ((
ut32_t
)0x00000800

	)

2250 
	#OPAMP_CSR_CALSEL
 ((
ut32_t
)0x00003000

	)

2251 
	#OPAMP_CSR_CALSEL_0
 ((
ut32_t
)0x00001000

	)

2252 
	#OPAMP_CSR_CALSEL_1
 ((
ut32_t
)0x00002000

	)

2253 
	#OPAMP_CSR_PGGAIN
 ((
ut32_t
)0x0003C000

	)

2254 
	#OPAMP_CSR_PGGAIN_0
 ((
ut32_t
)0x00004000

	)

2255 
	#OPAMP_CSR_PGGAIN_1
 ((
ut32_t
)0x00008000

	)

2256 
	#OPAMP_CSR_PGGAIN_2
 ((
ut32_t
)0x00010000

	)

2257 
	#OPAMP_CSR_PGGAIN_3
 ((
ut32_t
)0x00020000

	)

2258 
	#OPAMP_CSR_USERTRIM
 ((
ut32_t
)0x00040000

	)

2259 
	#OPAMP_CSR_TRIMOFFSETP
 ((
ut32_t
)0x00F80000

	)

2260 
	#OPAMP_CSR_TRIMOFFSETN
 ((
ut32_t
)0x1F000000

	)

2261 
	#OPAMP_CSR_TSTREF
 ((
ut32_t
)0x20000000

	)

2262 
	#OPAMP_CSR_OUTCAL
 ((
ut32_t
)0x40000000

	)

2263 
	#OPAMP_CSR_LOCK
 ((
ut32_t
)0x80000000

	)

2273 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2274 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2275 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2276 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2277 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2278 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2279 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2280 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2281 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2284 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2285 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2286 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2287 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2288 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2289 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2290 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2291 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2292 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2295 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2296 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2297 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2298 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2299 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2300 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2301 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2302 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2303 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2304 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2305 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2306 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2307 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2308 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2309 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2310 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2312 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2313 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2314 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2315 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2317 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2318 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2319 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2320 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2323 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2324 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2325 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2326 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2329 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2330 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2331 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2332 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2335 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2336 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2337 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2338 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2339 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2340 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2341 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2342 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2343 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2344 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2345 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2346 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2347 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2348 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2351 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2352 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2353 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2355 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2356 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2357 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2358 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2360 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2361 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2364 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2365 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2366 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2367 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2368 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2369 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2373 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2374 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2375 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2376 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2377 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2380 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2381 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2382 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2385 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2386 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2387 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2388 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2391 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2392 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2393 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2394 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2397 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2398 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2399 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2400 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2401 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2404 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2405 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2406 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2409 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2410 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2411 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2412 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2415 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2416 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2417 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2418 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2421 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2422 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2423 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2424 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2425 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2428 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2429 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2430 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2433 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2434 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2435 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2436 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2439 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

2440 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2441 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2442 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

2445 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

2446 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

2447 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2448 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2451 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2452 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

2453 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2456 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2457 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2458 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2459 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2462 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2463 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2464 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2465 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2468 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

2469 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

2470 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2471 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2474 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2475 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

2476 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2479 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2480 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2481 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2482 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2485 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2486 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2487 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2488 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2492 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

2495 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

2496 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

2497 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

2498 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

2499 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

2500 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

2501 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

2502 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

2503 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

2504 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

2505 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

2506 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

2507 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

2508 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

2509 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

2512 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

2513 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

2514 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

2515 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

2516 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

2517 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

2518 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

2519 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

2520 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

2521 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

2522 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

2523 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

2524 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

2525 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

2526 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

2529 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

2530 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

2531 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

2532 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

2533 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

2534 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

2535 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

2536 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

2537 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

2538 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

2539 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

2540 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

2541 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

2542 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

2543 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

2546 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

2547 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

2548 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

2549 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

2550 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

2551 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

2552 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

2553 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

2554 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

2555 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

2556 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

2557 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

2558 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

2559 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

2560 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

2563 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

2564 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

2565 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

2566 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

2567 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

2568 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

2569 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

2570 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

2571 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

2572 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

2573 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

2574 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

2575 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

2576 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

2577 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

2578 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

2579 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

2580 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

2581 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

2582 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

2583 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

2584 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

2585 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

2586 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

2587 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

2588 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

2589 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

2590 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

2591 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

2592 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

2593 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

2594 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

2597 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

2598 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

2599 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

2600 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

2601 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

2602 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

2603 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

2604 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

2605 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

2606 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

2607 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

2608 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

2609 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

2610 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

2611 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

2612 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

2613 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

2614 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

2615 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

2616 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

2617 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

2618 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

2619 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

2620 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

2621 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

2622 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

2623 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

2624 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

2625 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

2626 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

2627 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

2628 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

2631 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

2632 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

2633 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

2634 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

2635 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

2636 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

2637 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

2638 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

2639 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

2640 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

2641 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

2642 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

2643 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

2644 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

2645 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

2646 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

2647 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

2648 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

2649 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

2650 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

2651 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

2652 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

2653 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

2654 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

2655 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

2656 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

2657 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

2658 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

2659 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

2660 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

2661 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

2662 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

2665 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

2666 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

2667 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

2668 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

2669 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

2670 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

2671 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

2672 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

2673 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

2674 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

2675 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

2676 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

2677 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

2678 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

2679 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

2680 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

2681 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

2682 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

2683 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

2684 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

2685 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

2686 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

2687 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

2688 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

2689 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

2690 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

2691 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

2692 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

2693 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

2694 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

2695 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

2696 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

2699 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

2700 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

2701 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

2702 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

2703 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

2704 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

2705 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

2706 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

2707 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

2708 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

2709 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

2710 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

2711 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

2712 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

2713 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

2714 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

2715 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

2716 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

2717 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

2718 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

2719 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

2720 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

2721 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

2722 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

2723 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

2724 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

2725 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

2726 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

2727 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

2728 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

2729 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

2730 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

2733 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

2734 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

2735 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

2736 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

2737 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

2738 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

2739 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

2740 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

2741 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

2742 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

2743 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

2744 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

2745 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

2746 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

2747 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

2748 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

2749 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

2750 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

2751 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

2752 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

2753 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

2754 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

2755 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

2756 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

2757 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

2758 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

2759 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

2760 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

2761 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

2762 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

2763 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

2764 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

2767 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

2768 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

2769 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

2770 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

2771 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

2772 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

2773 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

2774 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

2775 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

2776 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

2777 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

2778 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

2779 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

2780 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

2781 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

2782 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

2783 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

2784 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

2785 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

2786 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

2787 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

2788 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

2789 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

2790 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

2791 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

2792 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

2793 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

2794 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

2795 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

2796 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

2797 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

2798 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

2801 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

2802 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

2803 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

2804 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

2805 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

2806 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

2807 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

2808 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

2809 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

2810 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

2811 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

2812 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

2813 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

2814 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

2815 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

2816 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

2817 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

2818 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

2819 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

2820 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

2821 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

2822 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

2823 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

2824 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

2825 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

2826 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

2827 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

2828 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

2829 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

2830 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

2831 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

2832 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

2835 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

2836 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

2837 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

2838 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

2839 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

2840 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

2841 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

2842 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

2843 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

2844 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

2845 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

2846 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

2847 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

2848 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

2849 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

2850 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

2851 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

2852 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

2853 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

2854 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

2855 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

2856 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

2857 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

2858 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

2859 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

2860 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

2861 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

2862 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

2863 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

2864 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

2865 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

2866 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

2869 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

2870 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

2871 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

2872 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

2873 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

2874 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

2875 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

2876 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

2877 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

2878 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

2879 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

2880 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

2881 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

2882 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

2883 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

2884 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

2885 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

2886 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

2887 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

2888 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

2889 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

2890 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

2891 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

2892 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

2893 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

2894 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

2895 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

2896 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

2897 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

2898 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

2899 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

2900 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

2903 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

2904 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

2905 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

2906 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

2907 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

2908 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

2909 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

2910 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

2911 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

2912 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

2913 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

2914 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

2915 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

2916 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

2917 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

2918 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

2919 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

2920 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

2921 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

2922 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

2923 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

2924 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

2925 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

2926 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

2927 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

2928 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

2929 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

2930 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

2931 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

2932 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

2933 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

2934 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

2937 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

2938 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

2939 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

2940 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

2941 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

2942 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

2943 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

2944 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

2945 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

2946 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

2947 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

2948 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

2949 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

2950 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

2951 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

2952 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

2953 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

2954 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

2955 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

2956 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

2957 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

2958 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

2959 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

2960 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

2961 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

2962 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

2963 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

2964 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

2965 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

2966 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

2967 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

2968 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

2971 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

2972 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

2973 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

2974 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

2975 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

2976 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

2977 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

2978 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

2979 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

2980 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

2981 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

2982 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

2983 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

2984 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

2985 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

2986 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

2987 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

2988 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

2989 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

2990 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

2991 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

2992 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

2993 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

2994 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

2995 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

2996 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

2997 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

2998 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

2999 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

3000 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

3001 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

3002 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

3005 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

3006 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

3007 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

3008 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

3009 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

3010 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

3011 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

3012 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

3013 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

3014 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

3015 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

3016 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

3017 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

3018 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

3019 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

3020 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

3021 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

3022 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

3023 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

3024 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

3025 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

3026 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

3027 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

3028 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

3029 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

3030 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

3031 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

3032 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

3033 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

3034 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

3035 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

3036 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

3039 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

3040 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

3041 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

3042 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

3043 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

3044 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

3045 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

3046 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

3047 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

3048 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

3049 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

3050 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

3051 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

3052 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

3053 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

3054 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

3055 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

3056 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

3057 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

3058 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

3059 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

3060 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

3061 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

3062 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

3063 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

3064 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

3065 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

3066 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

3067 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

3068 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

3069 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

3070 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

3073 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

3074 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

3075 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

3076 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

3077 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

3078 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

3079 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

3080 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

3081 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

3082 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

3083 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

3084 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

3085 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

3086 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

3087 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

3088 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

3089 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

3090 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

3091 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

3092 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

3093 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

3094 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

3095 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

3096 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

3097 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

3098 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

3099 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

3100 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

3101 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

3102 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

3103 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

3104 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

3107 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

3108 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

3109 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

3110 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

3111 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

3112 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

3113 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

3114 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

3115 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

3116 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

3117 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

3118 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

3119 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

3120 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

3121 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

3122 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

3123 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

3124 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

3125 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

3126 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

3127 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

3128 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

3129 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

3130 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

3131 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

3132 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

3133 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

3134 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

3135 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

3136 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

3137 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

3138 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

3141 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

3142 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

3143 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

3144 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

3145 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

3146 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

3147 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

3148 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

3149 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

3150 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

3151 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

3152 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

3153 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

3154 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

3155 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

3156 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

3157 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

3158 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

3159 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

3160 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

3161 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

3162 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

3163 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

3164 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

3165 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

3166 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

3167 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

3168 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3169 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3170 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3171 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3172 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3175 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3176 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3177 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3178 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3179 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3180 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3181 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3182 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3183 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3184 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3185 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3186 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3187 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3188 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3189 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3190 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3191 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3192 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3193 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3194 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3195 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3196 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3197 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3198 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3199 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3200 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3201 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3202 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3203 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3204 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3205 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3206 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3209 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3210 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3211 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3212 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3213 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3214 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3215 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3216 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3217 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3218 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3219 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3220 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3221 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3222 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3223 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3224 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3225 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3226 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3227 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3228 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3229 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3230 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3231 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3232 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3233 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3234 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3235 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3236 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3237 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3238 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3239 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3240 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3243 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3244 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3245 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3246 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3247 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3248 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3249 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3250 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3251 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3252 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3253 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3254 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3255 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3256 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3257 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3258 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3259 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3260 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3261 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3262 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3263 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3264 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3265 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3266 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3267 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3268 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3269 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3270 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3271 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3272 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3273 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3274 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3277 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3278 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3279 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3280 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3281 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3282 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3283 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3284 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3285 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3286 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3287 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3288 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3289 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3290 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3291 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3292 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3293 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3294 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3295 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3296 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3297 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3298 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3299 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3300 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3301 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3302 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3303 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3304 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3305 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3306 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3307 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3308 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3311 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3312 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3313 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3314 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3315 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3316 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3317 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3318 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3319 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3320 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3321 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3322 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3323 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3324 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3325 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3326 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3327 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3328 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3329 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3330 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3331 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3332 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3333 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3334 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3335 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3336 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3337 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3338 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3339 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3340 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3341 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3342 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3345 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3346 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3347 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3348 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3349 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3350 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3351 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3352 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3353 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3354 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3355 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3356 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3357 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3358 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3359 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3360 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3361 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3362 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3363 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3364 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3365 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3366 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3367 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3368 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3369 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3370 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3371 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3372 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3373 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3374 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3375 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3376 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3379 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3380 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3381 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3382 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3383 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3384 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3385 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3386 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3387 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3388 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3389 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3390 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3391 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3392 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3393 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3394 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3395 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3396 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3397 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3398 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3399 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3400 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3401 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3402 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3403 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3404 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3405 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3406 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3407 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3408 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3409 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3410 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3413 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3414 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3415 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3416 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3417 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3418 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3419 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3420 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3421 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3422 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3423 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3424 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3425 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3426 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3427 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3428 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3429 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3430 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3431 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3432 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3433 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3434 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3435 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3436 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3437 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3438 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3439 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

3440 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

3441 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

3442 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

3443 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

3444 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

3447 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

3448 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

3449 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

3450 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

3451 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

3452 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

3453 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

3454 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

3455 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

3456 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

3457 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

3458 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

3459 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

3460 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

3461 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

3462 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

3463 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

3464 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

3465 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

3466 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

3467 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

3468 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

3469 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

3470 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

3471 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

3472 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

3473 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

3474 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

3475 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

3476 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

3477 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

3478 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

3481 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

3482 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

3483 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

3484 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

3485 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

3486 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

3487 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

3488 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

3489 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

3490 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

3491 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

3492 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

3493 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

3494 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

3495 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

3496 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

3497 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

3498 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

3499 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

3500 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

3501 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

3502 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

3503 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

3504 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

3505 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

3506 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

3507 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

3508 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

3509 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

3510 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

3511 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

3512 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

3520 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

3523 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

3526 
	#CRC_CR_RESET
 ((
ut32_t
)0x00000001

	)

3527 
	#CRC_CR_POLSIZE
 ((
ut32_t
)0x00000018

	)

3528 
	#CRC_CR_POLSIZE_0
 ((
ut32_t
)0x00000008

	)

3529 
	#CRC_CR_POLSIZE_1
 ((
ut32_t
)0x00000010

	)

3530 
	#CRC_CR_REV_IN
 ((
ut32_t
)0x00000060

	)

3531 
	#CRC_CR_REV_IN_0
 ((
ut32_t
)0x00000020

	)

3532 
	#CRC_CR_REV_IN_1
 ((
ut32_t
)0x00000040

	)

3533 
	#CRC_CR_REV_OUT
 ((
ut32_t
)0x00000080

	)

3536 
	#CRC_INIT_INIT
 ((
ut32_t
)0xFFFFFFFF

	)

3539 
	#CRC_POL_POL
 ((
ut32_t
)0xFFFFFFFF

	)

3546 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

3547 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

3548 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

3550 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

3551 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

3552 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

3553 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

3555 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

3556 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

3557 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

3559 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

3560 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

3561 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

3562 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

3563 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

3565 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

3566 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

3567 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

3568 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

3570 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

3571 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

3572 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

3573 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

3575 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

3576 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

3577 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

3579 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

3580 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

3581 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

3582 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

3583 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

3585 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

3588 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

3589 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

3592 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

3595 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

3598 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

3601 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

3604 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

3607 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

3610 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

3611 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

3614 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

3615 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

3618 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

3619 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

3622 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

3625 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

3628 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

3629 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

3637 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

3638 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

3641 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

3642 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

3643 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

3644 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

3646 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

3647 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

3648 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

3651 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

3652 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

3653 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

3654 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

3655 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

3656 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

3657 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

3658 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

3659 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

3660 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

3661 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

3664 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

3665 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

3666 
	#DBGMCU_APB2_FZ_DBG_TIM15_STOP
 ((
ut32_t
)0x00000004)

	)

3667 
	#DBGMCU_APB2_FZ_DBG_TIM16_STOP
 ((
ut32_t
)0x00000008)

	)

3668 
	#DBGMCU_APB2_FZ_DBG_TIM17_STOP
 ((
ut32_t
)0x00000010)

	)

3676 
	#DMA_ISR_GIF1
 ((
ut32_t
)0x00000001

	)

3677 
	#DMA_ISR_TCIF1
 ((
ut32_t
)0x00000002

	)

3678 
	#DMA_ISR_HTIF1
 ((
ut32_t
)0x00000004

	)

3679 
	#DMA_ISR_TEIF1
 ((
ut32_t
)0x00000008

	)

3680 
	#DMA_ISR_GIF2
 ((
ut32_t
)0x00000010

	)

3681 
	#DMA_ISR_TCIF2
 ((
ut32_t
)0x00000020

	)

3682 
	#DMA_ISR_HTIF2
 ((
ut32_t
)0x00000040

	)

3683 
	#DMA_ISR_TEIF2
 ((
ut32_t
)0x00000080

	)

3684 
	#DMA_ISR_GIF3
 ((
ut32_t
)0x00000100

	)

3685 
	#DMA_ISR_TCIF3
 ((
ut32_t
)0x00000200

	)

3686 
	#DMA_ISR_HTIF3
 ((
ut32_t
)0x00000400

	)

3687 
	#DMA_ISR_TEIF3
 ((
ut32_t
)0x00000800

	)

3688 
	#DMA_ISR_GIF4
 ((
ut32_t
)0x00001000

	)

3689 
	#DMA_ISR_TCIF4
 ((
ut32_t
)0x00002000

	)

3690 
	#DMA_ISR_HTIF4
 ((
ut32_t
)0x00004000

	)

3691 
	#DMA_ISR_TEIF4
 ((
ut32_t
)0x00008000

	)

3692 
	#DMA_ISR_GIF5
 ((
ut32_t
)0x00010000

	)

3693 
	#DMA_ISR_TCIF5
 ((
ut32_t
)0x00020000

	)

3694 
	#DMA_ISR_HTIF5
 ((
ut32_t
)0x00040000

	)

3695 
	#DMA_ISR_TEIF5
 ((
ut32_t
)0x00080000

	)

3696 
	#DMA_ISR_GIF6
 ((
ut32_t
)0x00100000

	)

3697 
	#DMA_ISR_TCIF6
 ((
ut32_t
)0x00200000

	)

3698 
	#DMA_ISR_HTIF6
 ((
ut32_t
)0x00400000

	)

3699 
	#DMA_ISR_TEIF6
 ((
ut32_t
)0x00800000

	)

3700 
	#DMA_ISR_GIF7
 ((
ut32_t
)0x01000000

	)

3701 
	#DMA_ISR_TCIF7
 ((
ut32_t
)0x02000000

	)

3702 
	#DMA_ISR_HTIF7
 ((
ut32_t
)0x04000000

	)

3703 
	#DMA_ISR_TEIF7
 ((
ut32_t
)0x08000000

	)

3706 
	#DMA_IFCR_CGIF1
 ((
ut32_t
)0x00000001

	)

3707 
	#DMA_IFCR_CTCIF1
 ((
ut32_t
)0x00000002

	)

3708 
	#DMA_IFCR_CHTIF1
 ((
ut32_t
)0x00000004

	)

3709 
	#DMA_IFCR_CTEIF1
 ((
ut32_t
)0x00000008

	)

3710 
	#DMA_IFCR_CGIF2
 ((
ut32_t
)0x00000010

	)

3711 
	#DMA_IFCR_CTCIF2
 ((
ut32_t
)0x00000020

	)

3712 
	#DMA_IFCR_CHTIF2
 ((
ut32_t
)0x00000040

	)

3713 
	#DMA_IFCR_CTEIF2
 ((
ut32_t
)0x00000080

	)

3714 
	#DMA_IFCR_CGIF3
 ((
ut32_t
)0x00000100

	)

3715 
	#DMA_IFCR_CTCIF3
 ((
ut32_t
)0x00000200

	)

3716 
	#DMA_IFCR_CHTIF3
 ((
ut32_t
)0x00000400

	)

3717 
	#DMA_IFCR_CTEIF3
 ((
ut32_t
)0x00000800

	)

3718 
	#DMA_IFCR_CGIF4
 ((
ut32_t
)0x00001000

	)

3719 
	#DMA_IFCR_CTCIF4
 ((
ut32_t
)0x00002000

	)

3720 
	#DMA_IFCR_CHTIF4
 ((
ut32_t
)0x00004000

	)

3721 
	#DMA_IFCR_CTEIF4
 ((
ut32_t
)0x00008000

	)

3722 
	#DMA_IFCR_CGIF5
 ((
ut32_t
)0x00010000

	)

3723 
	#DMA_IFCR_CTCIF5
 ((
ut32_t
)0x00020000

	)

3724 
	#DMA_IFCR_CHTIF5
 ((
ut32_t
)0x00040000

	)

3725 
	#DMA_IFCR_CTEIF5
 ((
ut32_t
)0x00080000

	)

3726 
	#DMA_IFCR_CGIF6
 ((
ut32_t
)0x00100000

	)

3727 
	#DMA_IFCR_CTCIF6
 ((
ut32_t
)0x00200000

	)

3728 
	#DMA_IFCR_CHTIF6
 ((
ut32_t
)0x00400000

	)

3729 
	#DMA_IFCR_CTEIF6
 ((
ut32_t
)0x00800000

	)

3730 
	#DMA_IFCR_CGIF7
 ((
ut32_t
)0x01000000

	)

3731 
	#DMA_IFCR_CTCIF7
 ((
ut32_t
)0x02000000

	)

3732 
	#DMA_IFCR_CHTIF7
 ((
ut32_t
)0x04000000

	)

3733 
	#DMA_IFCR_CTEIF7
 ((
ut32_t
)0x08000000

	)

3736 
	#DMA_CCR_EN
 ((
ut32_t
)0x00000001

	)

3737 
	#DMA_CCR_TCIE
 ((
ut32_t
)0x00000002

	)

3738 
	#DMA_CCR_HTIE
 ((
ut32_t
)0x00000004

	)

3739 
	#DMA_CCR_TEIE
 ((
ut32_t
)0x00000008

	)

3740 
	#DMA_CCR_DIR
 ((
ut32_t
)0x00000010

	)

3741 
	#DMA_CCR_CIRC
 ((
ut32_t
)0x00000020

	)

3742 
	#DMA_CCR_PINC
 ((
ut32_t
)0x00000040

	)

3743 
	#DMA_CCR_MINC
 ((
ut32_t
)0x00000080

	)

3745 
	#DMA_CCR_PSIZE
 ((
ut32_t
)0x00000300

	)

3746 
	#DMA_CCR_PSIZE_0
 ((
ut32_t
)0x00000100

	)

3747 
	#DMA_CCR_PSIZE_1
 ((
ut32_t
)0x00000200

	)

3749 
	#DMA_CCR_MSIZE
 ((
ut32_t
)0x00000C00

	)

3750 
	#DMA_CCR_MSIZE_0
 ((
ut32_t
)0x00000400

	)

3751 
	#DMA_CCR_MSIZE_1
 ((
ut32_t
)0x00000800

	)

3753 
	#DMA_CCR_PL
 ((
ut32_t
)0x00003000

	)

3754 
	#DMA_CCR_PL_0
 ((
ut32_t
)0x00001000

	)

3755 
	#DMA_CCR_PL_1
 ((
ut32_t
)0x00002000

	)

3757 
	#DMA_CCR_MEM2MEM
 ((
ut32_t
)0x00004000

	)

3760 
	#DMA_CNDTR_NDT
 ((
ut32_t
)0x0000FFFF

	)

3763 
	#DMA_CPAR_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3766 
	#DMA_CMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3774 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

3775 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

3776 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

3777 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

3778 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

3779 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

3780 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

3781 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

3782 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

3783 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

3784 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

3785 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

3786 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

3787 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

3788 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

3789 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

3790 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

3791 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

3792 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

3793 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

3794 
	#EXTI_IMR_MR20
 ((
ut32_t
)0x00100000

	)

3795 
	#EXTI_IMR_MR21
 ((
ut32_t
)0x00200000

	)

3796 
	#EXTI_IMR_MR22
 ((
ut32_t
)0x00400000

	)

3797 
	#EXTI_IMR_MR23
 ((
ut32_t
)0x00800000

	)

3798 
	#EXTI_IMR_MR24
 ((
ut32_t
)0x01000000

	)

3799 
	#EXTI_IMR_MR25
 ((
ut32_t
)0x02000000

	)

3800 
	#EXTI_IMR_MR26
 ((
ut32_t
)0x04000000

	)

3801 
	#EXTI_IMR_MR27
 ((
ut32_t
)0x08000000

	)

3802 
	#EXTI_IMR_MR28
 ((
ut32_t
)0x10000000

	)

3805 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

3806 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

3807 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

3808 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

3809 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

3810 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

3811 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

3812 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

3813 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

3814 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

3815 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

3816 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

3817 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

3818 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

3819 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

3820 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

3821 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

3822 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

3823 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

3824 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

3825 
	#EXTI_EMR_MR20
 ((
ut32_t
)0x00100000

	)

3826 
	#EXTI_EMR_MR21
 ((
ut32_t
)0x00200000

	)

3827 
	#EXTI_EMR_MR22
 ((
ut32_t
)0x00400000

	)

3828 
	#EXTI_EMR_MR23
 ((
ut32_t
)0x00800000

	)

3829 
	#EXTI_EMR_MR24
 ((
ut32_t
)0x01000000

	)

3830 
	#EXTI_EMR_MR25
 ((
ut32_t
)0x02000000

	)

3831 
	#EXTI_EMR_MR26
 ((
ut32_t
)0x04000000

	)

3832 
	#EXTI_EMR_MR27
 ((
ut32_t
)0x08000000

	)

3833 
	#EXTI_EMR_MR28
 ((
ut32_t
)0x10000000

	)

3836 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

3837 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

3838 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

3839 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

3840 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

3841 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

3842 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

3843 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

3844 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

3845 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

3846 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

3847 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

3848 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

3849 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

3850 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

3851 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

3852 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

3853 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

3854 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

3855 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

3856 
	#EXTI_RTSR_TR20
 ((
ut32_t
)0x00100000

	)

3857 
	#EXTI_RTSR_TR21
 ((
ut32_t
)0x00200000

	)

3858 
	#EXTI_RTSR_TR22
 ((
ut32_t
)0x00400000

	)

3859 
	#EXTI_RTSR_TR23
 ((
ut32_t
)0x00800000

	)

3860 
	#EXTI_RTSR_TR24
 ((
ut32_t
)0x01000000

	)

3861 
	#EXTI_RTSR_TR25
 ((
ut32_t
)0x02000000

	)

3862 
	#EXTI_RTSR_TR26
 ((
ut32_t
)0x04000000

	)

3863 
	#EXTI_RTSR_TR27
 ((
ut32_t
)0x08000000

	)

3864 
	#EXTI_RTSR_TR28
 ((
ut32_t
)0x10000000

	)

3867 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

3868 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

3869 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

3870 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

3871 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

3872 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

3873 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

3874 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

3875 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

3876 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

3877 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

3878 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

3879 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

3880 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

3881 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

3882 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

3883 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

3884 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

3885 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

3886 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

3887 
	#EXTI_FTSR_TR20
 ((
ut32_t
)0x00100000

	)

3888 
	#EXTI_FTSR_TR21
 ((
ut32_t
)0x00200000

	)

3889 
	#EXTI_FTSR_TR22
 ((
ut32_t
)0x00400000

	)

3890 
	#EXTI_FTSR_TR23
 ((
ut32_t
)0x00800000

	)

3891 
	#EXTI_FTSR_TR24
 ((
ut32_t
)0x01000000

	)

3892 
	#EXTI_FTSR_TR25
 ((
ut32_t
)0x02000000

	)

3893 
	#EXTI_FTSR_TR26
 ((
ut32_t
)0x04000000

	)

3894 
	#EXTI_FTSR_TR27
 ((
ut32_t
)0x08000000

	)

3895 
	#EXTI_FTSR_TR28
 ((
ut32_t
)0x10000000

	)

3898 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

3899 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

3900 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

3901 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

3902 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

3903 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

3904 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

3905 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

3906 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

3907 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

3908 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

3909 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

3910 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

3911 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

3912 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

3913 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

3914 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

3915 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

3916 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

3917 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

3918 
	#EXTI_SWIER_SWIER20
 ((
ut32_t
)0x00100000

	)

3919 
	#EXTI_SWIER_SWIER21
 ((
ut32_t
)0x00200000

	)

3920 
	#EXTI_SWIER_SWIER22
 ((
ut32_t
)0x00400000

	)

3921 
	#EXTI_SWIER_SWIER23
 ((
ut32_t
)0x00800000

	)

3922 
	#EXTI_SWIER_SWIER24
 ((
ut32_t
)0x01000000

	)

3923 
	#EXTI_SWIER_SWIER25
 ((
ut32_t
)0x02000000

	)

3924 
	#EXTI_SWIER_SWIER26
 ((
ut32_t
)0x04000000

	)

3925 
	#EXTI_SWIER_SWIER27
 ((
ut32_t
)0x08000000

	)

3926 
	#EXTI_SWIER_SWIER28
 ((
ut32_t
)0x10000000

	)

3929 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

3930 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

3931 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

3932 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

3933 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

3934 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

3935 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

3936 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

3937 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

3938 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

3939 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

3940 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

3941 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

3942 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

3943 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

3944 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

3945 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

3946 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

3947 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

3948 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

3949 
	#EXTI_PR_PR20
 ((
ut32_t
)0x00100000

	)

3950 
	#EXTI_PR_PR21
 ((
ut32_t
)0x00200000

	)

3951 
	#EXTI_PR_PR22
 ((
ut32_t
)0x00400000

	)

3952 
	#EXTI_PR_PR23
 ((
ut32_t
)0x00800000

	)

3953 
	#EXTI_PR_PR24
 ((
ut32_t
)0x01000000

	)

3954 
	#EXTI_PR_PR25
 ((
ut32_t
)0x02000000

	)

3955 
	#EXTI_PR_PR26
 ((
ut32_t
)0x04000000

	)

3956 
	#EXTI_PR_PR27
 ((
ut32_t
)0x08000000

	)

3957 
	#EXTI_PR_PR28
 ((
ut32_t
)0x10000000

	)

3965 
	#FLASH_ACR_LATENCY
 ((
ut8_t
)0x03

	)

3966 
	#FLASH_ACR_LATENCY_0
 ((
ut8_t
)0x01

	)

3967 
	#FLASH_ACR_LATENCY_1
 ((
ut8_t
)0x02

	)

3969 
	#FLASH_ACR_HLFCYA
 ((
ut8_t
)0x08

	)

3970 
	#FLASH_ACR_PRFTBE
 ((
ut8_t
)0x10

	)

3971 
	#FLASH_ACR_PRFTBS
 ((
ut8_t
)0x20)

	)

3974 
	#FLASH_KEYR_FKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

3976 
	#RDP_KEY
 ((
ut16_t
)0x00A5

	)

3977 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123

	)

3978 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB

	)

3981 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

3983 
	#FLASH_OPTKEY1
 
FLASH_KEY1


	)

3984 
	#FLASH_OPTKEY2
 
FLASH_KEY2


	)

3987 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00000001

	)

3988 
	#FLASH_SR_PGERR
 ((
ut32_t
)0x00000004

	)

3989 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010

	)

3990 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000020

	)

3993 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001

	)

3994 
	#FLASH_CR_PER
 ((
ut32_t
)0x00000002

	)

3995 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004

	)

3996 
	#FLASH_CR_OPTPG
 ((
ut32_t
)0x00000010

	)

3997 
	#FLASH_CR_OPTER
 ((
ut32_t
)0x00000020

	)

3998 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00000040

	)

3999 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x00000080

	)

4000 
	#FLASH_CR_OPTWRE
 ((
ut32_t
)0x00000200

	)

4001 
	#FLASH_CR_ERRIE
 ((
ut32_t
)0x00000400

	)

4002 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x00001000

	)

4003 
	#FLASH_CR_OBL_LAUNCH
 ((
ut32_t
)0x00002000

	)

4006 
	#FLASH_AR_FAR
 ((
ut32_t
)0xFFFFFFFF

	)

4009 
	#FLASH_OBR_OPTERR
 ((
ut32_t
)0x00000001

	)

4010 
	#FLASH_OBR_RDPRT1
 ((
ut32_t
)0x00000002

	)

4011 
	#FLASH_OBR_RDPRT2
 ((
ut32_t
)0x00000004

	)

4013 
	#FLASH_OBR_USER
 ((
ut32_t
)0x00003700

	)

4014 
	#FLASH_OBR_IWDG_SW
 ((
ut32_t
)0x00000100

	)

4015 
	#FLASH_OBR_nRST_STOP
 ((
ut32_t
)0x00000200

	)

4016 
	#FLASH_OBR_nRST_STDBY
 ((
ut32_t
)0x00000400

	)

4019 
	#FLASH_WRPR_WRP
 ((
ut32_t
)0xFFFFFFFF

	)

4024 
	#OB_RDP_RDP
 ((
ut32_t
)0x000000FF

	)

4025 
	#OB_RDP_nRDP
 ((
ut32_t
)0x0000FF00

	)

4028 
	#OB_USER_USER
 ((
ut32_t
)0x00FF0000

	)

4029 
	#OB_USER_nUSER
 ((
ut32_t
)0xFF000000

	)

4032 
	#OB_WRP0_WRP0
 ((
ut32_t
)0x000000FF

	)

4033 
	#OB_WRP0_nWRP0
 ((
ut32_t
)0x0000FF00

	)

4036 
	#OB_WRP1_WRP1
 ((
ut32_t
)0x00FF0000

	)

4037 
	#OB_WRP1_nWRP1
 ((
ut32_t
)0xFF000000

	)

4040 
	#OB_WRP2_WRP2
 ((
ut32_t
)0x000000FF

	)

4041 
	#OB_WRP2_nWRP2
 ((
ut32_t
)0x0000FF00

	)

4044 
	#OB_WRP3_WRP3
 ((
ut32_t
)0x00FF0000

	)

4045 
	#OB_WRP3_nWRP3
 ((
ut32_t
)0xFF000000

	)

4052 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

4053 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

4054 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

4055 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

4056 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

4057 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

4058 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

4059 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

4060 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

4061 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

4062 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

4063 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

4064 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

4065 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

4066 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

4067 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

4068 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

4069 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

4070 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

4071 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

4072 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

4073 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

4074 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

4075 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

4076 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

4077 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

4078 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

4079 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

4080 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

4081 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

4082 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

4083 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

4084 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

4085 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

4086 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

4087 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

4088 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

4089 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

4090 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

4091 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

4092 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

4093 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

4094 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

4095 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

4096 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

4097 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

4098 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

4099 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

4103 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

4104 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

4105 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

4106 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

4107 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

4108 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

4109 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

4110 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

4111 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

4112 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

4113 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

4114 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

4115 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

4116 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

4117 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

4118 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

4122 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

4123 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

4124 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

4125 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

4126 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

4127 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

4128 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

4129 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

4130 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

4131 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

4132 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

4133 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

4134 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

4135 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

4136 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

4137 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

4138 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

4139 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

4140 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

4141 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

4142 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

4143 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

4144 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

4145 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

4146 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

4147 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

4148 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

4149 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

4150 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

4151 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

4152 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

4153 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

4154 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

4155 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

4156 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

4157 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

4158 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

4159 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

4160 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

4161 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

4162 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

4163 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

4164 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

4165 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

4166 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

4167 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

4168 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

4169 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

4172 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

4173 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

4174 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

4175 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

4176 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

4177 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

4178 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

4179 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

4180 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

4181 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

4182 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

4183 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

4184 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

4185 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

4186 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

4187 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

4188 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

4189 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

4190 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

4191 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

4192 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

4193 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

4194 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

4195 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

4196 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

4197 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

4198 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

4199 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

4200 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

4201 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

4202 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

4203 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

4204 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

4205 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

4206 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

4207 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

4208 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

4209 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

4210 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

4211 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

4212 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

4213 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

4214 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

4215 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

4216 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

4217 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

4218 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

4219 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

4222 
	#GPIO_IDR_0
 ((
ut32_t
)0x00000001)

	)

4223 
	#GPIO_IDR_1
 ((
ut32_t
)0x00000002)

	)

4224 
	#GPIO_IDR_2
 ((
ut32_t
)0x00000004)

	)

4225 
	#GPIO_IDR_3
 ((
ut32_t
)0x00000008)

	)

4226 
	#GPIO_IDR_4
 ((
ut32_t
)0x00000010)

	)

4227 
	#GPIO_IDR_5
 ((
ut32_t
)0x00000020)

	)

4228 
	#GPIO_IDR_6
 ((
ut32_t
)0x00000040)

	)

4229 
	#GPIO_IDR_7
 ((
ut32_t
)0x00000080)

	)

4230 
	#GPIO_IDR_8
 ((
ut32_t
)0x00000100)

	)

4231 
	#GPIO_IDR_9
 ((
ut32_t
)0x00000200)

	)

4232 
	#GPIO_IDR_10
 ((
ut32_t
)0x00000400)

	)

4233 
	#GPIO_IDR_11
 ((
ut32_t
)0x00000800)

	)

4234 
	#GPIO_IDR_12
 ((
ut32_t
)0x00001000)

	)

4235 
	#GPIO_IDR_13
 ((
ut32_t
)0x00002000)

	)

4236 
	#GPIO_IDR_14
 ((
ut32_t
)0x00004000)

	)

4237 
	#GPIO_IDR_15
 ((
ut32_t
)0x00008000)

	)

4240 
	#GPIO_ODR_0
 ((
ut32_t
)0x00000001)

	)

4241 
	#GPIO_ODR_1
 ((
ut32_t
)0x00000002)

	)

4242 
	#GPIO_ODR_2
 ((
ut32_t
)0x00000004)

	)

4243 
	#GPIO_ODR_3
 ((
ut32_t
)0x00000008)

	)

4244 
	#GPIO_ODR_4
 ((
ut32_t
)0x00000010)

	)

4245 
	#GPIO_ODR_5
 ((
ut32_t
)0x00000020)

	)

4246 
	#GPIO_ODR_6
 ((
ut32_t
)0x00000040)

	)

4247 
	#GPIO_ODR_7
 ((
ut32_t
)0x00000080)

	)

4248 
	#GPIO_ODR_8
 ((
ut32_t
)0x00000100)

	)

4249 
	#GPIO_ODR_9
 ((
ut32_t
)0x00000200)

	)

4250 
	#GPIO_ODR_10
 ((
ut32_t
)0x00000400)

	)

4251 
	#GPIO_ODR_11
 ((
ut32_t
)0x00000800)

	)

4252 
	#GPIO_ODR_12
 ((
ut32_t
)0x00001000)

	)

4253 
	#GPIO_ODR_13
 ((
ut32_t
)0x00002000)

	)

4254 
	#GPIO_ODR_14
 ((
ut32_t
)0x00004000)

	)

4255 
	#GPIO_ODR_15
 ((
ut32_t
)0x00008000)

	)

4258 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

4259 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

4260 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

4261 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

4262 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

4263 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

4264 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

4265 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

4266 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

4267 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

4268 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

4269 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

4270 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

4271 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

4272 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

4273 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

4274 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

4275 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

4276 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

4277 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

4278 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

4279 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

4280 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

4281 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

4282 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

4283 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

4284 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

4285 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

4286 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

4287 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

4288 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

4289 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

4292 
	#GPIO_LCKR_LCK0
 ((
ut32_t
)0x00000001)

	)

4293 
	#GPIO_LCKR_LCK1
 ((
ut32_t
)0x00000002)

	)

4294 
	#GPIO_LCKR_LCK2
 ((
ut32_t
)0x00000004)

	)

4295 
	#GPIO_LCKR_LCK3
 ((
ut32_t
)0x00000008)

	)

4296 
	#GPIO_LCKR_LCK4
 ((
ut32_t
)0x00000010)

	)

4297 
	#GPIO_LCKR_LCK5
 ((
ut32_t
)0x00000020)

	)

4298 
	#GPIO_LCKR_LCK6
 ((
ut32_t
)0x00000040)

	)

4299 
	#GPIO_LCKR_LCK7
 ((
ut32_t
)0x00000080)

	)

4300 
	#GPIO_LCKR_LCK8
 ((
ut32_t
)0x00000100)

	)

4301 
	#GPIO_LCKR_LCK9
 ((
ut32_t
)0x00000200)

	)

4302 
	#GPIO_LCKR_LCK10
 ((
ut32_t
)0x00000400)

	)

4303 
	#GPIO_LCKR_LCK11
 ((
ut32_t
)0x00000800)

	)

4304 
	#GPIO_LCKR_LCK12
 ((
ut32_t
)0x00001000)

	)

4305 
	#GPIO_LCKR_LCK13
 ((
ut32_t
)0x00002000)

	)

4306 
	#GPIO_LCKR_LCK14
 ((
ut32_t
)0x00004000)

	)

4307 
	#GPIO_LCKR_LCK15
 ((
ut32_t
)0x00008000)

	)

4308 
	#GPIO_LCKR_LCKK
 ((
ut32_t
)0x00010000)

	)

4311 
	#GPIO_AFRL_AFRL0
 ((
ut32_t
)0x0000000F)

	)

4312 
	#GPIO_AFRL_AFRL1
 ((
ut32_t
)0x000000F0)

	)

4313 
	#GPIO_AFRL_AFRL2
 ((
ut32_t
)0x00000F00)

	)

4314 
	#GPIO_AFRL_AFRL3
 ((
ut32_t
)0x0000F000)

	)

4315 
	#GPIO_AFRL_AFRL4
 ((
ut32_t
)0x000F0000)

	)

4316 
	#GPIO_AFRL_AFRL5
 ((
ut32_t
)0x00F00000)

	)

4317 
	#GPIO_AFRL_AFRL6
 ((
ut32_t
)0x0F000000)

	)

4318 
	#GPIO_AFRL_AFRL7
 ((
ut32_t
)0xF0000000)

	)

4321 
	#GPIO_AFRH_AFRH0
 ((
ut32_t
)0x0000000F)

	)

4322 
	#GPIO_AFRH_AFRH1
 ((
ut32_t
)0x000000F0)

	)

4323 
	#GPIO_AFRH_AFRH2
 ((
ut32_t
)0x00000F00)

	)

4324 
	#GPIO_AFRH_AFRH3
 ((
ut32_t
)0x0000F000)

	)

4325 
	#GPIO_AFRH_AFRH4
 ((
ut32_t
)0x000F0000)

	)

4326 
	#GPIO_AFRH_AFRH5
 ((
ut32_t
)0x00F00000)

	)

4327 
	#GPIO_AFRH_AFRH6
 ((
ut32_t
)0x0F000000)

	)

4328 
	#GPIO_AFRH_AFRH7
 ((
ut32_t
)0xF0000000)

	)

4331 
	#GPIO_BRR_BR_0
 ((
ut32_t
)0x00000001)

	)

4332 
	#GPIO_BRR_BR_1
 ((
ut32_t
)0x00000002)

	)

4333 
	#GPIO_BRR_BR_2
 ((
ut32_t
)0x00000004)

	)

4334 
	#GPIO_BRR_BR_3
 ((
ut32_t
)0x00000008)

	)

4335 
	#GPIO_BRR_BR_4
 ((
ut32_t
)0x00000010)

	)

4336 
	#GPIO_BRR_BR_5
 ((
ut32_t
)0x00000020)

	)

4337 
	#GPIO_BRR_BR_6
 ((
ut32_t
)0x00000040)

	)

4338 
	#GPIO_BRR_BR_7
 ((
ut32_t
)0x00000080)

	)

4339 
	#GPIO_BRR_BR_8
 ((
ut32_t
)0x00000100)

	)

4340 
	#GPIO_BRR_BR_9
 ((
ut32_t
)0x00000200)

	)

4341 
	#GPIO_BRR_BR_10
 ((
ut32_t
)0x00000400)

	)

4342 
	#GPIO_BRR_BR_11
 ((
ut32_t
)0x00000800)

	)

4343 
	#GPIO_BRR_BR_12
 ((
ut32_t
)0x00001000)

	)

4344 
	#GPIO_BRR_BR_13
 ((
ut32_t
)0x00002000)

	)

4345 
	#GPIO_BRR_BR_14
 ((
ut32_t
)0x00004000)

	)

4346 
	#GPIO_BRR_BR_15
 ((
ut32_t
)0x00008000)

	)

4354 
	#I2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

4355 
	#I2C_CR1_TXIE
 ((
ut32_t
)0x00000002

	)

4356 
	#I2C_CR1_RXIE
 ((
ut32_t
)0x00000004

	)

4357 
	#I2C_CR1_ADDRIE
 ((
ut32_t
)0x00000008

	)

4358 
	#I2C_CR1_NACKIE
 ((
ut32_t
)0x00000010

	)

4359 
	#I2C_CR1_STOPIE
 ((
ut32_t
)0x00000020

	)

4360 
	#I2C_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

4361 
	#I2C_CR1_ERRIE
 ((
ut32_t
)0x00000080

	)

4362 
	#I2C_CR1_DFN
 ((
ut32_t
)0x00000F00

	)

4363 
	#I2C_CR1_ANFOFF
 ((
ut32_t
)0x00001000

	)

4364 
	#I2C_CR1_SWRST
 ((
ut32_t
)0x00002000

	)

4365 
	#I2C_CR1_TXDMAEN
 ((
ut32_t
)0x00004000

	)

4366 
	#I2C_CR1_RXDMAEN
 ((
ut32_t
)0x00008000

	)

4367 
	#I2C_CR1_SBC
 ((
ut32_t
)0x00010000

	)

4368 
	#I2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00020000

	)

4369 
	#I2C_CR1_WUPEN
 ((
ut32_t
)0x00040000

	)

4370 
	#I2C_CR1_GCEN
 ((
ut32_t
)0x00080000

	)

4371 
	#I2C_CR1_SMBHEN
 ((
ut32_t
)0x00100000

	)

4372 
	#I2C_CR1_SMBDEN
 ((
ut32_t
)0x00200000

	)

4373 
	#I2C_CR1_ALERTEN
 ((
ut32_t
)0x00400000

	)

4374 
	#I2C_CR1_PECEN
 ((
ut32_t
)0x00800000

	)

4377 
	#I2C_CR2_SADD
 ((
ut32_t
)0x000003FF

	)

4378 
	#I2C_CR2_RD_WRN
 ((
ut32_t
)0x00000400

	)

4379 
	#I2C_CR2_ADD10
 ((
ut32_t
)0x00000800

	)

4380 
	#I2C_CR2_HEAD10R
 ((
ut32_t
)0x00001000

	)

4381 
	#I2C_CR2_START
 ((
ut32_t
)0x00002000

	)

4382 
	#I2C_CR2_STOP
 ((
ut32_t
)0x00004000

	)

4383 
	#I2C_CR2_NACK
 ((
ut32_t
)0x00008000

	)

4384 
	#I2C_CR2_NBYTES
 ((
ut32_t
)0x00FF0000

	)

4385 
	#I2C_CR2_RELOAD
 ((
ut32_t
)0x01000000

	)

4386 
	#I2C_CR2_AUTOEND
 ((
ut32_t
)0x02000000

	)

4387 
	#I2C_CR2_PECBYTE
 ((
ut32_t
)0x04000000

	)

4390 
	#I2C_OAR1_OA1
 ((
ut32_t
)0x000003FF

	)

4391 
	#I2C_OAR1_OA1MODE
 ((
ut32_t
)0x00000400

	)

4392 
	#I2C_OAR1_OA1EN
 ((
ut32_t
)0x00008000

	)

4395 
	#I2C_OAR2_OA2
 ((
ut32_t
)0x000000FE

	)

4396 
	#I2C_OAR2_OA2MSK
 ((
ut32_t
)0x00000700

	)

4397 
	#I2C_OAR2_OA2EN
 ((
ut32_t
)0x00008000

	)

4400 
	#I2C_TIMINGR_SCLL
 ((
ut32_t
)0x000000FF

	)

4401 
	#I2C_TIMINGR_SCLH
 ((
ut32_t
)0x0000FF00

	)

4402 
	#I2C_TIMINGR_SDADEL
 ((
ut32_t
)0x000F0000

	)

4403 
	#I2C_TIMINGR_SCLDEL
 ((
ut32_t
)0x00F00000

	)

4404 
	#I2C_TIMINGR_PRESC
 ((
ut32_t
)0xF0000000

	)

4407 
	#I2C_TIMEOUTR_TIMEOUTA
 ((
ut32_t
)0x00000FFF

	)

4408 
	#I2C_TIMEOUTR_TIDLE
 ((
ut32_t
)0x00001000

	)

4409 
	#I2C_TIMEOUTR_TIMOUTEN
 ((
ut32_t
)0x00008000

	)

4410 
	#I2C_TIMEOUTR_TIMEOUTB
 ((
ut32_t
)0x0FFF0000

	)

4411 
	#I2C_TIMEOUTR_TEXTEN
 ((
ut32_t
)0x80000000

	)

4414 
	#I2C_ISR_TXE
 ((
ut32_t
)0x00000001

	)

4415 
	#I2C_ISR_TXIS
 ((
ut32_t
)0x00000002

	)

4416 
	#I2C_ISR_RXNE
 ((
ut32_t
)0x00000004

	)

4417 
	#I2C_ISR_ADDR
 ((
ut32_t
)0x00000008

	)

4418 
	#I2C_ISR_NACKF
 ((
ut32_t
)0x00000010

	)

4419 
	#I2C_ISR_STOPF
 ((
ut32_t
)0x00000020

	)

4420 
	#I2C_ISR_TC
 ((
ut32_t
)0x00000040

	)

4421 
	#I2C_ISR_TCR
 ((
ut32_t
)0x00000080

	)

4422 
	#I2C_ISR_BERR
 ((
ut32_t
)0x00000100

	)

4423 
	#I2C_ISR_ARLO
 ((
ut32_t
)0x00000200

	)

4424 
	#I2C_ISR_OVR
 ((
ut32_t
)0x00000400

	)

4425 
	#I2C_ISR_PECERR
 ((
ut32_t
)0x00000800

	)

4426 
	#I2C_ISR_TIMEOUT
 ((
ut32_t
)0x00001000

	)

4427 
	#I2C_ISR_ALERT
 ((
ut32_t
)0x00002000

	)

4428 
	#I2C_ISR_BUSY
 ((
ut32_t
)0x00008000

	)

4429 
	#I2C_ISR_DIR
 ((
ut32_t
)0x00010000

	)

4430 
	#I2C_ISR_ADDCODE
 ((
ut32_t
)0x00FE0000

	)

4433 
	#I2C_ICR_ADDRCF
 ((
ut32_t
)0x00000008

	)

4434 
	#I2C_ICR_NACKCF
 ((
ut32_t
)0x00000010

	)

4435 
	#I2C_ICR_STOPCF
 ((
ut32_t
)0x00000020

	)

4436 
	#I2C_ICR_BERRCF
 ((
ut32_t
)0x00000100

	)

4437 
	#I2C_ICR_ARLOCF
 ((
ut32_t
)0x00000200

	)

4438 
	#I2C_ICR_OVRCF
 ((
ut32_t
)0x00000400

	)

4439 
	#I2C_ICR_PECCF
 ((
ut32_t
)0x00000800

	)

4440 
	#I2C_ICR_TIMOUTCF
 ((
ut32_t
)0x00001000

	)

4441 
	#I2C_ICR_ALERTCF
 ((
ut32_t
)0x00002000

	)

4444 
	#I2C_PECR_PEC
 ((
ut32_t
)0x000000FF

	)

4447 
	#I2C_RXDR_RXDATA
 ((
ut32_t
)0x000000FF

	)

4450 
	#I2C_TXDR_TXDATA
 ((
ut32_t
)0x000000FF

	)

4459 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

4462 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

4463 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

4464 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

4465 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

4468 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

4471 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

4472 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

4473 
	#IWDG_SR_WVU
 ((
ut8_t
)0x04

	)

4476 
	#IWDG_WINR_WIN
 ((
ut16_t
)0x0FFF

	)

4484 
	#PWR_CR_LPSDSR
 ((
ut16_t
)0x0001

	)

4485 
	#PWR_CR_PDDS
 ((
ut16_t
)0x0002

	)

4486 
	#PWR_CR_CWUF
 ((
ut16_t
)0x0004

	)

4487 
	#PWR_CR_CSBF
 ((
ut16_t
)0x0008

	)

4488 
	#PWR_CR_PVDE
 ((
ut16_t
)0x0010

	)

4490 
	#PWR_CR_PLS
 ((
ut16_t
)0x00E0

	)

4491 
	#PWR_CR_PLS_0
 ((
ut16_t
)0x0020

	)

4492 
	#PWR_CR_PLS_1
 ((
ut16_t
)0x0040

	)

4493 
	#PWR_CR_PLS_2
 ((
ut16_t
)0x0080

	)

4496 
	#PWR_CR_PLS_LEV0
 ((
ut16_t
)0x0000

	)

4497 
	#PWR_CR_PLS_LEV1
 ((
ut16_t
)0x0020

	)

4498 
	#PWR_CR_PLS_LEV2
 ((
ut16_t
)0x0040

	)

4499 
	#PWR_CR_PLS_LEV3
 ((
ut16_t
)0x0060

	)

4500 
	#PWR_CR_PLS_LEV4
 ((
ut16_t
)0x0080

	)

4501 
	#PWR_CR_PLS_LEV5
 ((
ut16_t
)0x00A0

	)

4502 
	#PWR_CR_PLS_LEV6
 ((
ut16_t
)0x00C0

	)

4503 
	#PWR_CR_PLS_LEV7
 ((
ut16_t
)0x00E0

	)

4505 
	#PWR_CR_DBP
 ((
ut16_t
)0x0100

	)

4508 
	#PWR_CSR_WUF
 ((
ut16_t
)0x0001

	)

4509 
	#PWR_CSR_SBF
 ((
ut16_t
)0x0002

	)

4510 
	#PWR_CSR_PVDO
 ((
ut16_t
)0x0004

	)

4511 
	#PWR_CSR_VREFINTRDYF
 ((
ut16_t
)0x0008

	)

4513 
	#PWR_CSR_EWUP1
 ((
ut16_t
)0x0100

	)

4514 
	#PWR_CSR_EWUP2
 ((
ut16_t
)0x0200

	)

4515 
	#PWR_CSR_EWUP3
 ((
ut16_t
)0x0400

	)

4523 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

4524 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

4526 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

4527 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

4528 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

4529 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

4530 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

4531 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

4533 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

4534 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

4535 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

4536 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

4537 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

4538 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

4539 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

4540 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

4541 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

4543 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

4544 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

4545 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

4546 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

4548 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

4549 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

4553 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

4554 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

4555 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

4557 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

4558 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

4559 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

4562 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

4563 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

4564 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

4566 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

4567 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

4568 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

4571 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

4572 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

4573 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

4574 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

4575 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

4577 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

4578 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

4579 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

4580 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

4581 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

4582 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

4583 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

4584 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

4585 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

4588 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00000700

	)

4589 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000100

	)

4590 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000200

	)

4591 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00000400

	)

4593 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

4594 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00000400

	)

4595 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00000500

	)

4596 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00000600

	)

4597 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00000700

	)

4600 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x00003800

	)

4601 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00000800

	)

4602 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00001000

	)

4603 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00002000

	)

4605 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

4606 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00002000

	)

4607 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x00002800

	)

4608 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x00003000

	)

4609 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x00003800

	)

4611 
	#RCC_CFGR_PLLSRC
 ((
ut32_t
)0x00010000

	)

4613 
	#RCC_CFGR_PLLXTPRE
 ((
ut32_t
)0x00020000

	)

4616 
	#RCC_CFGR_PLLMULL
 ((
ut32_t
)0x003C0000

	)

4617 
	#RCC_CFGR_PLLMULL_0
 ((
ut32_t
)0x00040000

	)

4618 
	#RCC_CFGR_PLLMULL_1
 ((
ut32_t
)0x00080000

	)

4619 
	#RCC_CFGR_PLLMULL_2
 ((
ut32_t
)0x00100000

	)

4620 
	#RCC_CFGR_PLLMULL_3
 ((
ut32_t
)0x00200000

	)

4622 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ut32_t
)0x00000000

	)

4623 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ut32_t
)0x00010000

	)

4625 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ut32_t
)0x00000000

	)

4626 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ut32_t
)0x00020000

	)

4628 
	#RCC_CFGR_PLLMULL2
 ((
ut32_t
)0x00000000

	)

4629 
	#RCC_CFGR_PLLMULL3
 ((
ut32_t
)0x00040000

	)

4630 
	#RCC_CFGR_PLLMULL4
 ((
ut32_t
)0x00080000

	)

4631 
	#RCC_CFGR_PLLMULL5
 ((
ut32_t
)0x000C0000

	)

4632 
	#RCC_CFGR_PLLMULL6
 ((
ut32_t
)0x00100000

	)

4633 
	#RCC_CFGR_PLLMULL7
 ((
ut32_t
)0x00140000

	)

4634 
	#RCC_CFGR_PLLMULL8
 ((
ut32_t
)0x00180000

	)

4635 
	#RCC_CFGR_PLLMULL9
 ((
ut32_t
)0x001C0000

	)

4636 
	#RCC_CFGR_PLLMULL10
 ((
ut32_t
)0x00200000

	)

4637 
	#RCC_CFGR_PLLMULL11
 ((
ut32_t
)0x00240000

	)

4638 
	#RCC_CFGR_PLLMULL12
 ((
ut32_t
)0x00280000

	)

4639 
	#RCC_CFGR_PLLMULL13
 ((
ut32_t
)0x002C0000

	)

4640 
	#RCC_CFGR_PLLMULL14
 ((
ut32_t
)0x00300000

	)

4641 
	#RCC_CFGR_PLLMULL15
 ((
ut32_t
)0x00340000

	)

4642 
	#RCC_CFGR_PLLMULL16
 ((
ut32_t
)0x00380000

	)

4645 
	#RCC_CFGR_USBPRE
 ((
ut32_t
)0x00400000

	)

4648 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000

	)

4651 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x07000000

	)

4652 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

4653 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

4654 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

4656 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

4657 
	#RCC_CFGR_MCO_LSI
 ((
ut32_t
)0x02000000

	)

4658 
	#RCC_CFGR_MCO_LSE
 ((
ut32_t
)0x03000000

	)

4659 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

4660 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

4661 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

4662 
	#RCC_CFGR_MCO_PLL
 ((
ut32_t
)0x07000000

	)

4664 
	#RCC_CFGR_MCOF
 ((
ut32_t
)0x10000000

	)

4667 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001

	)

4668 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002

	)

4669 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004

	)

4670 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008

	)

4671 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010

	)

4672 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080

	)

4673 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100

	)

4674 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200

	)

4675 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400

	)

4676 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800

	)

4677 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000

	)

4678 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000

	)

4679 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000

	)

4680 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000

	)

4681 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000

	)

4682 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000

	)

4683 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000

	)

4686 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00000001

	)

4687 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000200

	)

4688 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000

	)

4689 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000200

	)

4690 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00004000

	)

4691 
	#RCC_APB2RSTR_TIM15RST
 ((
ut32_t
)0x00010000

	)

4692 
	#RCC_APB2RSTR_TIM16RST
 ((
ut32_t
)0x00020000

	)

4693 
	#RCC_APB2RSTR_TIM17RST
 ((
ut32_t
)0x00040000

	)

4696 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001

	)

4697 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002

	)

4698 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004

	)

4699 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010

	)

4700 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020

	)

4701 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800

	)

4702 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000

	)

4703 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000

	)

4704 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000

	)

4705 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000

	)

4706 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000

	)

4707 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000

	)

4708 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000

	)

4709 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000

	)

4710 
	#RCC_APB1RSTR_USBRST
 ((
ut32_t
)0x00800000

	)

4711 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000

	)

4712 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000

	)

4713 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000

	)

4716 
	#RCC_AHBENR_DMA1EN
 ((
ut32_t
)0x00000001

	)

4717 
	#RCC_AHBENR_DMA2EN
 ((
ut32_t
)0x00000002

	)

4718 
	#RCC_AHBENR_SRAMEN
 ((
ut32_t
)0x00000004

	)

4719 
	#RCC_AHBENR_FLITFEN
 ((
ut32_t
)0x00000010

	)

4720 
	#RCC_AHBENR_CRCEN
 ((
ut32_t
)0x00000040

	)

4721 
	#RCC_AHBENR_GPIOAEN
 ((
ut32_t
)0x00020000

	)

4722 
	#RCC_AHBENR_GPIOBEN
 ((
ut32_t
)0x00040000

	)

4723 
	#RCC_AHBENR_GPIOCEN
 ((
ut32_t
)0x00080000

	)

4724 
	#RCC_AHBENR_GPIODEN
 ((
ut32_t
)0x00100000

	)

4725 
	#RCC_AHBENR_GPIOEEN
 ((
ut32_t
)0x00200000

	)

4726 
	#RCC_AHBENR_GPIOFEN
 ((
ut32_t
)0x00400000

	)

4727 
	#RCC_AHBENR_TSEN
 ((
ut32_t
)0x01000000

	)

4728 
	#RCC_AHBENR_ADC12EN
 ((
ut32_t
)0x10000000

	)

4729 
	#RCC_AHBENR_ADC34EN
 ((
ut32_t
)0x20000000

	)

4732 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00000001

	)

4733 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000800

	)

4734 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000

	)

4735 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00002000

	)

4736 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00004000

	)

4737 
	#RCC_APB2ENR_TIM15EN
 ((
ut32_t
)0x00010000

	)

4738 
	#RCC_APB2ENR_TIM16EN
 ((
ut32_t
)0x00020000

	)

4739 
	#RCC_APB2ENR_TIM17EN
 ((
ut32_t
)0x00040000

	)

4742 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001

	)

4743 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002

	)

4744 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004

	)

4745 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010

	)

4746 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020

	)

4747 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800

	)

4748 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000

	)

4749 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000

	)

4750 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000

	)

4751 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000

	)

4752 
	#RCC_APB1ENR_UART3EN
 ((
ut32_t
)0x00080000

	)

4753 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00100000

	)

4754 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000

	)

4755 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000

	)

4756 
	#RCC_APB1ENR_USBEN
 ((
ut32_t
)0x00800000

	)

4757 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000

	)

4758 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000

	)

4759 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000

	)

4762 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001

	)

4763 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002

	)

4764 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004

	)

4766 
	#RCC_BDCR_LSEDRV
 ((
ut32_t
)0x00000018

	)

4767 
	#RCC_BDCR_LSEDRV_0
 ((
ut32_t
)0x00000008

	)

4768 
	#RCC_BDCR_LSEDRV_1
 ((
ut32_t
)0x00000010

	)

4771 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300

	)

4772 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100

	)

4773 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200

	)

4776 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ut32_t
)0x00000000

	)

4777 
	#RCC_BDCR_RTCSEL_LSE
 ((
ut32_t
)0x00000100

	)

4778 
	#RCC_BDCR_RTCSEL_LSI
 ((
ut32_t
)0x00000200

	)

4779 
	#RCC_BDCR_RTCSEL_HSE
 ((
ut32_t
)0x00000300

	)

4781 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000

	)

4782 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000

	)

4785 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001

	)

4786 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002

	)

4787 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000

	)

4788 
	#RCC_CSR_OBLRSTF
 ((
ut32_t
)0x02000000

	)

4789 
	#RCC_CSR_PINRSTF
 ((
ut32_t
)0x04000000

	)

4790 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000

	)

4791 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000

	)

4792 
	#RCC_CSR_IWDGRSTF
 ((
ut32_t
)0x20000000

	)

4793 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000

	)

4794 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000

	)

4797 
	#RCC_AHBRSTR_GPIOARST
 ((
ut32_t
)0x00020000

	)

4798 
	#RCC_AHBRSTR_GPIOBRST
 ((
ut32_t
)0x00040000

	)

4799 
	#RCC_AHBRSTR_GPIOCRST
 ((
ut32_t
)0x00080000

	)

4800 
	#RCC_AHBRSTR_GPIODRST
 ((
ut32_t
)0x00010000

	)

4801 
	#RCC_AHBRSTR_GPIOFRST
 ((
ut32_t
)0x00040000

	)

4802 
	#RCC_AHBRSTR_TSRST
 ((
ut32_t
)0x00100000

	)

4803 
	#RCC_AHBRSTR_ADC12RST
 ((
ut32_t
)0x01000000

	)

4804 
	#RCC_AHBRSTR_ADC34RST
 ((
ut32_t
)0x02000000

	)

4808 
	#RCC_CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F

	)

4809 
	#RCC_CFGR2_PREDIV1_0
 ((
ut32_t
)0x00000001

	)

4810 
	#RCC_CFGR2_PREDIV1_1
 ((
ut32_t
)0x00000002

	)

4811 
	#RCC_CFGR2_PREDIV1_2
 ((
ut32_t
)0x00000004

	)

4812 
	#RCC_CFGR2_PREDIV1_3
 ((
ut32_t
)0x00000008

	)

4814 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ut32_t
)0x00000000

	)

4815 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ut32_t
)0x00000001

	)

4816 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ut32_t
)0x00000002

	)

4817 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ut32_t
)0x00000003

	)

4818 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ut32_t
)0x00000004

	)

4819 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ut32_t
)0x00000005

	)

4820 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ut32_t
)0x00000006

	)

4821 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ut32_t
)0x00000007

	)

4822 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ut32_t
)0x00000008

	)

4823 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ut32_t
)0x00000009

	)

4824 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ut32_t
)0x0000000A

	)

4825 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ut32_t
)0x0000000B

	)

4826 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ut32_t
)0x0000000C

	)

4827 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ut32_t
)0x0000000D

	)

4828 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ut32_t
)0x0000000E

	)

4829 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ut32_t
)0x0000000F

	)

4832 
	#RCC_CFGR2_ADCPRE12
 ((
ut32_t
)0x000001F0

	)

4833 
	#RCC_CFGR2_ADCPRE12_0
 ((
ut32_t
)0x00000010

	)

4834 
	#RCC_CFGR2_ADCPRE12_1
 ((
ut32_t
)0x00000020

	)

4835 
	#RCC_CFGR2_ADCPRE12_2
 ((
ut32_t
)0x00000040

	)

4836 
	#RCC_CFGR2_ADCPRE12_3
 ((
ut32_t
)0x00000080

	)

4837 
	#RCC_CFGR2_ADCPRE12_4
 ((
ut32_t
)0x00000100

	)

4839 
	#RCC_CFGR2_ADCPRE12_NO
 ((
ut32_t
)0x00000000

	)

4840 
	#RCC_CFGR2_ADCPRE12_DIV1
 ((
ut32_t
)0x00000100

	)

4841 
	#RCC_CFGR2_ADCPRE12_DIV2
 ((
ut32_t
)0x00000110

	)

4842 
	#RCC_CFGR2_ADCPRE12_DIV4
 ((
ut32_t
)0x00000120

	)

4843 
	#RCC_CFGR2_ADCPRE12_DIV6
 ((
ut32_t
)0x00000130

	)

4844 
	#RCC_CFGR2_ADCPRE12_DIV8
 ((
ut32_t
)0x00000140

	)

4845 
	#RCC_CFGR2_ADCPRE12_DIV10
 ((
ut32_t
)0x00000150

	)

4846 
	#RCC_CFGR2_ADCPRE12_DIV12
 ((
ut32_t
)0x00000160

	)

4847 
	#RCC_CFGR2_ADCPRE12_DIV16
 ((
ut32_t
)0x00000170

	)

4848 
	#RCC_CFGR2_ADCPRE12_DIV32
 ((
ut32_t
)0x00000180

	)

4849 
	#RCC_CFGR2_ADCPRE12_DIV64
 ((
ut32_t
)0x00000190

	)

4850 
	#RCC_CFGR2_ADCPRE12_DIV128
 ((
ut32_t
)0x000001A0

	)

4851 
	#RCC_CFGR2_ADCPRE12_DIV256
 ((
ut32_t
)0x000001B0

	)

4854 
	#RCC_CFGR2_ADCPRE34
 ((
ut32_t
)0x00003E00

	)

4855 
	#RCC_CFGR2_ADCPRE34_0
 ((
ut32_t
)0x00000200

	)

4856 
	#RCC_CFGR2_ADCPRE34_1
 ((
ut32_t
)0x00000400

	)

4857 
	#RCC_CFGR2_ADCPRE34_2
 ((
ut32_t
)0x00000800

	)

4858 
	#RCC_CFGR2_ADCPRE34_3
 ((
ut32_t
)0x00001000

	)

4859 
	#RCC_CFGR2_ADCPRE34_4
 ((
ut32_t
)0x00002000

	)

4861 
	#RCC_CFGR2_ADCPRE34_NO
 ((
ut32_t
)0x00000000

	)

4862 
	#RCC_CFGR2_ADCPRE34_DIV1
 ((
ut32_t
)0x00002000

	)

4863 
	#RCC_CFGR2_ADCPRE34_DIV2
 ((
ut32_t
)0x00002200

	)

4864 
	#RCC_CFGR2_ADCPRE34_DIV4
 ((
ut32_t
)0x00002400

	)

4865 
	#RCC_CFGR2_ADCPRE34_DIV6
 ((
ut32_t
)0x00002600

	)

4866 
	#RCC_CFGR2_ADCPRE34_DIV8
 ((
ut32_t
)0x00002800

	)

4867 
	#RCC_CFGR2_ADCPRE34_DIV10
 ((
ut32_t
)0x00002A00

	)

4868 
	#RCC_CFGR2_ADCPRE34_DIV12
 ((
ut32_t
)0x00002C00

	)

4869 
	#RCC_CFGR2_ADCPRE34_DIV16
 ((
ut32_t
)0x00002E00

	)

4870 
	#RCC_CFGR2_ADCPRE34_DIV32
 ((
ut32_t
)0x00003000

	)

4871 
	#RCC_CFGR2_ADCPRE34_DIV64
 ((
ut32_t
)0x00003200

	)

4872 
	#RCC_CFGR2_ADCPRE34_DIV128
 ((
ut32_t
)0x00003400

	)

4873 
	#RCC_CFGR2_ADCPRE34_DIV256
 ((
ut32_t
)0x00003600

	)

4876 
	#RCC_CFGR3_USART1SW
 ((
ut32_t
)0x00000003

	)

4877 
	#RCC_CFGR3_USART1SW_0
 ((
ut32_t
)0x00000001

	)

4878 
	#RCC_CFGR3_USART1SW_1
 ((
ut32_t
)0x00000002

	)

4880 
	#RCC_CFGR3_I2CSW
 ((
ut32_t
)0x00000030

	)

4881 
	#RCC_CFGR3_I2C1SW
 ((
ut32_t
)0x00000010

	)

4882 
	#RCC_CFGR3_I2C2SW
 ((
ut32_t
)0x00000020

	)

4884 
	#RCC_CFGR3_TIMSW
 ((
ut32_t
)0x00000300

	)

4885 
	#RCC_CFGR3_TIM1SW
 ((
ut32_t
)0x00000100

	)

4886 
	#RCC_CFGR3_TIM8SW
 ((
ut32_t
)0x00000200

	)

4888 
	#RCC_CFGR3_USART2SW
 ((
ut32_t
)0x00030000

	)

4889 
	#RCC_CFGR3_USART2SW_0
 ((
ut32_t
)0x00010000

	)

4890 
	#RCC_CFGR3_USART2SW_1
 ((
ut32_t
)0x00020000

	)

4892 
	#RCC_CFGR3_USART3SW
 ((
ut32_t
)0x000C0000

	)

4893 
	#RCC_CFGR3_USART3SW_0
 ((
ut32_t
)0x00040000

	)

4894 
	#RCC_CFGR3_USART3SW_1
 ((
ut32_t
)0x00080000

	)

4896 
	#RCC_CFGR3_UART4SW
 ((
ut32_t
)0x00300000

	)

4897 
	#RCC_CFGR3_UART4SW_0
 ((
ut32_t
)0x00100000

	)

4898 
	#RCC_CFGR3_UART4SW_1
 ((
ut32_t
)0x00200000

	)

4900 
	#RCC_CFGR3_UART5SW
 ((
ut32_t
)0x00C00000

	)

4901 
	#RCC_CFGR3_UART5SW_0
 ((
ut32_t
)0x00400000

	)

4902 
	#RCC_CFGR3_UART5SW_1
 ((
ut32_t
)0x00800000

	)

4910 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

4911 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

4912 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

4913 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

4914 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

4915 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

4916 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

4917 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

4918 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

4919 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

4920 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

4921 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

4922 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

4923 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

4924 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

4925 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

4926 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

4927 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

4928 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

4929 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

4930 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

4931 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

4932 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

4933 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

4934 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

4935 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

4936 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

4939 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

4940 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

4941 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

4942 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

4943 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

4944 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

4945 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

4946 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

4947 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

4948 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

4949 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

4950 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

4951 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

4952 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

4953 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

4954 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

4955 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

4956 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

4957 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

4958 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

4959 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

4960 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

4961 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

4962 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

4963 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

4964 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

4965 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

4966 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

4969 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

4970 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

4971 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

4972 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

4973 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

4974 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

4975 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

4976 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

4977 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

4978 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

4979 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

4980 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

4981 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

4982 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

4983 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

4984 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

4985 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

4986 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

4987 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

4988 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

4989 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

4990 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

4991 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

4992 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

4993 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

4996 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

4997 
	#RTC_ISR_TAMP3F
 ((
ut32_t
)0x00008000)

	)

4998 
	#RTC_ISR_TAMP2F
 ((
ut32_t
)0x00004000)

	)

4999 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

5000 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

5001 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

5002 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

5003 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

5004 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

5005 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

5006 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

5007 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

5008 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

5009 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

5010 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

5011 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

5012 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

5015 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

5016 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00007FFF)

	)

5019 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

5022 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

5023 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

5024 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

5025 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

5026 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

5027 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

5028 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

5029 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

5030 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

5031 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

5032 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

5033 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

5034 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

5035 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

5036 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

5037 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

5038 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

5039 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

5040 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

5041 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

5042 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

5043 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

5044 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

5045 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

5046 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

5047 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

5048 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

5049 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

5050 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

5051 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

5052 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

5053 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

5054 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

5055 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

5056 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

5057 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

5058 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

5059 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

5060 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

5061 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

5064 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

5065 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

5066 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

5067 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

5068 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

5069 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

5070 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

5071 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

5072 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

5073 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

5074 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

5075 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

5076 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

5077 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

5078 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

5079 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

5080 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

5081 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

5082 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

5083 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

5084 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

5085 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

5086 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

5087 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

5088 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

5089 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

5090 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

5091 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

5092 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

5093 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

5094 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

5095 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

5096 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

5097 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

5098 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

5099 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

5100 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

5101 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

5102 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

5103 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

5106 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

5109 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

5112 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

5113 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

5116 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

5117 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

5118 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

5119 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

5120 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

5121 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

5122 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

5123 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

5124 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

5125 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

5126 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

5127 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

5128 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

5129 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

5130 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

5131 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

5132 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

5133 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

5134 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

5135 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

5136 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

5137 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

5138 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

5139 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

5140 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

5141 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

5142 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

5145 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

5146 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

5147 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

5148 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

5149 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

5150 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

5151 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

5152 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

5153 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

5154 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

5155 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

5156 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

5157 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

5158 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

5159 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

5160 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

5161 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

5162 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

5165 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

5168 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

5169 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

5170 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

5171 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

5172 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

5173 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

5174 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

5175 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

5176 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

5177 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

5178 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

5179 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

5180 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

5183 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

5184 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

5185 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

5186 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

5187 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

5188 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

5189 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

5190 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

5191 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

5192 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

5193 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

5194 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

5195 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

5196 
	#RTC_TAFCR_TAMP3TRG
 ((
ut32_t
)0x00000040)

	)

5197 
	#RTC_TAFCR_TAMP3E
 ((
ut32_t
)0x00000020)

	)

5198 
	#RTC_TAFCR_TAMP2TRG
 ((
ut32_t
)0x00000010)

	)

5199 
	#RTC_TAFCR_TAMP2E
 ((
ut32_t
)0x00000008)

	)

5200 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

5201 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

5202 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

5205 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

5206 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

5207 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

5208 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

5209 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

5210 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

5213 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

5214 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

5215 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

5216 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

5217 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

5218 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

5221 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

5224 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

5227 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

5230 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

5233 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

5236 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

5239 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

5242 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

5245 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

5248 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

5251 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

5254 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

5257 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

5260 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

5263 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

5266 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

5274 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

5275 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

5276 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

5278 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

5279 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

5280 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

5281 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

5283 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

5284 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

5285 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

5286 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

5287 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

5288 
	#SPI_CR1_CRCL
 ((
ut16_t
)0x0800

	)

5289 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

5290 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

5291 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

5292 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

5295 
	#SPI_CR2_RXDMAEN
 ((
ut16_t
)0x0001

	)

5296 
	#SPI_CR2_TXDMAEN
 ((
ut16_t
)0x0002

	)

5297 
	#SPI_CR2_SSOE
 ((
ut16_t
)0x0004

	)

5298 
	#SPI_CR2_NSSP
 ((
ut16_t
)0x0008

	)

5299 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010

	)

5300 
	#SPI_CR2_ERRIE
 ((
ut16_t
)0x0020

	)

5301 
	#SPI_CR2_RXNEIE
 ((
ut16_t
)0x0040

	)

5302 
	#SPI_CR2_TXEIE
 ((
ut16_t
)0x0080

	)

5304 
	#SPI_CR2_DS
 ((
ut16_t
)0x0F00

	)

5305 
	#SPI_CR2_DS_0
 ((
ut16_t
)0x0100

	)

5306 
	#SPI_CR2_DS_1
 ((
ut16_t
)0x0200

	)

5307 
	#SPI_CR2_DS_2
 ((
ut16_t
)0x0400

	)

5308 
	#SPI_CR2_DS_3
 ((
ut16_t
)0x0800

	)

5310 
	#SPI_CR2_FRXTH
 ((
ut16_t
)0x1000

	)

5311 
	#SPI_CR2_LDMARX
 ((
ut16_t
)0x2000

	)

5312 
	#SPI_CR2_LDMATX
 ((
ut16_t
)0x4000

	)

5315 
	#SPI_SR_RXNE
 ((
ut16_t
)0x0001

	)

5316 
	#SPI_SR_TXE
 ((
ut16_t
)0x0002

	)

5317 
	#SPI_SR_CRCERR
 ((
ut16_t
)0x0010

	)

5318 
	#SPI_SR_MODF
 ((
ut16_t
)0x0020

	)

5319 
	#SPI_SR_OVR
 ((
ut16_t
)0x0040

	)

5320 
	#SPI_SR_BSY
 ((
ut16_t
)0x0080

	)

5321 
	#SPI_SR_FRE
 ((
ut16_t
)0x0100

	)

5322 
	#SPI_SR_FRLVL
 ((
ut16_t
)0x0600

	)

5323 
	#SPI_SR_FRLVL_0
 ((
ut16_t
)0x0200

	)

5324 
	#SPI_SR_FRLVL_1
 ((
ut16_t
)0x0400

	)

5325 
	#SPI_SR_FTLVL
 ((
ut16_t
)0x1800

	)

5326 
	#SPI_SR_FTLVL_0
 ((
ut16_t
)0x0800

	)

5327 
	#SPI_SR_FTLVL_1
 ((
ut16_t
)0x1000

	)

5330 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

5333 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

5336 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

5339 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

5342 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

5344 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

5345 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

5346 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

5348 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

5350 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

5351 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

5352 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

5354 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

5356 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

5357 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

5358 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

5360 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

5361 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

5364 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

5365 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

5366 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

5374 
	#SYSCFG_CFGR1_MEM_MODE
 ((
ut32_t
)0x00000003

	)

5375 
	#SYSCFG_CFGR1_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

5376 
	#SYSCFG_CFGR1_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

5377 
	#SYSCFG_CFGR1_USB_IT_RMP
 ((
ut32_t
)0x00000020

	)

5378 
	#SYSCFG_CFGR1_TIM1_ITR3_RMP
 ((
ut32_t
)0x00000040

	)

5379 
	#SYSCFG_CFGR1_DAC_TRIG_RMP
 ((
ut32_t
)0x00000080

	)

5380 
	#SYSCFG_CFGR1_ADC24_DMA_RMP
 ((
ut32_t
)0x00000100

	)

5381 
	#SYSCFG_CFGR1_TIM16_DMA_RMP
 ((
ut32_t
)0x00000800

	)

5382 
	#SYSCFG_CFGR1_TIM17_DMA_RMP
 ((
ut32_t
)0x00001000

	)

5383 
	#SYSCFG_CFGR1_TIM6DAC1_DMA_RMP
 ((
ut32_t
)0x00002000

	)

5384 
	#SYSCFG_CFGR1_TIM7DAC2_DMA_RMP
 ((
ut32_t
)0x00004000

	)

5385 
	#SYSCFG_CFGR1_I2C_PB6_FMP
 ((
ut32_t
)0x00010000

	)

5386 
	#SYSCFG_CFGR1_I2C_PB7_FMP
 ((
ut32_t
)0x00020000

	)

5387 
	#SYSCFG_CFGR1_I2C_PB8_FMP
 ((
ut32_t
)0x00040000

	)

5388 
	#SYSCFG_CFGR1_I2C_PB9_FMP
 ((
ut32_t
)0x00080000

	)

5389 
	#SYSCFG_CFGR1_I2C1_FMP
 ((
ut32_t
)0x00100000

	)

5390 
	#SYSCFG_CFGR1_I2C2_FMP
 ((
ut32_t
)0x00200000

	)

5391 
	#SYSCFG_CFGR1_ENCODER_MODE
 ((
ut32_t
)0x00C00000

	)

5392 
	#SYSCFG_CFGR1_ENCODER_MODE_0
 ((
ut32_t
)0x00400000

	)

5393 
	#SYSCFG_CFGR1_ENCODER_MODE_1
 ((
ut32_t
)0x00800000

	)

5394 
	#SYSCFG_CFGR1_FPU_IE
 ((
ut32_t
)0xFC000000

	)

5395 
	#SYSCFG_CFGR1_FPU_IE_0
 ((
ut32_t
)0x04000000

	)

5396 
	#SYSCFG_CFGR1_FPU_IE_1
 ((
ut32_t
)0x08000000

	)

5397 
	#SYSCFG_CFGR1_FPU_IE_2
 ((
ut32_t
)0x10000000

	)

5398 
	#SYSCFG_CFGR1_FPU_IE_3
 ((
ut32_t
)0x20000000

	)

5399 
	#SYSCFG_CFGR1_FPU_IE_4
 ((
ut32_t
)0x40000000

	)

5400 
	#SYSCFG_CFGR1_FPU_IE_5
 ((
ut32_t
)0x80000000

	)

5403 
	#SYSCFG_RCR_PAGE0
 ((
ut32_t
)0x00000001

	)

5404 
	#SYSCFG_RCR_PAGE1
 ((
ut32_t
)0x00000002

	)

5405 
	#SYSCFG_RCR_PAGE2
 ((
ut32_t
)0x00000004

	)

5406 
	#SYSCFG_RCR_PAGE3
 ((
ut32_t
)0x00000008

	)

5407 
	#SYSCFG_RCR_PAGE4
 ((
ut32_t
)0x00000010

	)

5408 
	#SYSCFG_RCR_PAGE5
 ((
ut32_t
)0x00000020

	)

5409 
	#SYSCFG_RCR_PAGE6
 ((
ut32_t
)0x00000040

	)

5410 
	#SYSCFG_RCR_PAGE7
 ((
ut32_t
)0x00000080

	)

5413 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

5414 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

5415 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

5416 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

5421 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

5422 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

5423 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

5424 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

5425 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

5426 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

5431 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

5432 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

5433 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

5434 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

5435 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

5436 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

5441 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

5442 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

5443 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

5444 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

5445 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

5446 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

5451 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

5452 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

5453 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

5454 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

5455 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

5458 
	#SYSCFG_EXTIRCR_EXTI4
 ((
ut16_t
)0x000F

	)

5459 
	#SYSCFG_EXTIRCR_EXTI5
 ((
ut16_t
)0x00F0

	)

5460 
	#SYSCFG_EXTIRCR_EXTI6
 ((
ut16_t
)0x0F00

	)

5461 
	#SYSCFG_EXTIRCR_EXTI7
 ((
ut16_t
)0xF000

	)

5466 
	#SYSCFG_EXTIRCR_EXTI4_PA
 ((
ut16_t
)0x0000

	)

5467 
	#SYSCFG_EXTIRCR_EXTI4_PB
 ((
ut16_t
)0x0001

	)

5468 
	#SYSCFG_EXTIRCR_EXTI4_PC
 ((
ut16_t
)0x0002

	)

5469 
	#SYSCFG_EXTIRCR_EXTI4_PD
 ((
ut16_t
)0x0003

	)

5470 
	#SYSCFG_EXTIRCR_EXTI4_PE
 ((
ut16_t
)0x0004

	)

5471 
	#SYSCFG_EXTIRCR_EXTI4_PF
 ((
ut16_t
)0x0005

	)

5476 
	#SYSCFG_EXTIRCR_EXTI5_PA
 ((
ut16_t
)0x0000

	)

5477 
	#SYSCFG_EXTIRCR_EXTI5_PB
 ((
ut16_t
)0x0010

	)

5478 
	#SYSCFG_EXTIRCR_EXTI5_PC
 ((
ut16_t
)0x0020

	)

5479 
	#SYSCFG_EXTIRCR_EXTI5_PD
 ((
ut16_t
)0x0030

	)

5480 
	#SYSCFG_EXTIRCR_EXTI5_PE
 ((
ut16_t
)0x0040

	)

5481 
	#SYSCFG_EXTIRCR_EXTI5_PF
 ((
ut16_t
)0x0050

	)

5486 
	#SYSCFG_EXTIRCR_EXTI6_PA
 ((
ut16_t
)0x0000

	)

5487 
	#SYSCFG_EXTIRCR_EXTI6_PB
 ((
ut16_t
)0x0100

	)

5488 
	#SYSCFG_EXTIRCR_EXTI6_PC
 ((
ut16_t
)0x0200

	)

5489 
	#SYSCFG_EXTIRCR_EXTI6_PD
 ((
ut16_t
)0x0300

	)

5490 
	#SYSCFG_EXTIRCR_EXTI6_PE
 ((
ut16_t
)0x0400

	)

5491 
	#SYSCFG_EXTIRCR_EXTI6_PF
 ((
ut16_t
)0x0500

	)

5496 
	#SYSCFG_EXTIRCR_EXTI7_PA
 ((
ut16_t
)0x0000

	)

5497 
	#SYSCFG_EXTIRCR_EXTI7_PB
 ((
ut16_t
)0x1000

	)

5498 
	#SYSCFG_EXTIRCR_EXTI7_PC
 ((
ut16_t
)0x2000

	)

5499 
	#SYSCFG_EXTIRCR_EXTI7_PD
 ((
ut16_t
)0x3000

	)

5500 
	#SYSCFG_EXTIRCR_EXTI7_PE
 ((
ut16_t
)0x4000

	)

5503 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

5504 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

5505 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

5506 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

5511 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

5512 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

5513 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

5514 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

5515 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

5520 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

5521 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

5522 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

5523 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

5524 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

5525 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

5530 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

5531 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

5532 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

5533 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

5534 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

5535 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

5540 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

5541 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

5542 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

5543 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

5544 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

5547 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

5548 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

5549 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

5550 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

5555 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

5556 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

5557 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

5558 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

5559 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

5564 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

5565 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

5566 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

5567 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

5568 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

5573 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

5574 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

5575 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

5576 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

5577 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

5582 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

5583 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

5584 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

5585 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

5586 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

5589 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 ((
ut32_t
)0x00000001

	)

5590 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 ((
ut32_t
)0x00000002

	)

5591 
	#SYSCFG_CFGR2_PVD_LOCK
 ((
ut32_t
)0x00000004

	)

5592 
	#SYSCFG_CFGR2_BYP_ADDR_PAR
 ((
ut32_t
)0x00000010

	)

5593 
	#SYSCFG_CFGR2_SRAM_PE
 ((
ut32_t
)0x00000100

	)

5602 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

5603 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

5604 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

5605 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

5606 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

5608 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

5609 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

5610 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

5612 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

5614 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

5615 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

5616 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

5618 
	#TIM_CR1_UIFREMAP
 ((
ut16_t
)0x0800

	)

5621 
	#TIM_CR2_CCPC
 ((
ut32_t
)0x00000001

	)

5622 
	#TIM_CR2_CCUS
 ((
ut32_t
)0x00000004

	)

5623 
	#TIM_CR2_CCDS
 ((
ut32_t
)0x00000008

	)

5625 
	#TIM_CR2_MMS
 ((
ut32_t
)0x00000070

	)

5626 
	#TIM_CR2_MMS_0
 ((
ut32_t
)0x00000010

	)

5627 
	#TIM_CR2_MMS_1
 ((
ut32_t
)0x00000020

	)

5628 
	#TIM_CR2_MMS_2
 ((
ut32_t
)0x00000040

	)

5630 
	#TIM_CR2_TI1S
 ((
ut32_t
)0x00000080

	)

5631 
	#TIM_CR2_OIS1
 ((
ut32_t
)0x00000100

	)

5632 
	#TIM_CR2_OIS1N
 ((
ut32_t
)0x00000200

	)

5633 
	#TIM_CR2_OIS2
 ((
ut32_t
)0x00000400

	)

5634 
	#TIM_CR2_OIS2N
 ((
ut32_t
)0x00000800

	)

5635 
	#TIM_CR2_OIS3
 ((
ut32_t
)0x00001000

	)

5636 
	#TIM_CR2_OIS3N
 ((
ut32_t
)0x00002000

	)

5637 
	#TIM_CR2_OIS4
 ((
ut32_t
)0x00004000

	)

5638 
	#TIM_CR2_OIS5
 ((
ut32_t
)0x00010000

	)

5639 
	#TIM_CR2_OIS6
 ((
ut32_t
)0x00020000

	)

5641 
	#TIM_CR2_MMS2
 ((
ut32_t
)0x00F00000

	)

5642 
	#TIM_CR2_MMS2_0
 ((
ut32_t
)0x00100000

	)

5643 
	#TIM_CR2_MMS2_1
 ((
ut32_t
)0x00200000

	)

5644 
	#TIM_CR2_MMS2_2
 ((
ut32_t
)0x00400000

	)

5645 
	#TIM_CR2_MMS2_3
 ((
ut32_t
)0x00800000

	)

5648 
	#TIM_SMCR_SMS
 ((
ut32_t
)0x00010007

	)

5649 
	#TIM_SMCR_SMS_0
 ((
ut32_t
)0x00000001

	)

5650 
	#TIM_SMCR_SMS_1
 ((
ut32_t
)0x00000002

	)

5651 
	#TIM_SMCR_SMS_2
 ((
ut32_t
)0x00000004

	)

5652 
	#TIM_SMCR_SMS_3
 ((
ut32_t
)0x00010000

	)

5654 
	#TIM_SMCR_OCCS
 ((
ut32_t
)0x00000008

	)

5656 
	#TIM_SMCR_TS
 ((
ut32_t
)0x00000070

	)

5657 
	#TIM_SMCR_TS_0
 ((
ut32_t
)0x00000010

	)

5658 
	#TIM_SMCR_TS_1
 ((
ut32_t
)0x00000020

	)

5659 
	#TIM_SMCR_TS_2
 ((
ut32_t
)0x00000040

	)

5661 
	#TIM_SMCR_MSM
 ((
ut32_t
)0x00000080

	)

5663 
	#TIM_SMCR_ETF
 ((
ut32_t
)0x00000F00

	)

5664 
	#TIM_SMCR_ETF_0
 ((
ut32_t
)0x00000100

	)

5665 
	#TIM_SMCR_ETF_1
 ((
ut32_t
)0x00000200

	)

5666 
	#TIM_SMCR_ETF_2
 ((
ut32_t
)0x00000400

	)

5667 
	#TIM_SMCR_ETF_3
 ((
ut32_t
)0x00000800

	)

5669 
	#TIM_SMCR_ETPS
 ((
ut32_t
)0x00003000

	)

5670 
	#TIM_SMCR_ETPS_0
 ((
ut32_t
)0x00001000

	)

5671 
	#TIM_SMCR_ETPS_1
 ((
ut32_t
)0x00002000

	)

5673 
	#TIM_SMCR_ECE
 ((
ut32_t
)0x00004000

	)

5674 
	#TIM_SMCR_ETP
 ((
ut32_t
)0x00008000

	)

5677 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

5678 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

5679 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

5680 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

5681 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

5682 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

5683 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

5684 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

5685 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

5686 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

5687 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

5688 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

5689 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

5690 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

5691 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

5694 
	#TIM_SR_UIF
 ((
ut32_t
)0x00000001

	)

5695 
	#TIM_SR_CC1IF
 ((
ut32_t
)0x00000002

	)

5696 
	#TIM_SR_CC2IF
 ((
ut32_t
)0x00000004

	)

5697 
	#TIM_SR_CC3IF
 ((
ut32_t
)0x00000008

	)

5698 
	#TIM_SR_CC4IF
 ((
ut32_t
)0x00000010

	)

5699 
	#TIM_SR_COMIF
 ((
ut32_t
)0x00000020

	)

5700 
	#TIM_SR_TIF
 ((
ut32_t
)0x00000040

	)

5701 
	#TIM_SR_BIF
 ((
ut32_t
)0x00000080

	)

5702 
	#TIM_SR_B2IF
 ((
ut32_t
)0x00000100

	)

5703 
	#TIM_SR_CC1OF
 ((
ut32_t
)0x00000200

	)

5704 
	#TIM_SR_CC2OF
 ((
ut32_t
)0x00000400

	)

5705 
	#TIM_SR_CC3OF
 ((
ut32_t
)0x00000800

	)

5706 
	#TIM_SR_CC4OF
 ((
ut32_t
)0x00001000

	)

5707 
	#TIM_SR_CC5IF
 ((
ut32_t
)0x00010000

	)

5708 
	#TIM_SR_CC6IF
 ((
ut32_t
)0x00020000

	)

5712 
	#TIM_EGR_UG
 ((
ut16_t
)0x0001

	)

5713 
	#TIM_EGR_CC1G
 ((
ut16_t
)0x0002

	)

5714 
	#TIM_EGR_CC2G
 ((
ut16_t
)0x0004

	)

5715 
	#TIM_EGR_CC3G
 ((
ut16_t
)0x0008

	)

5716 
	#TIM_EGR_CC4G
 ((
ut16_t
)0x0010

	)

5717 
	#TIM_EGR_COMG
 ((
ut16_t
)0x0020

	)

5718 
	#TIM_EGR_TG
 ((
ut16_t
)0x0040

	)

5719 
	#TIM_EGR_BG
 ((
ut16_t
)0x0080

	)

5720 
	#TIM_EGR_B2G
 ((
ut16_t
)0x0100

	)

5724 
	#TIM_CCMR1_CC1S
 ((
ut32_t
)0x00000003

	)

5725 
	#TIM_CCMR1_CC1S_0
 ((
ut32_t
)0x00000001

	)

5726 
	#TIM_CCMR1_CC1S_1
 ((
ut32_t
)0x00000002

	)

5728 
	#TIM_CCMR1_OC1FE
 ((
ut32_t
)0x00000004

	)

5729 
	#TIM_CCMR1_OC1PE
 ((
ut32_t
)0x00000008

	)

5731 
	#TIM_CCMR1_OC1M
 ((
ut32_t
)0x00010070

	)

5732 
	#TIM_CCMR1_OC1M_0
 ((
ut32_t
)0x00000010

	)

5733 
	#TIM_CCMR1_OC1M_1
 ((
ut32_t
)0x00000020

	)

5734 
	#TIM_CCMR1_OC1M_2
 ((
ut32_t
)0x00000040

	)

5735 
	#TIM_CCMR1_OC1M_3
 ((
ut32_t
)0x00010000

	)

5737 
	#TIM_CCMR1_OC1CE
 ((
ut32_t
)0x00000080

	)

5739 
	#TIM_CCMR1_CC2S
 ((
ut32_t
)0x00000300

	)

5740 
	#TIM_CCMR1_CC2S_0
 ((
ut32_t
)0x00000100

	)

5741 
	#TIM_CCMR1_CC2S_1
 ((
ut32_t
)0x00000200

	)

5743 
	#TIM_CCMR1_OC2FE
 ((
ut32_t
)0x00000400

	)

5744 
	#TIM_CCMR1_OC2PE
 ((
ut32_t
)0x00000800

	)

5746 
	#TIM_CCMR1_OC2M
 ((
ut32_t
)0x01007000

	)

5747 
	#TIM_CCMR1_OC2M_0
 ((
ut32_t
)0x00001000

	)

5748 
	#TIM_CCMR1_OC2M_1
 ((
ut32_t
)0x00002000

	)

5749 
	#TIM_CCMR1_OC2M_2
 ((
ut32_t
)0x00004000

	)

5750 
	#TIM_CCMR1_OC2M_3
 ((
ut32_t
)0x01000000

	)

5752 
	#TIM_CCMR1_OC2CE
 ((
ut32_t
)0x00008000

	)

5756 
	#TIM_CCMR1_IC1PSC
 ((
ut32_t
)0x0000000C

	)

5757 
	#TIM_CCMR1_IC1PSC_0
 ((
ut32_t
)0x00000004

	)

5758 
	#TIM_CCMR1_IC1PSC_1
 ((
ut32_t
)0x00000008

	)

5760 
	#TIM_CCMR1_IC1F
 ((
ut32_t
)0x000000F0

	)

5761 
	#TIM_CCMR1_IC1F_0
 ((
ut32_t
)0x00000010

	)

5762 
	#TIM_CCMR1_IC1F_1
 ((
ut32_t
)0x00000020

	)

5763 
	#TIM_CCMR1_IC1F_2
 ((
ut32_t
)0x00000040

	)

5764 
	#TIM_CCMR1_IC1F_3
 ((
ut32_t
)0x00000080

	)

5766 
	#TIM_CCMR1_IC2PSC
 ((
ut32_t
)0x00000C00

	)

5767 
	#TIM_CCMR1_IC2PSC_0
 ((
ut32_t
)0x00000400

	)

5768 
	#TIM_CCMR1_IC2PSC_1
 ((
ut32_t
)0x00000800

	)

5770 
	#TIM_CCMR1_IC2F
 ((
ut32_t
)0x0000F000

	)

5771 
	#TIM_CCMR1_IC2F_0
 ((
ut32_t
)0x00001000

	)

5772 
	#TIM_CCMR1_IC2F_1
 ((
ut32_t
)0x00002000

	)

5773 
	#TIM_CCMR1_IC2F_2
 ((
ut32_t
)0x00004000

	)

5774 
	#TIM_CCMR1_IC2F_3
 ((
ut32_t
)0x00008000

	)

5777 
	#TIM_CCMR2_CC3S
 ((
ut32_t
)0x00000003

	)

5778 
	#TIM_CCMR2_CC3S_0
 ((
ut32_t
)0x00000001

	)

5779 
	#TIM_CCMR2_CC3S_1
 ((
ut32_t
)0x00000002

	)

5781 
	#TIM_CCMR2_OC3FE
 ((
ut32_t
)0x00000004

	)

5782 
	#TIM_CCMR2_OC3PE
 ((
ut32_t
)0x00000008

	)

5784 
	#TIM_CCMR2_OC3M
 ((
ut32_t
)0x00000070

	)

5785 
	#TIM_CCMR2_OC3M_0
 ((
ut32_t
)0x00000010

	)

5786 
	#TIM_CCMR2_OC3M_1
 ((
ut32_t
)0x00000020

	)

5787 
	#TIM_CCMR2_OC3M_2
 ((
ut32_t
)0x00000040

	)

5788 
	#TIM_CCMR2_OC3M_3
 ((
ut32_t
)0x00010000

	)

5790 
	#TIM_CCMR2_OC3CE
 ((
ut32_t
)0x00000080

	)

5792 
	#TIM_CCMR2_CC4S
 ((
ut32_t
)0x00000300

	)

5793 
	#TIM_CCMR2_CC4S_0
 ((
ut32_t
)0x00000100

	)

5794 
	#TIM_CCMR2_CC4S_1
 ((
ut32_t
)0x00000200

	)

5796 
	#TIM_CCMR2_OC4FE
 ((
ut32_t
)0x00000400

	)

5797 
	#TIM_CCMR2_OC4PE
 ((
ut32_t
)0x00000800

	)

5799 
	#TIM_CCMR2_OC4M
 ((
ut32_t
)0x00007000

	)

5800 
	#TIM_CCMR2_OC4M_0
 ((
ut32_t
)0x00001000

	)

5801 
	#TIM_CCMR2_OC4M_1
 ((
ut32_t
)0x00002000

	)

5802 
	#TIM_CCMR2_OC4M_2
 ((
ut32_t
)0x00004000

	)

5803 
	#TIM_CCMR2_OC4M_3
 ((
ut32_t
)0x00100000

	)

5805 
	#TIM_CCMR2_OC4CE
 ((
ut32_t
)0x00008000

	)

5809 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x0000000C

	)

5810 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x00000004

	)

5811 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x00000008

	)

5813 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x000000F0

	)

5814 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x00000010

	)

5815 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x00000020

	)

5816 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x00000040

	)

5817 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x00000080

	)

5819 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x00000C00

	)

5820 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x00000400

	)

5821 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x00000800

	)

5823 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0x0000F000

	)

5824 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x00001000

	)

5825 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x00002000

	)

5826 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x00004000

	)

5827 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x00008000

	)

5830 
	#TIM_CCER_CC1E
 ((
ut32_t
)0x00000001

	)

5831 
	#TIM_CCER_CC1P
 ((
ut32_t
)0x00000002

	)

5832 
	#TIM_CCER_CC1NE
 ((
ut32_t
)0x00000004

	)

5833 
	#TIM_CCER_CC1NP
 ((
ut32_t
)0x00000008

	)

5834 
	#TIM_CCER_CC2E
 ((
ut32_t
)0x00000010

	)

5835 
	#TIM_CCER_CC2P
 ((
ut32_t
)0x00000020

	)

5836 
	#TIM_CCER_CC2NE
 ((
ut32_t
)0x00000040

	)

5837 
	#TIM_CCER_CC2NP
 ((
ut32_t
)0x00000080

	)

5838 
	#TIM_CCER_CC3E
 ((
ut32_t
)0x00000100

	)

5839 
	#TIM_CCER_CC3P
 ((
ut32_t
)0x00000200

	)

5840 
	#TIM_CCER_CC3NE
 ((
ut32_t
)0x00000400

	)

5841 
	#TIM_CCER_CC3NP
 ((
ut32_t
)0x00000800

	)

5842 
	#TIM_CCER_CC4E
 ((
ut32_t
)0x00001000

	)

5843 
	#TIM_CCER_CC4P
 ((
ut32_t
)0x00002000

	)

5844 
	#TIM_CCER_CC4NP
 ((
ut32_t
)0x00008000

	)

5845 
	#TIM_CCER_CC5E
 ((
ut32_t
)0x00010000

	)

5846 
	#TIM_CCER_CC5P
 ((
ut32_t
)0x00020000

	)

5847 
	#TIM_CCER_CC6E
 ((
ut32_t
)0x00100000

	)

5848 
	#TIM_CCER_CC6P
 ((
ut32_t
)0x00200000

	)

5850 
	#TIM_CNT_CNT
 ((
ut32_t
)0xFFFFFFFF

	)

5851 
	#TIM_CNT_UIFCPY
 ((
ut32_t
)0x80000000

	)

5853 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

5856 
	#TIM_ARR_ARR
 ((
ut32_t
)0xFFFFFFFF

	)

5859 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

5862 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

5865 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

5868 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

5871 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

5874 
	#TIM_CCR5_CCR5
 ((
ut32_t
)0xFFFFFFFF

	)

5875 
	#TIM_CCR5_GC5C1
 ((
ut32_t
)0x20000000

	)

5876 
	#TIM_CCR5_GC5C2
 ((
ut32_t
)0x40000000

	)

5877 
	#TIM_CCR5_GC5C3
 ((
ut32_t
)0x80000000

	)

5880 
	#TIM_CCR6_CCR6
 ((
ut16_t
)0xFFFF

	)

5883 
	#TIM_BDTR_DTG
 ((
ut32_t
)0x000000FF

	)

5884 
	#TIM_BDTR_DTG_0
 ((
ut32_t
)0x00000001

	)

5885 
	#TIM_BDTR_DTG_1
 ((
ut32_t
)0x00000002

	)

5886 
	#TIM_BDTR_DTG_2
 ((
ut32_t
)0x00000004

	)

5887 
	#TIM_BDTR_DTG_3
 ((
ut32_t
)0x00000008

	)

5888 
	#TIM_BDTR_DTG_4
 ((
ut32_t
)0x00000010

	)

5889 
	#TIM_BDTR_DTG_5
 ((
ut32_t
)0x00000020

	)

5890 
	#TIM_BDTR_DTG_6
 ((
ut32_t
)0x00000040

	)

5891 
	#TIM_BDTR_DTG_7
 ((
ut32_t
)0x00000080

	)

5893 
	#TIM_BDTR_LOCK
 ((
ut32_t
)0x00000300

	)

5894 
	#TIM_BDTR_LOCK_0
 ((
ut32_t
)0x00000100

	)

5895 
	#TIM_BDTR_LOCK_1
 ((
ut32_t
)0x00000200

	)

5897 
	#TIM_BDTR_OSSI
 ((
ut32_t
)0x00000400

	)

5898 
	#TIM_BDTR_OSSR
 ((
ut32_t
)0x00000800

	)

5899 
	#TIM_BDTR_BKE
 ((
ut32_t
)0x00001000

	)

5900 
	#TIM_BDTR_BKP
 ((
ut32_t
)0x00002000

	)

5901 
	#TIM_BDTR_AOE
 ((
ut32_t
)0x00004000

	)

5902 
	#TIM_BDTR_MOE
 ((
ut32_t
)0x00008000

	)

5904 
	#TIM_BDTR_BKF
 ((
ut32_t
)0x000F0000

	)

5905 
	#TIM_BDTR_BK2F
 ((
ut32_t
)0x00F00000

	)

5907 
	#TIM_BDTR_BK2E
 ((
ut32_t
)0x01000000

	)

5908 
	#TIM_BDTR_BK2P
 ((
ut32_t
)0x02000000

	)

5911 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

5912 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

5913 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

5914 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

5915 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

5916 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

5918 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

5919 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

5920 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

5921 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

5922 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

5923 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

5926 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

5929 
	#TIM16_OR_TI1_RMP
 ((
ut16_t
)0x00C0

	)

5930 
	#TIM16_OR_TI1_RMP_0
 ((
ut16_t
)0x0040

	)

5931 
	#TIM16_OR_TI1_RMP_1
 ((
ut16_t
)0x0080

	)

5934 
	#TIM1_OR_ETR_RMP
 ((
ut16_t
)0x000F

	)

5935 
	#TIM1_OR_ETR_RMP_0
 ((
ut16_t
)0x0001

	)

5936 
	#TIM1_OR_ETR_RMP_1
 ((
ut16_t
)0x0002

	)

5937 
	#TIM1_OR_ETR_RMP_2
 ((
ut16_t
)0x0004

	)

5938 
	#TIM1_OR_ETR_RMP_3
 ((
ut16_t
)0x0008

	)

5941 
	#TIM8_OR_ETR_RMP
 ((
ut16_t
)0x000F

	)

5942 
	#TIM8_OR_ETR_RMP_0
 ((
ut16_t
)0x0001

	)

5943 
	#TIM8_OR_ETR_RMP_1
 ((
ut16_t
)0x0002

	)

5944 
	#TIM8_OR_ETR_RMP_2
 ((
ut16_t
)0x0004

	)

5945 
	#TIM8_OR_ETR_RMP_3
 ((
ut16_t
)0x0008

	)

5948 
	#TIM_CCMR3_OC5FE
 ((
ut32_t
)0x00000004

	)

5949 
	#TIM_CCMR3_OC5PE
 ((
ut32_t
)0x00000008

	)

5951 
	#TIM_CCMR3_OC5M
 ((
ut32_t
)0x00000070

	)

5952 
	#TIM_CCMR3_OC5M_0
 ((
ut32_t
)0x00000010

	)

5953 
	#TIM_CCMR3_OC5M_1
 ((
ut32_t
)0x00000020

	)

5954 
	#TIM_CCMR3_OC5M_2
 ((
ut32_t
)0x00000040

	)

5955 
	#TIM_CCMR3_OC5M_3
 ((
ut32_t
)0x00010000

	)

5957 
	#TIM_CCMR3_OC5CE
 ((
ut32_t
)0x00000080

	)

5959 
	#TIM_CCMR3_OC6FE
 ((
ut32_t
)0x00000400

	)

5960 
	#TIM_CCMR3_OC6PE
 ((
ut32_t
)0x00000800

	)

5962 
	#TIM_CCMR3_OC6M
 ((
ut32_t
)0x00007000

	)

5963 
	#TIM_CCMR3_OC6M_0
 ((
ut32_t
)0x00001000

	)

5964 
	#TIM_CCMR3_OC6M_1
 ((
ut32_t
)0x00002000

	)

5965 
	#TIM_CCMR3_OC6M_2
 ((
ut32_t
)0x00004000

	)

5966 
	#TIM_CCMR3_OC6M_3
 ((
ut32_t
)0x00100000

	)

5968 
	#TIM_CCMR3_OC6CE
 ((
ut32_t
)0x00008000

	)

5976 
	#USART_CR1_UE
 ((
ut32_t
)0x00000001

	)

5977 
	#USART_CR1_UESM
 ((
ut32_t
)0x00000002

	)

5978 
	#USART_CR1_RE
 ((
ut32_t
)0x00000004

	)

5979 
	#USART_CR1_TE
 ((
ut32_t
)0x00000008

	)

5980 
	#USART_CR1_IDLEIE
 ((
ut32_t
)0x00000010

	)

5981 
	#USART_CR1_RXNEIE
 ((
ut32_t
)0x00000020

	)

5982 
	#USART_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

5983 
	#USART_CR1_TXEIE
 ((
ut32_t
)0x00000080

	)

5984 
	#USART_CR1_PEIE
 ((
ut32_t
)0x00000100

	)

5985 
	#USART_CR1_PS
 ((
ut32_t
)0x00000200

	)

5986 
	#USART_CR1_PCE
 ((
ut32_t
)0x00000400

	)

5987 
	#USART_CR1_WAKE
 ((
ut32_t
)0x00000800

	)

5988 
	#USART_CR1_M
 ((
ut32_t
)0x00001000

	)

5989 
	#USART_CR1_MME
 ((
ut32_t
)0x00002000

	)

5990 
	#USART_CR1_CMIE
 ((
ut32_t
)0x00004000

	)

5991 
	#USART_CR1_OVER8
 ((
ut32_t
)0x00008000

	)

5992 
	#USART_CR1_DEDT
 ((
ut32_t
)0x001F0000

	)

5993 
	#USART_CR1_DEDT_0
 ((
ut32_t
)0x00010000

	)

5994 
	#USART_CR1_DEDT_1
 ((
ut32_t
)0x00020000

	)

5995 
	#USART_CR1_DEDT_2
 ((
ut32_t
)0x00040000

	)

5996 
	#USART_CR1_DEDT_3
 ((
ut32_t
)0x00080000

	)

5997 
	#USART_CR1_DEDT_4
 ((
ut32_t
)0x00100000

	)

5998 
	#USART_CR1_DEAT
 ((
ut32_t
)0x03E00000

	)

5999 
	#USART_CR1_DEAT_0
 ((
ut32_t
)0x00200000

	)

6000 
	#USART_CR1_DEAT_1
 ((
ut32_t
)0x00400000

	)

6001 
	#USART_CR1_DEAT_2
 ((
ut32_t
)0x00800000

	)

6002 
	#USART_CR1_DEAT_3
 ((
ut32_t
)0x01000000

	)

6003 
	#USART_CR1_DEAT_4
 ((
ut32_t
)0x02000000

	)

6004 
	#USART_CR1_RTOIE
 ((
ut32_t
)0x04000000

	)

6005 
	#USART_CR1_EOBIE
 ((
ut32_t
)0x08000000

	)

6008 
	#USART_CR2_ADDM7
 ((
ut32_t
)0x00000010

	)

6009 
	#USART_CR2_LBDL
 ((
ut32_t
)0x00000020

	)

6010 
	#USART_CR2_LBDIE
 ((
ut32_t
)0x00000040

	)

6011 
	#USART_CR2_LBCL
 ((
ut32_t
)0x00000100

	)

6012 
	#USART_CR2_CPHA
 ((
ut32_t
)0x00000200

	)

6013 
	#USART_CR2_CPOL
 ((
ut32_t
)0x00000400

	)

6014 
	#USART_CR2_CLKEN
 ((
ut32_t
)0x00000800

	)

6015 
	#USART_CR2_STOP
 ((
ut32_t
)0x00003000

	)

6016 
	#USART_CR2_STOP_0
 ((
ut32_t
)0x00001000

	)

6017 
	#USART_CR2_STOP_1
 ((
ut32_t
)0x00002000

	)

6018 
	#USART_CR2_LINEN
 ((
ut32_t
)0x00004000

	)

6019 
	#USART_CR2_SWAP
 ((
ut32_t
)0x00008000

	)

6020 
	#USART_CR2_RXINV
 ((
ut32_t
)0x00010000

	)

6021 
	#USART_CR2_TXINV
 ((
ut32_t
)0x00020000

	)

6022 
	#USART_CR2_DATAINV
 ((
ut32_t
)0x00040000

	)

6023 
	#USART_CR2_MSBFIRST
 ((
ut32_t
)0x00080000

	)

6024 
	#USART_CR2_ABREN
 ((
ut32_t
)0x00100000

	)

6025 
	#USART_CR2_ABRMODE
 ((
ut32_t
)0x00600000

	)

6026 
	#USART_CR2_ABRMODE_0
 ((
ut32_t
)0x00200000

	)

6027 
	#USART_CR2_ABRMODE_1
 ((
ut32_t
)0x00400000

	)

6028 
	#USART_CR2_RTOEN
 ((
ut32_t
)0x00800000

	)

6029 
	#USART_CR2_ADD
 ((
ut32_t
)0xFF000000

	)

6032 
	#USART_CR3_EIE
 ((
ut32_t
)0x00000001

	)

6033 
	#USART_CR3_IREN
 ((
ut32_t
)0x00000002

	)

6034 
	#USART_CR3_IRLP
 ((
ut32_t
)0x00000004

	)

6035 
	#USART_CR3_HDSEL
 ((
ut32_t
)0x00000008

	)

6036 
	#USART_CR3_NACK
 ((
ut32_t
)0x00000010

	)

6037 
	#USART_CR3_SCEN
 ((
ut32_t
)0x00000020

	)

6038 
	#USART_CR3_DMAR
 ((
ut32_t
)0x00000040

	)

6039 
	#USART_CR3_DMAT
 ((
ut32_t
)0x00000080

	)

6040 
	#USART_CR3_RTSE
 ((
ut32_t
)0x00000100

	)

6041 
	#USART_CR3_CTSE
 ((
ut32_t
)0x00000200

	)

6042 
	#USART_CR3_CTSIE
 ((
ut32_t
)0x00000400

	)

6043 
	#USART_CR3_ONEBIT
 ((
ut32_t
)0x00000800

	)

6044 
	#USART_CR3_OVRDIS
 ((
ut32_t
)0x00001000

	)

6045 
	#USART_CR3_DDRE
 ((
ut32_t
)0x00002000

	)

6046 
	#USART_CR3_DEM
 ((
ut32_t
)0x00004000

	)

6047 
	#USART_CR3_DEP
 ((
ut32_t
)0x00008000

	)

6048 
	#USART_CR3_SCARCNT
 ((
ut32_t
)0x000E0000

	)

6049 
	#USART_CR3_SCARCNT_0
 ((
ut32_t
)0x00020000

	)

6050 
	#USART_CR3_SCARCNT_1
 ((
ut32_t
)0x00040000

	)

6051 
	#USART_CR3_SCARCNT_2
 ((
ut32_t
)0x00080000

	)

6052 
	#USART_CR3_WUS
 ((
ut32_t
)0x00300000

	)

6053 
	#USART_CR3_WUS_0
 ((
ut32_t
)0x00100000

	)

6054 
	#USART_CR3_WUS_1
 ((
ut32_t
)0x00200000

	)

6055 
	#USART_CR3_WUFIE
 ((
ut32_t
)0x00400000

	)

6058 
	#USART_BRR_DIV_FRACTION
 ((
ut16_t
)0x000F

	)

6059 
	#USART_BRR_DIV_MANTISSA
 ((
ut16_t
)0xFFF0

	)

6062 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

6063 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

6067 
	#USART_RTOR_RTO
 ((
ut32_t
)0x00FFFFFF

	)

6068 
	#USART_RTOR_BLEN
 ((
ut32_t
)0xFF000000

	)

6071 
	#USART_RQR_ABRRQ
 ((
ut16_t
)0x0001

	)

6072 
	#USART_RQR_SBKRQ
 ((
ut16_t
)0x0002

	)

6073 
	#USART_RQR_MMRQ
 ((
ut16_t
)0x0004

	)

6074 
	#USART_RQR_RXFRQ
 ((
ut16_t
)0x0008

	)

6075 
	#USART_RQR_TXFRQ
 ((
ut16_t
)0x0010

	)

6078 
	#USART_ISR_PE
 ((
ut32_t
)0x00000001

	)

6079 
	#USART_ISR_FE
 ((
ut32_t
)0x00000002

	)

6080 
	#USART_ISR_NE
 ((
ut32_t
)0x00000004

	)

6081 
	#USART_ISR_ORE
 ((
ut32_t
)0x00000008

	)

6082 
	#USART_ISR_IDLE
 ((
ut32_t
)0x00000010

	)

6083 
	#USART_ISR_RXNE
 ((
ut32_t
)0x00000020

	)

6084 
	#USART_ISR_TC
 ((
ut32_t
)0x00000040

	)

6085 
	#USART_ISR_TXE
 ((
ut32_t
)0x00000080

	)

6086 
	#USART_ISR_LBD
 ((
ut32_t
)0x00000100

	)

6087 
	#USART_ISR_CTSIF
 ((
ut32_t
)0x00000200

	)

6088 
	#USART_ISR_CTS
 ((
ut32_t
)0x00000400

	)

6089 
	#USART_ISR_RTOF
 ((
ut32_t
)0x00000800

	)

6090 
	#USART_ISR_EOBF
 ((
ut32_t
)0x00001000

	)

6091 
	#USART_ISR_ABRE
 ((
ut32_t
)0x00004000

	)

6092 
	#USART_ISR_ABRF
 ((
ut32_t
)0x00008000

	)

6093 
	#USART_ISR_BUSY
 ((
ut32_t
)0x00010000

	)

6094 
	#USART_ISR_CMF
 ((
ut32_t
)0x00020000

	)

6095 
	#USART_ISR_SBKF
 ((
ut32_t
)0x00040000

	)

6096 
	#USART_ISR_RWU
 ((
ut32_t
)0x00080000

	)

6097 
	#USART_ISR_WUF
 ((
ut32_t
)0x00100000

	)

6098 
	#USART_ISR_TEACK
 ((
ut32_t
)0x00200000

	)

6099 
	#USART_ISR_REACK
 ((
ut32_t
)0x00400000

	)

6102 
	#USART_ICR_PECF
 ((
ut32_t
)0x00000001

	)

6103 
	#USART_ICR_FECF
 ((
ut32_t
)0x00000002

	)

6104 
	#USART_ICR_NCF
 ((
ut32_t
)0x00000004

	)

6105 
	#USART_ICR_ORECF
 ((
ut32_t
)0x00000008

	)

6106 
	#USART_ICR_IDLECF
 ((
ut32_t
)0x00000010

	)

6107 
	#USART_ICR_TCCF
 ((
ut32_t
)0x00000040

	)

6108 
	#USART_ICR_LBDCF
 ((
ut32_t
)0x00000100

	)

6109 
	#USART_ICR_CTSCF
 ((
ut32_t
)0x00000200

	)

6110 
	#USART_ICR_RTOCF
 ((
ut32_t
)0x00000800

	)

6111 
	#USART_ICR_EOBCF
 ((
ut32_t
)0x00001000

	)

6112 
	#USART_ICR_CMCF
 ((
ut32_t
)0x00020000

	)

6113 
	#USART_ICR_WUCF
 ((
ut32_t
)0x00100000

	)

6116 
	#USART_RDR_RDR
 ((
ut16_t
)0x01FF

	)

6119 
	#USART_TDR_TDR
 ((
ut16_t
)0x01FF

	)

6127 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

6128 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

6129 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

6130 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

6131 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

6132 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

6133 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

6134 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

6136 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

6139 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

6140 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

6141 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

6142 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

6143 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

6144 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

6145 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

6146 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

6148 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

6149 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

6150 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

6152 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

6155 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

6165 #ifde
USE_STDPERIPH_DRIVER


6166 
	~"m32f30x_cf.h
"

6173 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

6175 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

6177 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

6179 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

6181 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

6183 
	#READ_REG
(
REG
((REG))

	)

6185 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

6191 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\STM32F~2.H

29 #ide
__STM32F30X_CONF_H


30 
	#__STM32F30X_CONF_H


	)

34 
	~"m32f30x_adc.h
"

35 
	~"m32f30x_n.h
"

36 
	~"m32f30x_c.h
"

37 
	~"m32f30x_comp.h
"

38 
	~"m32f30x_dac.h
"

39 
	~"m32f30x_dbgmcu.h
"

40 
	~"m32f30x_dma.h
"

41 
	~"m32f30x_exti.h
"

42 
	~"m32f30x_ash.h
"

43 
	~"m32f30x_gpio.h
"

44 
	~"m32f30x_syscfg.h
"

45 
	~"m32f30x_i2c.h
"

46 
	~"m32f30x_iwdg.h
"

47 
	~"m32f30x_amp.h
"

48 
	~"m32f30x_pwr.h
"

49 
	~"m32f30x_rcc.h
"

50 
	~"m32f30x_c.h
"

51 
	~"m32f30x_i.h
"

52 
	~"m32f30x_tim.h
"

53 
	~"m32f30x_u.h
"

54 
	~"m32f30x_wwdg.h
"

55 
	~"m32f30x_misc.h
"

64 #ifde 
USE_FULL_ASSERT


73 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

75 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

77 
	#as_m
(
ex
(()0)

	)

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\SYSTEM~1.H

39 #ide
__SYSTEM_STM32F30X_H


40 
	#__SYSTEM_STM32F30X_H


	)

42 #ifde
__lulus


59 
ut32_t
 
SyemCeClock
;

86 
SyemIn
();

87 
SyemCeClockUpde
();

92 #ifde
__lulus


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\ansi.h

1 #ide
_ANSI_ESCAPE_CODES_H_


2 
	#_ANSI_ESCAPE_CODES_H_


	)

4 
	~"30010_io.h
"

5 
	#ESC
 0x1B

	)

8 
	~<rg.h
>

15 
fgc
(
feground
);

16 
bgc
(
background
);

17 
c
(
feground
, 
background
);

18 
tbgc
();

19 
rs
();

20 

();

21 
goxy
(
ut8_t
 
x
, 
t8_t
 
y
);

22 
undle
(
ut8_t
 

);

23 
blk
(
ut8_t
 

);

24 
v
(
ut8_t
 

);

25 
wdow
(
x1
, 
y1
, 
x2
, 
y2
,
s
[]);

26 
cou
(
x1
, 
y1
, 
x2
, 
y2
);

27 
block
(
x1
, 
y1
, 
x2
, 
y2
, 
h
);

28 
d_block
(
x1
, 
y1
, 
x2
, 
y2
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\ball.h

1 #ide
_BALL_H


2 
	#_BALL_H


	)

4 
	~"rik.h
"

5 
	~"30010_io.h
"

6 
	~"our_tim.h
"

7 
	~"cht.h
"

8 
	~"ig.h
"

9 
	~"LUT.h
"

10 
	~"cڌr.h
"

11 
	~"si.h
"

12 
	~<dlib.h
>

13 
	~"cfig_oje.h
"

16 
_ng_bl
(
bl_t
 *
b
, 
rik_t
 *
ks
, 
vbs
 *
v_ma
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\charset.h

37 #ide
_CHARSET_H_


38 
	#_CHARSET_H_


	)

40 cڡ 
cha_da
[95][5];

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\lcd.h

1 #ide
LCD_H_INCLUDED


2 
	#LCD_H_INCLUDED


	)

4 
	~"30010_io.h
"

5 
	~"our_tim.h
"

6 
	~"cht.h
"

8 
wre_sce
(
ut32_t
 
sce
);

10 
wre_v
(
ut8_t
 
v
);

12 
ty_x
(*
c
, 
ut8_t
 *
bufr
, ut8_*
x
, ut8_
y
);

14 
ty_x_sl
(*
c
, 
ut8_t
 *
bufr
, ut8_*
x
, ut8_
y
);

16 
lcd_upde

ut8_t
 *
bufr
, ut8_*
x
, ut8_
y
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\menu.h

1 #ide
MENU_H_INCLUDED


2 
	#MENU_H_INCLUDED


	)

4 
	~"m32f30x_cf.h
"

5 
	~"30010_io.h
"

6 
	~"cfig_oje.h
"

7 
	~"si.h
"

8 
	~"rik.h
"

11 
_mu
();

12 
_hp
();

13 
r_le
(
ut8_t
 
y
);

14 
_high_sce
(
vbs
 *
v_ma
);

16 
game_ov
(
vbs
 *
v
, 
rik_t
 *
ks
);

18 
cڌ_mu
(
vbs
 *
v_ma
);

20 
_hs
(
vbs
 *
v_ma
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\power_up.h

1 #ide
POWER_UP_H_INCLUDED


2 
	#POWER_UP_H_INCLUDED


	)

3 
	~"30010_io.h
"

4 
	~"ig.h
"

5 
	~"rik.h
"

6 
	~"cfig_oje.h
"

8 
ut8_t
 
_nd
(
x
);

10 
aive_pu
(
vbs
 *
v_ma
, 
rik_t
 *
rike
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\striker.h

1 #ide
STRIKER_H_INCLUDED


2 
	#STRIKER_H_INCLUDED


	)

4 
	~"30010_io.h
"

5 
	~"our_tim.h
"

6 
	~"cht.h
"

7 
	~"ig.h
"

8 
	~"LUT.h
"

9 
	~"cڌr.h
"

10 
	~"si.h
"

11 
	~<dlib.h
>

12 
	~"bl.h
"

13 
	~"cfig_oje.h
"

14 
	~"mu.h
"

17 
	srik_t
{

18 
ve_t
 
	mposi
;

19 
ve_t
 
	mv
;

20 
t8_t
 
	me
;

21 
t32_t
 
	ma
;

22 
ut8_t
 
	ms_size
;

23 
ut8_t
 
	mk_d
;

26 
_rik
(
ut8_t
 
BORDER_X
, ut8_
BORDER_Y
, 
rik_t
 *
ks
);

29 
t_rik
(
rik_t
 *
ks
 );

30 
upde_rik
(
rik_t
 *
ks
, 
vbs
 *
v_ma
);

31 
rik_boun
(
rik_t
 *
ks
, 
bl_t
 *
b
, 
vbs
 *
v_ma
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\trig.h

1 #ide
TRIG_H_INCLUDED


2 
	#TRIG_H_INCLUDED


	)

4 
	~"30010_io.h
"

5 
	~"LUT.h
"

7 
	#FIX14_SHIFT
 14

	)

8 
	#FIX14_MULT
(
a
, 
b
)*(b>> 
FIX14_SHIFT
 )

	)

9 
	#FIX14_DIV
(
a
, 
b
(<< 
FIX14_SHIFT
/ b )

	)

12 
	sve_t
 {

13 
t32_t
 
	mx
, 
	my
;

17 
	sbl_t
 {

18 
ve_t
 
	mposi
;

19 
ve_t
 
	mv
;

22 
t32_t
 
S
(t32_
gd
);

23 
t32_t
 
Cos
(t32_
gd
);

24 
Ve
(
ve_t
 *
v
, 
t32_t
 
x
, i32_
y
);

25 
r٩e
(
ve_t
 *
v
, 
t32_t
 
g
);

26 
updos
(
bl_t
 *
b
, 
ut16_t
 
d_mui
);

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\readme.txt

1 
You
 
have
 
to
 
t
 
the
 
cܻ
 
memy
 
yout
 
your
 
devi
 

h
lk
 
	gst
.

2 
Pa
 
check
 
the
 
FLASH
 
d
 
SRAM
 
	gngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\30010_io.c

1 
	~"30010_io.h
"

6 
	$ut_putc
(
ut8_t
 
c
) {

7 
	`USART_SdDa
(
USART2
, (
ut8_t
)
c
);

8 
	`USART_GFgStus
(
USART2
, 
USART_FLAG_TXE
=
RESET
){}

9 
	}
}

11 
ut8_t
 
	$ut_gc
() {

12 
	`USART_GFgStus
(
USART2
, 
USART_FLAG_RXNE
=
RESET
){};

13 
ut8_t
 
c
 = (ut8_t)
	`USART_ReiveDa
(
USART2
);

15 i(
c
 !0x0D{ 
	`ut_putc
(c); }

17  
c
;

18 
	}
}

20 
	$_wre_r
(
_t
 *
r
, 
fe
, *
r
, 
n
) {

21 
n
;

23 
n
 = 0; < 
n
;++) {

24 i(
r
[
n
] == '\n') {

25 
	`ut_putc
('\r');

27 
	`ut_putc
(
r
[
n
] & (
ut16_t
)0x01FF);

30  
n
;

31 
	}
}

33 
	$_usb_ut
(
ut32_t
 
baud
) {

34 
	`tbuf
(
dout
, 
NULL
);

35 
	`tbuf
(
d
, 
NULL
);

38 
RCC
->
AHBENR
 |= 0x00020000;

39 
RCC
->
APB1ENR
 |= 0x00020000;

42 
GPIOA
->
AFR
[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4));

43 
GPIOA
->
AFR
[2 >> 0x03] |= (0x00000007 << ((2 & 0x00000007) * 4));

44 
GPIOA
->
AFR
[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4));

45 
GPIOA
->
AFR
[3 >> 0x03] |= (0x00000007 << ((3 & 0x00000007) * 4));

48 
GPIOA
->
OSPEEDR
 &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));

49 
GPIOA
->
OSPEEDR
 |= (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));

50 
GPIOA
->
OTYPER
 &= ~(0x0001 << (2) | 0x0001 << (3));

51 
GPIOA
->
OTYPER
 |= (0x0000 << (2) | 0x0000 << (3));

52 
GPIOA
->
MODER
 &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));

53 
GPIOA
->
MODER
 |= (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));

54 
GPIOA
->
PUPDR
 &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));

55 
GPIOA
->
PUPDR
 |= (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));

58 
USART2
->
CR1
 &= ~0x00000001;

59 
USART2
->
CR2
 &= ~0x00003000;

60 
USART2
->
CR2
 |= 0x00000000;

61 
USART2
->
CR1
 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004);

62 
USART2
->
CR1
 |= 0x00000000;

63 
USART2
->
CR1
 |= 0x00000000;

64 
USART2
->
CR1
 |= 0x00000004 | 0x00000008;

65 
USART2
->
CR3
 &= ~(0x00000100 | 0x00000200);

66 
USART2
->
CR3
 |= 0x00000000;

68 
ut32_t
 
divid
 = 0, 
bock
 = 0, 
tmeg
 = 0;

69 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

70 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

71 
bock
 = 
RCC_ClocksStus
.
USART2CLK_Fqucy
;

73 i((
USART2
->
CR1
 & 0x00008000) != 0) {

75 
divid
 = (2 * 
bock
/ 
baud
;

76 
tmeg
 = (2 * 
bock
% 
baud
;

79 
divid
 = 
bock
 / 
baud
;

80 
tmeg
 = 
bock
 % 
baud
;

83 i(
tmeg
 >
baud
 / 2) {

84 
divid
++;

87 i((
USART2
->
CR1
 & 0x00008000) != 0) {

89 
tmeg
 = (
divid
 & (
ut16_t
)0x000F) >> 1;

91 
divid
 = (divid & (
ut16_t
)0xFFF0| 
tmeg
;

94 
USART2
->
BRR
 = (
ut16_t
)
divid
;

95 
USART2
->
CR1
 |= 0x00000001;

96 
	}
}

101 
	$lcd_sm_by
(
ut8_t
 
da
) {

102 
GPIOB
->
ODR
 &= ~(0x0001 << 6);

103 
	`SPI_I2S_GFgStus
(
SPI2
, 
SPI_I2S_FLAG_TXE
!
SET
) { }

104 
	`SPI_SdDa8
(
SPI2
, 
da
);

105 
	`SPI_I2S_GFgStus
(
SPI2
, 
SPI_I2S_FLAG_TXE
!
SET
) { }

106 
GPIOB
->
ODR
 |= (0x0001 << 6);

107 
	}
}

109 
	$lcd_push_bufr
(
ut8_t
* 
bufr
)

111 
i
 = 0;

114 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

115 
	`lcd_sm_by
(0x00);

116 
	`lcd_sm_by
(0x10);

117 
	`lcd_sm_by
(0xB0);

119 
GPIOA
->
ODR
 |= (0x0001 << 8);

120 
i
=0; i<128; i++) {

121 
	`lcd_sm_by
(
bufr
[
i
]);

125 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

126 
	`lcd_sm_by
(0x00);

127 
	`lcd_sm_by
(0x10);

128 
	`lcd_sm_by
(0xB1);

130 
GPIOA
->
ODR
 |= (0x0001 << 8);

131  
i
 = 128 ; i < 256 ; i++ ) {

132 
	`lcd_sm_by
(
bufr
[
i
]);

136 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

137 
	`lcd_sm_by
(0x00);

138 
	`lcd_sm_by
(0x10);

139 
	`lcd_sm_by
(0xB2);

141 
GPIOA
->
ODR
 |= (0x0001 << 8);

142 
i
=256; i<384; i++) {

143 
	`lcd_sm_by
(
bufr
[
i
]);

147 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

148 
	`lcd_sm_by
(0x00);

149 
	`lcd_sm_by
(0x10);

150 
	`lcd_sm_by
(0xB3);

152 
GPIOA
->
ODR
 |= (0x0001 << 8);

153 
i
=384; i<512; i++) {

154 
	`lcd_sm_by
(
bufr
[
i
]);

156 
	}
}

158 
	$lcd_t
()

160 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

161 
GPIOB
->
ODR
 |= (0x0001 << 6);

163 
GPIOB
->
ODR
 &= ~(0x0001 << 14);

164 
ut32_t
 
i
 = 0 ; i < 4680 ; i++{ 
	`asm
("nop"); };

165 
GPIOB
->
ODR
 |= (0x0001 << 14);

166 
ut32_t
 
i
 = 0 ; i < 390000 ; i++{ 
	`asm
("nop"); };

169 
GPIOA
->
ODR
 &= ~(0x0001 << 8);

171 
	`lcd_sm_by
(0xAE);

172 
	`lcd_sm_by
(0xA2);

174 
	`lcd_sm_by
(0xA0);

175 
	`lcd_sm_by
(0xC8);

177 
	`lcd_sm_by
(0x22);

178 
	`lcd_sm_by
(0x2F);

179 
	`lcd_sm_by
(0x40);

181 
	`lcd_sm_by
(0xAF);

183 
	`lcd_sm_by
(0x81);

184 
	`lcd_sm_by
(0x17);

186 
	`lcd_sm_by
(0xA6);

187 
	}
}

189 
	$_i_lcd
() {

191 
RCC
->
AHBENR
 |= 0x00020000 | 0x00040000;

192 
RCC
->
APB1ENR
 |= 0x00004000;

195 
GPIOB
->
AFR
[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4));

196 
GPIOB
->
AFR
[13 >> 0x03] |= (0x00000005 << ((13 & 0x00000007) * 4));

197 
GPIOB
->
AFR
[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4));

198 
GPIOB
->
AFR
[15 >> 0x03] |= (0x00000005 << ((15 & 0x00000007) * 4));

201 
GPIOB
->
OSPEEDR
 &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));

202 
GPIOB
->
OSPEEDR
 |= (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));

203 
GPIOB
->
OTYPER
 &= ~(0x0001 << (13) | 0x0001 << (15));

204 
GPIOB
->
OTYPER
 |= (0x0000 << (13) | 0x0000 << (15));

205 
GPIOB
->
MODER
 &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));

206 
GPIOB
->
MODER
 |= (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));

207 
GPIOB
->
PUPDR
 &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));

208 
GPIOB
->
PUPDR
 |= (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));

212 
GPIOB
->
OSPEEDR
 &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));

213 
GPIOB
->
OSPEEDR
 |= (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));

214 
GPIOB
->
OTYPER
 &= ~(0x0001 << (6) | 0x0001 << (14));

215 
GPIOB
->
OTYPER
 |= (0x0000 << (6) | 0x0000 << (14));

216 
GPIOB
->
MODER
 &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));

217 
GPIOB
->
MODER
 |= (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));

218 
GPIOB
->
PUPDR
 &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));

219 
GPIOB
->
PUPDR
 |= (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));

221 
GPIOA
->
OSPEEDR
 &= ~0x00000003 << (8 * 2);

222 
GPIOA
->
OSPEEDR
 |= 0x00000001 << (8 * 2);

223 
GPIOA
->
OTYPER
 &= ~0x0001 << (8);

224 
GPIOA
->
OTYPER
 |= 0x0000 << (8);

227 
GPIOA
->
MODER
 &= ~0x00000003 << (8 * 2);

228 
GPIOA
->
MODER
 |= 0x00000001 << (8 * 2);

230 
GPIOA
->
MODER
 &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));

231 
GPIOA
->
MODER
 |= (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));

233 
GPIOA
->
PUPDR
 &= ~0x00000003 << (8 * 2);

234 
GPIOA
->
PUPDR
 |= 0x00000000 << (8 * 2);

236 
GPIOB
->
ODR
 |= (0x0001 << 6);

239 
SPI2
->
CR1
 &= 0x3040;

240 
SPI2
->
CR1
 |= 0x0000;

241 
SPI2
->
CR1
 |= 0x0104;

242 
SPI2
->
CR1
 |= 0x0002;

243 
SPI2
->
CR1
 |= 0x0001;

244 
SPI2
->
CR1
 |= 0x0200;

245 
SPI2
->
CR1
 |= 0x0008;

246 
SPI2
->
CR1
 |= 0x0000;

247 
SPI2
->
CR2
 &= ~0x0F00;

248 
SPI2
->
CR2
 |= 0x0700;

249 
SPI2
->
I2SCFGR
 &= ~0x0800;

250 
SPI2
->
CRCPR
 = 7;

251 
SPI2
->
CR2
 &= ~0x1000;

252 
SPI2
->
CR2
 |= 0x1000;

253 
SPI2
->
CR1
 |= 0x0040;

255 
	`lcd_t
();

256 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\BLOCK_~1.C

1 
	~"block_cڌ.h
"

4 
	$t_Block
(
blockpos
 
b_1
) {

5 
	`block
(
b_1
.
x1
, b_1.
y1
, b_1.
x2
, b_1.
y2
, b_1.
h
);

6 
	}
}

9 
	$bd_cڌ
(
bl_t
 *
b
) {

10 i(((
b
->
posi
.
x
 >> 14<1|| ((b->posi.x >> 14>
BORDERX
))

12 
b
->
v
.
x
 = -b->vel.x;

13 
	`goxy
((
b
->
posi
.
x
>> 14, (b->posi.
y
) >> 14);

14 
	`tf
("%c", 179);

16 i(((
b
->
posi
.
y
 >> 14>
BORDERY
) || ((b->posi.y >> 14) <= 1))

18 
b
->
v
.
y
 = -b->vel.y;

19 
	`goxy
((
b
->
posi
.
x
>> 14, (b->posi.
y
) >> 14);

20 
	`tf
("%c", 196);

22 
	}
}

27 
	$block_cڌ
(
bl_t
 *
b
, 
blockpos
 *
block
, 
vbs
 *
v_ma
, 
rik_t
 *
rike
) {

28 
ut8_t
 
sum
 = 0;

29 
ut8_t
 
i
;

31 
ut8_t
 
j
 = 0; j < 100; j++) {

32 i(((
b
->
posi
.
x
 >> 14>
block
[
j
].
x1
&& ((b->posi.x >> 14<block[j].
x2
)) &&

33 ((
b
->
posi
.
y
 >> 14=
block
[
j
].
y1
|| ((b->posi.y >> 14=block[j].
y2
) ) )

36 
b
->
v
.
y
 = -b->vel.y;

37 
block
[
j
].
h
--;

38 
	`t_Block
(
block
[
j
]);

39 (
v_ma
->
sce_cou
)++;

41 i(
block
[
j
].
h
 == 0) {

42 
	`d_block
(
block
[
j
].
x1
, block[j].
y1
, block[j].
x2
, block[j].
y2
);

43 
block
[
j
].
x1
 = 100;

44 
block
[
j
].
y1
 = 100;

45 
block
[
j
].
x2
 = 100;

46 
block
[
j
].
y2
 = 100;

48 i(
	`_nd
(1)==1){

49 
	`aive_pu
(
v_ma
, 
rike
);

53 i(((
b
->
posi
.
x
 >> 14=
block
[
j
].
x1
|| ((b->posi.x >> 14=block[j].
x2
)) &&

54 ((
b
->
posi
.
y
 >> 14>
block
[
j
].
y1
&& ((b->posi.y >> 14<block[j].
y2
) ) )

56 
b
->
v
.
x
 = -b->vel.x;

57 
block
[
j
].
h
--;

58 
	`t_Block
(
block
[
j
]);

59 (
v_ma
->
sce_cou
)++;

61 i(
block
[
j
].
h
 == 0) {

62 
	`d_block
(
block
[
j
].
x1
, block[j].
y1
, block[j].
x2
, block[j].
y2
);

63 
block
[
j
].
x1
 = 100;

64 
block
[
j
].
y1
 = 100;

65 
block
[
j
].
x2
 = 100;

66 
block
[
j
].
y2
 = 100;

68 i(
	`_nd
(1)==1){

69 
	`aive_pu
(
v_ma
, 
rike
);

78 
i
 = 0 ; i < 100 ; i++) {

79 
sum
 +
block
[
i
].
h
;

81 i(
sum
 == 0) {

82 (
v_ma
->
v_cou
)++;

83 (
v_ma
->
d_mui
)++;

84 (
v_ma
->
_game
)--;

88 
	}
}

91 
	$_blocks
(
blockpos
 *
block
, 
ut8_t
 
v_cou
) {

93 
ut8_t
 
k
 = 0; k < 100; k++) {

94 
block
[
k
].
x1
 = 100;

95 
block
[
k
].
y1
 = 100;

96 
block
[
k
].
x2
 = 100;

97 
block
[
k
].
y2
 = 100;

98 
block
[
k
].
h
 = 0;

100 i(
v_cou
 == 0) {

101 
block
[1].
x1
 = 50;

102 
block
[1].
y1
 = 10;

103 
block
[1].
x2
 = 100;

104 
block
[1].
y2
 = 30;

105 
block
[1].
h
 = 3;

106 
	`t_Block
(
block
[1]);

108 i(
v_cou
 == 1) {

109 
i
 = 0 ; i < 9 ; i++) {

110 
block
[
i
].
x1
 = 8 + i * 15;

111 
block
[
i
].
y1
 = 5;

112 
block
[
i
].
x2
 = 21 + i * 15;

113 
block
[
i
].
y2
 = 10;

114 
block
[
i
].
h
 = 1;

116 
block
[
i
 + 9].
x1
 = 8 + i * 15;

117 
block
[
i
 + 9].
y1
 = 12;

118 
block
[
i
 + 9].
x2
 = 21 + i * 15;

119 
block
[
i
 + 9].
y2
 = 18;

120 
block
[
i
 + 9].
h
 = 2;

122 
block
[
i
 + 18].
x1
 = 8 + i * 15;

123 
block
[
i
 + 18].
y1
 = 20;

124 
block
[
i
 + 18].
x2
 = 21 + i * 15;

125 
block
[
i
 + 18].
y2
 = 25;

126 
block
[
i
 + 18].
h
 = 1;

128 
	`t_Block
(
block
[
i
]);

129 
	`t_Block
(
block
[
i
 + 9]);

130 
	`t_Block
(
block
[
i
 + 18]);

133 i(
v_cou
 == 2) {

134 
i
 = 0 ; i < 9 ; i++) {

135 
block
[
i
].
x1
 = 30 + i * 10;

136 
block
[
i
].
y1
 = 5;

137 
block
[
i
].
x2
 = 38 + i * 10;

138 
block
[
i
].
y2
 = 8;

139 
block
[
i
].
h
 = 3;

141 
block
[
i
 + 9].
x1
 = 8 + i * 10;

142 
block
[
i
 + 9].
y1
 = 10;

143 
block
[
i
 + 9].
x2
 = 16 + i * 10;

144 
block
[
i
 + 9].
y2
 = 13;

145 
block
[
i
 + 9].
h
 = 2;

147 
block
[
i
 + 18].
x1
 = 30 + i * 10;

148 
block
[
i
 + 18].
y1
 = 15;

149 
block
[
i
 + 18].
x2
 = 38 + i * 10;

150 
block
[
i
 + 18].
y2
 = 18;

151 
block
[
i
 + 18].
h
 = 1;

153 
block
[
i
 + 27].
x1
 = 50 + i * 7;

154 
block
[
i
 + 27].
y1
 = 20;

155 
block
[
i
 + 27].
x2
 = 55 + i * 7;

156 
block
[
i
 + 27].
y2
 = 21;

157 
block
[
i
 + 27].
h
 = 1;

159 
	`t_Block
(
block
[
i
]);

160 
	`t_Block
(
block
[
i
 + 9]);

161 
	`t_Block
(
block
[
i
 + 18]);

162 
	`t_Block
(
block
[
i
 + 27]);

165 i(
v_cou
 == 3) {

166 
i
 = 0 ; i < 4 ; i++) {

167 
block
[
i
].
x1
 = 25 + i * 7;

168 
block
[
i
].
y1
 = 5;

169 
block
[
i
].
x2
 = 30 + i * 7;

170 
block
[
i
].
y2
 = 6;

171 
block
[
i
].
h
 = 3;

173 
block
[
i
 + 4].
x1
 = 105 + i * 7;

174 
block
[
i
 + 4].
y1
 = 5;

175 
block
[
i
 + 4].
x2
 = 110 + i * 7;

176 
block
[
i
 + 4].
y2
 = 6;

177 
block
[
i
 + 4].
h
 = 3;

179 
block
[
i
 + 4 * 2].
x1
 = 55 + i * 10;

180 
block
[
i
 + 4 * 2].
y1
 = 10;

181 
block
[
i
 + 4 * 2].
x2
 = 63 + i * 10;

182 
block
[
i
 + 4 * 2].
y2
 = 14;

183 
block
[
i
 + 4 * 2].
h
 = 3;

185 
block
[
i
 + 4 * 3].
x1
 = 30 + i * 20;

186 
block
[
i
 + 4 * 3].
y1
 = 20;

187 
block
[
i
 + 4 * 3].
x2
 = 48 + i * 20;

188 
block
[
i
 + 4 * 3].
y2
 = 22;

189 
block
[
i
 + 4 * 3].
h
 = 3;

191 
block
[
i
 + 4 * 4].
x1
 = 10 + i * 8;

192 
block
[
i
 + 4 * 4].
y1
 = 25;

193 
block
[
i
 + 4 * 4].
x2
 = 16 + i * 8;

194 
block
[
i
 + 4 * 4].
y2
 = 28;

195 
block
[
i
 + 4 * 4].
h
 = 3;

197 
block
[
i
 + 4 * 5].
x1
 = 100 + i * 8;

198 
block
[
i
 + 4 * 5].
y1
 = 25;

199 
block
[
i
 + 4 * 5].
x2
 = 106 + i * 8;

200 
block
[
i
 + 4 * 5].
y2
 = 28;

201 
block
[
i
 + 4 * 5].
h
 = 3;

203 
block
[
i
 + 4 * 6].
x1
 = 55 + i * 10;

204 
block
[
i
 + 4 * 6].
y1
 = 40;

205 
block
[
i
 + 4 * 6].
x2
 = 63 + i * 10;

206 
block
[
i
 + 4 * 6].
y2
 = 42;

207 
block
[
i
 + 4 * 6].
h
 = 3;

209 
	`t_Block
(
block
[
i
]);

210 
	`t_Block
(
block
[
i
 + 4 * 1]);

211 
	`t_Block
(
block
[
i
 + 4 * 2]);

212 
	`t_Block
(
block
[
i
 + 4 * 3]);

213 
	`t_Block
(
block
[
i
 + 4 * 4]);

214 
	`t_Block
(
block
[
i
 + 4 * 5]);

215 
	`t_Block
(
block
[
i
 + 4 * 6]);

218 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\CONFIG~1.C

1 
	~"cfig_oje.h
"

5 
	$_v_ma
(
vbs
 *
v_ma
){

6 
v_ma
->
_game
 = 0;

7 
v_ma
->
v_cou
 = 1;

8 
v_ma
->
li_cou
 = 3;

9 
v_ma
->
mu_cou
 = 1;

10 
v_ma
->
nob
 = 1;

11 
v_ma
->
d_ad
 = 0;

12 
v_ma
->
sce_cou
 = 0;

13 
v_ma
->
ex___joy
 = 2;

14 
v_ma
->
d_mui
 = 1;

15 
v_ma
->
high_sce
[1] = 0;

16 
v_ma
->
high_sce
[2] = 0;

17 
v_ma
->
high_sce
[3] = 0;

19 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\CONTRO~1.C

1 
	~"cڌr.h
"

4 
	$t_RGB
(
ut8_t
 
v
){

6 i(
v
 == 1) {

8 
GPIOA
->
ODR
 |= (0x0001 << 9);

10 
GPIOC
->
ODR
 |= (0x0001 << 7);

12 i(
v
 == 2) {

14 
GPIOC
->
ODR
 &= ~(0x0001 << 7);

16 
GPIOB
->
ODR
 &= ~(0x0001 << 4);

18 
GPIOA
->
ODR
 |= (0x0001 << 9);

20 i(
v
 == 3) {

22 
GPIOA
->
ODR
 |= (0x0001 << 9);

24 
GPIOB
->
ODR
 |= (0x0001 << 4);

26 i(
v
 == 0) {

28 
GPIOA
->
ODR
 &= ~(0x0001 << 9);

30 
GPIOC
->
ODR
 &= ~(0x0001 << 7);

32 
GPIOB
->
ODR
 &= ~(0x0001 << 4);

36 
	}
}

39 
	$t_Led
(
ut8_t
 
v
){

41 i(
v
 == 1) {

43 
GPIOB
->
ODR
 &= ~(0x0001 << 4);

45 i(
v
 == 2) {

47 
GPIOC
->
ODR
 &= ~(0x0001 << 7);

49 i(
v
 == 4) {

51 
GPIOA
->
ODR
 &= ~(0x0001 << 9);

53 i(
v
 == 8) {

55 
GPIOA
->
ODR
 &= ~(0x0001 << 9);

57 
GPIOB
->
ODR
 &= ~(0x0001 << 4);

59 i(
v
 == 16) {

61 
GPIOA
->
ODR
 &= ~(0x0001 << 9);

63 
GPIOC
->
ODR
 &= ~(0x0001 << 7);

65 
GPIOB
->
ODR
 &= ~(0x0001 << 4);

69 
GPIOA
->
ODR
 |= (0x0001 << 9);

71 
GPIOC
->
ODR
 |= (0x0001 << 7);

73 
GPIOB
->
ODR
 |= (0x0001 << 4);

78 
	}
}

80 
	$_RGB
(){

82 
RCC
->
AHBENR
 |
RCC_AHBPh_GPIOA
;

83 
RCC
->
AHBENR
 |
RCC_AHBPh_GPIOB
;

84 
RCC
->
AHBENR
 |
RCC_AHBPh_GPIOC
;

87 
GPIOA
->
OSPEEDR
 &= ~(0x00000003 << (9 * 2));

88 
GPIOA
->
OSPEEDR
 |= (0x00000002 << (9 * 2));

89 
GPIOA
->
OTYPER
 &= ~(0x0001 << (9));

90 
GPIOA
->
OTYPER
 |= (0x0000 << (9));

91 
GPIOA
->
MODER
 &= ~(0x00000003 << (9 * 2));

92 
GPIOA
->
MODER
 |= (0x00000001 << (9 * 2));

95 
GPIOB
->
OSPEEDR
 &= ~(0x00000003 << (4 * 2));

96 
GPIOB
->
OSPEEDR
 |= (0x00000002 << (4 * 2));

97 
GPIOB
->
OTYPER
 &= ~(0x0001 << (4));

98 
GPIOB
->
OTYPER
 |= (0x0000 << (4));

99 
GPIOB
->
MODER
 &= ~(0x00000003 << (4 * 2));

100 
GPIOB
->
MODER
 |= (0x00000001 << (4 * 2));

103 
GPIOC
->
OSPEEDR
 &= ~(0x00000003 << (7 * 2));

104 
GPIOC
->
OSPEEDR
 |= (0x00000002 << (7 * 2));

105 
GPIOC
->
OTYPER
 &= ~(0x0001 << (7));

106 
GPIOC
->
OTYPER
 |= (0x0000 << (7));

107 
GPIOC
->
MODER
 &= ~(0x00000003 << (7 * 2));

108 
GPIOC
->
MODER
 |= (0x00000001 << (7 * 2));

110 
	}
}

113 
	$_joyick
() {

115 
RCC
->
AHBENR
 |
RCC_AHBPh_GPIOA
;

116 
RCC
->
AHBENR
 |
RCC_AHBPh_GPIOB
;

117 
RCC
->
AHBENR
 |
RCC_AHBPh_GPIOC
;

121 
GPIOA
->
MODER
 &= ~(0x00000003 << (4 * 2));

122 
GPIOA
->
MODER
 |= (0x00000000 << (4 * 2));

124 
GPIOA
->
PUPDR
 &= ~(0x00000003 << (4 * 2));

125 
GPIOA
->
PUPDR
 |= (0x00000000 << (4 * 2));

131 
GPIOB
->
MODER
 &= ~(0x00000003 << (0 * 2));

132 
GPIOB
->
MODER
 |= (0x00000000 << (0 * 2));

134 
GPIOB
->
PUPDR
 &= ~(0x00000003 << (0 * 2));

135 
GPIOB
->
PUPDR
 |= (0x00000000 << (0 * 2));

140 
GPIOC
->
MODER
 &= ~(0x00000003 << (0 * 2));

141 
GPIOC
->
MODER
 |= (0x00000000 << (0 * 2));

143 
GPIOC
->
PUPDR
 &= ~(0x00000003 << (0 * 2));

144 
GPIOC
->
PUPDR
 |= (0x00000000 << (0 * 2));

150 
GPIOC
->
MODER
 &= ~(0x00000003 << (1 * 2));

151 
GPIOC
->
MODER
 |= (0x00000000 << (1 * 2));

153 
GPIOC
->
PUPDR
 &= ~(0x00000003 << (1 * 2));

154 
GPIOC
->
PUPDR
 |= (0x00000000 << (1 * 2));

161 
GPIOB
->
MODER
 &= ~(0x00000003 << (5 * 2));

162 
GPIOB
->
MODER
 |= (0x00000000 << (5 * 2));

164 
GPIOB
->
PUPDR
 &= ~(0x00000003 << (5 * 2));

165 
GPIOB
->
PUPDR
 |= (0x00000000 << (5 * 2));

168 
	}
}

171 
	$_PS2joy
(){

172 
RCC
->
CFGR2
 &~
RCC_CFGR2_ADCPRE12
;

173 
RCC
->
CFGR2
 |
RCC_CFGR2_ADCPRE12_DIV6
;

174 
RCC
->
AHBENR
 |
RCC_AHBPh_ADC12
;

176 
ADC1
->
CR
 = 0x00000000;

177 
ADC1
->
CFGR
 &= 0xFDFFC007;

178 
ADC1
->
SQR1
 &~
ADC_SQR1_L
;

180 
ADC1
->
CR
 |= 0x10000000;

181 
i
 = 0 ; i < 1000 ; i++) {}

183 
ADC1
->
CR
 |= 0x80000000;

184 !(
ADC1
->
CR
 & 0x80000000));

185 
i
 = 0 ; i < 100 ; i++) {}

187 
ADC1
->
CR
 |= 0x00000001;

188 !(
ADC1
->
ISR
& 0x00000001));

189 
	}
}

192 
ut8_t
 
	$adJoyick
(
vbs
 *
v_ma
){

194 if(
v_ma
->
ex___joy
 == 1)

196 
ut16_t
 
vup
 = 
GPIOA
->
IDR
 & (0x001 << 4);

199 
ut16_t
 
vdown
 = 
GPIOB
->
IDR
 & (0x001 << 0);

201 
ut16_t
 
vright
 = 
GPIOC
->
IDR
 & (0x001 << 0);

203 
ut16_t
 
v
 = 
GPIOC
->
IDR
 & (0x001 << 1);

205 
ut16_t
 
v
 = 
GPIOB
->
IDR
 & (0x001 << 5);

207 if(
vup
){

208 
vup
 = 1;

211 if(
vdown
){

212 
vdown
 = 1;

215 if(
vright
){

216 
vright
 = 1;

219 if(
v
){

220 
v
 = 1;

223 if(
v
){

224 
v
 = 1;

228 
t8_t
 
v1
 = (
vdown
 << 1);

229 
t8_t
 
v2
 = (
v
 << 2);

230 
t8_t
 
v3
 = (
vright
 << 3);

231 
t8_t
 
v4
 = (
v
 << 4);

233 
t8_t
 
ouut
 = 
vup
 |
v1
 |
v2
 |
v3
 |
v4
;

237 (
ouut
);

240 if(
v_ma
->
ex___joy
 == 2){

241 
	`ADC_RegurChlCfig
(
ADC1
, 
ADC_Chl_8
, 1, 
ADC_SameTime_1Cyes5
);

243 
	`ADC_SCvsi
(
ADC1
);

244 
	`ADC_GFgStus
(
ADC1
, 
ADC_FLAG_EOC
) == 0);

246 
ut16_t
 
x
 = 
	`ADC_GCvsiVue
(
ADC1
);

248 
	`ADC_RegurChlCfig
(
ADC1
, 
ADC_Chl_9
, 1, 
ADC_SameTime_1Cyes5
);

249 
	`ADC_SCvsi
(
ADC1
);

250 
	`ADC_GFgStus
(
ADC1
, 
ADC_FLAG_EOC
) == 0);

252 
ut16_t
 
y
 = 
	`ADC_GCvsiVue
(
ADC1
);

254 
ut8_t
 
ouut
 = 0;

255 if(
y
 < 1000){

256 
ouut
 = 2;

258 if(
y
 > 3000){

259 
ouut
 = 1;

261 if(
x
 < 1000){

262 
ouut
 = 4;

264 if(
x
 > 3000){

265 
ouut
 = 8;

267 
ouut
 = 0;

269 (
ouut
);

273 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\LUT.c

10 
	~"LUT.h
"

14 cڡ sigd 
	gSIN
[512]=

89 
	$tFix
(
t32_t
 
i
) {

91 i((
i
 & 0x80000000) != 0) {

92 
	`tf
("-");

93 
i
 = ~i + 1;

95 
	`tf
("%ld.%04ld", 
i
 >> 16, 10000 * (
ut32_t
)(i & 0xFFFF) >> 16);

97 
	}
}

100 
t32_t
 
	$exnd
(
t32_t
 
i
) {

102  
i
 << 2;

103 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\OUR_TI~1.C

1 
	~"our_tim.h
"

3 vީ
t8_t
 
	gt_ag
;

5 
t8_t
 
	$g_ag
() {

6  
t_ag
;

7 
	}
}

9 
	$t_ag
(
t8_t
 
v
) {

10 
t_ag
 = 
v
;

11 
	}
}

14 
	$_tim
(
ut16_t
 
iܙy
) {

15 
RCC
->
APB1ENR
 |
RCC_APB1Ph_TIM2
;

16 
TIM2
->
CR1
 = 0x0000;

17 
TIM2
->
ARR
 = 6399999;

18 
TIM2
->
PSC
 = 0;

19 
TIM2
->
DIER
 |=0x0001;

20 
	`NVIC_SPriܙy
(
TIM2_IRQn
, 
iܙy
);

21 
	`NVIC_EbIRQ
(
TIM2_IRQn
);

23 
TIM2
->
CR1
 |= 0x0001;

24 
	}
}

26 
	$our_time
(
u_t
 *
t
){

27 
t
->
h
 = 0;

28 
t
->
m
 = 0;

29 
t
->
s
 = 0;

30 
t
->
hs
 = 0;

32 
	}
}

34 
	$TIM2_IRQHdr
(){

35 
t_ag
 =1;

39 
t
.
hs
++;

40 i(
t
.
hs
 == 100){

41 
t
.
hs
=0;

42 
t
.
s
++;

44 i(
t
.
s
==60){

45 
t
.
s
=0;

46 
t
.
m
++;

48 i(
t
.
m
==60){

49 
t
.
m
=0;

50 
t
.
h
++;

53 
TIM2
->
SR
 &= ~0x0001;

54 
	}
}

56 
	$_wch
(){

57 
	`goxy
(1,1);

58 
	`wdow
(1, 1, 31, 6, "Stop watch");

59 
	`goxy
(2,3);

60 
	`tf
("Time since start: ");

61 
	`goxy
(2,4);

62 
	`tf
("Splitime 1:");

63 
	`goxy
(2,5);

64 
	`tf
("Splitime 2:");

65 
	}
}

68 
	$wch
(
ut8_t
 
js
, ut8_*
ss
, ut8_*
push
){

71 i((
t
.
s
 < 10&& (t.
m
 <10 )){

72 
	`goxy
(20,3);

73 
	`tf
("%d:0%d:0%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

75 i(
t
.
s
 < 10){

76 
	`goxy
(20,3);

77 
	`tf
("%d:%d:0%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

79 i(
t
.
m
 < 10){

80 
	`goxy
(20,3);

81 
	`tf
("%d:0%d:%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

84 
	`goxy
(20,3);

85 
	`tf
("%d:%d:%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

90 i(
js
 == 4){

92 i((
t
.
s
 < 10&& (t.
m
 <10 )){

93 
	`goxy
(20,4);

94 
	`tf
("%d:0%d:0%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

96 i(
t
.
s
 < 10){

97 
	`goxy
(20,4);

98 
	`tf
("%d:%d:0%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

100 i(
t
.
m
 < 10){

101 
	`goxy
(20,4);

102 
	`tf
("%d:0%d:%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

105 
	`goxy
(20,4);

106 
	`tf
("%d:%d:%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

109 i(
js
 == 8){

110 i((
t
.
s
 < 10&& (t.
m
 <10 )){

111 
	`goxy
(20,5);

112 
	`tf
("%d:0%d:0%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

114 i(
t
.
s
 < 10){

115 
	`goxy
(20,5);

116 
	`tf
("%d:%d:0%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

118 i(
t
.
m
 < 10){

119 
	`goxy
(20,5);

120 
	`tf
("%d:0%d:%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

123 
	`goxy
(20,5);

124 
	`tf
("%d:%d:%d.%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

128 i(
js
 == 16){

130 i(*
ss
==1 && *
push
 ==0){

131 
	`__dib_q
();

132 *
ss
=0;

133 *
push
 = 1;

135 i(*
ss
==0 && *
push
 == 0) {

136 
	`__ab_q
();

137 *
ss
=1;

138 *
push
 = 1;

141 i(
js
 == 0){

142 *
push
 = 0;

144 i(
js
 == 2){

145 
	`time
(&
t
);

146 
	`goxy
(20,3);

147 
	`tf
("%d:0%d:0%d.0%d",
t
.
h
,t.
m
,t.
s
,t.
hs
);

148 *
ss
=1;

150 
	}
}

153 
ut8_t
 
	$t
() {

154 
ut8_t
 
i
;

155 
r
[21] = {0};

156 
	`goxy
(2,2);

157 
i
 = 0; i < 20; i++) {

158 
r
[
i
] = 
	`ut_gc
();

159 if(
r
[
i
] == 0x0D){

160 
r
[
i
] = 0;

164 i(
	`rcmp
(
r
,"start")==0) {

167 i(
	`rcmp
(
r
,"stop")==0) {

170 i(
	`rcmp
(
r
,"split1")==0){

173 i(
	`rcmp
(
r
,"split2")==0){

176 i(
	`rcmp
(
r
,"reset")==0) {

179 i(
	`rcmp
(
r
,"help")==0) {

182 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\STARTU~1.S

3 .
syax
 
	gunifd


4 .
ch
 
	gmv7
-
	gm


6 .
	gi
 .
	gack


7 .
	gign
 3

8 #ifde
__STACK_SIZE


9 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


11 .
equ
 
	gSck_Size
, 0x400

13 .
globl
 
	g__SckT


14 .
globl
 
__SckLim


15 
	g__SckLim
:

16 .
a
 
Sck_Size


17 .
size
 
__SckLim
, . - __StackLimit

18 
	g__SckT
:

19 .
size
 
__SckT
, . - 
	g__SckT


21 .
	gi
 .
	ghp


22 .
	gign
 3

23 #ifde
__HEAP_SIZE


24 .
equ
 
	gHp_Size
, 
	g__HEAP_SIZE


26 .
equ
 
	gHp_Size
, 0xC00

28 .
globl
 
	g__HpBa


29 .
globl
 
__HpLim


30 
	g__HpBa
:

31 .
Hp_Size


32 .
a
 
Hp_Size


33 .
dif


34 .
size
 
__HpBa
, . - __HeapBase

35 
	g__HpLim
:

36 .
size
 
__HpLim
, . - 
	g__HpLim


38 .
	gi
 .
	gi_ve


39 .
	gign
 2

40 .
globl
 
__i_ve


41 
	g__i_ve
:

42 .
__SckT


43 .
Ret_Hdr


44 .
NMI_Hdr


45 .
HdFau_Hdr


46 .
MemMage_Hdr


47 .
BusFau_Hdr


48 .
UgeFau_Hdr


53 .
SVC_Hdr


54 .
DebugM_Hdr


56 .
PdSV_Hdr


57 .
SysTick_Hdr


60 .
WWDG_IRQHdr


61 .
PVD_IRQHdr


62 .
TAMPER_STAMP_IRQHdr


63 .
RTC_WKUP_IRQHdr


64 .
FLASH_IRQHdr


65 .
RCC_IRQHdr


66 .
EXTI0_IRQHdr


67 .
EXTI1_IRQHdr


68 .
EXTI2_TS_IRQHdr


69 .
EXTI3_IRQHdr


70 .
EXTI4_IRQHdr


71 .
DMA1_Chl1_IRQHdr


72 .
DMA1_Chl2_IRQHdr


73 .
DMA1_Chl3_IRQHdr


74 .
DMA1_Chl4_IRQHdr


75 .
DMA1_Chl5_IRQHdr


76 .
DMA1_Chl6_IRQHdr


77 .
DMA1_Chl7_IRQHdr


78 .
ADC1_2_IRQHdr


79 .
USB_HP_CAN1_TX_IRQHdr


80 .
USB_LP_CAN1_RX0_IRQHdr


81 .
CAN1_RX1_IRQHdr


82 .
CAN1_SCE_IRQHdr


83 .
EXTI9_5_IRQHdr


84 .
TIM1_BRK_TIM15_IRQHdr


85 .
TIM1_UP_TIM16_IRQHdr


86 .
TIM1_TRG_COM_TIM17_IRQHdr


87 .
TIM1_CC_IRQHdr


88 .
TIM2_IRQHdr


89 .
TIM3_IRQHdr


90 .
TIM4_IRQHdr


91 .
I2C1_EV_IRQHdr


92 .
I2C1_ER_IRQHdr


93 .
I2C2_EV_IRQHdr


94 .
I2C2_ER_IRQHdr


95 .
SPI1_IRQHdr


96 .
SPI2_IRQHdr


97 .
USART1_IRQHdr


98 .
USART2_IRQHdr


99 .
USART3_IRQHdr


100 .
EXTI15_10_IRQHdr


101 .
RTC_Arm_IRQHdr


102 .
USBWakeUp_IRQHdr


103 .
TIM8_BRK_IRQHdr


104 .
TIM8_UP_IRQHdr


105 .
TIM8_TRG_COM_IRQHdr


106 .
TIM8_CC_IRQHdr


107 .
ADC3_IRQHdr


111 .
SPI3_IRQHdr


112 .
UART4_IRQHdr


113 .
UART5_IRQHdr


114 .
TIM6_DAC_IRQHdr


115 .
TIM7_IRQHdr


116 .
DMA2_Chl1_IRQHdr


117 .
DMA2_Chl2_IRQHdr


118 .
DMA2_Chl3_IRQHdr


119 .
DMA2_Chl4_IRQHdr


120 .
DMA2_Chl5_IRQHdr


121 .
ADC4_IRQHdr


124 .
COMP1_2_3_IRQHdr


125 .
COMP4_5_6_IRQHdr


126 .
COMP7_IRQHdr


134 .
USB_HP_IRQHdr


135 .
USB_LP_IRQHdr


136 .
USBWakeUp_RMP_IRQHdr


141 .
FPU_IRQHdr


143 .
size
 
__i_ve
, . - 
	g__i_ve


145 .
	gxt


146 .
	gthumb


147 .
	gthumb_func


148 .
	gign
 2

149 .
globl
 
	gRet_Hdr


150 .
ty
 
	gRet_Hdr
, %
funi


151 
	gRet_Hdr
:

159 
ldr
 
r1
, =
__ext


160 
ldr
 
r2
, =
__da_t__


161 
ldr
 
r3
, =
__da_d__


167 .
ash_to_m_lo
:

168 
cmp
 
r2
, 
r3


169 

 



170 
ldt
 
	gr0
, [
r1
], #4

171 
t
 
	gr0
, [
r2
], #4

172 
	gb
 .
	gash_to_m_lo


174 
subs
 
	gr3
, 
r2


175 
	gb
 .
	gash_to_m_lo_d


176 .
	gash_to_m_lo
:

177 
subs
 
r3
, #4

178 
ldr
 
	gr0
, [
r1
, 
r3
]

179 
r
 
	gr0
, [
r2
, 
r3
]

180 
	gbgt
 .
	gash_to_m_lo


181 .
	gash_to_m_lo_d
:

184 #ide
__NO_SYSTEM_INIT


185 
ldr
 
r0
, =
SyemIn


186 
blx
 
r0


189 
ldr
 
r0
, =
_t


190 
bx
 
r0


191 .
po


192 .
size
 
Ret_Hdr
, . - 
	gRet_Hdr


197 .
	gign
 1

198 .
	gthumb_func


199 .
wk
 
	g_t


200 .
ty
 
	g_t
, %
funi


201 
	g_t
:

204 
ldr
 
r1
, = 
__bss_t__


205 
ldr
 
r2
, = 
__bss_d__


206 
movs
 
r3
, #0

207 
	gb
 .
	gfl_zo_bss


208 .
	glo_zo_bss
:

209 
r
 
r3
, [
r1
], #4

211 .
	gfl_zo_bss
:

212 
cmp
 
r1
, 
r2


213 
	gbcc
 .
lo_zo_bss


216 
bl
 
ma


217 
	gb
 .

218 .
size
 
	g_t
, . - _start

223 .
mao
 
def_q_hdr
 
	ghdr_me


224 .
	gign
 1

225 .
	gthumb_func


226 .
	gwk
 \
	ghdr_me


227 .
	gty
 \
	ghdr_me
, %
	gfuni


228 \
	ghdr_me
 :

229 
b
 .

230 .
size
 \
hdr_me
, . - \
	ghdr_me


231 .
dm


233 
def_q_hdr
 
NMI_Hdr


234 
def_q_hdr
 
HdFau_Hdr


235 
def_q_hdr
 
MemMage_Hdr


236 
def_q_hdr
 
BusFau_Hdr


237 
def_q_hdr
 
UgeFau_Hdr


238 
def_q_hdr
 
SVC_Hdr


239 
def_q_hdr
 
DebugM_Hdr


240 
def_q_hdr
 
PdSV_Hdr


241 
def_q_hdr
 
SysTick_Hdr


243 
def_q_hdr
 
WWDG_IRQHdr


244 
def_q_hdr
 
PVD_IRQHdr


245 
def_q_hdr
 
TAMPER_STAMP_IRQHdr


246 
def_q_hdr
 
RTC_WKUP_IRQHdr


247 
def_q_hdr
 
FLASH_IRQHdr


248 
def_q_hdr
 
RCC_IRQHdr


249 
def_q_hdr
 
EXTI0_IRQHdr


250 
def_q_hdr
 
EXTI1_IRQHdr


251 
def_q_hdr
 
EXTI2_TS_IRQHdr


252 
def_q_hdr
 
EXTI3_IRQHdr


253 
def_q_hdr
 
EXTI4_IRQHdr


254 
def_q_hdr
 
DMA1_Chl1_IRQHdr


255 
def_q_hdr
 
DMA1_Chl2_IRQHdr


256 
def_q_hdr
 
DMA1_Chl3_IRQHdr


257 
def_q_hdr
 
DMA1_Chl4_IRQHdr


258 
def_q_hdr
 
DMA1_Chl5_IRQHdr


259 
def_q_hdr
 
DMA1_Chl6_IRQHdr


260 
def_q_hdr
 
DMA1_Chl7_IRQHdr


261 
def_q_hdr
 
ADC1_2_IRQHdr


262 
def_q_hdr
 
USB_HP_CAN1_TX_IRQHdr


263 
def_q_hdr
 
USB_LP_CAN1_RX0_IRQHdr


264 
def_q_hdr
 
CAN1_RX1_IRQHdr


265 
def_q_hdr
 
CAN1_SCE_IRQHdr


266 
def_q_hdr
 
EXTI9_5_IRQHdr


267 
def_q_hdr
 
TIM1_BRK_TIM15_IRQHdr


268 
def_q_hdr
 
TIM1_UP_TIM16_IRQHdr


269 
def_q_hdr
 
TIM1_TRG_COM_TIM17_IRQHdr


270 
def_q_hdr
 
TIM1_CC_IRQHdr


271 
def_q_hdr
 
TIM2_IRQHdr


272 
def_q_hdr
 
TIM3_IRQHdr


273 
def_q_hdr
 
TIM4_IRQHdr


274 
def_q_hdr
 
I2C1_EV_IRQHdr


275 
def_q_hdr
 
I2C1_ER_IRQHdr


276 
def_q_hdr
 
I2C2_EV_IRQHdr


277 
def_q_hdr
 
I2C2_ER_IRQHdr


278 
def_q_hdr
 
SPI1_IRQHdr


279 
def_q_hdr
 
SPI2_IRQHdr


280 
def_q_hdr
 
USART1_IRQHdr


281 
def_q_hdr
 
USART2_IRQHdr


282 
def_q_hdr
 
USART3_IRQHdr


283 
def_q_hdr
 
EXTI15_10_IRQHdr


284 
def_q_hdr
 
RTC_Arm_IRQHdr


285 
def_q_hdr
 
USBWakeUp_IRQHdr


286 
def_q_hdr
 
TIM8_BRK_IRQHdr


287 
def_q_hdr
 
TIM8_UP_IRQHdr


288 
def_q_hdr
 
TIM8_TRG_COM_IRQHdr


289 
def_q_hdr
 
TIM8_CC_IRQHdr


290 
def_q_hdr
 
ADC3_IRQHdr


291 
def_q_hdr
 
SPI3_IRQHdr


292 
def_q_hdr
 
UART4_IRQHdr


293 
def_q_hdr
 
UART5_IRQHdr


294 
def_q_hdr
 
TIM6_DAC_IRQHdr


295 
def_q_hdr
 
TIM7_IRQHdr


296 
def_q_hdr
 
DMA2_Chl1_IRQHdr


297 
def_q_hdr
 
DMA2_Chl2_IRQHdr


298 
def_q_hdr
 
DMA2_Chl3_IRQHdr


299 
def_q_hdr
 
DMA2_Chl4_IRQHdr


300 
def_q_hdr
 
DMA2_Chl5_IRQHdr


301 
def_q_hdr
 
ADC4_IRQHdr


302 
def_q_hdr
 
COMP1_2_3_IRQHdr


303 
def_q_hdr
 
COMP4_5_6_IRQHdr


304 
def_q_hdr
 
COMP7_IRQHdr


305 
def_q_hdr
 
USB_HP_IRQHdr


306 
def_q_hdr
 
USB_LP_IRQHdr


307 
def_q_hdr
 
USBWakeUp_RMP_IRQHdr


308 
def_q_hdr
 
	gFPU_IRQHdr


310 .
	gd


	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\SYSTEM~1.C

102 
	~"m32f30x.h
"

122 
	#VECT_TAB_OFFSET
 0x0

	)

140 
ut32_t
 
	gSyemCeClock
 = 72000000;

142 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

152 
SSysClock
();

169 
	$SyemIn
()

172 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

173 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

178 
RCC
->
CR
 |(
ut32_t
)0x00000001;

181 
RCC
->
CFGR
 &= 0xF87FC00C;

184 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

187 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

190 
RCC
->
CFGR
 &(
ut32_t
)0xFF80FFFF;

193 
RCC
->
CFGR2
 &(
ut32_t
)0xFFFFFFF0;

196 
RCC
->
CFGR3
 &(
ut32_t
)0xFF00FCCC;

199 
RCC
->
CIR
 = 0x00000000;

203 
	`SSysClock
();

205 #ifde
VECT_TAB_SRAM


206 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

208 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

210 
	}
}

248 
	$SyemCeClockUpde
 ()

250 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
ediv1
 = 0;

253 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

255 
tmp
)

258 
SyemCeClock
 = 
HSI_VALUE
;

261 
SyemCeClock
 = 
HSE_VALUE
;

265 
lmu
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

266 
lsour
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

267 
lmu
 = (llmull >> 18) + 2;

269 i(
lsour
 == 0x00)

272 
SyemCeClock
 = (
HSI_VALUE
 >> 1* 
lmu
;

276 
ediv1
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

278 
SyemCeClock
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

282 
SyemCeClock
 = 
HSI_VALUE
;

287 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

289 
SyemCeClock
 >>
tmp
;

290 
	}
}

300 
	$SSysClock
()

311 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTBE
 | (
ut32_t
)
FLASH_ACR_LATENCY_1
;

314 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

317 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

320 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV2
;

323 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

324 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSI_Div2
 | 
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLMULL16
);

327 
RCC
->
CR
 |
RCC_CR_PLLON
;

330 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

335 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

336 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

339 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
!(ut32_t)
RCC_CFGR_SWS_PLL
)

342 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\ansi.c

1 
	~"si.h
"

2 
	~"LUT.h
"

3 
	$fgc
(
feground
) {

15 
ty
 = 22;

16 i(
feground
 > 7) {

17 
ty
 = 1;

18 
feground
 -= 8;

20 
	`tf
("%c[%d;%dm", 
ESC
, 
ty
, 
feground
 + 30);

21 
	}
}

23 
	$bgc
(
background
) {

42 
	`tf
("%c[%dm", 
ESC
, 
background
 + 40);

43 
	}
}

45 
	$c
(
feground
, 
background
) {

47 
ty
 = 22;

48 i(
feground
 > 7) {

49 
ty
 = 1;

50 
feground
 -= 8;

52 
	`tf
("%c[%d;%d;%dm", 
ESC
, 
ty
, 
feground
 + 30, 
background
 + 40);

53 
	}
}

55 
	$tbgc
() {

57 
	`tf
("%c[m", 
ESC
);

58 
	}
}

61 
	$rs
() {

63 
	`tf
("%c[2J", 
ESC
);

64 
	}
}

66 
	$
() {

68 
	`tf
("%c[K", 
ESC
);

69 
	}
}

72 
	$goxy
(
ut8_t
 
x
, 
t8_t
 
y
) {

74 
	`tf
("%c[%d;%dH", 
ESC
, 
y
, 
x
);

75 
	}
}

77 
	$undle
(
ut8_t
 

) {

79 i(

 == 1)

80 
	`tf
("%c[04m", 
ESC
);

82 
	`tf
("%c[24m", 
ESC
);

83 
	}
}

85 
	$blk
(
ut8_t
 

) {

87 i(

 == 1)

88 
	`tf
("%c[05", 
ESC
);

90 
	`tf
("%c[25", 
ESC
);

91 
	}
}

93 
	$v
(
ut8_t
 

) {

95 i(

 == 1)

96 
	`tf
("%c[07", 
ESC
);

98 
	`tf
("%c[27", 
ESC
);

99 
	}
}

101 
	$wdow
(
x1
, 
y1
, 
x2
, 
y2
, 
s
[]) {

103 
i
;

104 
	`goxy
(
x1
, 
y1
);

105 
chl
 = 
	`
(
s
);

106 
ut8_t
 
ta
 = 
x2
 - 
chl
 - 7;

107 
a
[
ta
];

108 
	`memt
(
a
, 32, 
ta
);

109 
a
[
ta
] = 0;

111 
	`tf
("%c%c%c%c%s%s%c%c%c", 218, 196, 179, 32, 
s
, 
a
, 179, 196, 191);

113 
	`goxy
(
x1
, 
y2
);

114 
i
 = 
x1
; i < 
x2
; ++i) {

115 
	`goxy
(
i
, 
y2
);

116 
	`tf
("%c", 196);

119 
	`goxy
(
x1
, 
y1
);

120 
i
 = 
y1
 + 1; i < 
y2
; ++i) {

121 
	`goxy
(
x1
, 
i
);

122 
	`tf
("%c", 179);

126 
	`goxy
(
x2
, 
y1
);

127 
i
 = 
y1
 + 1; i < 
y2
; ++i) {

128 
	`goxy
(
x2
, 
i
);

129 
	`tf
("%c", 179);

133 
	`goxy
(
x1
, 
y2
);

134 
	`tf
("%c", 192);

136 
	`goxy
(
x2
, 
y2
);

137 
	`tf
("%c", 217);

139 
	}
}

142 
	$cou
(
x1
, 
y1
, 
x2
, 
y2
) {

144 
i
;

145 
	`goxy
(
x1
, 
y1
);

146 
i
 = 
x1
; i < 
x2
; ++i) {

147 
	`goxy
(
i
, 
y1
);

148 
	`tf
("%c", 196);

152 
	`goxy
(
x1
, 
y2
);

153 
i
 = 
x1
; i < 
x2
; ++i) {

154 
	`goxy
(
i
, 
y2
);

155 
	`tf
("%c", 196);

158 
	`goxy
(
x1
, 
y1
);

159 
i
 = 
y1
 + 1; i < 
y2
; ++i) {

160 
	`goxy
(
x1
, 
i
);

161 
	`tf
("%c", 179);

165 
	`goxy
(
x2
, 
y1
);

166 
i
 = 
y1
 + 1; i < 
y2
; ++i) {

167 
	`goxy
(
x2
, 
i
);

168 
	`tf
("%c", 179);

171 
	`goxy
(
x1
, 
y1
);

172 
	`tf
("%c", 218);

174 
	`goxy
(
x2
, 
y1
);

175 
	`tf
("%c", 191);

177 
	`goxy
(
x1
, 
y2
);

178 
	`tf
("%c", 192);

180 
	`goxy
(
x2
, 
y2
);

181 
	`tf
("%c", 217);

182 
	}
}

184 
	$block
(
x1
, 
y1
, 
x2
, 
y2
, 
h
) {

186 
i
;

188 i(
h
 == 3)

189 
	`tf
("%c[31m", 
ESC
);

190 i(
h
 == 2)

191 
	`tf
("%c[33m", 
ESC
);

193 
	`tf
("%c[32m", 
ESC
);

195 
	`goxy
(
x1
, 
y1
);

196 
i
 = 
y1
 + 1; i <
y2
; ++i) {

197 
	`goxy
(
x1
, 
i
);

198 
	`tf
("%c", 178);

200 
	`goxy
(
x2
, 
y1
);

201 
i
 = 
y1
 + 1; i <
y2
; ++i) {

202 
	`goxy
(
x2
, 
i
);

203 
	`tf
("%c", 178);

205 
	`goxy
(
x1
, 
y1
);

206 
i
 = 
x1
; i <
x2
; ++i) {

207 
	`goxy
(
i
, 
y1
);

208 
	`tf
("%c", 220);

210 
	`goxy
(
x1
, 
y2
);

211 
i
 = 
x1
; i <
x2
; ++i) {

212 
	`goxy
(
i
, 
y2
);

213 
	`tf
("%c", 223);

215 
	`tf
("%c[37m", 
ESC
);

216 
	}
}

218 
	$d_block
(
x1
, 
y1
, 
x2
, 
y2
) {

220 
i
;

222 
	`goxy
(
x1
, 
y1
);

223 
i
 = 
y1
 + 1; i <
y2
; ++i) {

224 
	`goxy
(
x1
, 
i
);

225 
	`tf
("%c", 32);

227 
	`goxy
(
x2
, 
y1
);

228 
i
 = 
y1
 + 1; i <
y2
; ++i) {

229 
	`goxy
(
x2
, 
i
);

230 
	`tf
("%c", 32);

232 
	`goxy
(
x1
, 
y1
);

233 
i
 = 
x1
; i <
x2
; ++i) {

234 
	`goxy
(
i
, 
y1
);

235 
	`tf
("%c", 32);

237 
	`goxy
(
x1
, 
y2
);

238 
i
 = 
x1
; i <
x2
; ++i) {

239 
	`goxy
(
i
, 
y2
);

240 
	`tf
("%c", 32);

242 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\ball.c

1 
	~"bl.h
"

3 
	$_ng_bl
(
bl_t
 *
b
, 
rik_t
 *
ks
, 
vbs
 *
v_ma
){

6 
ut8_t
 
joy_v
;

9 
joy_v
!= 1){

10 
	`goxy
(
b
->
posi
.
x
>>14, (b->posi.
y
) >> 14);

11 
	`tf
(" ");

13 
	`upde_rik
(
ks
, 
v_ma
);

14 
joy_v
 = 
	`adJoyick
(
v_ma
);

16 
b
->
posi
.
x
 = 
ks
 ->osi.x;

17 
b
->
posi
.
y
 = (
ks
 ->osi.y) - (2 << 14);

19 
	`goxy
(
b
->
posi
.
x
>>14 , (b->posi.
y
) >>14) ;

20 
	`tf
("%c", 254);

25 
b
->
posi
.
x
 = 
ks
 ->osi.x;

26 
b
->
v
.
y
 = ( -3 << 14 );

27 
b
->
v
.
x
 = ( 0 << 14 );

35 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\charset.c

1 
	~"cht.h
"

3 cڡ 
	gcha_da
[95][5] = {

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\lcd.c

1 
	~"lcd.h
"

3 
	$wre_sce
(
ut32_t
 
sce
){

5 
r
[8];

6 
	`rtf
(
r
, "%u",
sce
);

8 
ut8_t
 
bufr
[512];

10 
	`memt
(
bufr
, 0x00, 512);

11 
	`ty_x
("Thscܐis:", 
bufr
, 0, 0);

12 
	`lcd_push_bufr
(
bufr
);

13 
	`ty_x
(
r
, 
bufr
, 0, 1);

14 
	`lcd_push_bufr
(
bufr
);

17 
	}
}

20 
	$wre_v
(
ut8_t
 
v
){

21 
r
[8];

22 
	`rtf
(
r
,"%d",
v
);

24 
ut8_t
 
bufr
[512];

27 
	`ty_x
("You havachedev:", 
bufr
, 0, 2);

28 
	`lcd_push_bufr
(
bufr
);

29 
	`ty_x
(
r
, 
bufr
, 0, 3);

30 
	`lcd_push_bufr
(
bufr
);

32 
	}
}

37 
	$ty_x
(*
c
, 
ut8_t
 *
bufr
, ut8_*
x
, ut8_
y
)

39 
ut8_t
 
k
 = 0;

41 
c
[
k
] != 0x00)

43 
ut8_t
 
i
 = 0 ; i < 5 ; i++)

46 
bufr
[*
x
 + 
y
 * 128 + 
i
 + 
k
*5] = 
cha_da
[
c
[k] - 0x20][i];

48 
k
++;

50 
	}
}

52 
	$ty_x_sl
(*
c
, 
ut8_t
 *
bufr
, ut8_*
x
, ut8_
y
)

54 
ut8_t
 
k
 = 0;

55 
c
[
k
] != 0x00)

57 
ut8_t
 
i
 = 0 ; i < 5 ; i++)

60 
bufr
[(
y
 * 128+ (*
x
 + 
i
 + 
k
*5% 128] = 
cha_da
[
c
[k] - 0x20][i];

62 
k
++;

64 if(*
x
 == 127)

65 *
x
=1;

66 (*
x
)++;

67 
	`tf
("%d\n",*
x
);

69 
	}
}

72 
	$lcd_upde

ut8_t
 *
bufr
, ut8_*
x
, ut8_
y
)

74 
	`memt
(
bufr
, 0x00, 512);

75 
	`ty_x_sl
("kridnod", 
bufr
, 
x
, 
y
);

76 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\main.c

14 
	~"m32f30x_cf.h
"

15 
	~"30010_io.h
"

16 
	~"cfig_oje.h
"

17 
	~"si.h
"

18 
	~"LUT.h
"

19 
	~"ig.h
"

20 
	~"cڌr.h
"

21 
	~"our_tim.h
"

22 
	~<rg.h
>

23 
	~"cht.h
"

24 
	~"lcd.h
"

25 
	~"rik.h
"

26 
	~"mu.h
"

27 
	~"block_cڌ.h
"

28 
	~"bl.h
"

29 
	~<time.h
>

30 
	~<dlib.h
>

32 
	#BORDERX
 150

33 
	#BORDERY
 60

34 

	)

36 
	$ma
()

38 
	`_usb_ut
( 115200 );

40 
	`d
(
	`time
(
NULL
));

42 
	`rs
();

43 
	`goxy
(1, 1);

44 
	`tf
("%c[?25l", 
ESC
);

45 
	`cou
(1, 1, 
BORDERX
, 
BORDERY
);

46 
	`_joyick
();

47 
	`_PS2joy
();

48 
	`_RGB
();

49 
	`_i_lcd
();

50 
	`_mu
();

52 
bl_t
 
b
;

53 
rik_t
 
rike
;

54 
blockpos
 
block
[100];

55 
vbs
 
v_ma
;

57 
rike
.
s_size
 = 9;

59 
	`_v_ma
(&
v_ma
);

64 
v_ma
.
_game
 == 0) {

65 
	`cڌ_mu
(&
v_ma
);

69 i((
v_ma
.
_game
) == 1) {

71 
ut8_t
 
i
=2; i< 
BORDERY
-2;i++){

72 
	`r_le
(
i
);

74 
ut8_t
 
xt_le_1
 = 
BORDERY
 / 5;

75 
	`r_le
(
xt_le_1
);

76 
	`r_le
(
xt_le_1
 + 2);

77 
	`r_le
(
xt_le_1
 + 4);

79 
	`_blocks
(
block
, 
v_ma
.
v_cou
);

80 
	`_rik
(
BORDERX
, 
BORDERY
, &
rike
);

81 
	`Ve
(&
b
.
posi
, 20, 45);

82 
	`Ve
(&
b
.
v
, 2, 1);

83 (
v_ma
.
li_cou
)=3;

85 
	`_ng_bl
(&
b
, &
rike
, &
v_ma
);

87 (
v_ma
.
_game
)++;

90 
v_ma
.
_game
 == 2) {

93 
	`t_RGB
(
v_ma
.
li_cou
);

94 
	`wre_sce
(
v_ma
.
sce_cou
);

95 
	`wre_v
(
v_ma
.
v_cou
);

98 
	`upde_rik
(&
rike
, &
v_ma
);

99 
	`rik_boun
(&
rike
, &
b
, &
v_ma
);

102 
	`goxy
(
b
.
posi
.
x
 >> 14, b.posi.
y
 >> 14);

103 
	`tf
(" ");

104 
	`bd_cڌ
(&
b
);

106 
	`block_cڌ
(&
b
, 
block
, &
v_ma
, &
rike
);

108 
	`updos
(&
b
, 
v_ma
.
d_mui
);

111 
	`goxy
(
b
.
posi
.
x
 >> 14, b.posi.
y
 >> 14);

112 
	`tf
("%c", 254);

115 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\menu.c

1 
	~"mu.h
"

7 
	$r_le
(
ut8_t
 
y
){

9 
	`goxy
(3,
y
);

10 
	`tf
(" ");

11 
	}
}

14 
	$_mu
(){

15 
ut8_t
 
xt_le_1
=
BORDERY
/5;

16 
ut8_t
 
xt_c_1
=
BORDERX
/2-10;

18 
ut8_t
 
i
;

19 
i
=0;i<((
BORDERY
-
xt_le_1
-1)/2);i++){

20 
	`r_le
(
xt_le_1
+2*
i
);

23 
	`goxy
(
xt_c_1
,
xt_le_1
);

24 
	`tf
("New Game");

25 
	`goxy
(
xt_c_1
,
xt_le_1
+2);

26 
	`tf
("High scores");

27 
	`goxy
(
xt_c_1
,
xt_le_1
+4);

28 
	`tf
("Help");

29 
	}
}

31 
	$_high_sce
(
vbs
 *
v_ma
){

32 
ut8_t
 
xt_le_1
=
BORDERY
/5;

33 
ut8_t
 
xt_c_1
=
BORDERX
/2-10;

35 
ut8_t
 
i
;

36 
i
=0;i<6;i++){

37 
	`r_le
(
xt_le_1
+2*
i
);

40 
	`goxy
(
xt_c_1
,
xt_le_1
);

41 
	`tf
("This isist ofhe highest scores. Press >left<o go back.");

43 
	`goxy
(
xt_c_1
,
xt_le_1
+2);

44 
	`tf
(" #1: ");

45 
	`goxy
(
xt_c_1
+10,
xt_le_1
+2);

46 
	`tf
("%dots",
v_ma
->
high_sce
[1]);

48 
	`goxy
(
xt_c_1
,
xt_le_1
+4);

49 
	`tf
(" #2: ");

50 
	`goxy
(
xt_c_1
+10,
xt_le_1
+4);

51 
	`tf
("%dots",
v_ma
->
high_sce
[2]);

53 
	`goxy
(
xt_c_1
,
xt_le_1
+6);

54 
	`tf
(" #3: ");

55 
	`goxy
(
xt_c_1
+10,
xt_le_1
+6);

56 
	`tf
("%dots",
v_ma
->
high_sce
[3]);

57 
	}
}

60 
	$_hp
(){

61 
ut8_t
 
xt_curs_1
=
BORDERX
/2-15;

62 
ut8_t
 
xt_le_1
=
BORDERY
/5;

63 
ut8_t
 
xt_c_1
=
BORDERX
/2-10;

64 
	`goxy
(
xt_curs_1
,
xt_le_1
);

65 
	`tf
(" ");

66 
	`goxy
(
xt_curs_1
,
xt_le_1
+2);

67 
	`tf
(" ");

68 
	`goxy
(
xt_curs_1
,
xt_le_1
+4);

69 
	`tf
(" ");

71 
	`goxy
(
xt_c_1
,
xt_le_1
);

72 
	`tf
("This ishe help section. To get backohe menuress >left<.");

73 
	`goxy
(
xt_c_1
,
xt_le_1
+2);

74 
	`tf
("Inhe gameress >left< or >right<o movehe striker.");

75 
	`goxy
(
xt_c_1
,
xt_le_1
+4);

76 
	`tf
("The diode onhe micro controller shows youremainingives.");

77 
	`goxy
(
xt_c_1
,
xt_le_1
+6);

78 
	`tf
(" Green = 3, yellow = 2nded = 1. If you see whiteight, you're dead.");

79 
	`goxy
(
xt_c_1
,
xt_le_1
+8);

80 
	`tf
("Your scorendevel can be seen onhe LCD.");

81 
	`goxy
(
xt_c_1
,
xt_le_1
+10);

82 
	`tf
("Some ofhe bricksreower-ups!");

84 
	}
}

87 
	$cڌ_mu
(
vbs
 *
v_ma
){

88 
ut8_t
 
ad
 = 
	`adJoyick
(
v_ma
);

97 
ut8_t
 
xt_curs_1
=
BORDERX
/2-15;

98 
ut8_t
 
xt_le_1
=
BORDERY
/5;

102 if(
ad
 == 4){

103 
	`_mu
();

104 
v_ma
->
mu_cou
 = 1;

109 i((
ad
 !
v_ma
->
d_ad
) && (read ==1)){

110 (
v_ma
->
mu_cou
)--;

112 i(((
ad
 !
v_ma
->
d_ad
) && (read ==2))){

113 (
v_ma
->
mu_cou
)++;

118 i(
v_ma
->
mu_cou
 == 0){

119 (
v_ma
->
mu_cou
)++;

121 i(
v_ma
->
mu_cou
 == 4) {

122 (
v_ma
->
mu_cou
)--;

127 i(
v_ma
->
mu_cou
 == 1){

128 
	`goxy
(
xt_curs_1
,
xt_le_1
);

129 
	`tf
("%c",175);

130 
	`goxy
(
xt_curs_1
,
xt_le_1
+2);

131 
	`tf
(" ");

132 
	`goxy
(
xt_curs_1
,
xt_le_1
+4);

133 
	`tf
(" ");

135 i(
v_ma
->
mu_cou
 == 2){

136 
	`goxy
(
xt_curs_1
,
xt_le_1
);

137 
	`tf
(" ");

138 
	`goxy
(
xt_curs_1
,
xt_le_1
+2);

139 
	`tf
("%c",175);

140 
	`goxy
(
xt_curs_1
,
xt_le_1
+4);

141 
	`tf
(" ");

143 i(
v_ma
->
mu_cou
 == 3){

144 
	`goxy
(
xt_curs_1
,
xt_le_1
);

145 
	`tf
(" ");

146 
	`goxy
(
xt_curs_1
,
xt_le_1
+2);

147 
	`tf
(" ");

148 
	`goxy
(
xt_curs_1
,
xt_le_1
+4);

149 
	`tf
("%c",175);

155 i((
v_ma
->
mu_cou
 =1&& (
ad
 == 16)){

156 (
v_ma
->
_game
) = 1;

157 (
v_ma
->
mu_cou
) = 100;

159 i((
v_ma
->
mu_cou
 =1&& (
ad
 == 8)){

160 (
v_ma
->
_game
) = 1;

161 (
v_ma
->
mu_cou
) = 100;

167 i((
v_ma
->
mu_cou
 =2&& (
ad
 == 16)){

168 
	`_high_sce
(
v_ma
);

169 (
v_ma
->
mu_cou
) = 100;

171 i((
v_ma
->
mu_cou
 =2&& (
ad
 == 8)){

172 
	`_high_sce
(
v_ma
);

173 (
v_ma
->
mu_cou
) = 100;

178 i((
v_ma
->
mu_cou
 =3&& (
ad
 == 16)){

179 
	`_hp
();

180 (
v_ma
->
mu_cou
) = 100;

182 i((
v_ma
->
mu_cou
 =3&& (
ad
 == 8)){

183 
	`_hp
();

184 (
v_ma
->
mu_cou
) = 100;

187 (
v_ma
->
d_ad

ad
;

189 
	}
}

192 
	$game_ov
(
vbs
 *
v_ma
, 
rik_t
 *
ks
){

195 
ut8_t
 
i
 = 2; i < (
BORDERY
-1); i++ ){

197 
	`r_le
(
i
);

200 
	`goxy
(70,20);

201 
	`tf
("LOL, YOU'RE A TOTAL LOSER!");

203 
v_ma
->
_game
 = 0;

205 
	`goxy
(70,21);

206 
	`tf
( " Press >up<o continue");

208 
	`adJoyick
(
v_ma
) != 1){

212 
ut8_t
 
i
 = 2; i < (
BORDERY
-1); i++ ){

213 
v_ma
->
mu_cou
 = 1;

214 
	`r_le
(
i
);

216 
	`_mu
();

218 
	}
}

221 
	$_hs
(
vbs
 *
v_ma
){

222 i((
v_ma
->
sce_cou
> (v_ma->
high_sce
[1])){

224 (
v_ma
->
high_sce
[3])=(var_main->high_score[2]);

225 (
v_ma
->
high_sce
[2])=(var_main->high_score[1]);

226 (
v_ma
->
high_sce
[1](v_ma->
sce_cou
);

228 i((
v_ma
->
sce_cou
> (v_ma->
high_sce
[2])){

230 (
v_ma
->
high_sce
[3])=(var_main->high_score[2]);

231 (
v_ma
->
high_sce
[2](v_ma->
sce_cou
);

233 i((
v_ma
->
sce_cou
> (v_ma->
high_sce
[3])){

234 (
v_ma
->
high_sce
[3](v_ma->
sce_cou
);

237 (
v_ma
->
sce_cou
)=0;

238 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\power_up.c

1 
	~"pow_up.h
"

4 
ut8_t
 
	$_nd
(
x
){

5 
ut8_t
 
num
 = 
	`nd
(% (
x
 + 1 - 0) + 0;

6 (
num
);

7 
	}
}

10 
	$aive_pu
(
vbs
 *
v_ma
, 
rik_t
 *
rike
){

12 
ut8_t
 
y
 = 
	`_nd
(2);

15 i(
y
==2){

16 (
v_ma
->
d_mui
)--;

17 i((
v_ma
->
d_mui
) == 0){

18 (
v_ma
->
d_mui
)=1;

21 i(
y
==1){

22 (
v_ma
->
nob
)++;

24 i(
y
==0){

25 (
rike
->
s_size
)=(strike->s_size)+9;

26 
	`t_rik
(
rike
);

29 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\striker.c

1 
	~"rik.h
"

4 
	$_rik
(
ut8_t
 
BORDER_X
, ut8_
BORDER_Y
, 
rik_t
 *
ks
)

7 
	`Ve
(&
ks
->
posi
, ( ( ( 
BORDER_X
 / 2 ) - ( (ks->
s_size
/ 2 ) )), (
BORDER_Y
 - 3));

8 
	`Ve
(&
ks
->
v
, 0 << 14 , 0 << 14);

10 
ks
 -> 
k_d
 = 80;

12 
	`t_rik
(
ks
 );

13 
	}
}

16 
	$t_rik
(
rik_t
 *
ks
 )

21 
	`goxy

ks
->
posi
.
x
 ) >> 14 ) - (ks->
s_size
/ 2 ) , ( ( ks->posi.
y
 ) >> 14 ) );

22 
	`tf
(" ");

24  
ut8_t
 
i
 = 1; i < ((
ks
->
s_size
) - 1); i++ )

26 
	`goxy

ks
->
posi
.
x
 ) >> 14 ) + 
i
 - (ks->
s_size
/ 2 ) , ( ( ks->posi.
y
 ) >> 14 ) );

27 
	`tf
("%c", 219);

30 
	`goxy

ks
->
posi
.
x
 ) >> 14 ) + (ks->
s_size
/ 2 ) , ( ( ks->posi.
y
 ) >> 14 ) );

31 
	`tf
(" ");

43 
	}
}

46 
	$upde_rik
(
rik_t
 *
ks
, 
vbs
 * 
v_ma
)

49 
t8_t
 
K
 = 
ks
->
k_d
;

50 
t32_t
 
d_x
 = 
ks
->
posi
.
x
;

54 i(
	`adJoyick
(
v_ma
) == 4)

58 
ks
->
v
.
x
 = -10 << 14;

60 
ks
->
posi
.
x
 = ks->posi.x + 
	`FIX14_MULT
(ks->
v
.x, 
K
*10);

62 i
ks
->
posi
.
x
 < ( (2 + (ks->
s_size
) / 2) << 14))

64 
ks
->
posi
.
x
 = ((2 + (ks->
s_size
) / 2) << 14);

67 
	`goxy

d_x
 ) >> 14 ) + (
ks
->
s_size
/ 2 ) , ( ( ks->
posi
.
y
 ) >> 14 ) );

68 
	`tf
(" ");

70 
	`t_rik
(
ks
 );

75 i(
	`adJoyick
(
v_ma
) == 8)

79 
ks
->
v
.
x
 = 10 << 14;

81 
ks
->
posi
.
x
 = ks->posi.x + 
	`FIX14_MULT
(ks->
v
.x, 
K
*10);

84 i
ks
->
posi
.
x
 > ( (150 - 1 - (ks->
s_size
) / 2) << 14))

86 
ks
->
posi
.
x
 = ((150 - 1 - (ks->
s_size
) / 2) << 14);

88 
	`goxy

d_x
 ) >> 14 ) ) , ( ( 
ks
->
posi
.
y
 ) >> 14 ) );

89 
	`tf
(" ");

91 
	`t_rik
(
ks
 );

97 i(
	`adJoyick
(
v_ma
) == 0)

99 
ks
->
v
.
x
 = 0 << 14;

107 
	}
}

110 
	$rik_boun
(
rik_t
 *
ks
, 
bl_t
 *
b
, 
vbs
 * 
v_ma
)

112 i(
ks
->
posi
.
y
>> 14 =(
b
->posi.y>> 14 ) && ( ( b->posi.
x
 >> 14 ) >ks->posi.x>> 14 ) - (ks->
s_size
) / 2 ) ) && ( ( ( b->posi.x >> 14 ) ) <= ( ( ( ks->posi.x ) >> 14 ) + (ks->s_size) / 2 ) ) )

125 
t32_t
 
mi
 = 10000;

126 
t32_t
 
g_g
;

128 
ut32_t
 
dif
 = 
	`abs
(
b
-> 
posi
.
x
 - 
ks
 ->osi.x* 2 / (ks->
s_size
);

132 
ut32_t
 
i
 = 0 ; i <= 128; i++ )

134 
t32_t
 

 = 10000 * (
ut32_t
)(
	`exnd
(
SIN
[
i
]) & 0xFFFF) >> 16;

136 i(
mi
 > ((
	`abs
(
dif
 - 

) * 10000)) << 14)

138 
mi
 = ((
	`abs
(
dif
 - 

) * 10000) << 14);

139 
g_g
 = 
i
;

144 i(
b
-> 
posi
.
x
 - 
ks
 ->osi.x) <= 0)

148 i(
b
-> 
posi
.
x
 - 
ks
 ->osi.x) >= 0)

150 
g_g
 = - g_angle;

152 
g_g
 = g_angle / 2 ;

155 
t32_t
 
x1
 = 
b
->
v
.
x
;

156 
b
->
v
.
x
 = 
	`FIX14_MULT
(b->v.x, 
	`Cos
(
g_g
)- FIX14_MULT(b->v.
y
, 
	`S
(g_angle));

157 
b
->
v
.
y
 = 
	`FIX14_MULT
(
x1
, 
	`S
(
g_g
)+ FIX14_MULT(b->v.y, 
	`Cos
(g_angle));

158 
b
->
v
.
y
 = -(b->vel.y);

160 
x1
 = 
b
->
v
.
x
;

162 
b
->
v
.
x
 = 
	`FIX14_MULT
(b->v.x, 
	`Cos
(-
g_g
)- FIX14_MULT(b->v.
y
, 
	`S
(-g_angle));

163 
b
->
v
.
y
 = 
	`FIX14_MULT
(
x1
, 
	`S
(-
g_g
)+ FIX14_MULT(b->v.y, 
	`Cos
(-g_angle));

165 
b
->
posi
.
y
 = b->posi.y - ( 2 << 14 );

167 
ks
->
e
 = 1;

168 
ks
->
a
 = 0;

170 
	`t_rik

ks
 );

172 i(
ks
->
posi
.
y
+ (1 << 14<(
b
->posi.y&& ( ( ( b->posi.
x
 >> 14 ) < ( ( ks->posi.x - (((ks->
s_size
) / 2) << 14)) >> 14 ) ) || ( ( ( b->posi.x >> 14 ) ) > ( ( ( ks->posi.x + (((ks->s_size) / 2) << 14)) >> 14 ) ) ) ) )

175 (
v_ma
->
li_cou
)--;

178 i((
v_ma
->
li_cou
) >= 1)

181 
	`_ng_bl
(
b
, 
ks
, 
v_ma
);

185 i((
v_ma
->
li_cou
) == 0)

187 
	`_hs
(
v_ma
);

188 
	`game_ov
(
v_ma
, 
ks
);

192 
	}
}

	@C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\trig.c

1 
	~"ig.h
"

3 
t32_t
 
	$S
(
t32_t
 
gd
){

4 
gd
 = grader%512;

5 i(
gd
<0)

6 
gd
 = grader +512;

8 
t32_t
 
sus
 = 
SIN
[
gd
];

9  
sus
;

10 
	}
}

12 
t32_t
 
	$Cos
(
t32_t
 
gd
){

13 
gd
 = (128+grader)%512;

14 i(
gd
<0)

15 
gd
 = grader +512;

17 
t32_t
 
cosus
 = 
SIN
[
gd
];

18  
cosus
;

19 
	}
}

21 
	$Ve
(
ve_t
 *
v
, 
t32_t
 
x
, i32_
y
) {

22 
v
->
x
 = x << 14;

23 
v
->
y
 = y << 14;

24 
	}
}

26 
	$r٩e
(
ve_t
 *
v
, 
t32_t
 
g
){

27 
t32_t
 
x1
 = 
v
->
x
;

28 
v
->
x
 = 
	`FIX14_MULT
(v->x,
	`Cos
(
g
))-FIX14_MULT(v->
y
,
	`S
(angle));

29 
v
->
y
 = 
	`FIX14_MULT
(
x1
,
	`S
(
g
))+FIX14_MULT(v->y,
	`Cos
(angle));

30 
	}
}

32 
	$updos
(
bl_t
 *
b
, 
ut16_t
 
d_mui
){

33 <<<<<<< 
HEAD


34 
b
->
posi
.
x
 = b->posi.x + 
	`FIX14_MULT
(b->
v
.x,(1000+
d_mui
*500));

35 
b
->
posi
.
y
 = b->posi.y + 
	`FIX14_MULT
(b->
v
.y,(1000+
d_mui
*500));

37 
b
->
posi
.
x
 = b->posi.x + 
	`FIX14_MULT
(b->
v
.x,(2500+
d_mui
*500));

38 
b
->
posi
.
y
 = b->posi.y + 
	`FIX14_MULT
(b->
v
.y,(2500+
d_mui
*500));

39 >>>>>>> 
Tad


40 
	}
}

	@
1
.
0
87
5077
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST048A~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST0C81~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST1470~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST1AD8~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST1CAB~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST1D99~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST2182~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST22F9~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST4643~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST5DF1~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST6737~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST7D75~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST9A01~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\ST9FAF~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STA102~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STADD0~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STBFF5~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STEE98~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STM32F~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STM32F~2.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STM32F~3.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\inc\STM32F~4.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST018E~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST01A0~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST0218~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST16F0~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST3458~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST44F1~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST5DE3~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST81B6~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST85B9~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST8FD3~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST9010~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST9705~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\ST9C6B~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STB24A~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STD598~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STE8F6~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STF0E5~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STF98D~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STM32F~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STM32F~2.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STM32F~3.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\SPL\src\STM32F~4.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\STM32F~1.LD
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\STM32F~2.LD
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\ARM_CO~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\CORE_C~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\CORE_C~2.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\CORE_C~3.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\arm_math.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\cmsis\core_cm4.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\30010_io.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\BLOCK_~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\CONFIG~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\CONTRO~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\LUT.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\OUR_TI~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\STM32F~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\STM32F~2.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\SYSTEM~1.H
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\ansi.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\ball.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\charset.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\lcd.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\menu.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\power_up.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\striker.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\inc\trig.h
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\readme.txt
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\30010_io.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\BLOCK_~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\CONFIG~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\CONTRO~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\LUT.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\OUR_TI~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\STARTU~1.S
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\SYSTEM~1.C
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\ansi.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\ball.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\charset.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\lcd.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\main.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\menu.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\power_up.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\striker.c
C:\Users\krist\DOCUME~1\CFILES~1\SPIL-P~1\src\trig.c
