###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       566019   # Number of WRITE/WRITEP commands
num_reads_done                 =       837116   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       739303   # Number of read row buffer hits
num_read_cmds                  =       837115   # Number of READ/READP commands
num_writes_done                =       566086   # Number of read requests issued
num_write_row_hits             =       473631   # Number of write row buffer hits
num_act_cmds                   =       191249   # Number of ACT commands
num_pre_cmds                   =       191227   # Number of PRE commands
num_ondemand_pres              =       176886   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9544253   # Cyles of rank active rank.0
rank_active_cycles.1           =      9400246   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       455747   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       599754   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1327453   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15532   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4889   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5808   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7902   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        13008   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2847   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          785   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          855   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          695   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23470   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          373   # Write cmd latency (cycles)
write_latency[20-39]           =         3991   # Write cmd latency (cycles)
write_latency[40-59]           =         5550   # Write cmd latency (cycles)
write_latency[60-79]           =        10052   # Write cmd latency (cycles)
write_latency[80-99]           =        16192   # Write cmd latency (cycles)
write_latency[100-119]         =        20211   # Write cmd latency (cycles)
write_latency[120-139]         =        26774   # Write cmd latency (cycles)
write_latency[140-159]         =        31543   # Write cmd latency (cycles)
write_latency[160-179]         =        34417   # Write cmd latency (cycles)
write_latency[180-199]         =        36121   # Write cmd latency (cycles)
write_latency[200-]            =       380795   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       278992   # Read request latency (cycles)
read_latency[40-59]            =       103508   # Read request latency (cycles)
read_latency[60-79]            =        79336   # Read request latency (cycles)
read_latency[80-99]            =        37868   # Read request latency (cycles)
read_latency[100-119]          =        29528   # Read request latency (cycles)
read_latency[120-139]          =        24455   # Read request latency (cycles)
read_latency[140-159]          =        20613   # Read request latency (cycles)
read_latency[160-179]          =        18161   # Read request latency (cycles)
read_latency[180-199]          =        16373   # Read request latency (cycles)
read_latency[200-]             =       228277   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.82557e+09   # Write energy
read_energy                    =  3.37525e+09   # Read energy
act_energy                     =  5.23257e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.18759e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.87882e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95561e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86575e+09   # Active standby energy rank.1
average_read_latency           =      186.684   # Average read request latency (cycles)
average_interarrival           =      7.12634   # Average request interarrival latency (cycles)
total_energy                   =  1.97567e+10   # Total energy (pJ)
average_power                  =      1975.67   # Average power (mW)
average_bandwidth              =       11.974   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       578056   # Number of WRITE/WRITEP commands
num_reads_done                 =       849060   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       776724   # Number of read row buffer hits
num_read_cmds                  =       849057   # Number of READ/READP commands
num_writes_done                =       578101   # Number of read requests issued
num_write_row_hits             =       510436   # Number of write row buffer hits
num_act_cmds                   =       140697   # Number of ACT commands
num_pre_cmds                   =       140679   # Number of PRE commands
num_ondemand_pres              =       124314   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9493890   # Cyles of rank active rank.0
rank_active_cycles.1           =      9473992   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       506110   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       526008   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1351737   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15255   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4806   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5859   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7976   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        13084   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2760   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          723   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          896   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          662   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23405   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          375   # Write cmd latency (cycles)
write_latency[20-39]           =         4544   # Write cmd latency (cycles)
write_latency[40-59]           =         6974   # Write cmd latency (cycles)
write_latency[60-79]           =        12826   # Write cmd latency (cycles)
write_latency[80-99]           =        19542   # Write cmd latency (cycles)
write_latency[100-119]         =        23925   # Write cmd latency (cycles)
write_latency[120-139]         =        29097   # Write cmd latency (cycles)
write_latency[140-159]         =        32058   # Write cmd latency (cycles)
write_latency[160-179]         =        33005   # Write cmd latency (cycles)
write_latency[180-199]         =        33331   # Write cmd latency (cycles)
write_latency[200-]            =       382379   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       297980   # Read request latency (cycles)
read_latency[40-59]            =       113439   # Read request latency (cycles)
read_latency[60-79]            =        78693   # Read request latency (cycles)
read_latency[80-99]            =        39740   # Read request latency (cycles)
read_latency[100-119]          =        29571   # Read request latency (cycles)
read_latency[120-139]          =        24479   # Read request latency (cycles)
read_latency[140-159]          =        20231   # Read request latency (cycles)
read_latency[160-179]          =        16902   # Read request latency (cycles)
read_latency[180-199]          =        14846   # Read request latency (cycles)
read_latency[200-]             =       213176   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.88566e+09   # Write energy
read_energy                    =   3.4234e+09   # Read energy
act_energy                     =  3.84947e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.42933e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.52484e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92419e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91177e+09   # Active standby energy rank.1
average_read_latency           =      183.005   # Average read request latency (cycles)
average_interarrival           =      7.00691   # Average request interarrival latency (cycles)
total_energy                   =    1.973e+10   # Total energy (pJ)
average_power                  =         1973   # Average power (mW)
average_bandwidth              =      12.1784   # Average bandwidth
