$date
	Sun Apr 03 23:08:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in [31:0] $end
$scope module DUT $end
$var wire 32 # in [31:0] $end
$var reg 32 $ out [31:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 %
b11110011100010100000001001000010 $
b1000010010000000101000111001111 #
b1000010010000000101000111001111 "
b11110011100010100000001001000010 !
$end
#50
b1001011000000100110001101001010 !
b1001011000000100110001101001010 $
b100000 %
b1010010110001100100000011010010 "
b1010010110001100100000011010010 #
#150
