--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml musicplayer_top.twx musicplayer_top.ncd -o
musicplayer_top.twr musicplayer_top.pcf -ucf pins.ucf

Design file:              musicplayer_top.ncd
Physical constraint file: musicplayer_top.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
astb        |    2.656(R)|    0.711(R)|clk_BUFGP         |   0.000|
dstb        |    1.696(R)|    0.392(R)|clk_BUFGP         |   0.000|
pdb<0>      |    2.081(R)|    0.342(R)|clk_BUFGP         |   0.000|
pdb<1>      |    1.808(R)|    0.562(R)|clk_BUFGP         |   0.000|
pdb<2>      |    1.254(R)|    0.529(R)|clk_BUFGP         |   0.000|
pdb<3>      |    1.785(R)|    0.815(R)|clk_BUFGP         |   0.000|
pdb<4>      |    0.656(R)|    0.770(R)|clk_BUFGP         |   0.000|
pdb<5>      |    0.861(R)|    1.056(R)|clk_BUFGP         |   0.000|
pdb<6>      |    0.990(R)|    0.534(R)|clk_BUFGP         |   0.000|
pdb<7>      |    0.909(R)|    0.818(R)|clk_BUFGP         |   0.000|
play        |    3.065(R)|   -0.868(R)|clk_BUFGP         |   0.000|
pulse       |    4.467(R)|    0.701(R)|clk_BUFGP         |   0.000|
pwr         |    2.325(R)|    0.358(R)|clk_BUFGP         |   0.000|
reset       |    2.680(R)|   -0.835(R)|clk_BUFGP         |   0.000|
reset_mem   |    3.821(F)|   -0.598(F)|clk_BUFGP         |   0.000|
tempo_mode  |   19.151(R)|   -3.490(R)|clk_BUFGP         |   0.000|
            |   19.545(F)|   -4.546(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock reset_sense
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
tempo_mode  |    4.008(R)|    1.952(R)|reset_sense_IBUF  |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
loaddone    |   11.860(R)|clk_BUFGP         |   0.000|
memoryWrite |   11.236(R)|clk_BUFGP         |   0.000|
pdb<0>      |   13.603(R)|clk_BUFGP         |   0.000|
pdb<1>      |   12.220(R)|clk_BUFGP         |   0.000|
pdb<2>      |   10.569(R)|clk_BUFGP         |   0.000|
pdb<3>      |   11.994(R)|clk_BUFGP         |   0.000|
pdb<4>      |   10.698(R)|clk_BUFGP         |   0.000|
pdb<5>      |   10.111(R)|clk_BUFGP         |   0.000|
pdb<6>      |   10.216(R)|clk_BUFGP         |   0.000|
pdb<7>      |   10.997(R)|clk_BUFGP         |   0.000|
pwait       |    9.171(R)|clk_BUFGP         |   0.000|
trig        |    8.040(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   33.586|    6.927|   18.379|    8.369|
reset_sense    |   24.780|         |   24.601|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_sense
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.258|         |         |         |
reset_sense    |    4.238|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
astb           |pdb<0>         |   10.423|
astb           |pdb<1>         |   10.130|
astb           |pdb<2>         |    8.278|
astb           |pdb<3>         |    8.260|
astb           |pdb<4>         |    8.611|
astb           |pdb<5>         |    8.628|
astb           |pdb<6>         |    8.943|
astb           |pdb<7>         |    9.531|
pwr            |pdb<0>         |    8.147|
pwr            |pdb<1>         |    8.151|
pwr            |pdb<2>         |    8.706|
pwr            |pdb<3>         |    8.451|
pwr            |pdb<4>         |    9.024|
pwr            |pdb<5>         |    7.805|
pwr            |pdb<6>         |    8.105|
pwr            |pdb<7>         |    9.323|
---------------+---------------+---------+


Analysis completed Wed Oct 18 17:00:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



