{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449422602217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449422602220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 12:23:21 2015 " "Processing started: Sun Dec 06 12:23:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449422602220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449422602220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g10_mastermind_algo -c g10_mastermind_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off g10_mastermind_algo -c g10_mastermind_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449422602223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1449422603297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermind.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mastermind.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MASTERMIND-behavior " "Found design unit 1: MASTERMIND-behavior" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604929 ""} { "Info" "ISGN_ENTITY_NAME" "1 MASTERMIND " "Found entity 1: MASTERMIND" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422604929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_score_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_score_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_score_encoder-implementation " "Found design unit 1: g10_score_encoder-implementation" {  } { { "g10_score_encoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_score_encoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604938 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_score_encoder " "Found entity 1: g10_score_encoder" {  } { { "g10_score_encoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_score_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422604938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_comp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_comp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp3-bdf_type " "Found design unit 1: g10_comp3-bdf_type" {  } { { "g10_comp3.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_comp3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604948 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp3 " "Found entity 1: g10_comp3" {  } { { "g10_comp3.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_comp3.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422604948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_4bit-behavior " "Found design unit 1: register_4bit-behavior" {  } { { "register_4bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/register_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604959 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/register_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422604959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_3bit-behavior " "Found design unit 1: register_3bit-behavior" {  } { { "register_3bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/register_3bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604967 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_3bit " "Found entity 1: register_3bit" {  } { { "register_3bit.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/register_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422604967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_possibility_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_possibility_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_possibility_table-behavior " "Found design unit 1: g10_possibility_table-behavior" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_possibility_table.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604976 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_possibility_table " "Found entity 1: g10_possibility_table" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_possibility_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422604976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_num1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_num1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num1s-Implementation " "Found design unit 1: g10_num1s-Implementation" {  } { { "g10_num1s.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_num1s.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604985 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num1s " "Found entity 1: g10_num1s" {  } { { "g10_num1s.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_num1s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422604985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_num_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_num_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_num_matches-a " "Found design unit 1: g10_num_matches-a" {  } { { "g10_num_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_num_matches.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604994 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_num_matches " "Found entity 1: g10_num_matches" {  } { { "g10_num_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_num_matches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422604994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422604994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_minimum3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_minimum3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_minimum3-a " "Found design unit 1: g10_minimum3-a" {  } { { "g10_minimum3.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_minimum3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605002 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_minimum3 " "Found entity 1: g10_minimum3" {  } { { "g10_minimum3.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_minimum3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_mastermind_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_mastermind_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_score-implementation " "Found design unit 1: g10_mastermind_score-implementation" {  } { { "g10_mastermind_score.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_score.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605016 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_score " "Found entity 1: g10_mastermind_score" {  } { { "g10_mastermind_score.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_comp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_comp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_comp4-bdf_type " "Found design unit 1: g10_comp4-bdf_type" {  } { { "g10_comp4.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_comp4.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605027 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_comp4 " "Found entity 1: g10_comp4" {  } { { "g10_comp4.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_comp4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_color_matches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_color_matches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_color_matches-implementation " "Found design unit 1: g10_color_matches-implementation" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605038 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_color_matches " "Found entity 1: g10_color_matches" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_segment_decoder-behaviour " "Found design unit 1: g10_7_segment_decoder-behaviour" {  } { { "g10_7_segment_decoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605049 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_segment_decoder " "Found entity 1: g10_7_segment_decoder" {  } { { "g10_7_segment_decoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_3to4_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_3to4_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_3to4_decoder-behaviour " "Found design unit 1: g10_3to4_decoder-behaviour" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_3to4_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605059 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_3to4_decoder " "Found entity 1: g10_3to4_decoder" {  } { { "g10_3to4_decoder.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_3to4_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_nextguess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_nextguess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_nextguess-behaviour " "Found design unit 1: g10_nextguess-behaviour" {  } { { "g10_nextguess.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_nextguess.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605067 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_nextguess " "Found entity 1: g10_nextguess" {  } { { "g10_nextguess.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_nextguess.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behaviour " "Found design unit 1: test-behaviour" {  } { { "test.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/test.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605076 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_mastermind_controller_sgm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_mastermind_controller_sgm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_controller_sgm-behavior " "Found design unit 1: g10_mastermind_controller_sgm-behavior" {  } { { "g10_mastermind_controller_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_controller_sgm.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605085 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_controller_sgm " "Found entity 1: g10_mastermind_controller_sgm" {  } { { "g10_mastermind_controller_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_controller_sgm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_mastermind_datapath_sgm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_mastermind_datapath_sgm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_mastermind_datapath_sgm-behavior " "Found design unit 1: g10_mastermind_datapath_sgm-behavior" {  } { { "g10_mastermind_datapath_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605094 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_mastermind_datapath_sgm " "Found entity 1: g10_mastermind_datapath_sgm" {  } { { "g10_mastermind_datapath_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422605094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422605094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MASTERMIND " "Elaborating entity \"MASTERMIND\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449422606368 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sol MASTERMIND.vhd(28) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(28): object \"sol\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449422606574 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmout MASTERMIND.vhd(29) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(29): object \"tmout\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449422606575 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ripple_out MASTERMIND.vhd(37) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(37): object \"ripple_out\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449422606575 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ripple1 MASTERMIND.vhd(44) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(44): object \"ripple1\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449422606575 "|MASTERMIND"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ripple2 MASTERMIND.vhd(44) " "Verilog HDL or VHDL warning at MASTERMIND.vhd(44): object \"ripple2\" assigned a value but never read" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449422606576 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "disp MASTERMIND.vhd(149) " "VHDL Process Statement warning at MASTERMIND.vhd(149): signal \"disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422606589 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sr1N MASTERMIND.vhd(151) " "VHDL Process Statement warning at MASTERMIND.vhd(151): signal \"sr1N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422606590 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sr2N MASTERMIND.vhd(152) " "VHDL Process Statement warning at MASTERMIND.vhd(152): signal \"sr2N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422606590 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sr3N MASTERMIND.vhd(153) " "VHDL Process Statement warning at MASTERMIND.vhd(153): signal \"sr3N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422606590 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sr4N MASTERMIND.vhd(154) " "VHDL Process Statement warning at MASTERMIND.vhd(154): signal \"sr4N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422606591 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 MASTERMIND.vhd(159) " "VHDL Process Statement warning at MASTERMIND.vhd(159): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422606591 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code1 MASTERMIND.vhd(160) " "VHDL Process Statement warning at MASTERMIND.vhd(160): signal \"code1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422606591 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 MASTERMIND.vhd(161) " "VHDL Process Statement warning at MASTERMIND.vhd(161): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422606592 "|MASTERMIND"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code2 MASTERMIND.vhd(162) " "VHDL Process Statement warning at MASTERMIND.vhd(162): signal \"code2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422606592 "|MASTERMIND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_possibility_table g10_possibility_table:Gate1 " "Elaborating entity \"g10_possibility_table\" for hierarchy \"g10_possibility_table:Gate1\"" {  } { { "MASTERMIND.vhd" "Gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422607356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_value g10_possibility_table.vhd(23) " "Verilog HDL or VHDL warning at g10_possibility_table.vhd(23): object \"Q_value\" assigned a value but never read" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_possibility_table.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449422607592 "|test|g10_possibility_table:Gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int g10_possibility_table.vhd(43) " "VHDL Process Statement warning at g10_possibility_table.vhd(43): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_possibility_table.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422607594 "|test|g10_possibility_table:Gate1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TM_ADDR_Int g10_possibility_table.vhd(96) " "VHDL Process Statement warning at g10_possibility_table.vhd(96): signal \"TM_ADDR_Int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_possibility_table.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_possibility_table.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422607594 "|test|g10_possibility_table:Gate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1 " "Elaborated megafunction instantiation \"g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422608599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1 " "Instantiated megafunction \"g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422608614 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449422608614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jdi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jdi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jdi1 " "Found entity 1: altsyncram_jdi1" {  } { { "db/altsyncram_jdi1.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/db/altsyncram_jdi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422609037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422609037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jdi1 g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated " "Elaborating entity \"altsyncram_jdi1\" for hierarchy \"g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_controller_sgm g10_mastermind_controller_sgm:Gate2 " "Elaborating entity \"g10_mastermind_controller_sgm\" for hierarchy \"g10_mastermind_controller_sgm:Gate2\"" {  } { { "MASTERMIND.vhd" "Gate2" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_datapath_sgm g10_mastermind_datapath_sgm:Gate3 " "Elaborating entity \"g10_mastermind_datapath_sgm\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\"" {  } { { "MASTERMIND.vhd" "Gate3" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exact g10_mastermind_datapath_sgm.vhd(30) " "Verilog HDL or VHDL warning at g10_mastermind_datapath_sgm.vhd(30): object \"exact\" assigned a value but never read" {  } { { "g10_mastermind_datapath_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449422609378 "|MASTERMIND|g10_mastermind_datapath_sgm:Gate3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color g10_mastermind_datapath_sgm.vhd(30) " "Verilog HDL or VHDL warning at g10_mastermind_datapath_sgm.vhd(30): object \"color\" assigned a value but never read" {  } { { "g10_mastermind_datapath_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449422609380 "|MASTERMIND|g10_mastermind_datapath_sgm:Gate3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EXT_PATTERN1 g10_mastermind_datapath_sgm.vhd(36) " "VHDL Signal Declaration warning at g10_mastermind_datapath_sgm.vhd(36): used implicit default value for signal \"EXT_PATTERN1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_datapath_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449422609380 "|MASTERMIND|g10_mastermind_datapath_sgm:Gate3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EXT_PATTERN2 g10_mastermind_datapath_sgm.vhd(37) " "VHDL Signal Declaration warning at g10_mastermind_datapath_sgm.vhd(37): used implicit default value for signal \"EXT_PATTERN2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_datapath_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449422609381 "|MASTERMIND|g10_mastermind_datapath_sgm:Gate3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EXT_PATTERN3 g10_mastermind_datapath_sgm.vhd(38) " "VHDL Signal Declaration warning at g10_mastermind_datapath_sgm.vhd(38): used implicit default value for signal \"EXT_PATTERN3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_datapath_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449422609381 "|MASTERMIND|g10_mastermind_datapath_sgm:Gate3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EXT_PATTERN4 g10_mastermind_datapath_sgm.vhd(39) " "VHDL Signal Declaration warning at g10_mastermind_datapath_sgm.vhd(39): used implicit default value for signal \"EXT_PATTERN4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g10_mastermind_datapath_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1449422609381 "|MASTERMIND|g10_mastermind_datapath_sgm:Gate3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr g10_mastermind_datapath_sgm.vhd(142) " "VHDL Process Statement warning at g10_mastermind_datapath_sgm.vhd(142): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g10_mastermind_datapath_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449422609382 "|MASTERMIND|g10_mastermind_datapath_sgm:Gate3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_3bit g10_mastermind_datapath_sgm:Gate3\|register_3bit:GuessRegister1 " "Elaborating entity \"register_3bit\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|register_3bit:GuessRegister1\"" {  } { { "g10_mastermind_datapath_sgm.vhd" "GuessRegister1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_mastermind_score g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore " "Elaborating entity \"g10_mastermind_score\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\"" {  } { { "g10_mastermind_datapath_sgm.vhd" "ComputeScore" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_num_matches g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_num_matches:Gate1 " "Elaborating entity \"g10_num_matches\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_num_matches:Gate1\"" {  } { { "g10_mastermind_score.vhd" "Gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_score.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_comp3 g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_num_matches:Gate1\|g10_comp3:Gate1 " "Elaborating entity \"g10_comp3\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_num_matches:Gate1\|g10_comp3:Gate1\"" {  } { { "g10_num_matches.vhd" "Gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_num_matches.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_num1s g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_num_matches:Gate1\|g10_num1s:Gate5 " "Elaborating entity \"g10_num1s\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_num_matches:Gate1\|g10_num1s:Gate5\"" {  } { { "g10_num_matches.vhd" "Gate5" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_num_matches.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_color_matches g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2 " "Elaborating entity \"g10_color_matches\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\"" {  } { { "g10_mastermind_score.vhd" "Gate2" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_score.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\"" {  } { { "g10_color_matches.vhd" "Gate1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Elaborated megafunction instantiation \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\"" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422609776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_DECODE:Gate1 " "Instantiated megafunction \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422609777 ""}  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449422609777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7jg " "Found entity 1: decode_7jg" {  } { { "db/decode_7jg.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/db/decode_7jg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422610039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422610039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7jg g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\|decode_7jg:auto_generated " "Elaborating entity \"decode_7jg\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_DECODE:Gate1\|decode_7jg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_minimum3 g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|g10_minimum3:Gate21 " "Elaborating entity \"g10_minimum3\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|g10_minimum3:Gate21\"" {  } { { "g10_color_matches.vhd" "Gate21" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\"" {  } { { "g10_color_matches.vhd" "Gate27" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Elaborated megafunction instantiation \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\"" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422610564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27 " "Instantiated megafunction \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610564 ""}  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449422610564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8hf " "Found entity 1: add_sub_8hf" {  } { { "db/add_sub_8hf.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/db/add_sub_8hf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422610828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422610828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8hf g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\|add_sub_8hf:auto_generated " "Elaborating entity \"add_sub_8hf\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate27\|add_sub_8hf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\"" {  } { { "g10_color_matches.vhd" "Gate34" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422610954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Elaborated megafunction instantiation \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\"" {  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422611022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34 " "Instantiated megafunction \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611022 ""}  } { { "g10_color_matches.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_color_matches.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449422611022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r4f " "Found entity 1: add_sub_r4f" {  } { { "db/add_sub_r4f.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/db/add_sub_r4f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449422611285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449422611285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r4f g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\|add_sub_r4f:auto_generated " "Elaborating entity \"add_sub_r4f\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_color_matches:Gate2\|LPM_ADD_SUB:Gate34\|add_sub_r4f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_score_encoder g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_score_encoder:Gate3 " "Elaborating entity \"g10_score_encoder\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_mastermind_score:ComputeScore\|g10_score_encoder:Gate3\"" {  } { { "g10_mastermind_score.vhd" "Gate3" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_score.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit g10_mastermind_datapath_sgm:Gate3\|register_4bit:ScoreRegister " "Elaborating entity \"register_4bit\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|register_4bit:ScoreRegister\"" {  } { { "g10_mastermind_datapath_sgm.vhd" "ScoreRegister" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_comp4 g10_mastermind_datapath_sgm:Gate3\|g10_comp4:ScoreComparator " "Elaborating entity \"g10_comp4\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_comp4:ScoreComparator\"" {  } { { "g10_mastermind_datapath_sgm.vhd" "ScoreComparator" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_3to4_decoder g10_mastermind_datapath_sgm:Gate3\|g10_3to4_decoder:Convert1 " "Elaborating entity \"g10_3to4_decoder\" for hierarchy \"g10_mastermind_datapath_sgm:Gate3\|g10_3to4_decoder:Convert1\"" {  } { { "g10_mastermind_datapath_sgm.vhd" "Convert1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_datapath_sgm.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g10_7_segment_decoder g10_7_segment_decoder:Display1 " "Elaborating entity \"g10_7_segment_decoder\" for hierarchy \"g10_7_segment_decoder:Display1\"" {  } { { "MASTERMIND.vhd" "Display1" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449422611542 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\|q_b\[0\] " "Synthesized away node \"g10_possibility_table:Gate1\|altsyncram:TM\[0\]__1\|altsyncram_jdi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_jdi1.tdf" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/db/altsyncram_jdi1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422613460 "|MASTERMIND|g10_possibility_table:Gate1|altsyncram:TM[0]__1|altsyncram_jdi1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1449422613460 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1449422613460 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "g10_mastermind_controller_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_controller_sgm.vhd" 24 -1 0 } } { "g10_mastermind_controller_sgm.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/g10_mastermind_controller_sgm.vhd" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449422618066 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449422618067 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449422621341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449422623592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422623592 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_generated " "No output dependent on input pin \"P_generated\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422625645 "|MASTERMIND|P_generated"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_LED " "No output dependent on input pin \"switch_LED\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422625645 "|MASTERMIND|switch_LED"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422625645 "|MASTERMIND|mode"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422625645 "|MASTERMIND|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422625645 "|MASTERMIND|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422625645 "|MASTERMIND|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422625645 "|MASTERMIND|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modify_G " "No output dependent on input pin \"modify_G\"" {  } { { "MASTERMIND.vhd" "" { Text "C:/Users/Raluca/Desktop/école/School/Uni/A15/DSD/Lab/Lab5/MASTERMIND.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449422625645 "|MASTERMIND|modify_G"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449422625645 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "318 " "Implemented 318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449422625648 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449422625648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "273 " "Implemented 273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449422625648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449422625648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449422625896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 12:23:45 2015 " "Processing ended: Sun Dec 06 12:23:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449422625896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449422625896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449422625896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449422625896 ""}
