# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sequential_logic_tb_func_synth.v" \

sv xil_defaultlib  \
"../../../../../HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv" \
"../../../../../HintBitUnpack.srcs/sim_1/new/HintBitUnpack_tb.sv" \

# Do not sort compile order
nosort
