{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 09:46:48 2020 " "Info: Processing started: Fri Oct 02 09:46:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F1 -c F1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off F1 -c F1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/affichage_8bits/afficahge_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/affichage_8bits/afficahge_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Affichage_8bits-ar " "Info: Found design unit 1: Affichage_8bits-ar" {  } { { "../Components/Affichage_8bits/Afficahge_8bits.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Affichage_8bits/Afficahge_8bits.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Affichage_8bits " "Info: Found entity 1: Affichage_8bits" {  } { { "../Components/Affichage_8bits/Afficahge_8bits.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Affichage_8bits/Afficahge_8bits.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_2hz/diviseur_50m_2hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_2hz/diviseur_50m_2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur_50M_2hz-div " "Info: Found design unit 1: Diviseur_50M_2hz-div" {  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur_50M_2hz " "Info: Found entity 1: Diviseur_50M_2hz" {  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/raf_anemo/raf_anemo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/raf_anemo/raf_anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raf_anemo-arch " "Info: Found design unit 1: raf_anemo-arch" {  } { { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 raf_anemo " "Info: Found entity 1: raf_anemo" {  } { { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur_50M_1hz-div " "Info: Found design unit 1: Diviseur_50M_1hz-div" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur_50M_1hz " "Info: Found entity 1: Diviseur_50M_1hz" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/compteur/compteur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/compteur/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compteur-arch " "Info: Found design unit 1: Compteur-arch" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Compteur " "Info: Found entity 1: Compteur" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1-ar " "Info: Found design unit 1: F1-ar" {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1 " "Info: Found entity 1: F1" {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/synchro_anemo/synchro_anemo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/synchro_anemo/synchro_anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro_anemo-ar " "Info: Found design unit 1: synchro_anemo-ar" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 synchro_anemo " "Info: Found entity 1: synchro_anemo" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/compteur_monocoup/compteur_monocoup.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/compteur_monocoup/compteur_monocoup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_monocoup-ar " "Info: Found design unit 1: compteur_monocoup-ar" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur_monocoup " "Info: Found entity 1: compteur_monocoup" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "F1 " "Info: Elaborating entity \"F1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led0 F1.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at F1.vhd(13): used implicit default value for signal \"led0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diviseur_50M_1hz Diviseur_50M_1hz:udiv1hz " "Info: Elaborating entity \"Diviseur_50M_1hz\" for hierarchy \"Diviseur_50M_1hz:udiv1hz\"" {  } { { "F1.vhd" "udiv1hz" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diviseur_50M_2hz Diviseur_50M_2hz:udiv2hz " "Info: Elaborating entity \"Diviseur_50M_2hz\" for hierarchy \"Diviseur_50M_2hz:udiv2hz\"" {  } { { "F1.vhd" "udiv2hz" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compteur Compteur:ucpt " "Info: Elaborating entity \"Compteur\" for hierarchy \"Compteur:ucpt\"" {  } { { "F1.vhd" "ucpt" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raf_anemo raf_anemo:uraf " "Info: Elaborating entity \"raf_anemo\" for hierarchy \"raf_anemo:uraf\"" {  } { { "F1.vhd" "uraf" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Affichage_8bits Affichage_8bits:uaffichage " "Info: Elaborating entity \"Affichage_8bits\" for hierarchy \"Affichage_8bits:uaffichage\"" {  } { { "F1.vhd" "uaffichage" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur_monocoup compteur_monocoup:ucptmono " "Info: Elaborating entity \"compteur_monocoup\" for hierarchy \"compteur_monocoup:ucptmono\"" {  } { { "F1.vhd" "ucptmono" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchro_anemo synchro_anemo:usynchro " "Info: Elaborating entity \"synchro_anemo\" for hierarchy \"synchro_anemo:usynchro\"" {  } { { "F1.vhd" "usynchro" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_data_anemo synchro_anemo.vhd(21) " "Warning (10631): VHDL Process Statement warning at synchro_anemo.vhd(21): inferring latch(es) for signal or variable \"out_data_anemo\", which holds its previous value in one or more paths through the process" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[0\] synchro_anemo.vhd(21) " "Info (10041): Inferred latch for \"out_data_anemo\[0\]\" at synchro_anemo.vhd(21)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[1\] synchro_anemo.vhd(21) " "Info (10041): Inferred latch for \"out_data_anemo\[1\]\" at synchro_anemo.vhd(21)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[2\] synchro_anemo.vhd(21) " "Info (10041): Inferred latch for \"out_data_anemo\[2\]\" at synchro_anemo.vhd(21)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[3\] synchro_anemo.vhd(21) " "Info (10041): Inferred latch for \"out_data_anemo\[3\]\" at synchro_anemo.vhd(21)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[4\] synchro_anemo.vhd(21) " "Info (10041): Inferred latch for \"out_data_anemo\[4\]\" at synchro_anemo.vhd(21)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[5\] synchro_anemo.vhd(21) " "Info (10041): Inferred latch for \"out_data_anemo\[5\]\" at synchro_anemo.vhd(21)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[6\] synchro_anemo.vhd(21) " "Info (10041): Inferred latch for \"out_data_anemo\[6\]\" at synchro_anemo.vhd(21)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[7\] synchro_anemo.vhd(21) " "Info (10041): Inferred latch for \"out_data_anemo\[7\]\" at synchro_anemo.vhd(21)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 09:46:50 2020 " "Info: Processing ended: Fri Oct 02 09:46:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
