<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\proiecte\RVCORE\YVRZ-V\src\ALU.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\BranchUnit.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\HazardUnit.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\IRAM.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\LoadStoreUnit.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\PC.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\RAM.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\SRTlut.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\compressed_dec.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\control_unit.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\csr_unit.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\immd_gen.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\leading_zero_count.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\mux.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\mux2to1.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\mux3to1.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\pipeline_reg.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\pipelined_core.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\regfile.sv<br>
D:\proiecte\RVCORE\YVRZ-V\src\top.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 31 22:59:22 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>pipelined_core</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.423s, Peak memory usage = 233.348MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.509s, Peak memory usage = 233.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.157s, Peak memory usage = 233.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 0.986s, Peak memory usage = 233.348MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.113s, Peak memory usage = 233.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.097s, Peak memory usage = 233.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 233.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 233.348MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.468s, Peak memory usage = 233.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 233.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.172s, Peak memory usage = 233.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 25s, Elapsed time = 0h 0m 24s, Peak memory usage = 233.348MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.344s, Peak memory usage = 233.348MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.484s, Elapsed time = 0h 0m 0.5s, Peak memory usage = 233.348MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 28s, Elapsed time = 0h 0m 27s, Peak memory usage = 233.348MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>171</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>171</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>105</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1141</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>991</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3419</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>172</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1137</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2110</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>95</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>95</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU54D</td>
<td>12</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3708(3421 LUT, 95 ALU, 32 RAM16) / 20736</td>
<td>18%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1141 / 15750</td>
<td>8%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>5 / 15750</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1136 / 15750</td>
<td>8%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>ALU/lz_count/n96_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ALU/lz_count/n84_s5/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>66.604(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>EX_MEM_reg/REGISTER_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ALU/lz_count/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALU/lz_count/n96_8[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1175</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>EX_MEM_reg/REGISTER_33_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>EX_MEM_reg/REGISTER_33_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n25_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>HAZARD_UNIT/n25_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>HAZARD_UNIT/n26_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>HAZARD_UNIT/n26_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n27_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n27_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n28_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n28_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n29_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>HAZARD_UNIT/n29_s0/COUT</td>
</tr>
<tr>
<td>2.251</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/I0</td>
</tr>
<tr>
<td>2.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/F</td>
</tr>
<tr>
<td>3.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s6/I3</td>
</tr>
<tr>
<td>3.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>aluPortB_mux_out_EX_26_s6/F</td>
</tr>
<tr>
<td>4.087</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/I2</td>
</tr>
<tr>
<td>4.540</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s0/I0</td>
</tr>
<tr>
<td>5.531</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>aluPortB_mux_out_EX_31_s0/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu_portB_mux/aluPortB_31_s/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>alu_portB_mux/aluPortB_31_s/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>109</td>
<td>ALU/add_836_s1/B[31]</td>
</tr>
<tr>
<td>7.228</td>
<td>0.233</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU/add_836_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/I1</td>
</tr>
<tr>
<td>8.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/F</td>
</tr>
<tr>
<td>8.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s22/I2</td>
</tr>
<tr>
<td>9.184</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>ALU/lz_count/n84_s22/F</td>
</tr>
<tr>
<td>9.658</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s31/I0</td>
</tr>
<tr>
<td>10.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ALU/lz_count/n81_s31/F</td>
</tr>
<tr>
<td>10.649</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s6/I1</td>
</tr>
<tr>
<td>11.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>ALU/lz_count/n81_s6/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n72_s3/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ALU/lz_count/n72_s3/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n75_s1/I1</td>
</tr>
<tr>
<td>13.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n75_s1/F</td>
</tr>
<tr>
<td>13.736</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n75_s0/I1</td>
</tr>
<tr>
<td>14.291</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n75_s0/F</td>
</tr>
<tr>
<td>14.765</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ALU/lz_count/n96_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>19</td>
<td>ALU/lz_count/n84_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_2_s0/G</td>
</tr>
<tr>
<td>5.439</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ALU/lz_count/count_2_s0</td>
</tr>
<tr>
<td>5.404</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ALU/lz_count/count_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.063, 49.033%; route: 7.110, 49.357%; tC2Q: 0.232, 1.610%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>EX_MEM_reg/REGISTER_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ALU/lz_count/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALU/lz_count/n96_8[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1175</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>EX_MEM_reg/REGISTER_33_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>EX_MEM_reg/REGISTER_33_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n25_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>HAZARD_UNIT/n25_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>HAZARD_UNIT/n26_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>HAZARD_UNIT/n26_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n27_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n27_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n28_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n28_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n29_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>HAZARD_UNIT/n29_s0/COUT</td>
</tr>
<tr>
<td>2.251</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/I0</td>
</tr>
<tr>
<td>2.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/F</td>
</tr>
<tr>
<td>3.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s6/I3</td>
</tr>
<tr>
<td>3.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>aluPortB_mux_out_EX_26_s6/F</td>
</tr>
<tr>
<td>4.087</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/I2</td>
</tr>
<tr>
<td>4.540</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s0/I0</td>
</tr>
<tr>
<td>5.531</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>aluPortB_mux_out_EX_31_s0/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu_portB_mux/aluPortB_31_s/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>alu_portB_mux/aluPortB_31_s/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>109</td>
<td>ALU/add_836_s1/B[31]</td>
</tr>
<tr>
<td>7.228</td>
<td>0.233</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU/add_836_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/I1</td>
</tr>
<tr>
<td>8.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/F</td>
</tr>
<tr>
<td>8.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s22/I2</td>
</tr>
<tr>
<td>9.184</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>ALU/lz_count/n84_s22/F</td>
</tr>
<tr>
<td>9.658</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s31/I0</td>
</tr>
<tr>
<td>10.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ALU/lz_count/n81_s31/F</td>
</tr>
<tr>
<td>10.649</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s6/I1</td>
</tr>
<tr>
<td>11.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>ALU/lz_count/n81_s6/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s10/I0</td>
</tr>
<tr>
<td>12.195</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s10/F</td>
</tr>
<tr>
<td>12.669</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s2/I1</td>
</tr>
<tr>
<td>13.224</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ALU/lz_count/n69_s2/F</td>
</tr>
<tr>
<td>13.698</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n72_s0/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n72_s0/F</td>
</tr>
<tr>
<td>14.727</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ALU/lz_count/n96_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>19</td>
<td>ALU/lz_count/n84_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_3_s0/G</td>
</tr>
<tr>
<td>5.439</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ALU/lz_count/count_3_s0</td>
</tr>
<tr>
<td>5.404</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ALU/lz_count/count_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.025, 48.898%; route: 7.110, 49.487%; tC2Q: 0.232, 1.615%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>EX_MEM_reg/REGISTER_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ALU/lz_count/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALU/lz_count/n96_8[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1175</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>EX_MEM_reg/REGISTER_33_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>EX_MEM_reg/REGISTER_33_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n25_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>HAZARD_UNIT/n25_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>HAZARD_UNIT/n26_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>HAZARD_UNIT/n26_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n27_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n27_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n28_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n28_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n29_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>HAZARD_UNIT/n29_s0/COUT</td>
</tr>
<tr>
<td>2.251</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/I0</td>
</tr>
<tr>
<td>2.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/F</td>
</tr>
<tr>
<td>3.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s6/I3</td>
</tr>
<tr>
<td>3.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>aluPortB_mux_out_EX_26_s6/F</td>
</tr>
<tr>
<td>4.087</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/I2</td>
</tr>
<tr>
<td>4.540</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s0/I0</td>
</tr>
<tr>
<td>5.531</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>aluPortB_mux_out_EX_31_s0/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu_portB_mux/aluPortB_31_s/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>alu_portB_mux/aluPortB_31_s/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>109</td>
<td>ALU/add_836_s1/B[31]</td>
</tr>
<tr>
<td>7.228</td>
<td>0.233</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU/add_836_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/I1</td>
</tr>
<tr>
<td>8.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/F</td>
</tr>
<tr>
<td>8.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s22/I2</td>
</tr>
<tr>
<td>9.184</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>ALU/lz_count/n84_s22/F</td>
</tr>
<tr>
<td>9.658</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s31/I0</td>
</tr>
<tr>
<td>10.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ALU/lz_count/n81_s31/F</td>
</tr>
<tr>
<td>10.649</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s6/I1</td>
</tr>
<tr>
<td>11.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>ALU/lz_count/n81_s6/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s6/I0</td>
</tr>
<tr>
<td>12.195</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ALU/lz_count/n69_s6/F</td>
</tr>
<tr>
<td>12.669</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s3/I1</td>
</tr>
<tr>
<td>13.224</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s3/F</td>
</tr>
<tr>
<td>13.698</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s1/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s1/F</td>
</tr>
<tr>
<td>14.727</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ALU/lz_count/n96_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>19</td>
<td>ALU/lz_count/n84_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_0_s0/G</td>
</tr>
<tr>
<td>5.439</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ALU/lz_count/count_0_s0</td>
</tr>
<tr>
<td>5.404</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ALU/lz_count/count_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.025, 48.898%; route: 7.110, 49.487%; tC2Q: 0.232, 1.615%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>EX_MEM_reg/REGISTER_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ALU/lz_count/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALU/lz_count/n96_8[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1175</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>EX_MEM_reg/REGISTER_33_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>EX_MEM_reg/REGISTER_33_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n25_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>HAZARD_UNIT/n25_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>HAZARD_UNIT/n26_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>HAZARD_UNIT/n26_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n27_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n27_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n28_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n28_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n29_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>HAZARD_UNIT/n29_s0/COUT</td>
</tr>
<tr>
<td>2.251</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/I0</td>
</tr>
<tr>
<td>2.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/F</td>
</tr>
<tr>
<td>3.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s6/I3</td>
</tr>
<tr>
<td>3.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>aluPortB_mux_out_EX_26_s6/F</td>
</tr>
<tr>
<td>4.087</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/I2</td>
</tr>
<tr>
<td>4.540</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s0/I0</td>
</tr>
<tr>
<td>5.531</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>aluPortB_mux_out_EX_31_s0/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu_portB_mux/aluPortB_31_s/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>alu_portB_mux/aluPortB_31_s/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>109</td>
<td>ALU/add_836_s1/B[31]</td>
</tr>
<tr>
<td>7.228</td>
<td>0.233</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU/add_836_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/I1</td>
</tr>
<tr>
<td>8.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/F</td>
</tr>
<tr>
<td>8.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s22/I2</td>
</tr>
<tr>
<td>9.184</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>ALU/lz_count/n84_s22/F</td>
</tr>
<tr>
<td>9.658</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s31/I0</td>
</tr>
<tr>
<td>10.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ALU/lz_count/n81_s31/F</td>
</tr>
<tr>
<td>10.649</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n81_s6/I1</td>
</tr>
<tr>
<td>11.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>ALU/lz_count/n81_s6/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s10/I0</td>
</tr>
<tr>
<td>12.195</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s10/F</td>
</tr>
<tr>
<td>12.669</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s2/I1</td>
</tr>
<tr>
<td>13.224</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ALU/lz_count/n69_s2/F</td>
</tr>
<tr>
<td>13.698</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s0/I1</td>
</tr>
<tr>
<td>14.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s0/F</td>
</tr>
<tr>
<td>14.727</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ALU/lz_count/n96_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>19</td>
<td>ALU/lz_count/n84_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_4_s0/G</td>
</tr>
<tr>
<td>5.439</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ALU/lz_count/count_4_s0</td>
</tr>
<tr>
<td>5.404</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ALU/lz_count/count_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.025, 48.898%; route: 7.110, 49.487%; tC2Q: 0.232, 1.615%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>EX_MEM_reg/REGISTER_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ALU/lz_count/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALU/lz_count/n96_8[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>1175</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>EX_MEM_reg/REGISTER_33_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>EX_MEM_reg/REGISTER_33_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n25_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>HAZARD_UNIT/n25_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>HAZARD_UNIT/n26_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>HAZARD_UNIT/n26_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n27_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n27_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n28_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>HAZARD_UNIT/n28_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>HAZARD_UNIT/n29_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>HAZARD_UNIT/n29_s0/COUT</td>
</tr>
<tr>
<td>2.251</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/I0</td>
</tr>
<tr>
<td>2.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s4/F</td>
</tr>
<tr>
<td>3.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_26_s6/I3</td>
</tr>
<tr>
<td>3.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>aluPortB_mux_out_EX_26_s6/F</td>
</tr>
<tr>
<td>4.087</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/I2</td>
</tr>
<tr>
<td>4.540</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s1/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>aluPortB_mux_out_EX_31_s0/I0</td>
</tr>
<tr>
<td>5.531</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>aluPortB_mux_out_EX_31_s0/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>alu_portB_mux/aluPortB_31_s/I0</td>
</tr>
<tr>
<td>6.522</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>alu_portB_mux/aluPortB_31_s/F</td>
</tr>
<tr>
<td>6.996</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>109</td>
<td>ALU/add_836_s1/B[31]</td>
</tr>
<tr>
<td>7.228</td>
<td>0.233</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU/add_836_s1/DOUT[23]</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/I1</td>
</tr>
<tr>
<td>8.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s26/F</td>
</tr>
<tr>
<td>8.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n84_s22/I2</td>
</tr>
<tr>
<td>9.184</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>ALU/lz_count/n84_s22/F</td>
</tr>
<tr>
<td>9.658</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s37/I1</td>
</tr>
<tr>
<td>10.213</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s37/F</td>
</tr>
<tr>
<td>10.687</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s34/I1</td>
</tr>
<tr>
<td>11.242</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU/lz_count/n69_s34/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n69_s15/I1</td>
</tr>
<tr>
<td>12.271</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ALU/lz_count/n69_s15/F</td>
</tr>
<tr>
<td>12.745</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n78_s2/I2</td>
</tr>
<tr>
<td>13.198</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n78_s2/F</td>
</tr>
<tr>
<td>13.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n78_s0/I1</td>
</tr>
<tr>
<td>14.227</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/n78_s0/F</td>
</tr>
<tr>
<td>14.701</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>ALU/lz_count/n96_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>19</td>
<td>ALU/lz_count/n84_s5/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU/lz_count/count_1_s0/G</td>
</tr>
<tr>
<td>5.439</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ALU/lz_count/count_1_s0</td>
</tr>
<tr>
<td>5.404</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ALU/lz_count/count_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.999, 48.806%; route: 7.110, 49.576%; tC2Q: 0.232, 1.618%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
