#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 22 18:04:34 2021
# Process ID: 5508
# Current directory: C:/Tesis/TesisV2/SERDES_EM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2676 C:\Tesis\TesisV2\SERDES_EM\SERDES_EM.xpr
# Log file: C:/Tesis/TesisV2/SERDES_EM/vivado.log
# Journal file: C:/Tesis/TesisV2/SERDES_EM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.613 ; gain = 0.000
file mkdir C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new
close [ open C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd w ]
add_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInst.vhd
update_compile_order -fileset sources_1
file mkdir C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1
file mkdir C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new
close [ open C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contrains.xdc w ]
add_files -fileset constrs_1 C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contrains.xdc
open_project C:/Tesis/TesisV1/Tesis1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Tesis/Tesis1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Tesis/TesisV1/Tesis1.gen/sources_1', nor could it be found using path 'C:/Tesis/Tesis1/Tesis1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.613 ; gain = 0.000
update_compile_order -fileset sources_1
current_project SERDES_EM
close_project
open_project C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contrains.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.613 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc
export_ip_user_files -of_objects  [get_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contrains.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contrains.xdc
add_files -norecurse {C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/diffBuff.vhd C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInstantiation.vhd C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/Buff.vhd C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/bitAlignment.vhd C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/PLL.vhd C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/CLK_RETRIEVER.vhd C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/Mux.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInstantiation.vhd] -no_script -reset -force -quiet
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInstantiation.vhd
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInstantiation.vhd
WARNING: [Vivado 12-818] No files matched 'C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/mainInstantiation.vhd'
export_ip_user_files -of_objects  [get_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/bitAlignment.vhd] -no_script -reset -force -quiet
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/bitAlignment.vhd
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/bitAlignment.vhd
WARNING: [Vivado 12-818] No files matched 'C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/bitAlignment.vhd'
launch_runs synth_1 -jobs 2
[Thu Apr 22 18:14:25 2021] Launched synth_1...
Run output will be captured here: C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1430.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
Finished Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1515.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1645.578 ; gain = 556.965
close_design
current_project Tesis1
close_project
close [ open C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.sv w ]
add_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.sv] -no_script -reset -force -quiet
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.sv
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.sv
WARNING: [Vivado 12-818] No files matched 'C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.sv'
close [ open C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.vhd w ]
add_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.vhd
update_compile_order -fileset sources_1
close [ open C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SerDesMaster.vhd w ]
add_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SerDesMaster.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SerDesMaster.vhd] -no_script -reset -force -quiet
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SerDesMaster.vhd
export_ip_user_files -of_objects  [get_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.vhd] -no_script -reset -force -quiet
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/SERDES.vhd
close [ open C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/BUFMUX.vhd w ]
add_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/BUFMUX.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/BUFMUX.vhd] -no_script -reset -force -quiet
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/BUFMUX.vhd
remove_files  C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/BUFMUX.vhd
WARNING: [Vivado 12-818] No files matched 'C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/BUFMUX.vhd'
close [ open C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX4.vhd w ]
add_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX4.vhd
update_compile_order -fileset sources_1
close [ open C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX8.vhd w ]
add_files C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/sources_1/new/MUX8.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr 23 00:49:20 2021] Launched synth_1...
Run output will be captured here: C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
Finished Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2225.277 ; gain = 67.480
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr 23 00:55:03 2021] Launched synth_1...
Run output will be captured here: C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
Finished Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr 23 00:57:11 2021] Launched synth_1...
Run output will be captured here: C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
Finished Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Apr 23 01:00:55 2021] Launched synth_1...
Run output will be captured here: C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
Finished Parsing XDC File [C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.srcs/constrs_1/new/Contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 2344.570 ; gain = 9.688
[Fri Apr 23 01:05:31 2021] Launched impl_1...
Run output will be captured here: C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2344.570 ; gain = 0.000
[Fri Apr 23 01:35:06 2021] Launched impl_1...
Run output will be captured here: C:/Tesis/TesisV2/SERDES_EM/SERDES_EM.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 23 01:35:35 2021...
