// Copyright 2026
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Seyyid Hikmet Celik <seyyid4091@gmail.com>

`timescale 1ns / 1ps

`include "header.vh"

module dram_controller_wb (
   input wire clk_i,
   input wire rst_i,

   input  wire [63:0] wb_adr_i,
   input  wire [63:0] wb_dat_i,
   input  wire        wb_we_i ,
   input  wire        wb_stb_i,
   input  wire [7:0]  wb_sel_i,
   input  wire        wb_cyc_i,
   output        wb_ack_o,
   output [63:0] wb_dat_o

   ,output ddr3_reset_n
   ,output ddr3_cke
   ,output ddr3_ck_p
   ,output ddr3_ck_n
   ,output ddr3_cs_n
   ,output ddr3_ras_n
   ,output ddr3_cas_n
   ,output ddr3_we_n
   ,output [2:0] ddr3_ba
   ,output [13:0] ddr3_addr
   ,output ddr3_odt
   ,output [1:0] ddr3_dm
   ,inout [1:0] ddr3_dqs_p
   ,inout [1:0] ddr3_dqs_n
   ,inout [15:0] ddr3_dq

   ,input clk100
   ,input clk_ddr
   ,input clk_ref
   ,input clk_ddr_dqs

   ,input wire uart_dram_write_we_i,
   input wire [31:0] uart_dram_write_addr_i,
   input wire [31:0] uart_dram_write_data_i,
   input wire uart_dram_write_rst_i
);

    reg [63:0] wb_read_data_r;
    reg [63:0] wb_read_data_next_r;
    assign wb_dat_o = wb_read_data_r;

    reg wb_ack_r;
    reg wb_ack_next_r;
    assign wb_ack_o = wb_ack_r;

    reg [63:0] DRAM_ADDRESS;
    reg [63:0] DRAM_ADDRESS_NEXT;
    reg [31:0] DRAM_DATA_WRITE0;
    reg [31:0] DRAM_DATA_WRITE0_NEXT;
    reg [31:0] DRAM_DATA_WRITE1;
    reg [31:0] DRAM_DATA_WRITE1_NEXT;
    reg [31:0] DRAM_DATA_WRITE2;
    reg [31:0] DRAM_DATA_WRITE2_NEXT;
    reg [31:0] DRAM_DATA_WRITE3;
    reg [31:0] DRAM_DATA_WRITE3_NEXT;
    reg DRAM_RE;
    reg DRAM_RE_NEXT;
    reg DRAM_WE;
    reg DRAM_WE_NEXT;
    reg [31:0] DRAM_WDG;
    reg [31:0] DRAM_WDG_NEXT;

    typedef enum logic [4:0] {
        IDLE,
        READ_START,
        READ_WAIT_ACCEPT,
        READ_WAIT_ACK,
        WRITE_RMW_START,
        WRITE_RMW_WAIT_ACCEPT,
        WRITE_RMW_WAIT_ACK,
        WRITE_START,
        WRITE_WAIT_ACCEPT,
        WRITE_WAIT_ACK,
        UART_WRITE_RMW_START,
        UART_WRITE_RMW_WAIT_ACCEPT,
        UART_WRITE_RMW_WAIT_ACK,
        UART_WRITE_START,
        UART_WRITE_WAIT_ACCEPT,
        UART_WRITE_WAIT_ACK
    } state_t;

    state_t state_r, state_next_r;

    reg [63:0] wb_adr_r, wb_adr_next_r;
    reg [63:0] wb_dat_r, wb_dat_next_r;
    reg [7:0]  wb_sel_r, wb_sel_next_r;

    reg [31:0] uart_adr_r, uart_adr_next_r;
    reg [31:0] uart_dat_r, uart_dat_next_r;

    logic [127:0] modified_rmw_data;
 
    `ifdef ZC706
    wire [31:0]  ram_addr = DRAM_ADDRESS[31:0];
    wire         ram_wr = DRAM_WE;
    wire [127:0] ram_wr_data = {DRAM_DATA_WRITE3, DRAM_DATA_WRITE2, DRAM_DATA_WRITE1, DRAM_DATA_WRITE0};
    wire         ram_rd = DRAM_RE;
    wire [127:0] ram_rd_data;
    wire         ram_accept;
    wire         ram_ack;
    wire         ram_ready;
 
    reg [15:0] ram_req_id = 0;

    wire ddr3_reset_i = (DRAM_WDG != 0);
 
    ddr3_controller 
    #(
       .DDR_MHZ(`DDR_MHZ)
    )
    ddr3_controller_inst(
       .rst_i(ddr3_reset_i),
       `ifdef DDR_100MHZ
       .clk(clk100),
       `else
       .clk(clk_i),
       `endif
       .clk_ddr(clk_ddr),
       .clk_ref(clk_ref),
       .clk_ddr_dqs(clk_ddr_dqs),
       .ram_addr(ram_addr),
       .wr_en(ram_wr),
       .wr_sel(16'b1111111111111111),
       .wr_data(ram_wr_data),
       .rd_en(ram_rd),
       .rd_data(ram_rd_data),
       .accepted(ram_accept),
       .acked(ram_ack),
       .ram_ready(ram_ready),

       .ddr3_reset_n(ddr3_reset_n),
       .ddr3_cke(ddr3_cke),
       .ddr3_ck_p(ddr3_ck_p),
       .ddr3_ck_n(ddr3_ck_n),
       .ddr3_ras_n(ddr3_ras_n),
       .ddr3_cas_n(ddr3_cas_n),
       .ddr3_we_n(ddr3_we_n),
       .ddr3_ba(ddr3_ba),
       .ddr3_addr(ddr3_addr),
       .ddr3_odt(ddr3_odt),
       .ddr3_dm(ddr3_dm),
       .ddr3_dqs_p(ddr3_dqs_p),
       .ddr3_dqs_n(ddr3_dqs_n),
       .ddr3_dq(ddr3_dq),
       .ddr3_cs_n(ddr3_cs_n)
 
       ,.ram_req_id(0)
    );
    `else
    wire [127:0] ram_rd_data = 0;
    wire         ram_accept = 1;
    wire         ram_ack = 1;
    wire         ram_ready = 1;
    `endif

    always @* begin
        state_next_r = state_r;
        wb_ack_next_r = 0;
        wb_read_data_next_r = wb_read_data_r;
        wb_adr_next_r = wb_adr_r;
        wb_dat_next_r = wb_dat_r;
        wb_sel_next_r = wb_sel_r;
        uart_adr_next_r = uart_adr_r;
        uart_dat_next_r = uart_dat_r;

        DRAM_ADDRESS_NEXT = DRAM_ADDRESS;
        DRAM_DATA_WRITE0_NEXT = DRAM_DATA_WRITE0;
        DRAM_DATA_WRITE1_NEXT = DRAM_DATA_WRITE1;
        DRAM_DATA_WRITE2_NEXT = DRAM_DATA_WRITE2;
        DRAM_DATA_WRITE3_NEXT = DRAM_DATA_WRITE3;
        DRAM_RE_NEXT = DRAM_RE;
        DRAM_WE_NEXT = DRAM_WE;
        DRAM_WDG_NEXT = DRAM_WDG;

        modified_rmw_data = 128'h0;

        case (state_r)
            IDLE: begin
                DRAM_RE_NEXT = 0;
                DRAM_WE_NEXT = 0;
                if (uart_dram_write_we_i) begin
                    uart_adr_next_r = uart_dram_write_addr_i;
                    uart_dat_next_r = uart_dram_write_data_i;
                    DRAM_ADDRESS_NEXT = uart_dram_write_addr_i & 32'hFFFFFFF0;
                    state_next_r = UART_WRITE_RMW_START;
                end else if (wb_cyc_i && wb_stb_i && !wb_ack_r) begin
                    wb_adr_next_r = wb_adr_i;
                    DRAM_ADDRESS_NEXT = wb_adr_i & 64'hFFFFFFFFFFFFFFF0;
                    if (wb_we_i) begin
                        wb_dat_next_r = wb_dat_i;
                        wb_sel_next_r = wb_sel_i;
                        state_next_r = WRITE_RMW_START;
                    end
                    else begin
                        state_next_r = READ_START;
                    end
                end
            end

            READ_START: begin
                if (ram_ready) begin
                    DRAM_RE_NEXT = 1;
                    state_next_r = READ_WAIT_ACCEPT;
                end
            end

            READ_WAIT_ACCEPT: begin
                if (ram_accept) begin
                    state_next_r = READ_WAIT_ACK;
                end
            end

            READ_WAIT_ACK: begin
                if (ram_ack) begin
                    case (wb_adr_r[3])
                        1'b0: wb_read_data_next_r = ram_rd_data[63:0];
                        1'b1: wb_read_data_next_r = ram_rd_data[127:64];
                    endcase
                    wb_ack_next_r = 1;
                    state_next_r = IDLE;
                    DRAM_RE_NEXT = 0;
                end
            end

            WRITE_RMW_START: begin
                if (ram_ready) begin
                    DRAM_RE_NEXT = 1;
                    state_next_r = WRITE_RMW_WAIT_ACCEPT;
                end
            end

            WRITE_RMW_WAIT_ACCEPT: begin
                if (ram_accept) begin
                    state_next_r = WRITE_RMW_WAIT_ACK;
                end
            end

            WRITE_RMW_WAIT_ACK: begin
                if (ram_ack) begin
                    DRAM_RE_NEXT = 0;
                    modified_rmw_data = ram_rd_data;
                    case (wb_adr_r[3])
                        1'b0: begin
                            if(wb_sel_r[0]) modified_rmw_data[7:0]   = wb_dat_r[7:0];
                            if(wb_sel_r[1]) modified_rmw_data[15:8]  = wb_dat_r[15:8];
                            if(wb_sel_r[2]) modified_rmw_data[23:16] = wb_dat_r[23:16];
                            if(wb_sel_r[3]) modified_rmw_data[31:24] = wb_dat_r[31:24];
                            if(wb_sel_r[4]) modified_rmw_data[39:32] = wb_dat_r[39:32];
                            if(wb_sel_r[5]) modified_rmw_data[47:40] = wb_dat_r[47:40];
                            if(wb_sel_r[6]) modified_rmw_data[55:48] = wb_dat_r[55:48];
                            if(wb_sel_r[7]) modified_rmw_data[63:56] = wb_dat_r[63:56];
                        end
                        1'b1: begin
                            if(wb_sel_r[0]) modified_rmw_data[71:64]   = wb_dat_r[7:0];
                            if(wb_sel_r[1]) modified_rmw_data[79:72]   = wb_dat_r[15:8];
                            if(wb_sel_r[2]) modified_rmw_data[87:80]   = wb_dat_r[23:16];
                            if(wb_sel_r[3]) modified_rmw_data[95:88]   = wb_dat_r[31:24];
                            if(wb_sel_r[4]) modified_rmw_data[103:96]  = wb_dat_r[39:32];
                            if(wb_sel_r[5]) modified_rmw_data[111:104] = wb_dat_r[47:40];
                            if(wb_sel_r[6]) modified_rmw_data[119:112] = wb_dat_r[55:48];
                            if(wb_sel_r[7]) modified_rmw_data[127:120] = wb_dat_r[63:56];
                        end
                    endcase
                    DRAM_DATA_WRITE0_NEXT = modified_rmw_data[31:0];
                    DRAM_DATA_WRITE1_NEXT = modified_rmw_data[63:32];
                    DRAM_DATA_WRITE2_NEXT = modified_rmw_data[95:64];
                    DRAM_DATA_WRITE3_NEXT = modified_rmw_data[127:96];
                    state_next_r = WRITE_START;
                end
            end

            WRITE_START: begin
                if (ram_ready) begin
                    DRAM_WE_NEXT = 1;
                    state_next_r = WRITE_WAIT_ACCEPT;
                end
            end

            WRITE_WAIT_ACCEPT: begin
                if (ram_accept) begin
                    state_next_r = WRITE_WAIT_ACK;
                end
            end

            WRITE_WAIT_ACK: begin
                if (ram_ack) begin
                    wb_ack_next_r = 1;
                    state_next_r = IDLE;
                    DRAM_WE_NEXT = 0;
                end
            end
            
            UART_WRITE_RMW_START: begin
                if (ram_ready) begin
                    DRAM_RE_NEXT = 1;
                    state_next_r = UART_WRITE_RMW_WAIT_ACCEPT;
                end
            end

            UART_WRITE_RMW_WAIT_ACCEPT: begin
                if (ram_accept) begin
                    state_next_r = UART_WRITE_RMW_WAIT_ACK;
                end
            end

            UART_WRITE_RMW_WAIT_ACK: begin
                if (ram_ack) begin
                    DRAM_RE_NEXT = 0;
                    modified_rmw_data = ram_rd_data;
                    case (uart_adr_r[3:2])
                        2'b00: modified_rmw_data[31:0]   = uart_dat_r;
                        2'b01: modified_rmw_data[63:32]  = uart_dat_r;
                        2'b10: modified_rmw_data[95:64]  = uart_dat_r;
                        2'b11: modified_rmw_data[127:96] = uart_dat_r;
                    endcase
                    DRAM_DATA_WRITE0_NEXT = modified_rmw_data[31:0];
                    DRAM_DATA_WRITE1_NEXT = modified_rmw_data[63:32];
                    DRAM_DATA_WRITE2_NEXT = modified_rmw_data[95:64];
                    DRAM_DATA_WRITE3_NEXT = modified_rmw_data[127:96];
                    state_next_r = UART_WRITE_START;
                end
            end

            UART_WRITE_START: begin
                if (ram_ready) begin
                    DRAM_WE_NEXT = 1;
                    state_next_r = UART_WRITE_WAIT_ACCEPT;
                end
            end

            UART_WRITE_WAIT_ACCEPT: begin
                if (ram_accept) begin
                    state_next_r = UART_WRITE_WAIT_ACK;
                end
            end

            UART_WRITE_WAIT_ACK: begin
                if (ram_ack) begin
                    wb_ack_next_r = 0; // No WB ack for UART writes
                    state_next_r = IDLE;
                    DRAM_WE_NEXT = 0;
                end
            end
        endcase

        if (DRAM_WDG > 0) begin
            DRAM_WDG_NEXT = DRAM_WDG - 1;
        end
    end

    always_ff @(posedge clk_i) begin
        if (rst_i) begin
            wb_ack_r <= 0;
            wb_read_data_r <= 0;
    
            DRAM_ADDRESS <= 0;
            DRAM_DATA_WRITE0 <= 0;
            DRAM_DATA_WRITE1 <= 0;
            DRAM_DATA_WRITE2 <= 0;
            DRAM_DATA_WRITE3 <= 0;
            DRAM_RE <= 0;
            DRAM_WE <= 0;
            DRAM_WDG <= `CPU_CLK / 5000;

            state_r <= IDLE;
            wb_adr_r <= 0;
            wb_dat_r <= 0;
            wb_sel_r <= 0;
            uart_adr_r <= 0;
            uart_dat_r <= 0;
        end
        else begin
            wb_ack_r <= wb_ack_next_r;
            wb_read_data_r <= wb_read_data_next_r;
    
            DRAM_ADDRESS <= DRAM_ADDRESS_NEXT;
            DRAM_DATA_WRITE0 <= DRAM_DATA_WRITE0_NEXT;
            DRAM_DATA_WRITE1 <= DRAM_DATA_WRITE1_NEXT;
            DRAM_DATA_WRITE2 <= DRAM_DATA_WRITE2_NEXT;
            DRAM_DATA_WRITE3 <= DRAM_DATA_WRITE3_NEXT;
            DRAM_RE <= DRAM_RE_NEXT;
            DRAM_WE <= DRAM_WE_NEXT;
            DRAM_WDG <= DRAM_WDG_NEXT;

            state_r <= state_next_r;
            wb_adr_r <= wb_adr_next_r;
            wb_dat_r <= wb_dat_next_r;
            wb_sel_r <= wb_sel_next_r;
            uart_adr_r <= uart_adr_next_r;
            uart_dat_r <= uart_dat_next_r;
        end
    end
endmodule
