
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_mem/bsg_cam_1r1w.v Cov: 83.6% </h3>
<pre style="margin:0; padding:0 ">   1: /*</pre>
<pre style="margin:0; padding:0 ">   2: * </pre>
<pre style="margin:0; padding:0 ">   3: * Content Addressable Memory (CAM) module</pre>
<pre style="margin:0; padding:0 ">   4: * The r_data_i is received as an input and is compared against all</pre>
<pre style="margin:0; padding:0 ">   5: * the valid entries in the CAM. For each entery, if r_data_i is the same as</pre>
<pre style="margin:0; padding:0 ">   6: * the stored pattern in that entery, the corresponding bit in match_array is</pre>
<pre style="margin:0; padding:0 ">   7: * set. Based on the multiple_entries_p parameter, which indicates</pre>
<pre style="margin:0; padding:0 ">   8: * whether multiple entries with the same key are allowed, the match_array is</pre>
<pre style="margin:0; padding:0 ">   9: * sent to either a one_hot_encoder or a priority_encoder to generate</pre>
<pre style="margin:0; padding:0 ">  10: * the address of the match location. Also by setting the find_empty_entry_p</pre>
<pre style="margin:0; padding:0 ">  11: * parameter, if there is an empty entry in the memory, empty_v_o is raised and</pre>
<pre style="margin:0; padding:0 ">  12: * the first empty entry's address is put on empty_addr_o. This can help other</pre>
<pre style="margin:0; padding:0 ">  13: * modules interacting with CAM, to easily find an address to write to.</pre>
<pre style="margin:0; padding:0 ">  14: *</pre>
<pre style="margin:0; padding:0 ">  15: */</pre>
<pre style="margin:0; padding:0 ">  16: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17: module bsg_cam_1r1w</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   #(parameter els_p               = "inv"</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:     ,parameter width_p            = "inv"</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:     ,parameter multiple_entries_p = "inv"</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21: 	,parameter find_empty_entry_p = "inv"</pre>
<pre style="margin:0; padding:0 ">  22: 	</pre>
<pre style="margin:0; padding:0 ">  23: 	,localparam lg_els_lp         = `BSG_SAFE_CLOG2(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   )</pre>
<pre style="margin:0; padding:0 ">  25:   (input                          clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:    , input                        reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:    , input                        en_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28: </pre>
<pre style="margin:0; padding:0 ">  29:    , input                        w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:    , input                        w_set_not_clear_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:    , input [lg_els_lp-1:0]        w_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:    , input [width_p-1:0]          w_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:    </pre>
<pre style="margin:0; padding:0 ">  34:    , input                        r_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:    , input [width_p-1:0]          r_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:    </pre>
<pre style="margin:0; padding:0 ">  37:    , output logic                 r_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:    , output logic [lg_els_lp-1:0] r_addr_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:    </pre>
<pre style="margin:0; padding:0 ">  40:    , output logic                 empty_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:    , output logic [lg_els_lp-1:0] empty_addr_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   );</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="margin:0; padding:0 ">  44:   </pre>
<pre style="margin:0; padding:0 ">  45:   logic [width_p-1:0] mem [0:els_p-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   logic [els_p-1:0]   match_array, empty_array;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   logic [els_p-1:0]   valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   logic               matched, empty_found;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   </pre>
<pre style="margin:0; padding:0 ">  50:   assign r_v_o     = en_i & r_v_i & matched;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   assign empty_v_o = en_i & empty_found;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:    </pre>
<pre style="margin:0; padding:0 ">  53:   //write the input pattern into the cam and set the corresponding valid bit</pre>
<pre style="margin:0; padding:0 ">  54:   always_ff @(posedge clk_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     if (reset_i) begin: fi</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:       valid <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     end </pre>
<pre style="margin:0; padding:0 ">  58:     else if (en_i && w_v_i) begin: fi2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:       //w_set_not_clear_i=1 sets the valid bit and</pre>
<pre style="margin:0; padding:0 ">  60:       //w_set_not_clear_i=0 makes the corresponding entry invalid</pre>
<pre style="margin:0; padding:0 ">  61:       valid[w_addr_i] <= w_set_not_clear_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:       mem[w_addr_i]   <= w_data_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     end</pre>
<pre style="margin:0; padding:0 ">  64:   end</pre>
<pre style="margin:0; padding:0 ">  65:   </pre>
<pre style="margin:0; padding:0 ">  66:    </pre>
<pre style="margin:0; padding:0 ">  67:   //compare the input pattern with all stored valid patterns inside</pre>
<pre style="margin:0; padding:0 ">  68:   //the cam.In the case of a match, set the corresponding bit in</pre>
<pre style="margin:0; padding:0 ">  69:   //match_array</pre>
<pre style="margin:0; padding:0 ">  70:   genvar i;</pre>
<pre id="id71" style="background-color: #FFB6C1; margin:0; padding:0 ">  71:   for (i = 0; i < els_p; i++) begin: rof</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     assign  match_array[i] = ~reset_i & en_i & (mem[i] == r_data_i) & valid[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73: 	assign  empty_array[i] = ~reset_i & en_i & ~valid[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   end</pre>
<pre style="margin:0; padding:0 ">  75:   </pre>
<pre style="margin:0; padding:0 ">  76:    </pre>
<pre style="margin:0; padding:0 ">  77:   generate </pre>
<pre id="id78" style="background-color: #FFB6C1; margin:0; padding:0 ">  78:     if(multiple_entries_p) begin: fi3</pre>
<pre id="id79" style="background-color: #FFB6C1; margin:0; padding:0 ">  79:       //If multiple_entries_p is 1, the match_array is sent to the</pre>
<pre style="margin:0; padding:0 ">  80:       //priority encoder to select the match_address</pre>
<pre style="margin:0; padding:0 ">  81:       bsg_priority_encode</pre>
<pre id="id82" style="background-color: #FFB6C1; margin:0; padding:0 ">  82:         #(.width_p (els_p)</pre>
<pre id="id83" style="background-color: #FFB6C1; margin:0; padding:0 ">  83:           ,.lo_to_hi_p (1)</pre>
<pre id="id84" style="background-color: #FFB6C1; margin:0; padding:0 ">  84:         ) pe</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:         (.i (match_array)</pre>
<pre id="id86" style="background-color: #FFB6C1; margin:0; padding:0 ">  86:          ,.addr_o (r_addr_o)</pre>
<pre id="id87" style="background-color: #FFB6C1; margin:0; padding:0 ">  87:          ,.v_o (matched)</pre>
<pre id="id88" style="background-color: #FFB6C1; margin:0; padding:0 ">  88:         );</pre>
<pre style="margin:0; padding:0 ">  89:     end</pre>
<pre style="margin:0; padding:0 ">  90:     else begin: fi4</pre>
<pre id="id91" style="background-color: #FFB6C1; margin:0; padding:0 ">  91:       //If multiple_entries_p is 0, the match_array is sent to the</pre>
<pre style="margin:0; padding:0 ">  92:       //one hot encoder to select the match_address</pre>
<pre style="margin:0; padding:0 ">  93:       bsg_encode_one_hot</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:         #(.width_p (els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:           ,.lo_to_hi_p (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:         ) ohe</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:         (.i (match_array)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:          ,.addr_o (r_addr_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:          ,.v_o (matched)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:         );</pre>
<pre style="margin:0; padding:0 "> 101:     end </pre>
<pre style="margin:0; padding:0 "> 102:   endgenerate</pre>
<pre style="margin:0; padding:0 "> 103:   </pre>
<pre style="margin:0; padding:0 "> 104:   generate </pre>
<pre id="id105" style="background-color: #FFB6C1; margin:0; padding:0 "> 105:     if(find_empty_entry_p) begin: fi5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106: 	// If find_empty_entry_p is 1, finds the first empty entry in the cam,</pre>
<pre style="margin:0; padding:0 "> 107:     // and puts it on empty_addr_o and raises the empty_v_o</pre>
<pre style="margin:0; padding:0 "> 108:       bsg_priority_encode</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:         #(.width_p(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:           ,.lo_to_hi_p(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:         ) epe</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:         (.i(empty_array)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:          ,.addr_o(empty_addr_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:          ,.v_o(empty_found)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:         );</pre>
<pre style="margin:0; padding:0 "> 116:     end</pre>
<pre style="margin:0; padding:0 "> 117: 	else begin: fi6</pre>
<pre id="id118" style="background-color: #FFB6C1; margin:0; padding:0 "> 118: 	// Otherwise, sets empty_v_o and empty_addr_o to zero</pre>
<pre style="margin:0; padding:0 "> 119: 	  assign empty_v_o    = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120: 	  assign empty_addr_o = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121: 	end</pre>
<pre style="margin:0; padding:0 "> 122:   endgenerate</pre>
<pre style="margin:0; padding:0 "> 123:   </pre>
<pre style="margin:0; padding:0 "> 124:   </pre>
<pre style="margin:0; padding:0 "> 125:   always_ff @(negedge clk_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:     if (~multiple_entries_p & ~reset_i & en_i & r_v_i) begin: fi_debug1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:       assert($countones(match_array) <= 1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:         else $error("Multiple similar entries are found in match_array\</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:                     %x while multiple_entries_p parameter is %d\n", match_array,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:                     multiple_entries_p);       </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:     end</pre>
<pre style="margin:0; padding:0 "> 132: 	</pre>
<pre style="margin:0; padding:0 "> 133: 	if(~reset_i & en_i & w_v_i) begin: fi_debug2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134: 	  assert(w_addr_i < els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:         else $error("Invalid address %x of size %x\n", w_addr_i, els_p);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136: 	end</pre>
<pre style="margin:0; padding:0 "> 137:   end </pre>
<pre style="margin:0; padding:0 "> 138: </pre>
<pre style="margin:0; padding:0 "> 139: endmodule</pre>
<pre style="margin:0; padding:0 "> 140: </pre>
</body>
</html>
