// Code your testbench here
// or browse Examples
module test;
  reg [3:0]a;
  reg [3:0]b;
  reg [3:0]c;
  reg [3:0]d;
  reg [1:0] sel;
  
  wire out;
  
  mux dut(.a(a),
          .b(b),
          .c(c),
          .d(d),
          .sel(sel),
          .out(out));
  //initial 
   // $monitor("time = %t,sel = %d, out = %d, a=%d, b=%d,c=%d,d=%d",$time,sel,out, a,b,c,d);
  
  initial begin
    sel <=0;
    a <= $random;
    b <= $random;
    c <= $random;
    d <= $random;
    
    for(int i = 0; i < 40; i++) begin
      #5 sel<= i%4;
    end
    #10 $finish;
  end
  
  
  initial begin
    $dumpfile("dump.vcd"); 
    $dumpvars;
  end
  
endmodule