INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:06:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 buffer37/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer35/dataReg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.068ns (29.637%)  route 4.910ns (70.363%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1098, unset)         0.508     0.508    buffer37/clk
    SLICE_X18Y155        FDRE                                         r  buffer37/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y155        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer37/outs_reg[3]/Q
                         net (fo=7, routed)           0.668     1.430    addi10/Q[3]
    SLICE_X18Y161        LUT5 (Prop_lut5_I0_O)        0.043     1.473 r  addi10/dataReg[8]_i_21/O
                         net (fo=1, routed)           0.000     1.473    addi10/dataReg[8]_i_21_n_0
    SLICE_X18Y161        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     1.769 r  addi10/dataReg_reg[8]_i_12/O[3]
                         net (fo=1, routed)           0.442     2.211    addi4/dataReg_reg[8][3]
    SLICE_X15Y166        LUT4 (Prop_lut4_I3_O)        0.120     2.331 r  addi4/dataReg[8]_i_9/O
                         net (fo=1, routed)           0.000     2.331    addi4/dataReg[8]_i_9_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.588 r  addi4/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.588    addi4/dataReg_reg[8]_i_2_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.637 r  addi4/fullReg_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.637    addi4/fullReg_reg_i_32_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.741 r  addi4/fullReg_reg_i_30/O[0]
                         net (fo=1, routed)           0.404     3.145    init12/control/fullReg_i_9[4]
    SLICE_X18Y166        LUT5 (Prop_lut5_I4_O)        0.120     3.265 r  init12/control/fullReg_i_65/O
                         net (fo=1, routed)           0.212     3.477    cmpi4/fullReg_i_16_0
    SLICE_X17Y166        LUT6 (Prop_lut6_I5_O)        0.043     3.520 r  cmpi4/fullReg_i_33/O
                         net (fo=1, routed)           0.255     3.776    cmpi4/fullReg_i_33_n_0
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     3.819 r  cmpi4/fullReg_i_16/O
                         net (fo=1, routed)           0.000     3.819    cmpi4/fullReg_i_16_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.070 r  cmpi4/fullReg_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.070    cmpi4/fullReg_reg_i_8_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.177 r  cmpi4/fullReg_reg_i_4/CO[2]
                         net (fo=7, routed)           0.506     4.683    init12/control/fullReg_reg_23[0]
    SLICE_X14Y159        LUT4 (Prop_lut4_I0_O)        0.123     4.806 f  init12/control/transmitValue_i_7__1/O
                         net (fo=2, routed)           0.232     5.038    init12/control/Empty_reg_3
    SLICE_X14Y158        LUT6 (Prop_lut6_I4_O)        0.043     5.081 r  init12/control/transmitValue_i_3__23/O
                         net (fo=3, routed)           0.296     5.377    init12/control/transmitValue_i_3__23_n_0
    SLICE_X13Y158        LUT6 (Prop_lut6_I4_O)        0.043     5.420 r  init12/control/transmitValue_i_3__22/O
                         net (fo=4, routed)           0.296     5.716    init12/control/transmitValue_i_3__22_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I2_O)        0.043     5.759 f  init12/control/Memory[0][31]_i_2/O
                         net (fo=5, routed)           0.303     6.062    buffer47/control/buffer0_outs_ready
    SLICE_X19Y156        LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  buffer47/control/outputValid_i_3__7/O
                         net (fo=9, routed)           0.335     6.440    fork18/control/generateBlocks[2].regblock/transmitValue_reg_5
    SLICE_X19Y154        LUT3 (Prop_lut3_I1_O)        0.043     6.483 r  fork18/control/generateBlocks[2].regblock/fullReg_i_4__13/O
                         net (fo=8, routed)           0.273     6.757    buffer34/control/dataReg_reg[0]_2
    SLICE_X18Y154        LUT6 (Prop_lut6_I3_O)        0.043     6.800 r  buffer34/control/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.686     7.486    buffer35/E[0]
    SLICE_X7Y165         FDRE                                         r  buffer35/dataReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1098, unset)         0.483     9.183    buffer35/clk
    SLICE_X7Y165         FDRE                                         r  buffer35/dataReg_reg[6]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X7Y165         FDRE (Setup_fdre_C_CE)      -0.194     8.953    buffer35/dataReg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  1.467    




