{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:35:11 2022 " "Info: Processing started: Sat Apr 16 20:35:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register8_group4 -c register8_group4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register8_group4 -c register8_group4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -104 -592 -424 -88 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR " "Info: Assuming node \"CPR\" is an undefined clock" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -120 -592 -424 -104 "CPR" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CHOOSEIN1 " "Info: Assuming node \"CHOOSEIN1\" is an undefined clock" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -64 -592 -424 -48 "CHOOSEIN1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHOOSEIN1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CHOOSEIN0 " "Info: Assuming node \"CHOOSEIN0\" is an undefined clock" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -48 -592 -424 -32 "CHOOSEIN0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHOOSEIN0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 32 -152 -88 80 "inst24" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst23 " "Info: Detected gated clock \"inst23\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -16 -152 -88 32 "inst23" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -112 -152 -88 -64 "inst21" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst22 " "Info: Detected gated clock \"inst22\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -64 -152 -88 -16 "inst22" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR " "Info: No valid register-to-register data paths exist for clock \"CPR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CHOOSEIN1 " "Info: No valid register-to-register data paths exist for clock \"CHOOSEIN1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CHOOSEIN0 " "Info: No valid register-to-register data paths exist for clock \"CHOOSEIN0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register8_with_clrn_tri:inst31\|inst I7 CHOOSEIN1 2.352 ns register " "Info: tsu for register \"register8_with_clrn_tri:inst31\|inst\" (data pin = \"I7\", clock pin = \"CHOOSEIN1\") is 2.352 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.452 ns + Longest pin register " "Info: + Longest pin to register delay is 9.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I7 1 PIN PIN_76 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_76; Fanout = 4; PIN Node = 'I7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 520 -104 64 536 "I7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.018 ns) + CELL(0.460 ns) 9.452 ns register8_with_clrn_tri:inst31\|inst 2 REG LCFF_X33_Y8_N9 2 " "Info: 2: + IC(8.018 ns) + CELL(0.460 ns) = 9.452 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst31\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.478 ns" { I7 register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 15.17 % ) " "Info: Total cell delay = 1.434 ns ( 15.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.018 ns ( 84.83 % ) " "Info: Total interconnect delay = 8.018 ns ( 84.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.452 ns" { I7 register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.452 ns" { I7 {} I7~combout {} register8_with_clrn_tri:inst31|inst {} } { 0.000ns 0.000ns 8.018ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHOOSEIN1 destination 7.060 ns - Shortest register " "Info: - Shortest clock path from clock \"CHOOSEIN1\" to destination register is 7.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CHOOSEIN1 1 CLK PIN_80 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CHOOSEIN1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHOOSEIN1 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -64 -592 -424 -48 "CHOOSEIN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.505 ns) 2.921 ns inst23 2 COMB LCCOMB_X22_Y3_N20 1 " "Info: 2: + IC(1.432 ns) + CELL(0.505 ns) = 2.921 ns; Loc. = LCCOMB_X22_Y3_N20; Fanout = 1; COMB Node = 'inst23'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { CHOOSEIN1 inst23 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -16 -152 -88 32 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.573 ns) + CELL(0.000 ns) 5.494 ns inst23~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.573 ns) + CELL(0.000 ns) = 5.494 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst23~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { inst23 inst23~clkctrl } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -16 -152 -88 32 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.060 ns register8_with_clrn_tri:inst31\|inst 4 REG LCFF_X33_Y8_N9 2 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 7.060 ns; Loc. = LCFF_X33_Y8_N9; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst31\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst23~clkctrl register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.155 ns ( 30.52 % ) " "Info: Total cell delay = 2.155 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.905 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.905 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { CHOOSEIN1 inst23 inst23~clkctrl register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { CHOOSEIN1 {} CHOOSEIN1~combout {} inst23 {} inst23~clkctrl {} register8_with_clrn_tri:inst31|inst {} } { 0.000ns 0.000ns 1.432ns 2.573ns 0.900ns } { 0.000ns 0.984ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.452 ns" { I7 register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.452 ns" { I7 {} I7~combout {} register8_with_clrn_tri:inst31|inst {} } { 0.000ns 0.000ns 8.018ns } { 0.000ns 0.974ns 0.460ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { CHOOSEIN1 inst23 inst23~clkctrl register8_with_clrn_tri:inst31|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { CHOOSEIN1 {} CHOOSEIN1~combout {} inst23 {} inst23~clkctrl {} register8_with_clrn_tri:inst31|inst {} } { 0.000ns 0.000ns 1.432ns 2.573ns 0.900ns } { 0.000ns 0.984ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CHOOSEIN0 OB6 register8_with_clrn_tri:inst32\|inst7 17.142 ns register " "Info: tco from clock \"CHOOSEIN0\" to destination pin \"OB6\" through register \"register8_with_clrn_tri:inst32\|inst7\" is 17.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHOOSEIN0 source 7.441 ns + Longest register " "Info: + Longest clock path from clock \"CHOOSEIN0\" to source register is 7.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CHOOSEIN0 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'CHOOSEIN0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHOOSEIN0 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -48 -592 -424 -32 "CHOOSEIN0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.499 ns) 3.267 ns inst24 2 COMB LCCOMB_X22_Y3_N22 1 " "Info: 2: + IC(1.794 ns) + CELL(0.499 ns) = 3.267 ns; Loc. = LCCOMB_X22_Y3_N22; Fanout = 1; COMB Node = 'inst24'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { CHOOSEIN0 inst24 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 32 -152 -88 80 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.610 ns) + CELL(0.000 ns) 5.877 ns inst24~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.610 ns) + CELL(0.000 ns) = 5.877 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 32 -152 -88 80 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 7.441 ns register8_with_clrn_tri:inst32\|inst7 4 REG LCFF_X33_Y11_N3 2 " "Info: 4: + IC(0.898 ns) + CELL(0.666 ns) = 7.441 ns; Loc. = LCFF_X33_Y11_N3; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst32\|inst7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { inst24~clkctrl register8_with_clrn_tri:inst32|inst7 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 360 408 472 440 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.139 ns ( 28.75 % ) " "Info: Total cell delay = 2.139 ns ( 28.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.302 ns ( 71.25 % ) " "Info: Total interconnect delay = 5.302 ns ( 71.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { CHOOSEIN0 inst24 inst24~clkctrl register8_with_clrn_tri:inst32|inst7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { CHOOSEIN0 {} CHOOSEIN0~combout {} inst24 {} inst24~clkctrl {} register8_with_clrn_tri:inst32|inst7 {} } { 0.000ns 0.000ns 1.794ns 2.610ns 0.898ns } { 0.000ns 0.974ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 360 408 472 440 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.397 ns + Longest register pin " "Info: + Longest register to pin delay is 9.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register8_with_clrn_tri:inst32\|inst7 1 REG LCFF_X33_Y11_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y11_N3; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst32\|inst7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8_with_clrn_tri:inst32|inst7 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 360 408 472 440 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.651 ns) 2.214 ns multiplexer4_1:inst1\|inst37~36 2 COMB LCCOMB_X33_Y8_N18 1 " "Info: 2: + IC(1.563 ns) + CELL(0.651 ns) = 2.214 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 1; COMB Node = 'multiplexer4_1:inst1\|inst37~36'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { register8_with_clrn_tri:inst32|inst7 multiplexer4_1:inst1|inst37~36 } "NODE_NAME" } } { "multiplexer4_1.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/multiplexer4_1.bdf" { { -464 808 872 -384 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.651 ns) 4.409 ns multiplexer4_1:inst1\|inst37 3 COMB LCCOMB_X33_Y11_N16 1 " "Info: 3: + IC(1.544 ns) + CELL(0.651 ns) = 4.409 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'multiplexer4_1:inst1\|inst37'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { multiplexer4_1:inst1|inst37~36 multiplexer4_1:inst1|inst37 } "NODE_NAME" } } { "multiplexer4_1.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/multiplexer4_1.bdf" { { -464 808 872 -384 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(3.286 ns) 9.397 ns OB6 4 PIN PIN_164 0 " "Info: 4: + IC(1.702 ns) + CELL(3.286 ns) = 9.397 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'OB6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.988 ns" { multiplexer4_1:inst1|inst37 OB6 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 128 1336 1512 144 "OB6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.588 ns ( 48.82 % ) " "Info: Total cell delay = 4.588 ns ( 48.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.809 ns ( 51.18 % ) " "Info: Total interconnect delay = 4.809 ns ( 51.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.397 ns" { register8_with_clrn_tri:inst32|inst7 multiplexer4_1:inst1|inst37~36 multiplexer4_1:inst1|inst37 OB6 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.397 ns" { register8_with_clrn_tri:inst32|inst7 {} multiplexer4_1:inst1|inst37~36 {} multiplexer4_1:inst1|inst37 {} OB6 {} } { 0.000ns 1.563ns 1.544ns 1.702ns } { 0.000ns 0.651ns 0.651ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { CHOOSEIN0 inst24 inst24~clkctrl register8_with_clrn_tri:inst32|inst7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { CHOOSEIN0 {} CHOOSEIN0~combout {} inst24 {} inst24~clkctrl {} register8_with_clrn_tri:inst32|inst7 {} } { 0.000ns 0.000ns 1.794ns 2.610ns 0.898ns } { 0.000ns 0.974ns 0.499ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.397 ns" { register8_with_clrn_tri:inst32|inst7 multiplexer4_1:inst1|inst37~36 multiplexer4_1:inst1|inst37 OB6 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.397 ns" { register8_with_clrn_tri:inst32|inst7 {} multiplexer4_1:inst1|inst37~36 {} multiplexer4_1:inst1|inst37 {} OB6 {} } { 0.000ns 1.563ns 1.544ns 1.702ns } { 0.000ns 0.651ns 0.651ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "OUT1CHOOSE1 OB6 15.114 ns Longest " "Info: Longest tpd from source pin \"OUT1CHOOSE1\" to destination pin \"OB6\" is 15.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns OUT1CHOOSE1 1 PIN PIN_99 13 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 13; PIN Node = 'OUT1CHOOSE1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT1CHOOSE1 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 440 1448 1616 456 "OUT1CHOOSE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.333 ns) + CELL(0.624 ns) 7.931 ns multiplexer4_1:inst1\|inst37~36 2 COMB LCCOMB_X33_Y8_N18 1 " "Info: 2: + IC(6.333 ns) + CELL(0.624 ns) = 7.931 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 1; COMB Node = 'multiplexer4_1:inst1\|inst37~36'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { OUT1CHOOSE1 multiplexer4_1:inst1|inst37~36 } "NODE_NAME" } } { "multiplexer4_1.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/multiplexer4_1.bdf" { { -464 808 872 -384 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.651 ns) 10.126 ns multiplexer4_1:inst1\|inst37 3 COMB LCCOMB_X33_Y11_N16 1 " "Info: 3: + IC(1.544 ns) + CELL(0.651 ns) = 10.126 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'multiplexer4_1:inst1\|inst37'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { multiplexer4_1:inst1|inst37~36 multiplexer4_1:inst1|inst37 } "NODE_NAME" } } { "multiplexer4_1.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/multiplexer4_1.bdf" { { -464 808 872 -384 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(3.286 ns) 15.114 ns OB6 4 PIN PIN_164 0 " "Info: 4: + IC(1.702 ns) + CELL(3.286 ns) = 15.114 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'OB6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.988 ns" { multiplexer4_1:inst1|inst37 OB6 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 128 1336 1512 144 "OB6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.535 ns ( 36.62 % ) " "Info: Total cell delay = 5.535 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.579 ns ( 63.38 % ) " "Info: Total interconnect delay = 9.579 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { OUT1CHOOSE1 multiplexer4_1:inst1|inst37~36 multiplexer4_1:inst1|inst37 OB6 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { OUT1CHOOSE1 {} OUT1CHOOSE1~combout {} multiplexer4_1:inst1|inst37~36 {} multiplexer4_1:inst1|inst37 {} OB6 {} } { 0.000ns 0.000ns 6.333ns 1.544ns 1.702ns } { 0.000ns 0.974ns 0.624ns 0.651ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register8_with_clrn_tri:inst29\|inst15 I2 CHOOSEIN0 -0.402 ns register " "Info: th for register \"register8_with_clrn_tri:inst29\|inst15\" (data pin = \"I2\", clock pin = \"CHOOSEIN0\") is -0.402 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHOOSEIN0 destination 7.566 ns + Longest register " "Info: + Longest clock path from clock \"CHOOSEIN0\" to destination register is 7.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CHOOSEIN0 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'CHOOSEIN0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHOOSEIN0 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -48 -592 -424 -32 "CHOOSEIN0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.614 ns) 3.375 ns inst21 2 COMB LCCOMB_X22_Y3_N2 1 " "Info: 2: + IC(1.787 ns) + CELL(0.614 ns) = 3.375 ns; Loc. = LCCOMB_X22_Y3_N2; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { CHOOSEIN0 inst21 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -112 -152 -88 -64 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.625 ns) + CELL(0.000 ns) 6.000 ns inst21~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(2.625 ns) + CELL(0.000 ns) = 6.000 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst21~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { -112 -152 -88 -64 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.566 ns register8_with_clrn_tri:inst29\|inst15 4 REG LCFF_X33_Y8_N1 2 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 7.566 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst29\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst21~clkctrl register8_with_clrn_tri:inst29|inst15 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 888 408 472 968 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 29.79 % ) " "Info: Total cell delay = 2.254 ns ( 29.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.312 ns ( 70.21 % ) " "Info: Total interconnect delay = 5.312 ns ( 70.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.566 ns" { CHOOSEIN0 inst21 inst21~clkctrl register8_with_clrn_tri:inst29|inst15 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.566 ns" { CHOOSEIN0 {} CHOOSEIN0~combout {} inst21 {} inst21~clkctrl {} register8_with_clrn_tri:inst29|inst15 {} } { 0.000ns 0.000ns 1.787ns 2.625ns 0.900ns } { 0.000ns 0.974ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 888 408 472 968 "inst15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.274 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns I2 1 PIN PIN_69 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 4; PIN Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "register8_group4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_group4.bdf" { { 600 -104 64 616 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.820 ns) + CELL(0.460 ns) 8.274 ns register8_with_clrn_tri:inst29\|inst15 2 REG LCFF_X33_Y8_N1 2 " "Info: 2: + IC(6.820 ns) + CELL(0.460 ns) = 8.274 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 2; REG Node = 'register8_with_clrn_tri:inst29\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.280 ns" { I2 register8_with_clrn_tri:inst29|inst15 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/00WholeMachine/register8_group4/register8_with_clrn_tri.bdf" { { 888 408 472 968 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 17.57 % ) " "Info: Total cell delay = 1.454 ns ( 17.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.820 ns ( 82.43 % ) " "Info: Total interconnect delay = 6.820 ns ( 82.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.274 ns" { I2 register8_with_clrn_tri:inst29|inst15 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.274 ns" { I2 {} I2~combout {} register8_with_clrn_tri:inst29|inst15 {} } { 0.000ns 0.000ns 6.820ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.566 ns" { CHOOSEIN0 inst21 inst21~clkctrl register8_with_clrn_tri:inst29|inst15 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.566 ns" { CHOOSEIN0 {} CHOOSEIN0~combout {} inst21 {} inst21~clkctrl {} register8_with_clrn_tri:inst29|inst15 {} } { 0.000ns 0.000ns 1.787ns 2.625ns 0.900ns } { 0.000ns 0.974ns 0.614ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.274 ns" { I2 register8_with_clrn_tri:inst29|inst15 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.274 ns" { I2 {} I2~combout {} register8_with_clrn_tri:inst29|inst15 {} } { 0.000ns 0.000ns 6.820ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:35:11 2022 " "Info: Processing ended: Sat Apr 16 20:35:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
