-- generated by newgenasym Wed Oct 18 11:32:31 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity akz_onc is
    port (    
	\clk*\:    INOUT  STD_LOGIC;    
	CLK_P:     INOUT  STD_LOGIC;    
	G:         INOUT  STD_LOGIC_VECTOR (11 DOWNTO 0);    
	\inf0*\:   INOUT  STD_LOGIC;    
	INF0_P:    INOUT  STD_LOGIC;    
	\inf1*\:   INOUT  STD_LOGIC;    
	INF1_P:    INOUT  STD_LOGIC;    
	\inf2*\:   INOUT  STD_LOGIC;    
	INF2_P:    INOUT  STD_LOGIC;    
	\inf3*\:   INOUT  STD_LOGIC;    
	INF3_P:    INOUT  STD_LOGIC;    
	\inf4*\:   INOUT  STD_LOGIC;    
	INF4_P:    INOUT  STD_LOGIC;    
	\inf5*\:   INOUT  STD_LOGIC;    
	INF5_P:    INOUT  STD_LOGIC;    
	\inf6*\:   INOUT  STD_LOGIC;    
	INF6_P:    INOUT  STD_LOGIC;    
	\inf7*\:   INOUT  STD_LOGIC;    
	INF7_P:    INOUT  STD_LOGIC;    
	\start*\:  INOUT  STD_LOGIC;    
	START_P:   INOUT  STD_LOGIC);
end akz_onc;
