<stg><name>Block_des_dec_.exit2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0  %p_read_7 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read)

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1  %L = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_read_7, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="L"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
entry:2  %R = trunc i64 %p_read_7 to i32

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:3  %mrv = insertvalue { i32, i32 } undef, i32 %L, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:4  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %R, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="64">
<![CDATA[
entry:5  ret { i32, i32 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="8" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="10" from="_ssdm_op_Read.ap_auto.i64" to="p_read_7" fromId="9" toId="2">
</dataflow>
<dataflow id="11" from="p_read" to="p_read_7" fromId="8" toId="2">
</dataflow>
<dataflow id="13" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="L" fromId="12" toId="3">
</dataflow>
<dataflow id="14" from="p_read_7" to="L" fromId="2" toId="3">
</dataflow>
<dataflow id="16" from="StgValue_15" to="L" fromId="15" toId="3">
</dataflow>
<dataflow id="18" from="StgValue_17" to="L" fromId="17" toId="3">
</dataflow>
<dataflow id="19" from="p_read_7" to="R" fromId="2" toId="4">
</dataflow>
<dataflow id="21" from="StgValue_20" to="mrv" fromId="20" toId="5">
</dataflow>
<dataflow id="22" from="L" to="mrv" fromId="3" toId="5">
</dataflow>
<dataflow id="23" from="mrv" to="mrv_1" fromId="5" toId="6">
</dataflow>
<dataflow id="24" from="R" to="mrv_1" fromId="4" toId="6">
</dataflow>
<dataflow id="25" from="mrv_1" to="ret_ln178" fromId="6" toId="7">
</dataflow>
</dataflows>


</stg>
