// Seed: 3979093520
module module_0 (
    input  tri1 id_0,
    output wand id_1
);
  logic [7:0] id_3 = id_3[1];
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input wire id_2,
    id_15,
    output supply1 id_3,
    input uwire id_4,
    output wand id_5,
    input wor id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    inout uwire id_10,
    input tri0 id_11,
    output wor id_12,
    input tri0 id_13
);
  module_0 modCall_1 (
      id_8,
      id_3
  );
endmodule
