============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:43:23 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7488 ps) Late External Delay Assertion at pin full
          Group: reg2out
     Startpoint: (R) buffer_count_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) full
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-     462                  
             Slack:=    7488                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_10_1 

#-----------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                      (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  buffer_count_reg[1]/CK -       -      R     (arrival)            10     0     0       0 
  buffer_count_reg[1]/QN -       CK->QN F     DFFRPQN_X1M_A9TL      2   124   273     273 
  g101__8246/Y           -       B->Y   R     NOR2_X1B_A9TL         2   236   190     462 
  full                   -       -      R     (port)                -     -     0     462 
#-----------------------------------------------------------------------------------------

