{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653963977363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653963977364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 06:56:17 2022 " "Processing started: Tue May 31 06:56:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653963977364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653963977364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653963977364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653963977974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653963977974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_ROM " "Found entity 1: DDS_ROM" {  } { { "DDS_ROM.v" "" { Text "D:/modelsim_ase/Projects/DDS_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653963995996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653963995996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.bdf" "" { Schematic "D:/modelsim_ase/Projects/DDS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653963996017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653963996017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS " "Elaborating entity \"DDS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653963996107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8faddb 8faddb:inst2 " "Elaborating entity \"8faddb\" for hierarchy \"8faddb:inst2\"" {  } { { "DDS.bdf" "inst2" { Schematic "D:/modelsim_ase/Projects/DDS.bdf" { { 288 616 760 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "8faddb:inst2 " "Elaborated megafunction instantiation \"8faddb:inst2\"" {  } { { "DDS.bdf" "" { Schematic "D:/modelsim_ase/Projects/DDS.bdf" { { 288 616 760 368 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f8faddb 8faddb:inst2\|f8faddb:sub " "Elaborating entity \"f8faddb\" for hierarchy \"8faddb:inst2\|f8faddb:sub\"" {  } { { "8faddb.tdf" "sub" { Text "d:/modelsim_ase/quartus/libraries/others/maxplus2/8faddb.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "8faddb:inst2\|f8faddb:sub 8faddb:inst2 " "Elaborated megafunction instantiation \"8faddb:inst2\|f8faddb:sub\", which is child of megafunction instantiation \"8faddb:inst2\"" {  } { { "8faddb.tdf" "" { Text "d:/modelsim_ase/quartus/libraries/others/maxplus2/8faddb.tdf" 24 3 0 } } { "DDS.bdf" "" { Schematic "D:/modelsim_ase/Projects/DDS.bdf" { { 288 616 760 368 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996159 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extension_8_bit.v 1 1 " "Using design file sign_extension_8_bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extension_8_bit " "Found entity 1: Sign_Extension_8_bit" {  } { { "sign_extension_8_bit.v" "" { Text "D:/modelsim_ase/Projects/sign_extension_8_bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653963996168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653963996168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extension_8_bit Sign_Extension_8_bit:sign_extension " "Elaborating entity \"Sign_Extension_8_bit\" for hierarchy \"Sign_Extension_8_bit:sign_extension\"" {  } { { "DDS.bdf" "sign_extension" { Schematic "D:/modelsim_ase/Projects/DDS.bdf" { { 312 296 544 392 "sign_extension" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x8mux 2x8mux:inst11 " "Elaborating entity \"2x8mux\" for hierarchy \"2x8mux:inst11\"" {  } { { "DDS.bdf" "inst11" { Schematic "D:/modelsim_ase/Projects/DDS.bdf" { { 184 1376 1536 264 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "2x8mux:inst11 " "Elaborated megafunction instantiation \"2x8mux:inst11\"" {  } { { "DDS.bdf" "" { Schematic "D:/modelsim_ase/Projects/DDS.bdf" { { 184 1376 1536 264 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_ROM DDS_ROM:inst1 " "Elaborating entity \"DDS_ROM\" for hierarchy \"DDS_ROM:inst1\"" {  } { { "DDS.bdf" "inst1" { Schematic "D:/modelsim_ase/Projects/DDS.bdf" { { 280 1056 1272 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS_ROM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "DDS_ROM.v" "altsyncram_component" { Text "D:/modelsim_ase/Projects/DDS_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_ROM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "DDS_ROM.v" "" { Text "D:/modelsim_ase/Projects/DDS_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_ROM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS_ROM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine.txt " "Parameter \"init_file\" = \"sine.txt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653963996241 ""}  } { { "DDS_ROM.v" "" { Text "D:/modelsim_ase/Projects/DDS_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653963996241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8p91 " "Found entity 1: altsyncram_8p91" {  } { { "db/altsyncram_8p91.tdf" "" { Text "D:/modelsim_ase/Projects/db/altsyncram_8p91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653963996303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653963996303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8p91 DDS_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_8p91:auto_generated " "Elaborating entity \"altsyncram_8p91\" for hierarchy \"DDS_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_8p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/modelsim_ase/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "waveform_generator_processor.v 1 1 " "Using design file waveform_generator_processor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WaveForm_Generator_Processor " "Found entity 1: WaveForm_Generator_Processor" {  } { { "waveform_generator_processor.v" "" { Text "D:/modelsim_ase/Projects/waveform_generator_processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653963996315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1653963996315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveForm_Generator_Processor WaveForm_Generator_Processor:inst " "Elaborating entity \"WaveForm_Generator_Processor\" for hierarchy \"WaveForm_Generator_Processor:inst\"" {  } { { "DDS.bdf" "inst" { Schematic "D:/modelsim_ase/Projects/DDS.bdf" { { 136 600 856 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963996316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(14) " "Verilog HDL assignment warning at waveform_generator_processor.v(14): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "D:/modelsim_ase/Projects/waveform_generator_processor.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653963996317 "|DDS|WaveForm_Generator_Processor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(17) " "Verilog HDL assignment warning at waveform_generator_processor.v(17): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "D:/modelsim_ase/Projects/waveform_generator_processor.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653963996317 "|DDS|WaveForm_Generator_Processor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(19) " "Verilog HDL assignment warning at waveform_generator_processor.v(19): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "D:/modelsim_ase/Projects/waveform_generator_processor.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653963996317 "|DDS|WaveForm_Generator_Processor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(24) " "Verilog HDL assignment warning at waveform_generator_processor.v(24): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "D:/modelsim_ase/Projects/waveform_generator_processor.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653963996317 "|DDS|WaveForm_Generator_Processor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(26) " "Verilog HDL assignment warning at waveform_generator_processor.v(26): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "D:/modelsim_ase/Projects/waveform_generator_processor.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653963996318 "|DDS|WaveForm_Generator_Processor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(29) " "Verilog HDL assignment warning at waveform_generator_processor.v(29): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "D:/modelsim_ase/Projects/waveform_generator_processor.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653963996318 "|DDS|WaveForm_Generator_Processor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(31) " "Verilog HDL assignment warning at waveform_generator_processor.v(31): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "D:/modelsim_ase/Projects/waveform_generator_processor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653963996318 "|DDS|WaveForm_Generator_Processor:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 waveform_generator_processor.v(37) " "Verilog HDL assignment warning at waveform_generator_processor.v(37): truncated value with size 32 to match size of target (1)" {  } { { "waveform_generator_processor.v" "" { Text "D:/modelsim_ase/Projects/waveform_generator_processor.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653963996318 "|DDS|WaveForm_Generator_Processor:inst"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "26 " "Ignored 26 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "7 " "Ignored 7 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1653963996542 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "19 " "Ignored 19 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1653963996542 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1653963996542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653963997166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653963997860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653963997860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653963997922 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653963997922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653963997922 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653963997922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653963997922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653963997939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 06:56:37 2022 " "Processing ended: Tue May 31 06:56:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653963997939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653963997939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653963997939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653963997939 ""}
