{"vcs1":{"timestamp_begin":1754291476.498378301, "rt":11.74, "ut":12.32, "st":0.59}}
{"vcselab":{"timestamp_begin":1754291488.423593991, "rt":0.52, "ut":0.41, "st":0.12}}
{"link":{"timestamp_begin":1754291489.066800527, "rt":0.70, "ut":0.44, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754291474.706322328}
{"VCS_COMP_START_TIME": 1754291474.706322328}
{"VCS_COMP_END_TIME": 1754291490.110367143}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +lint=TFIPC-L +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR +define+DUMP_FSDB -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 489320}}
{"vcselab": {"peak_mem": 183196}}
