
---------- Begin Simulation Statistics ----------
final_tick                                80927256500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58208                       # Simulator instruction rate (inst/s)
host_mem_usage                                 969832                       # Number of bytes of host memory used
host_op_rate                                   117115                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1717.97                       # Real time elapsed on the host
host_tick_rate                               47106270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080927                       # Number of seconds simulated
sim_ticks                                 80927256500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 101554767                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 59445158                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.618545                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.618545                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3303576                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1650031                       # number of floating regfile writes
system.cpu.idleCycles                         9970782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2232937                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23677687                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.468580                       # Inst execution rate
system.cpu.iew.exec_refs                     52395883                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19214700                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7257592                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35496150                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3574                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            129738                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             20659299                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           254350196                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33181183                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2973669                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             237696271                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  42925                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1855873                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1956831                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1911056                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          29552                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1723690                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         509247                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 256874440                       # num instructions consuming a value
system.cpu.iew.wb_count                     235992970                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638390                       # average fanout of values written-back
system.cpu.iew.wb_producers                 163986113                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.458056                       # insts written-back per cycle
system.cpu.iew.wb_sent                      236679084                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                364217807                       # number of integer regfile reads
system.cpu.int_regfile_writes               189506449                       # number of integer regfile writes
system.cpu.ipc                               0.617839                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.617839                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3400756      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             182401611     75.79%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               283154      0.12%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                152397      0.06%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              122340      0.05%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23739      0.01%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               397212      0.17%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               124825      0.05%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              372671      0.15%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              12252      0.01%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             113      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             55      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33131166     13.77%     91.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18208135      7.57%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          690435      0.29%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1348905      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              240669945                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3346317                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6551064                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3041684                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4398713                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3150980                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013093                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2696019     85.56%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28452      0.90%     86.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    454      0.01%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   945      0.03%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  329      0.01%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 182501      5.79%     92.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                111246      3.53%     95.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             46689      1.48%     97.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            84341      2.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              237073852                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          630071043                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    232951286                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         303129720                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  254330015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 240669945                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               20181                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        53149513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            247510                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          12354                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     57674681                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     151883732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.584567                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.221094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            85482959     56.28%     56.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11248699      7.41%     63.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11916904      7.85%     71.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11236047      7.40%     78.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10013410      6.59%     85.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8108013      5.34%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7775472      5.12%     95.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4185064      2.76%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1917164      1.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       151883732                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.486952                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1088971                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1832697                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             35496150                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            20659299                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               103044005                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        161854514                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1559388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       188285                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        384756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        58680                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          108                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4749109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2870                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9499770                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2978                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                29156512                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20162634                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2395740                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12434820                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10390465                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             83.559432                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2654258                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38759                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1260564                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             532302                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           728262                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       332732                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        52754484                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1919403                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    144029787                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.396938                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.369996                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        89677886     62.26%     62.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12772035      8.87%     71.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8389497      5.82%     76.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13110199      9.10%     86.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3926433      2.73%     88.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2349002      1.63%     90.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2116919      1.47%     91.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1335761      0.93%     92.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10352055      7.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    144029787                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10352055                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     45483635                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45483635                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45519996                       # number of overall hits
system.cpu.dcache.overall_hits::total        45519996                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1399335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1399335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1401976                       # number of overall misses
system.cpu.dcache.overall_misses::total       1401976                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35231735462                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35231735462                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35231735462                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35231735462                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46882970                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46882970                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46921972                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46921972                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029847                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029847                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029879                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029879                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25177.484635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25177.484635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25130.056051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25130.056051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       226192                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          319                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8778                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.768057                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    79.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       524174                       # number of writebacks
system.cpu.dcache.writebacks::total            524174                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       483126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       483126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       483126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       483126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       916209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       916209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       917480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       917480                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21314638472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21314638472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21368430972                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21368430972                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019542                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019542                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019553                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019553                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23263.947933                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23263.947933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23290.350713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23290.350713                       # average overall mshr miss latency
system.cpu.dcache.replacements                 916547                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29060734                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29060734                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1152351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1152351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25888026500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25888026500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30213085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30213085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22465.400299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22465.400299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       480705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       480705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       671646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       671646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12275184500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12275184500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18276.271280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18276.271280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16422901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16422901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       246984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       246984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9343708962                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9343708962                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37831.231829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37831.231829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       244563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       244563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9039453972                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9039453972                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36961.658027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36961.658027                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36361                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36361                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2641                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2641                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        39002                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        39002                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.067714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.067714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1271                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1271                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     53792500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     53792500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032588                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032588                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42322.974036                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42322.974036                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.799871                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46437598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            917059                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.637525                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.799871                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          94761003                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         94761003                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 89165430                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              19382418                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  39670708                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1708345                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1956831                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10496747                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                491262                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              267935035                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2326464                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33177786                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19219270                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        317037                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         47237                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           93189276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      138815442                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    29156512                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13577025                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      56194110                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4878174                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 7300                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         52545                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           46                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1301                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  21641852                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1470613                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          151883732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.832990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.132157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                108172327     71.22%     71.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2277615      1.50%     72.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2496598      1.64%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2082787      1.37%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2919401      1.92%     77.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3179323      2.09%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2922541      1.92%     81.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2892441      1.90%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 24940699     16.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            151883732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.180140                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.857656                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17497385                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17497385                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17497385                       # number of overall hits
system.cpu.icache.overall_hits::total        17497385                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4144458                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4144458                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4144458                       # number of overall misses
system.cpu.icache.overall_misses::total       4144458                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  55534432935                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  55534432935                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  55534432935                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  55534432935                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21641843                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21641843                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21641843                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21641843                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.191502                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.191502                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.191502                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.191502                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13399.685299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13399.685299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13399.685299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13399.685299                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17853                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1350                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.224444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3832397                       # number of writebacks
system.cpu.icache.writebacks::total           3832397                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       311113                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       311113                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       311113                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       311113                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3833345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3833345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3833345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3833345                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  49218398945                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  49218398945                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  49218398945                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  49218398945                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.177127                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.177127                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.177127                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.177127                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12839.543257                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12839.543257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12839.543257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12839.543257                       # average overall mshr miss latency
system.cpu.icache.replacements                3832397                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17497385                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17497385                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4144458                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4144458                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  55534432935                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  55534432935                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21641843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21641843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.191502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.191502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13399.685299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13399.685299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       311113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       311113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3833345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3833345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  49218398945                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  49218398945                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.177127                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.177127                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12839.543257                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12839.543257                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.610721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21330729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3833344                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.564523                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.610721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          47117030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         47117030                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    21651279                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        407925                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2840888                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7433861                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                19185                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               29552                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3993735                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                58897                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6576                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  80927256500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1956831                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 90496963                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                11075843                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4714                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  39922141                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8427240                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              263417869                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                126121                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 644786                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 436887                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7078980                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               5                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           280403395                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   649702299                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                411362472                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3810611                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 65823120                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      99                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  83                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4832835                       # count of insts added to the skid buffer
system.cpu.rob.reads                        387460030                       # The number of ROB reads
system.cpu.rob.writes                       515823505                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3790605                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               762648                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4553253                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3790605                       # number of overall hits
system.l2.overall_hits::.cpu.data              762648                       # number of overall hits
system.l2.overall_hits::total                 4553253                       # number of overall hits
system.l2.demand_misses::.cpu.inst              42083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             154411                       # number of demand (read+write) misses
system.l2.demand_misses::total                 196494                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             42083                       # number of overall misses
system.l2.overall_misses::.cpu.data            154411                       # number of overall misses
system.l2.overall_misses::total                196494                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3281037500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11766784000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15047821500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3281037500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11766784000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15047821500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3832688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           917059                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4749747                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3832688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          917059                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4749747                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010980                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.168376                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041369                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010980                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.168376                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041369                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77965.865076                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76204.311869                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76581.582644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77965.865076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76204.311869                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76581.582644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107987                       # number of writebacks
system.l2.writebacks::total                    107987                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         42066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        154411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            196477                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        42066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       154411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           196477                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2851657000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10196379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13048036500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2851657000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10196379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13048036500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.168376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.168376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041366                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67790.067988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66034.022835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66409.994554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67790.067988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66034.022835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66409.994554                       # average overall mshr miss latency
system.l2.replacements                         190311                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       524174                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           524174                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       524174                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       524174                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3830166                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3830166                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3830166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3830166                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          620                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           620                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              421                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  421                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          423                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              423                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.004728                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004728                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.004728                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004728                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            149492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                149492                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95141                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95141                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7001318500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7001318500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        244633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            244633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.388913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73588.868101                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73588.868101                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6032294000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6032294000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.388913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.388913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63403.727100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63403.727100                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3790605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3790605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        42083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3281037500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3281037500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3832688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3832688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77965.865076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77965.865076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        42066                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        42066                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2851657000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2851657000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67790.067988                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67790.067988                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        613156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            613156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        59270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4765465500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4765465500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       672426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        672426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.088144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80402.657331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80402.657331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        59270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4164085500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4164085500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.088144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70256.208875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70256.208875                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8173.452363                       # Cycle average of tags in use
system.l2.tags.total_refs                     9494015                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    198503                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.828068                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     198.688276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3142.839946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4831.924142                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.383647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.589834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997736                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3275                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76155735                       # Number of tag accesses
system.l2.tags.data_accesses                 76155735                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     42066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    154044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000424694250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              511695                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101696                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      196477                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107987                       # Number of write requests accepted
system.mem_ctrls.readBursts                    196477                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107987                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    367                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                196477                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107987                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.805813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.639768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.987268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6363     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.960880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.928778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.049472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3377     53.06%     53.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      1.38%     54.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2699     42.40%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.77%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.36%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   23488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12574528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6911168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   80925495000                       # Total gap between requests
system.mem_ctrls.avgGap                     265796.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2692224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9858816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6909184                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33267209.546390589327                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 121823183.268297240138                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85375240.664435476065                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        42066                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       154411                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107987                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1463421500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5104130750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1914270952000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34788.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33055.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17726864.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2692224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9882304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12574528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2692224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2692224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6911168                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6911168                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        42066                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       154411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         196477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107987                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107987                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33267210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    122113419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155380629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33267210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33267210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85399757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85399757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85399757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33267210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    122113419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       240780385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               196110                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107956                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7751                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2890489750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             980550000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6567552250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14739.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33489.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110807                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              56182                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       137076                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   141.966209                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.262706                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.973505                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        78891     57.55%     57.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39020     28.47%     86.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10203      7.44%     93.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3554      2.59%     96.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1487      1.08%     97.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          834      0.61%     97.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          532      0.39%     98.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          335      0.24%     98.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2220      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       137076                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12551040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6909184                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.090393                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.375241                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       494951940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       263073195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      712593420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277526520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6387953520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27518790030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7902348960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43557237585                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.227038                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20277065000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2702180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57948011500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       483777840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       257130225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      687631980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286003800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6387953520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27564532530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7863828960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43530858855                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   537.901082                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  20174514000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2702180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  58050562500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             101336                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107987                       # Transaction distribution
system.membus.trans_dist::CleanEvict            80290                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95141                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        101336                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       581233                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       581233                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 581233                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19485696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19485696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19485696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            196479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  196479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              196479                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           204176000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          245596250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4505770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       632161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3832397                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          474697                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             423                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           244633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          244633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3833344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       672426                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11498429                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2751511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14249940                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    490565440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92238912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              582804352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          190967                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6953152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4941137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012513                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111357                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4879415     98.75%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  61614      1.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    108      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4941137                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80927256500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9106456000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5751873278                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1376861373                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
