Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Sep  8 12:16:20 2023
| Host         : kanish-G3-3500 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_timing_summary_routed.rpt -pb mac_timing_summary_routed.pb -rpx mac_timing_summary_routed.rpx -warn_on_violation
| Design       : mac
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         21          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    out_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 3.986ns (61.097%)  route 2.538ns (38.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  out_reg[1]/Q
                         net (fo=1, routed)           2.538     8.148    out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.678 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.678    out[1]
    E19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.230ns  (logic 3.962ns (63.598%)  route 2.268ns (36.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  out_reg[6]/Q
                         net (fo=1, routed)           2.268     7.876    out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.382 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.382    out[6]
    U14                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 3.957ns (64.017%)  route 2.224ns (35.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  out_reg[7]/Q
                         net (fo=1, routed)           2.224     7.832    out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.333 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.333    out[7]
    V14                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 3.961ns (65.396%)  route 2.096ns (34.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  out_reg[0]/Q
                         net (fo=1, routed)           2.096     7.706    out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.211 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.211    out[0]
    U16                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.970ns (67.401%)  route 1.920ns (32.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  out_reg[5]/Q
                         net (fo=1, routed)           1.920     7.529    out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.043 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.043    out[5]
    U15                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 3.965ns (68.105%)  route 1.857ns (31.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  out_reg[3]/Q
                         net (fo=1, routed)           1.857     7.467    out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.976 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.976    out[3]
    V19                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 3.957ns (67.974%)  route 1.864ns (32.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  out_reg[2]/Q
                         net (fo=1, routed)           1.864     7.475    out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.976 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.976    out[2]
    U19                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 3.965ns (69.789%)  route 1.716ns (30.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  out_reg[4]/Q
                         net (fo=1, routed)           1.716     7.324    out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.833 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.833    out[4]
    W18                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.351ns (78.901%)  route 0.361ns (21.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_reg[4]/Q
                         net (fo=1, routed)           0.361     1.976    out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.186 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.186    out[4]
    W18                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.343ns (76.383%)  route 0.415ns (23.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_reg[2]/Q
                         net (fo=1, routed)           0.415     2.030    out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.233 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.233    out[2]
    U19                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.351ns (76.636%)  route 0.412ns (23.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_reg[3]/Q
                         net (fo=1, routed)           0.412     2.027    out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.237 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.237    out[3]
    V19                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.357ns (75.283%)  route 0.445ns (24.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_reg[5]/Q
                         net (fo=1, routed)           0.445     2.061    out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.276 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.276    out[5]
    U15                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.347ns (72.658%)  route 0.507ns (27.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_reg[0]/Q
                         net (fo=1, routed)           0.507     2.122    out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.328 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.328    out[0]
    U16                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.343ns (70.056%)  route 0.574ns (29.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_reg[7]/Q
                         net (fo=1, routed)           0.574     2.189    out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.391 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.391    out[7]
    V14                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.348ns (69.711%)  route 0.586ns (30.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_reg[6]/Q
                         net (fo=1, routed)           0.586     2.201    out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.408 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.408    out[6]
    U14                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.372ns (65.800%)  route 0.713ns (34.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  out_reg[1]/Q
                         net (fo=1, routed)           0.713     2.328    out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.559 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.559    out[1]
    E19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.906ns  (logic 3.077ns (34.549%)  route 5.829ns (65.451%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  a_IBUF[1]_inst/O
                         net (fo=12, routed)          4.265     5.729    a_IBUF[1]
    SLICE_X3Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.853 r  out[3]_i_8/O
                         net (fo=1, routed)           0.568     6.421    out[3]_i_8_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     6.868 r  out_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.995     7.864    out1[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.307     8.171 r  out[3]_i_3/O
                         net (fo=1, routed)           0.000     8.171    out[3]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.572 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    out_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.906 r  out_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.906    out0[5]
    SLICE_X0Y15          FDRE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.854    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[5]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.885ns  (logic 3.056ns (34.395%)  route 5.829ns (65.605%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  a_IBUF[1]_inst/O
                         net (fo=12, routed)          4.265     5.729    a_IBUF[1]
    SLICE_X3Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.853 r  out[3]_i_8/O
                         net (fo=1, routed)           0.568     6.421    out[3]_i_8_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     6.868 r  out_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.995     7.864    out1[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.307     8.171 r  out[3]_i_3/O
                         net (fo=1, routed)           0.000     8.171    out[3]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.572 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    out_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.885 r  out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.885    out0[7]
    SLICE_X0Y15          FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.854    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[7]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.811ns  (logic 2.982ns (33.844%)  route 5.829ns (66.156%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  a_IBUF[1]_inst/O
                         net (fo=12, routed)          4.265     5.729    a_IBUF[1]
    SLICE_X3Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.853 r  out[3]_i_8/O
                         net (fo=1, routed)           0.568     6.421    out[3]_i_8_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     6.868 r  out_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.995     7.864    out1[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.307     8.171 r  out[3]_i_3/O
                         net (fo=1, routed)           0.000     8.171    out[3]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.572 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    out_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.811 r  out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.811    out0[6]
    SLICE_X0Y15          FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.854    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[6]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.795ns  (logic 2.966ns (33.723%)  route 5.829ns (66.277%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  a_IBUF[1]_inst/O
                         net (fo=12, routed)          4.265     5.729    a_IBUF[1]
    SLICE_X3Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.853 r  out[3]_i_8/O
                         net (fo=1, routed)           0.568     6.421    out[3]_i_8_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     6.868 r  out_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.995     7.864    out1[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.307     8.171 r  out[3]_i_3/O
                         net (fo=1, routed)           0.000     8.171    out[3]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.572 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    out_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.795 r  out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.795    out0[4]
    SLICE_X0Y15          FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.513     4.854    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[4]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.419ns  (logic 2.590ns (30.763%)  route 5.829ns (69.237%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  a_IBUF[1]_inst/O
                         net (fo=12, routed)          4.265     5.729    a_IBUF[1]
    SLICE_X3Y14          LUT4 (Prop_lut4_I1_O)        0.124     5.853 r  out[3]_i_8/O
                         net (fo=1, routed)           0.568     6.421    out[3]_i_8_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     6.868 r  out_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.995     7.864    out1[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.307     8.171 r  out[3]_i_3/O
                         net (fo=1, routed)           0.000     8.171    out[3]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.419 r  out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.419    out0[3]
    SLICE_X0Y14          FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[3]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.867ns  (logic 2.698ns (34.294%)  route 5.169ns (65.706%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a_IBUF[0]_inst/O
                         net (fo=9, routed)           4.221     5.679    a_IBUF[0]
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.124     5.803 r  out[3]_i_12/O
                         net (fo=1, routed)           0.000     5.803    out[3]_i_12_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.033 r  out_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.948     6.981    out1[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.306     7.287 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     7.287    out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.867 r  out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.867    out0[2]
    SLICE_X0Y14          FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[2]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.514ns  (logic 2.345ns (31.207%)  route 5.169ns (68.793%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a_IBUF[0]_inst/O
                         net (fo=9, routed)           4.221     5.679    a_IBUF[0]
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.124     5.803 r  out[3]_i_12/O
                         net (fo=1, routed)           0.000     5.803    out[3]_i_12_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.033 r  out_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.948     6.981    out1[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.306     7.287 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     7.287    out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.514 r  out_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.514    out0[1]
    SLICE_X0Y14          FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[1]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 2.376ns (36.500%)  route 4.133ns (63.500%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  a_IBUF[0]_inst/O
                         net (fo=9, routed)           3.544     5.002    a_IBUF[0]
    SLICE_X2Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.126 r  out[3]_i_13/O
                         net (fo=1, routed)           0.000     5.126    out[3]_i_13_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.378 r  out_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.590     5.967    out1[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.262 r  out[3]_i_6/O
                         net (fo=1, routed)           0.000     6.262    out[3]_i_6_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.509 r  out_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.509    out0[0]
    SLICE_X0Y14          FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.524ns  (logic 1.456ns (26.362%)  route 4.068ns (73.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           4.068     5.524    reset_IBUF
    SLICE_X0Y14          FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.524ns  (logic 1.456ns (26.362%)  route 4.068ns (73.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           4.068     5.524    reset_IBUF
    SLICE_X0Y14          FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.339ns (42.645%)  route 0.456ns (57.355%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  c_IBUF[1]_inst/O
                         net (fo=1, routed)           0.456     0.686    c_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.731    out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.796 r  out_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.796    out0[1]
    SLICE_X0Y14          FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[1]/C

Slack:                    inf
  Source:                 c[0]
                            (input port)
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.336ns (41.080%)  route 0.482ns (58.920%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  c[0] (IN)
                         net (fo=0)                   0.000     0.000    c[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  c_IBUF[0]_inst/O
                         net (fo=1, routed)           0.482     0.703    c_IBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.748 r  out[3]_i_6/O
                         net (fo=1, routed)           0.000     0.748    out[3]_i_6_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.818 r  out_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.818    out0[0]
    SLICE_X0Y14          FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[0]/C

Slack:                    inf
  Source:                 c[3]
                            (input port)
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.325ns (37.637%)  route 0.538ns (62.363%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  c[3] (IN)
                         net (fo=0)                   0.000     0.000    c[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  c_IBUF[3]_inst/O
                         net (fo=1, routed)           0.538     0.755    c_IBUF[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.800 r  out[3]_i_3/O
                         net (fo=1, routed)           0.000     0.800    out[3]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.863 r  out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.863    out0[3]
    SLICE_X0Y14          FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[3]/C

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.426ns (48.297%)  route 0.456ns (51.703%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  c_IBUF[1]_inst/O
                         net (fo=1, routed)           0.456     0.686    c_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.731    out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.883 r  out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.883    out0[2]
    SLICE_X0Y14          FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  out_reg[2]/C

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.483ns (51.433%)  route 0.456ns (48.567%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  c_IBUF[1]_inst/O
                         net (fo=1, routed)           0.456     0.686    c_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.731    out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.886 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.886    out_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.940 r  out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.940    out0[4]
    SLICE_X0Y15          FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[4]/C

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.494ns (51.995%)  route 0.456ns (48.005%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  c_IBUF[1]_inst/O
                         net (fo=1, routed)           0.456     0.686    c_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.731    out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.886 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.886    out_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.951 r  out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.951    out0[6]
    SLICE_X0Y15          FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[6]/C

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.519ns (53.225%)  route 0.456ns (46.775%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  c_IBUF[1]_inst/O
                         net (fo=1, routed)           0.456     0.686    c_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.731    out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.886 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.886    out_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.976 r  out_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.976    out0[5]
    SLICE_X0Y15          FDRE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[5]/C

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.519ns (53.225%)  route 0.456ns (46.775%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  c_IBUF[1]_inst/O
                         net (fo=1, routed)           0.456     0.686    c_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     0.731    out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.886 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.886    out_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.976 r  out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.976    out0[7]
    SLICE_X0Y15          FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.224ns (11.077%)  route 1.800ns (88.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.800     2.024    reset_IBUF
    SLICE_X0Y15          FDRE                                         r  out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.224ns (11.077%)  route 1.800ns (88.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.800     2.024    reset_IBUF
    SLICE_X0Y15          FDRE                                         r  out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  out_reg[5]/C





