{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730270576649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730270576649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:42:56 2024 " "Processing started: Wed Oct 30 14:42:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730270576649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1730270576649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_1 -c latch_1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off latch_1 -c latch_1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1730270576650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1730270576861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1730270576861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/colleage/fpga/lab2/avoidlatch/latch_1/rtl/latch_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /colleage/fpga/lab2/avoidlatch/latch_1/rtl/latch_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_1 " "Found entity 1: latch_1" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730270582592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730270582592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/colleage/fpga/lab2/avoidlatch/latch_1/sim/tb_latch_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /colleage/fpga/lab2/avoidlatch/latch_1/sim/tb_latch_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_latch_1 " "Found entity 1: tb_latch_1" {  } { { "../Sim/tb_latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/Sim/tb_latch_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730270582593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730270582593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_1 " "Elaborating entity \"latch_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1730270582619 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out latch_1.v(10) " "Verilog HDL Always Construct warning at latch_1.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1730270582625 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] latch_1.v(12) " "Inferred latch for \"out\[0\]\" at latch_1.v(12)" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730270582626 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] latch_1.v(12) " "Inferred latch for \"out\[1\]\" at latch_1.v(12)" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730270582626 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] latch_1.v(12) " "Inferred latch for \"out\[2\]\" at latch_1.v(12)" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730270582626 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] latch_1.v(12) " "Inferred latch for \"out\[3\]\" at latch_1.v(12)" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730270582626 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] latch_1.v(12) " "Inferred latch for \"out\[4\]\" at latch_1.v(12)" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730270582626 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] latch_1.v(12) " "Inferred latch for \"out\[5\]\" at latch_1.v(12)" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730270582626 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] latch_1.v(12) " "Inferred latch for \"out\[6\]\" at latch_1.v(12)" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730270582626 "|latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] latch_1.v(12) " "Inferred latch for \"out\[7\]\" at latch_1.v(12)" {  } { { "../RTL/latch_1.v" "" { Text "D:/colleage/fpga/lab2/avoidlatch/latch_1/RTL/latch_1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730270582626 "|latch_1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730270582682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:43:02 2024 " "Processing ended: Wed Oct 30 14:43:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730270582682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730270582682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730270582682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1730270582682 ""}
