digraph "Post dominator tree for 'switchNonDeterministic' function" {
	label="Post dominator tree for 'switchNonDeterministic' function";

	Node0x55e880ace210 [shape=record,label="{Post dominance root node}"];
	Node0x55e880ace210 -> Node0x55e880ace150;
	Node0x55e880ace150 [shape=record,label="{sw.epilog:                                        \l  ret void\l}"];
	Node0x55e880ace150 -> Node0x55e880accd80;
	Node0x55e880ace150 -> Node0x55e880acd670;
	Node0x55e880ace150 -> Node0x55e880acd6d0;
	Node0x55e880ace150 -> Node0x55e880acd730;
	Node0x55e880ace150 -> Node0x55e880acd790;
	Node0x55e880ace150 -> Node0x55e880acd7f0;
	Node0x55e880accd80 [shape=record,label="{sw.bb:                                            \l  call void @g1()\l  br label %sw.epilog\l}"];
	Node0x55e880acd670 [shape=record,label="{entry:\l  %t = alloca i64, align 8\l  %r = alloca i32, align 4\l  %call = call i64 @time(i64* %t) #3\l  %conv = trunc i64 %call to i32\l  call void @srand(i32 %conv) #3\l  %call1 = call i32 @rand() #3\l  %rem = srem i32 %call1, 4\l  %add = add nsw i32 1, %rem\l  store i32 %add, i32* %r, align 4\l  %0 = load i32, i32* %r, align 4\l  switch i32 %0, label %sw.default [\l    i32 1, label %sw.bb\l    i32 2, label %sw.bb2\l    i32 3, label %sw.bb3\l    i32 4, label %sw.bb4\l  ]\l}"];
	Node0x55e880acd6d0 [shape=record,label="{sw.bb2:                                           \l  call void @g2()\l  br label %sw.epilog\l}"];
	Node0x55e880acd730 [shape=record,label="{sw.bb3:                                           \l  call void @g3()\l  br label %sw.epilog\l}"];
	Node0x55e880acd790 [shape=record,label="{sw.bb4:                                           \l  call void @g4()\l  br label %sw.epilog\l}"];
	Node0x55e880acd7f0 [shape=record,label="{sw.default:                                       \l  %call5 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([13 x i8],\l... [13 x i8]* @.str.11, i64 0, i64 0))\l  br label %sw.epilog\l}"];
}
