--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xa3s50,vqg100,-4 (PRODUCTION 1.39 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
modeDist    |    7.356(R)|   -0.080(R)|clk_BUFGP         |   0.000|
modeSpeed   |    6.703(R)|   -0.142(R)|clk_BUFGP         |   0.000|
rotSignal   |   24.458(R)|   -0.283(R)|clk_BUFGP         |   0.000|
rst         |    3.873(R)|   -0.714(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
value<0>    |    9.030(R)|clk_BUFGP         |   0.000|
value<1>    |    9.259(R)|clk_BUFGP         |   0.000|
value<2>    |    9.784(R)|clk_BUFGP         |   0.000|
value<3>    |    9.008(R)|clk_BUFGP         |   0.000|
value<4>    |    9.227(R)|clk_BUFGP         |   0.000|
value<5>    |    9.415(R)|clk_BUFGP         |   0.000|
value<6>    |    9.122(R)|clk_BUFGP         |   0.000|
value<7>    |    8.875(R)|clk_BUFGP         |   0.000|
value<8>    |    9.572(R)|clk_BUFGP         |   0.000|
value<9>    |    9.266(R)|clk_BUFGP         |   0.000|
value<10>   |    8.953(R)|clk_BUFGP         |   0.000|
value<11>   |    9.314(R)|clk_BUFGP         |   0.000|
value<12>   |    9.236(R)|clk_BUFGP         |   0.000|
value<13>   |    8.155(R)|clk_BUFGP         |   0.000|
value<14>   |    8.918(R)|clk_BUFGP         |   0.000|
value<15>   |    8.158(R)|clk_BUFGP         |   0.000|
value<16>   |    8.823(R)|clk_BUFGP         |   0.000|
value<17>   |    9.170(R)|clk_BUFGP         |   0.000|
value<18>   |    9.408(R)|clk_BUFGP         |   0.000|
value<19>   |    8.880(R)|clk_BUFGP         |   0.000|
value<20>   |    9.186(R)|clk_BUFGP         |   0.000|
value<21>   |    9.261(R)|clk_BUFGP         |   0.000|
value<22>   |    8.906(R)|clk_BUFGP         |   0.000|
value<23>   |    9.087(R)|clk_BUFGP         |   0.000|
value<24>   |    9.130(R)|clk_BUFGP         |   0.000|
value<25>   |    8.791(R)|clk_BUFGP         |   0.000|
value<26>   |    8.506(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.714|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 02 13:10:20 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 82 MB



