

Microchip MPLAB XC8 Assembler V2.35 build 20211206165544 
                                                                                               Fri May 20 22:41:58 2022

Microchip MPLAB XC8 C Compiler v2.35 (Free license) build 20211206165544 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16  0000                     
    17                           ; Version 2.20
    18                           ; Generated 12/02/2020 GMT
    19                           ; 
    20                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4550 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51  0000                     _TMR1ON	set	32360
    52  0000                     _PEIE	set	32662
    53  0000                     _LATAbits	set	3977
    54  0000                     _TMR1IF	set	31984
    55  0000                     _T1CON	set	4045
    56  0000                     _TRISAbits	set	3986
    57  0000                     _TMR1IE	set	31976
    58  0000                     _TMR1	set	4046
    59  0000                     _GIE	set	32663
    60                           
    61                           ; #config settings
    62                           
    63                           	psect	cinit
    64  000092                     __pcinit:
    65                           	callstack 0
    66  000092                     start_initialization:
    67                           	callstack 0
    68  000092                     __initialization:
    69                           	callstack 0
    70                           
    71                           ; Clear objects allocated to COMRAM (2 bytes)
    72  000092  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
    73  000094  6A01               	clrf	__pbssCOMRAM& (0+255),c
    74  000096                     end_of_initialization:
    75                           	callstack 0
    76  000096                     __end_of__initialization:
    77                           	callstack 0
    78  000096  9004               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    79  000098  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    80  00009A  0100               	movlb	0
    81  00009C  EF38  F000         	goto	_main	;jump to C main() function
    82                           
    83                           	psect	bssCOMRAM
    84  000001                     __pbssCOMRAM:
    85                           	callstack 0
    86  000001                     _c:
    87                           	callstack 0
    88  000001                     	ds	2
    89                           
    90                           	psect	cstackCOMRAM
    91  000003                     __pcstackCOMRAM:
    92                           	callstack 0
    93  000003                     ??_Timer_ISR:
    94  000003                     
    95                           ; 1 bytes @ 0x0
    96  000003                     	ds	1
    97  000004                     
    98                           ; 1 bytes @ 0x1
    99 ;;
   100 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   101 ;;
   102 ;; *************** function _main *****************
   103 ;; Defined at:
   104 ;;		line 66 in file "Buzzer_TMR1_ISR.c"
   105 ;; Parameters:    Size  Location     Type
   106 ;;		None
   107 ;; Auto vars:     Size  Location     Type
   108 ;;		None
   109 ;; Return value:  Size  Location     Type
   110 ;;                  1    wreg      void 
   111 ;; Registers used:
   112 ;;		wreg, status,2
   113 ;; Tracked objects:
   114 ;;		On entry : 0/0
   115 ;;		On exit  : 0/0
   116 ;;		Unchanged: 0/0
   117 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   118 ;;      Params:         0       0       0       0       0       0       0       0       0
   119 ;;      Locals:         0       0       0       0       0       0       0       0       0
   120 ;;      Temps:          0       0       0       0       0       0       0       0       0
   121 ;;      Totals:         0       0       0       0       0       0       0       0       0
   122 ;;Total ram usage:        0 bytes
   123 ;; Hardware stack levels required when called: 1
   124 ;; This function calls:
   125 ;;		Nothing
   126 ;; This function is called by:
   127 ;;		Startup code after reset
   128 ;; This function uses a non-reentrant model
   129 ;;
   130                           
   131                           	psect	text0
   132  000070                     __ptext0:
   133                           	callstack 0
   134  000070                     _main:
   135                           	callstack 30
   136  000070                     
   137                           ;Buzzer_TMR1_ISR.c: 68:     TRISAbits.TRISA5 = 0;
   138  000070  9A92               	bcf	146,5,c	;volatile
   139                           
   140                           ;Buzzer_TMR1_ISR.c: 69:     LATAbits.LATA5 = 0;
   141  000072  9A89               	bcf	137,5,c	;volatile
   142  000074                     
   143                           ;Buzzer_TMR1_ISR.c: 71:     T1CON = 0;
   144  000074  0E00               	movlw	0
   145  000076  6ECD               	movwf	205,c	;volatile
   146  000078                     
   147                           ;Buzzer_TMR1_ISR.c: 73:     GIE = 1;
   148  000078  8EF2               	bsf	4082,7,c	;volatile
   149  00007A                     
   150                           ;Buzzer_TMR1_ISR.c: 74:     PEIE = 1;
   151  00007A  8CF2               	bsf	4082,6,c	;volatile
   152  00007C                     
   153                           ;Buzzer_TMR1_ISR.c: 75:     TMR1IE = 1;
   154  00007C  809D               	bsf	3997,0,c	;volatile
   155                           
   156                           ;Buzzer_TMR1_ISR.c: 77:     TMR1 = 0;
   157  00007E  0E00               	movlw	0
   158  000080  6ECF               	movwf	207,c	;volatile
   159  000082  0E00               	movlw	0
   160  000084  6ECE               	movwf	206,c	;volatile
   161  000086                     
   162                           ;Buzzer_TMR1_ISR.c: 78:     TMR1IF = 0;
   163  000086  909E               	bcf	3998,0,c	;volatile
   164  000088                     
   165                           ;Buzzer_TMR1_ISR.c: 79:     TMR1ON = 1;
   166  000088  80CD               	bsf	4045,0,c	;volatile
   167  00008A                     l32:
   168  00008A  EF45  F000         	goto	l32
   169  00008E  EF07  F000         	goto	start
   170  000092                     __end_of_main:
   171                           	callstack 0
   172                           
   173 ;; *************** function _Timer_ISR *****************
   174 ;; Defined at:
   175 ;;		line 54 in file "Buzzer_TMR1_ISR.c"
   176 ;; Parameters:    Size  Location     Type
   177 ;;		None
   178 ;; Auto vars:     Size  Location     Type
   179 ;;		None
   180 ;; Return value:  Size  Location     Type
   181 ;;                  1    wreg      void 
   182 ;; Registers used:
   183 ;;		wreg, status,2, status,0
   184 ;; Tracked objects:
   185 ;;		On entry : 0/0
   186 ;;		On exit  : 0/0
   187 ;;		Unchanged: 0/0
   188 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   189 ;;      Params:         0       0       0       0       0       0       0       0       0
   190 ;;      Locals:         0       0       0       0       0       0       0       0       0
   191 ;;      Temps:          1       0       0       0       0       0       0       0       0
   192 ;;      Totals:         1       0       0       0       0       0       0       0       0
   193 ;;Total ram usage:        1 bytes
   194 ;; Hardware stack levels used: 1
   195 ;; This function calls:
   196 ;;		Nothing
   197 ;; This function is called by:
   198 ;;		Interrupt level 2
   199 ;; This function uses a non-reentrant model
   200 ;;
   201                           
   202                           	psect	intcode
   203  000008                     __pintcode:
   204                           	callstack 0
   205  000008                     _Timer_ISR:
   206                           	callstack 30
   207                           
   208                           ;incstack = 0
   209  000008  8204               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   210  00000A  ED09  F000         	call	int_func,f	;refresh shadow registers
   211                           
   212                           	psect	intcode_body
   213  000012                     __pintcode_body:
   214                           	callstack 30
   215  000012                     int_func:
   216                           	callstack 30
   217  000012  0006               	pop		; remove dummy address from shadow register refresh
   218  000014                     
   219                           ;Buzzer_TMR1_ISR.c: 55:     if(TMR1IF==1){
   220  000014  A09E               	btfss	3998,0,c	;volatile
   221  000016  EF0F  F000         	goto	i2u1_41
   222  00001A  EF11  F000         	goto	i2u1_40
   223  00001E                     i2u1_41:
   224  00001E  EF36  F000         	goto	i2l27
   225  000022                     i2u1_40:
   226  000022                     
   227                           ;Buzzer_TMR1_ISR.c: 56:         TMR1IF = 0;
   228  000022  909E               	bcf	3998,0,c	;volatile
   229  000024                     
   230                           ;Buzzer_TMR1_ISR.c: 57:         c++;
   231  000024  4A01               	infsnz	_c^0,f,c
   232  000026  2A02               	incf	(_c+1)^0,f,c
   233  000028                     
   234                           ;Buzzer_TMR1_ISR.c: 58:         if(c==1000){
   235  000028  0EE8               	movlw	232
   236  00002A  1801               	xorwf	_c^0,w,c
   237  00002C  E107               	bnz	i2u2_41
   238  00002E  0E03               	movlw	3
   239  000030  1802               	xorwf	(_c+1)^0,w,c
   240  000032  A4D8               	btfss	status,2,c
   241  000034  EF1E  F000         	goto	i2u2_41
   242  000038  EF20  F000         	goto	i2u2_40
   243  00003C                     i2u2_41:
   244  00003C  EF36  F000         	goto	i2l27
   245  000040                     i2u2_40:
   246  000040                     
   247                           ;Buzzer_TMR1_ISR.c: 59:             LATAbits.LATA5 = ~LATAbits.LATA5;
   248  000040  BA89               	btfsc	137,5,c	;volatile
   249  000042  EF25  F000         	goto	i2u3_41
   250  000046  EF28  F000         	goto	i2u3_40
   251  00004A                     i2u3_41:
   252  00004A  0E01               	movlw	1
   253  00004C  EF29  F000         	goto	i2u3_46
   254  000050                     i2u3_40:
   255  000050  0E00               	movlw	0
   256  000052                     i2u3_46:
   257  000052  0AFF               	xorlw	255
   258  000054  6E03               	movwf	??_Timer_ISR^0,c
   259  000056  3A03               	swapf	??_Timer_ISR^0,f,c
   260  000058  4603               	rlncf	??_Timer_ISR^0,f,c
   261  00005A  5089               	movf	137,w,c	;volatile
   262  00005C  1803               	xorwf	??_Timer_ISR^0,w,c
   263  00005E  0BDF               	andlw	-33
   264  000060  1803               	xorwf	??_Timer_ISR^0,w,c
   265  000062  6E89               	movwf	137,c	;volatile
   266  000064                     
   267                           ;Buzzer_TMR1_ISR.c: 60:             c = 0;
   268  000064  0E00               	movlw	0
   269  000066  6E02               	movwf	(_c+1)^0,c
   270  000068  0E00               	movlw	0
   271  00006A  6E01               	movwf	_c^0,c
   272  00006C                     i2l27:
   273  00006C  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   274  00006E  0011               	retfie		f
   275  000070                     __end_of_Timer_ISR:
   276                           	callstack 0
   277  0000                     
   278                           	psect	rparam
   279  0000                     
   280                           	psect	temp
   281  000004                     btemp:
   282                           	callstack 0
   283  000004                     	ds	1
   284  0000                     int$flags	set	btemp
   285  0000                     wtemp8	set	btemp+1
   286  0000                     ttemp5	set	btemp+1
   287  0000                     ttemp6	set	btemp+4
   288  0000                     ttemp7	set	btemp+8
   289                           
   290                           	psect	idloc
   291                           
   292                           ;Config register IDLOC0 @ 0x200000
   293                           ;	unspecified, using default values
   294  200000                     	org	2097152
   295  200000  FF                 	db	255
   296                           
   297                           ;Config register IDLOC1 @ 0x200001
   298                           ;	unspecified, using default values
   299  200001                     	org	2097153
   300  200001  FF                 	db	255
   301                           
   302                           ;Config register IDLOC2 @ 0x200002
   303                           ;	unspecified, using default values
   304  200002                     	org	2097154
   305  200002  FF                 	db	255
   306                           
   307                           ;Config register IDLOC3 @ 0x200003
   308                           ;	unspecified, using default values
   309  200003                     	org	2097155
   310  200003  FF                 	db	255
   311                           
   312                           ;Config register IDLOC4 @ 0x200004
   313                           ;	unspecified, using default values
   314  200004                     	org	2097156
   315  200004  FF                 	db	255
   316                           
   317                           ;Config register IDLOC5 @ 0x200005
   318                           ;	unspecified, using default values
   319  200005                     	org	2097157
   320  200005  FF                 	db	255
   321                           
   322                           ;Config register IDLOC6 @ 0x200006
   323                           ;	unspecified, using default values
   324  200006                     	org	2097158
   325  200006  FF                 	db	255
   326                           
   327                           ;Config register IDLOC7 @ 0x200007
   328                           ;	unspecified, using default values
   329  200007                     	org	2097159
   330  200007  FF                 	db	255
   331                           
   332                           	psect	config
   333                           
   334                           ;Config register CONFIG1L @ 0x300000
   335                           ;	unspecified, using default values
   336                           ;	PLL Prescaler Selection bits
   337                           ;	PLLDIV = 0x0, unprogrammed default
   338                           ;	System Clock Postscaler Selection bits
   339                           ;	CPUDIV = 0x0, unprogrammed default
   340                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   341                           ;	USBDIV = 0x0, unprogrammed default
   342  300000                     	org	3145728
   343  300000  00                 	db	0
   344                           
   345                           ;Config register CONFIG1H @ 0x300001
   346                           ;	unspecified, using default values
   347                           ;	Oscillator Selection bits
   348                           ;	FOSC = 0x5, unprogrammed default
   349                           ;	Fail-Safe Clock Monitor Enable bit
   350                           ;	FCMEN = 0x0, unprogrammed default
   351                           ;	Internal/External Oscillator Switchover bit
   352                           ;	IESO = 0x0, unprogrammed default
   353  300001                     	org	3145729
   354  300001  05                 	db	5
   355                           
   356                           ;Config register CONFIG2L @ 0x300002
   357                           ;	unspecified, using default values
   358                           ;	Power-up Timer Enable bit
   359                           ;	PWRT = 0x1, unprogrammed default
   360                           ;	Brown-out Reset Enable bits
   361                           ;	BOR = 0x3, unprogrammed default
   362                           ;	Brown-out Reset Voltage bits
   363                           ;	BORV = 0x3, unprogrammed default
   364                           ;	USB Voltage Regulator Enable bit
   365                           ;	VREGEN = 0x0, unprogrammed default
   366  300002                     	org	3145730
   367  300002  1F                 	db	31
   368                           
   369                           ;Config register CONFIG2H @ 0x300003
   370                           ;	unspecified, using default values
   371                           ;	Watchdog Timer Enable bit
   372                           ;	WDT = 0x1, unprogrammed default
   373                           ;	Watchdog Timer Postscale Select bits
   374                           ;	WDTPS = 0xF, unprogrammed default
   375  300003                     	org	3145731
   376  300003  1F                 	db	31
   377                           
   378                           ; Padding undefined space
   379  300004                     	org	3145732
   380  300004  FF                 	db	255
   381                           
   382                           ;Config register CONFIG3H @ 0x300005
   383                           ;	unspecified, using default values
   384                           ;	CCP2 MUX bit
   385                           ;	CCP2MX = 0x1, unprogrammed default
   386                           ;	PORTB A/D Enable bit
   387                           ;	PBADEN = 0x1, unprogrammed default
   388                           ;	Low-Power Timer 1 Oscillator Enable bit
   389                           ;	LPT1OSC = 0x0, unprogrammed default
   390                           ;	MCLR Pin Enable bit
   391                           ;	MCLRE = 0x1, unprogrammed default
   392  300005                     	org	3145733
   393  300005  83                 	db	131
   394                           
   395                           ;Config register CONFIG4L @ 0x300006
   396                           ;	unspecified, using default values
   397                           ;	Stack Full/Underflow Reset Enable bit
   398                           ;	STVREN = 0x1, unprogrammed default
   399                           ;	Single-Supply ICSP Enable bit
   400                           ;	LVP = 0x1, unprogrammed default
   401                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   402                           ;	ICPRT = 0x0, unprogrammed default
   403                           ;	Extended Instruction Set Enable bit
   404                           ;	XINST = 0x0, unprogrammed default
   405                           ;	Background Debugger Enable bit
   406                           ;	DEBUG = 0x1, unprogrammed default
   407  300006                     	org	3145734
   408  300006  85                 	db	133
   409                           
   410                           ; Padding undefined space
   411  300007                     	org	3145735
   412  300007  FF                 	db	255
   413                           
   414                           ;Config register CONFIG5L @ 0x300008
   415                           ;	unspecified, using default values
   416                           ;	Code Protection bit
   417                           ;	CP0 = 0x1, unprogrammed default
   418                           ;	Code Protection bit
   419                           ;	CP1 = 0x1, unprogrammed default
   420                           ;	Code Protection bit
   421                           ;	CP2 = 0x1, unprogrammed default
   422                           ;	Code Protection bit
   423                           ;	CP3 = 0x1, unprogrammed default
   424  300008                     	org	3145736
   425  300008  0F                 	db	15
   426                           
   427                           ;Config register CONFIG5H @ 0x300009
   428                           ;	unspecified, using default values
   429                           ;	Boot Block Code Protection bit
   430                           ;	CPB = 0x1, unprogrammed default
   431                           ;	Data EEPROM Code Protection bit
   432                           ;	CPD = 0x1, unprogrammed default
   433  300009                     	org	3145737
   434  300009  C0                 	db	192
   435                           
   436                           ;Config register CONFIG6L @ 0x30000A
   437                           ;	unspecified, using default values
   438                           ;	Write Protection bit
   439                           ;	WRT0 = 0x1, unprogrammed default
   440                           ;	Write Protection bit
   441                           ;	WRT1 = 0x1, unprogrammed default
   442                           ;	Write Protection bit
   443                           ;	WRT2 = 0x1, unprogrammed default
   444                           ;	Write Protection bit
   445                           ;	WRT3 = 0x1, unprogrammed default
   446  30000A                     	org	3145738
   447  30000A  0F                 	db	15
   448                           
   449                           ;Config register CONFIG6H @ 0x30000B
   450                           ;	unspecified, using default values
   451                           ;	Configuration Register Write Protection bit
   452                           ;	WRTC = 0x1, unprogrammed default
   453                           ;	Boot Block Write Protection bit
   454                           ;	WRTB = 0x1, unprogrammed default
   455                           ;	Data EEPROM Write Protection bit
   456                           ;	WRTD = 0x1, unprogrammed default
   457  30000B                     	org	3145739
   458  30000B  E0                 	db	224
   459                           
   460                           ;Config register CONFIG7L @ 0x30000C
   461                           ;	unspecified, using default values
   462                           ;	Table Read Protection bit
   463                           ;	EBTR0 = 0x1, unprogrammed default
   464                           ;	Table Read Protection bit
   465                           ;	EBTR1 = 0x1, unprogrammed default
   466                           ;	Table Read Protection bit
   467                           ;	EBTR2 = 0x1, unprogrammed default
   468                           ;	Table Read Protection bit
   469                           ;	EBTR3 = 0x1, unprogrammed default
   470  30000C                     	org	3145740
   471  30000C  0F                 	db	15
   472                           
   473                           ;Config register CONFIG7H @ 0x30000D
   474                           ;	unspecified, using default values
   475                           ;	Boot Block Table Read Protection bit
   476                           ;	EBTRB = 0x1, unprogrammed default
   477  30000D                     	org	3145741
   478  30000D  40                 	db	64
   479                           tosu	equ	0xFFF
   480                           tosh	equ	0xFFE
   481                           tosl	equ	0xFFD
   482                           stkptr	equ	0xFFC
   483                           pclatu	equ	0xFFB
   484                           pclath	equ	0xFFA
   485                           pcl	equ	0xFF9
   486                           tblptru	equ	0xFF8
   487                           tblptrh	equ	0xFF7
   488                           tblptrl	equ	0xFF6
   489                           tablat	equ	0xFF5
   490                           prodh	equ	0xFF4
   491                           prodl	equ	0xFF3
   492                           indf0	equ	0xFEF
   493                           postinc0	equ	0xFEE
   494                           postdec0	equ	0xFED
   495                           preinc0	equ	0xFEC
   496                           plusw0	equ	0xFEB
   497                           fsr0h	equ	0xFEA
   498                           fsr0l	equ	0xFE9
   499                           wreg	equ	0xFE8
   500                           indf1	equ	0xFE7
   501                           postinc1	equ	0xFE6
   502                           postdec1	equ	0xFE5
   503                           preinc1	equ	0xFE4
   504                           plusw1	equ	0xFE3
   505                           fsr1h	equ	0xFE2
   506                           fsr1l	equ	0xFE1
   507                           bsr	equ	0xFE0
   508                           indf2	equ	0xFDF
   509                           postinc2	equ	0xFDE
   510                           postdec2	equ	0xFDD
   511                           preinc2	equ	0xFDC
   512                           plusw2	equ	0xFDB
   513                           fsr2h	equ	0xFDA
   514                           fsr2l	equ	0xFD9
   515                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      1       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _Timer_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _Timer_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _Timer_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _Timer_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _Timer_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _Timer_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Timer_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _Timer_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _Timer_ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _Timer_ISR                                            1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _Timer_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      27        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITCOMRAM           5E      0       0       0        0.0%
COMRAM              5E      1       3       1        3.2%
BITBIGSFRhl         2E      0       0      23        0.0%
BITBIGSFRll         29      0       0      26        0.0%
BITBIGSFRhhl        22      0       0      22        0.0%
BITBIGSFRhhh         D      0       0      21        0.0%
BITBIGSFRlhh         A      0       0      24        0.0%
BITBIGSFRlhl         8      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       3       3        0.0%
DATA                 0      0       3       4        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.35 build 20211206165544 
Symbol Table                                                                                   Fri May 20 22:41:58 2022

                      _c 0001                       l32 008A                       l33 008A  
                    l731 007C                      l723 0070                      l733 0086  
                    l725 0074                      l735 0088                      l727 0078  
                    l729 007A                      _GIE 007F97                     _PEIE 007F96  
                   i2l27 006C                     _TMR1 000FCE                     _main 0070  
                   btemp 0004                     start 000E             ___param_bank 000000  
                  ?_main 0003                    _T1CON 000FCD                    i2l711 0014  
                  i2l721 0064                    i2l713 0022                    i2l715 0024  
                  i2l717 0028                    i2l719 0040                    ttemp5 0005  
                  ttemp6 0008                    ttemp7 000C                    status 000FD8  
                  wtemp8 0005          __initialization 0092             __end_of_main 0092  
                 ??_main 0004            __activetblptr 000000                   _TMR1IE 007CE8  
                 _TMR1IF 007CF0                   _TMR1ON 007E68                   i2u1_40 0022  
                 i2u1_41 001E                   i2u2_40 0040                   i2u2_41 003C  
                 i2u3_40 0050                   i2u3_41 004A                   i2u3_46 0052  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 0096  
          ___rparam_used 000001           __pcstackCOMRAM 0003        __end_of_Timer_ISR 0070  
                __Hparam 0000                  __Lparam 0000                  __pcinit 0092  
                __ramtop 0800                  __ptext0 0070           __pintcode_body 0012  
   end_of_initialization 0096                  int_func 0012                _TRISAbits 000F92  
    start_initialization 0092                _Timer_ISR 0008              __pbssCOMRAM 0001  
              __pintcode 0008               ?_Timer_ISR 0003                 _LATAbits 000F89  
               __Hrparam 0000                 __Lrparam 0000              ??_Timer_ISR 0003  
               isa$xinst 000000                 int$flags 0004                 intlevel2 0000  
